Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Sat Dec 10 20:55:17 2022
| Host              : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                                                       1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                                                     1           
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  9           
DPIR-2     Warning           Asynchronous driver check                                                                              1262        
LUTAR-1    Warning           LUT drives async reset alert                                                                           32          
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          12          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint                                                   4           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name                                                 1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source                                                 2           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                                                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.961        0.000                      0               119420        0.009        0.000                      0               119420        0.280        0.000                       0                 44101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_pl_0                          {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_isp_design_1_clk_wiz_0_0    {0.000 4.016}        8.032           124.495         
  clk_sys_design_1_clk_wiz_0_0    {0.000 3.332}        6.663           150.076         
mipi_ias1_clk_bit                 {0.000 1.000}        2.000           500.000         
  mipi_rx_to_video_ias1_vid_clk   {0.000 4.000}        8.000           125.000         
mipi_rpi_clk_bit                  {0.000 1.000}        2.000           500.000         
  mipi_rx_to_video_rpi_vid_clk_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                     2.000        0.000                       0                     1  
  clk_isp_design_1_clk_wiz_0_0          0.961        0.000                      0                18551        0.010        0.000                      0                18551        3.254        0.000                       0                 12712  
  clk_sys_design_1_clk_wiz_0_0          1.200        0.000                      0                87255        0.009        0.000                      0                87255        1.832        0.000                       0                 29778  
mipi_ias1_clk_bit                                                                                                                                                                   0.280        0.000                       0                    10  
  mipi_rx_to_video_ias1_vid_clk         3.338        0.000                      0                 1309        0.020        0.000                      0                 1309        2.560        0.000                       0                   980  
mipi_rpi_clk_bit                                                                                                                                                                    0.280        0.000                       0                     6  
  mipi_rx_to_video_rpi_vid_clk_1        4.074        0.000                      0                  894        0.033        0.000                      0                  894        2.560        0.000                       0                   630  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_isp_design_1_clk_wiz_0_0    clk_isp_design_1_clk_wiz_0_0          1.310        0.000                      0                11374        0.227        0.000                      0                11374  
**async_default**               clk_sys_design_1_clk_wiz_0_0    clk_sys_design_1_clk_wiz_0_0          2.751        0.000                      0                  237        0.225        0.000                      0                  237  
**async_default**               mipi_rx_to_video_ias1_vid_clk   mipi_rx_to_video_ias1_vid_clk         5.940        0.000                      0                   76        0.176        0.000                      0                   76  
**async_default**               mipi_rx_to_video_rpi_vid_clk_1  mipi_rx_to_video_rpi_vid_clk_1        5.616        0.000                      0                   56        0.649        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                                                          clk_isp_design_1_clk_wiz_0_0    
(none)                          clk_sys_design_1_clk_wiz_0_0    clk_isp_design_1_clk_wiz_0_0    
(none)                                                          clk_sys_design_1_clk_wiz_0_0    
(none)                          clk_isp_design_1_clk_wiz_0_0    clk_sys_design_1_clk_wiz_0_0    
(none)                          clk_sys_design_1_clk_wiz_0_0    clk_sys_design_1_clk_wiz_0_0    
(none)                          mipi_rx_to_video_ias1_vid_clk   clk_sys_design_1_clk_wiz_0_0    
(none)                          mipi_rx_to_video_rpi_vid_clk_1  clk_sys_design_1_clk_wiz_0_0    
(none)                          clk_sys_design_1_clk_wiz_0_0    mipi_rx_to_video_ias1_vid_clk   
(none)                          clk_sys_design_1_clk_wiz_0_0    mipi_rx_to_video_rpi_vid_clk_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                          clk_sys_design_1_clk_wiz_0_0                                    
(none)                          mipi_rx_to_video_ias1_vid_clk                                   
(none)                          mipi_rx_to_video_rpi_vid_clk_1                                  
(none)                                                          clk_sys_design_1_clk_wiz_0_0    
(none)                                                          mipi_ias1_clk_bit               
(none)                                                          mipi_rpi_clk_bit                
(none)                                                          mipi_rx_to_video_ias1_vid_clk   
(none)                                                          mipi_rx_to_video_rpi_vid_clk_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_isp_design_1_clk_wiz_0_0
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/prev_vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 0.113ns (1.635%)  route 6.800ns (98.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 13.309 - 8.032 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.205ns (routing 0.724ns, distribution 1.481ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.669ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.205     4.926    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/pclk
    SLICE_X18Y141        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y141        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.039 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/vsync_reg_reg/Q
                         net (fo=4, routed)           6.800    11.839    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/crop_vsync_o
    SLICE_X20Y139        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/prev_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.991    13.309    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/prev_vsync_reg/C
                         clock pessimism             -0.454    12.855    
                         clock uncertainty           -0.098    12.757    
    SLICE_X20Y139        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.043    12.800    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/prev_vsync_reg
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 0.874ns (9.279%)  route 8.545ns (90.721%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.781ns = ( 15.814 - 8.032 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.724ns, distribution 1.472ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.231ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.196     4.917    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X17Y137        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y137        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     5.035 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/Q
                         net (fo=3, routed)           4.151     9.186    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_0[10]
    SLICE_X19Y139        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     9.267 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_16/O
                         net (fo=1, routed)           0.015     9.282    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_72
    SLICE_X19Y139        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.117     9.399 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/O[3]
                         net (fo=3, routed)           2.999    12.398    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[11]
    SLICE_X20Y139        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080    12.478 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.299    13.777    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X18Y138        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    13.860 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.017    13.877    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X18Y138        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    14.158 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.188    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X18Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114    14.302 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.034    14.336    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_12
    SLICE_X18Y139        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.440    15.814    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X18Y139        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]/C
                         clock pessimism             -0.450    15.363    
                         clock uncertainty           -0.098    15.265    
    SLICE_X18Y139        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.043    15.308    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -14.336    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 0.866ns (9.203%)  route 8.544ns (90.797%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.781ns = ( 15.814 - 8.032 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.724ns, distribution 1.472ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.231ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.196     4.917    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X17Y137        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y137        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     5.035 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/Q
                         net (fo=3, routed)           4.151     9.186    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_0[10]
    SLICE_X19Y139        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     9.267 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_16/O
                         net (fo=1, routed)           0.015     9.282    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_72
    SLICE_X19Y139        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.117     9.399 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/O[3]
                         net (fo=3, routed)           2.999    12.398    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[11]
    SLICE_X20Y139        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080    12.478 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.299    13.777    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X18Y138        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    13.860 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.017    13.877    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X18Y138        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    14.158 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.188    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X18Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106    14.294 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.033    14.327    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_14
    SLICE_X18Y139        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.440    15.814    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X18Y139        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]/C
                         clock pessimism             -0.450    15.363    
                         clock uncertainty           -0.098    15.265    
    SLICE_X18Y139        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.043    15.308    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -14.327    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 0.853ns (9.076%)  route 8.545ns (90.924%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.781ns = ( 15.814 - 8.032 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.724ns, distribution 1.472ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.231ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.196     4.917    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X17Y137        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y137        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     5.035 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/Q
                         net (fo=3, routed)           4.151     9.186    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_0[10]
    SLICE_X19Y139        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     9.267 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_16/O
                         net (fo=1, routed)           0.015     9.282    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_72
    SLICE_X19Y139        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.117     9.399 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/O[3]
                         net (fo=3, routed)           2.999    12.398    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[11]
    SLICE_X20Y139        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080    12.478 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.299    13.777    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X18Y138        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    13.860 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.017    13.877    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X18Y138        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    14.158 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.188    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X18Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093    14.281 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.034    14.315    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_13
    SLICE_X18Y139        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.440    15.814    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X18Y139        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]/C
                         clock pessimism             -0.450    15.363    
                         clock uncertainty           -0.098    15.265    
    SLICE_X18Y139        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.043    15.308    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.381ns  (logic 0.838ns (8.933%)  route 8.543ns (91.067%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.781ns = ( 15.814 - 8.032 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.724ns, distribution 1.472ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.231ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.196     4.917    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X17Y137        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y137        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     5.035 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/Q
                         net (fo=3, routed)           4.151     9.186    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_0[10]
    SLICE_X19Y139        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     9.267 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_16/O
                         net (fo=1, routed)           0.015     9.282    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_72
    SLICE_X19Y139        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.117     9.399 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/O[3]
                         net (fo=3, routed)           2.999    12.398    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[11]
    SLICE_X20Y139        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080    12.478 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.299    13.777    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X18Y138        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    13.860 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.017    13.877    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X18Y138        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    14.158 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.188    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X18Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078    14.266 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.032    14.298    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_15
    SLICE_X18Y139        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.440    15.814    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X18Y139        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]/C
                         clock pessimism             -0.450    15.363    
                         clock uncertainty           -0.098    15.265    
    SLICE_X18Y139        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.044    15.309    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -14.298    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.949ns (10.150%)  route 8.400ns (89.850%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.785ns = ( 15.818 - 8.032 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 0.724ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.231ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.214     4.935    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X16Y137        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.049 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/Q
                         net (fo=14, routed)          2.196     7.245    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[0]
    SLICE_X16Y134        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     7.327 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_22/O
                         net (fo=1, routed)           0.014     7.341    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_82
    SLICE_X16Y134        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.418 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_y1_r_reg[10]_i_11/O[0]
                         net (fo=1, routed)           4.843    12.261    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r3[0]
    SLICE_X15Y134        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.151    12.412 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7/O
                         net (fo=21, routed)          1.268    13.679    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7_n_0
    SLICE_X17Y134        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.138    13.817 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_17/O
                         net (fo=1, routed)           0.017    13.834    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_17_n_0
    SLICE_X17Y134        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    14.115 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.145    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1_n_0
    SLICE_X17Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106    14.251 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.033    14.284    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1_n_14
    SLICE_X17Y135        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.444    15.818    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X17Y135        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[9]/C
                         clock pessimism             -0.451    15.367    
                         clock uncertainty           -0.098    15.269    
    SLICE_X17Y135        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.043    15.312    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 0.936ns (10.024%)  route 8.401ns (89.976%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.785ns = ( 15.818 - 8.032 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 0.724ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.231ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.214     4.935    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X16Y137        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.049 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/Q
                         net (fo=14, routed)          2.196     7.245    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[0]
    SLICE_X16Y134        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     7.327 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_22/O
                         net (fo=1, routed)           0.014     7.341    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_82
    SLICE_X16Y134        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.418 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_y1_r_reg[10]_i_11/O[0]
                         net (fo=1, routed)           4.843    12.261    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r3[0]
    SLICE_X15Y134        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.151    12.412 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7/O
                         net (fo=21, routed)          1.268    13.679    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7_n_0
    SLICE_X17Y134        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.138    13.817 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_17/O
                         net (fo=1, routed)           0.017    13.834    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_17_n_0
    SLICE_X17Y134        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    14.115 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.145    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1_n_0
    SLICE_X17Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093    14.238 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.034    14.272    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1_n_13
    SLICE_X17Y135        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.444    15.818    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X17Y135        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]/C
                         clock pessimism             -0.451    15.367    
                         clock uncertainty           -0.098    15.269    
    SLICE_X17Y135        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.043    15.312    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 0.921ns (9.882%)  route 8.399ns (90.118%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.785ns = ( 15.818 - 8.032 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 0.724ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.231ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.214     4.935    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X16Y137        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.049 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/Q
                         net (fo=14, routed)          2.196     7.245    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[0]
    SLICE_X16Y134        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     7.327 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_22/O
                         net (fo=1, routed)           0.014     7.341    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_82
    SLICE_X16Y134        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.418 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_y1_r_reg[10]_i_11/O[0]
                         net (fo=1, routed)           4.843    12.261    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r3[0]
    SLICE_X15Y134        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.151    12.412 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7/O
                         net (fo=21, routed)          1.268    13.679    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[10]_i_7_n_0
    SLICE_X17Y134        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.138    13.817 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_17/O
                         net (fo=1, routed)           0.017    13.834    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_17_n_0
    SLICE_X17Y134        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    14.115 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.145    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1_n_0
    SLICE_X17Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078    14.223 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.032    14.255    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_i_1_n_15
    SLICE_X17Y135        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.444    15.818    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X17Y135        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[8]/C
                         clock pessimism             -0.451    15.367    
                         clock uncertainty           -0.098    15.269    
    SLICE_X17Y135        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.044    15.313    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[8]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 0.812ns (8.703%)  route 8.518ns (91.297%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.789ns = ( 15.821 - 8.032 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.724ns, distribution 1.472ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.231ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.196     4.917    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X17Y137        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y137        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     5.035 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/Q
                         net (fo=3, routed)           4.151     9.186    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_0[10]
    SLICE_X19Y139        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     9.267 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_16/O
                         net (fo=1, routed)           0.015     9.282    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_72
    SLICE_X19Y139        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.117     9.399 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/O[3]
                         net (fo=3, routed)           2.999    12.398    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[11]
    SLICE_X20Y139        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080    12.478 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.297    13.775    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X18Y138        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082    13.857 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_16/O
                         net (fo=1, routed)           0.022    13.879    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_16_n_0
    SLICE_X18Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.334    14.213 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.034    14.247    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_8
    SLICE_X18Y138        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.447    15.821    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X18Y138        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/C
                         clock pessimism             -0.450    15.371    
                         clock uncertainty           -0.098    15.273    
    SLICE_X18Y138        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.044    15.317    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 0.811ns (8.694%)  route 8.517ns (91.306%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.789ns = ( 15.821 - 8.032 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.724ns, distribution 1.472ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.231ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.196     4.917    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X17Y137        FDRE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y137        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     5.035 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[10]/Q
                         net (fo=3, routed)           4.151     9.186    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_0[10]
    SLICE_X19Y139        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     9.267 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_16/O
                         net (fo=1, routed)           0.015     9.282    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_72
    SLICE_X19Y139        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.117     9.399 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/O[3]
                         net (fo=3, routed)           2.999    12.398    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[11]
    SLICE_X20Y139        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080    12.478 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.297    13.775    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X18Y138        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082    13.857 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_16/O
                         net (fo=1, routed)           0.022    13.879    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_16_n_0
    SLICE_X18Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333    14.212 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.033    14.245    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_10
    SLICE_X18Y138        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.447    15.821    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X18Y138        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/C
                         clock pessimism             -0.450    15.371    
                         clock uncertainty           -0.098    15.273    
    SLICE_X18Y138        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.043    15.316    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  1.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_blc_i0/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/in_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.112ns (33.338%)  route 0.224ns (66.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.855ns (routing 0.669ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.190ns (routing 0.724ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.855     5.140    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_blc_i0/pclk
    SLICE_X37Y122        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_blc_i0/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.252 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_blc_i0/data_reg_reg[6]/Q
                         net (fo=3, routed)           0.224     5.476    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/Q[6]
    SLICE_X41Y121        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/in_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.190     4.911    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/pclk
    SLICE_X41Y121        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/in_r_reg[6]/C
                         clock pessimism              0.454     5.364    
    SLICE_X41Y121        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     5.466    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/in_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.466    
                         arrival time                           5.476    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr2_gg_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr2_gg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.450%)  route 0.110ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      1.959ns (routing 0.669ns, distribution 1.290ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.724ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.959     5.244    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/pclk
    SLICE_X44Y125        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr2_gg_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y125        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     5.356 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr2_gg_1_reg[8]/Q
                         net (fo=1, routed)           0.110     5.466    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr2_gg_1[8]
    SLICE_X45Y125        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr2_gg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.182     4.903    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/pclk
    SLICE_X45Y125        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr2_gg_reg[8]/C
                         clock pessimism              0.451     5.354    
    SLICE_X45Y125        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     5.456    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr2_gg_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.456    
                         arrival time                           5.466    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t5_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/r_now_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.165ns (61.960%)  route 0.101ns (38.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.875ns (routing 0.669ns, distribution 1.206ns)
  Clock Net Delay (Destination): 2.089ns (routing 0.724ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.875     5.160    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X39Y119        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t5_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     5.272 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t5_r_reg[9]/Q
                         net (fo=2, routed)           0.072     5.345    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t5_r[9]
    SLICE_X39Y120        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.053     5.398 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/r_now[9]_i_1/O
                         net (fo=1, routed)           0.029     5.427    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/r_now[9]
    SLICE_X39Y120        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/r_now_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.089     4.810    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X39Y120        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/r_now_reg[9]/C
                         clock pessimism              0.506     5.316    
    SLICE_X39Y120        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.417    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/r_now_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.417    
                         arrival time                           5.427    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_sum_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_sum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.444%)  route 0.124ns (52.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      1.851ns (routing 0.669ns, distribution 1.182ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.724ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.851     5.136    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X31Y134        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y134        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.248 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_sum_reg[4]/Q
                         net (fo=2, routed)           0.124     5.372    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/D[4]
    SLICE_X29Y134        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.082     4.803    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X29Y134        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_sum_reg[4]/C
                         clock pessimism              0.457     5.260    
    SLICE_X29Y134        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.362    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_sum_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.362    
                         arrival time                           5.372    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[17][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.382%)  route 0.110ns (49.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      2.066ns (routing 0.669ns, distribution 1.397ns)
  Clock Net Delay (Destination): 2.290ns (routing 0.724ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.066     5.351    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X4Y222         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y222         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.463 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[16][0]/Q
                         net (fo=3, routed)           0.110     5.573    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[16][0]
    SLICE_X3Y222         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.290     5.011    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X3Y222         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[17][1]/C
                         clock pessimism              0.451     5.462    
    SLICE_X3Y222         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.563    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[17][1]
  -------------------------------------------------------------------
                         required time                         -5.563    
                         arrival time                           5.573    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[14][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[15][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.114ns (45.537%)  route 0.136ns (54.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      2.064ns (routing 0.669ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.314ns (routing 0.724ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.064     5.349    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X7Y217         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[14][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y217         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.463 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[14][24]/Q
                         net (fo=3, routed)           0.136     5.599    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[14][24]
    SLICE_X6Y219         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[15][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.314     5.035    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X6Y219         FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[15][25]/C
                         clock pessimism              0.451     5.486    
    SLICE_X6Y219         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     5.589    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[15][25]
  -------------------------------------------------------------------
                         required time                         -5.589    
                         arrival time                           5.599    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p52_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p51_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.112ns (48.421%)  route 0.119ns (51.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.931ns (routing 0.669ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.724ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.931     5.216    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X43Y90         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p52_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.328 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p52_reg[2]/Q
                         net (fo=9, routed)           0.119     5.447    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p52[2]
    SLICE_X41Y90         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p51_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.155     4.876    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X41Y90         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p51_reg[2]/C
                         clock pessimism              0.459     5.334    
    SLICE_X41Y90         FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     5.436    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p51_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.436    
                         arrival time                           5.447    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/line_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/line_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.159ns (63.884%)  route 0.090ns (36.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.853ns (routing 0.669ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.724ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.853     5.138    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X30Y120        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/line_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     5.250 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/line_idx_reg[0]/Q
                         net (fo=14, routed)          0.079     5.329    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/line_idx_reg[0]
    SLICE_X30Y119        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.047     5.376 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/line_idx[3]_i_1/O
                         net (fo=1, routed)           0.011     5.387    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/line_idx[3]_i_1_n_0
    SLICE_X30Y119        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/line_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.047     4.768    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X30Y119        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/line_idx_reg[3]/C
                         clock pessimism              0.506     5.274    
    SLICE_X30Y119        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     5.376    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/line_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.387    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/tmp_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/pix_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.444%)  route 0.124ns (52.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      1.844ns (routing 0.669ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.724ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.844     5.129    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/pclk
    SLICE_X31Y142        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/tmp_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y142        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.241 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/tmp_cnt_reg[20]/Q
                         net (fo=2, routed)           0.124     5.365    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/tmp_cnt_reg[20]
    SLICE_X29Y142        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/pix_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.074     4.795    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/pclk
    SLICE_X29Y142        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/pix_cnt_reg[20]/C
                         clock pessimism              0.457     5.252    
    SLICE_X29Y142        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.354    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/pix_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.354    
                         arrival time                           5.365    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p51_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.206ns (62.180%)  route 0.125ns (37.820%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.860ns (routing 0.669ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.724ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.860     5.145    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/pclk
    SLICE_X40Y124        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p51_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     5.259 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p51_reg[2]/Q
                         net (fo=9, routed)           0.095     5.354    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p_0_in3_in[1]
    SLICE_X41Y124        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     5.406 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_30__2_carry_i_9/O
                         net (fo=1, routed)           0.018     5.424    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_30__2_carry_i_9_n_0
    SLICE_X41Y124        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.040     5.464 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_30__2_carry/O[1]
                         net (fo=1, routed)           0.012     5.476    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_30[1]
    SLICE_X41Y124        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.189     4.910    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/pclk
    SLICE_X41Y124        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[1]/C
                         clock pessimism              0.454     5.363    
    SLICE_X41Y124        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.101     5.464    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.464    
                         arrival time                           5.476    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_isp_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.016 }
Period(ns):         8.032
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X1Y23   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X2Y23   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X1Y24   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X2Y24   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X1Y18   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X1Y19   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X2Y19   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X2Y16   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X2Y17   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[4].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.032       6.072      RAMB36_X2Y18   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[5].u_ram/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X40Y125  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X40Y125  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X40Y125  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X40Y125  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y133  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y133  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X31Y133  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X31Y133  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X37Y119  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X37Y119  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X40Y125  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X40Y125  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X40Y125  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X40Y125  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y133  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X32Y133  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X31Y133  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X31Y133  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X37Y119  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.016       3.254      SLICE_X37Y119  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[103]/D
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.666ns (13.092%)  route 4.421ns (86.908%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.409 - 6.663 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.246ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.231ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.804     4.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X3Y105         FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.190     4.823    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y107         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     4.977 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.206     5.183    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X4Y107         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     5.243 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.172     5.415    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y104         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     5.601 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.499     6.100    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y98          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     6.252 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=119, routed)         3.354     9.606    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X32Y178        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.465    11.409    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y178        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[103]/C
                         clock pessimism             -0.551    10.858    
                         clock uncertainty           -0.096    10.762    
    SLICE_X32Y178        FDSE (Setup_BFF_SLICEM_C_D)
                                                      0.043    10.805    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[103]
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_bg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 0.597ns (11.894%)  route 4.422ns (88.106%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.744ns = ( 11.407 - 6.663 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.246ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.231ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.804     4.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X3Y105         FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.190     4.823    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y107         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     4.977 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.206     5.183    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X4Y107         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     5.243 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.172     5.415    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y104         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     5.601 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.448     6.048    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y101         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.083     6.131 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[5]_INST_0/O
                         net (fo=103, routed)         3.407     9.538    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X28Y126        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_bg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.463    11.407    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y126        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_bg_reg[5]/C
                         clock pessimism             -0.551    10.856    
                         clock uncertainty           -0.096    10.760    
    SLICE_X28Y126        FDSE (Setup_FFF2_SLICEM_C_D)
                                                      0.045    10.805    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_bg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[143]/D
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 0.666ns (13.330%)  route 4.330ns (86.670%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.409 - 6.663 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.246ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.231ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.804     4.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X3Y105         FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.190     4.823    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y107         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     4.977 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.206     5.183    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X4Y107         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     5.243 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.172     5.415    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y104         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     5.601 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.499     6.100    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y98          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     6.252 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=119, routed)         3.263     9.515    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X32Y177        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.465    11.409    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y177        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[143]/C
                         clock pessimism             -0.551    10.858    
                         clock uncertainty           -0.096    10.762    
    SLICE_X32Y177        FDSE (Setup_HFF2_SLICEM_C_D)
                                                      0.046    10.808    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[143]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[43]/D
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.666ns (13.564%)  route 4.244ns (86.436%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns = ( 11.396 - 6.663 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.246ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.231ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.804     4.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X3Y105         FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.190     4.823    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y107         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     4.977 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.206     5.183    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X4Y107         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     5.243 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.172     5.415    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y104         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     5.601 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.499     6.100    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y98          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     6.252 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=119, routed)         3.177     9.429    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X30Y178        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.452    11.396    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y178        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[43]/C
                         clock pessimism             -0.551    10.845    
                         clock uncertainty           -0.096    10.749    
    SLICE_X30Y178        FDSE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    10.795    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[43]
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[83]/D
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.666ns (13.582%)  route 4.238ns (86.418%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.409 - 6.663 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.246ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.231ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.804     4.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X3Y105         FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.190     4.823    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y107         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     4.977 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.206     5.183    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X4Y107         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     5.243 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.172     5.415    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y104         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     5.601 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.499     6.100    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y98          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     6.252 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=119, routed)         3.170     9.422    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X32Y177        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.465    11.409    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y177        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[83]/C
                         clock pessimism             -0.551    10.858    
                         clock uncertainty           -0.096    10.762    
    SLICE_X32Y177        FDSE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.806    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[83]
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[163]/D
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.666ns (13.587%)  route 4.236ns (86.413%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.409 - 6.663 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.246ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.231ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.804     4.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X3Y105         FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.190     4.823    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y107         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     4.977 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.206     5.183    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X4Y107         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     5.243 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.172     5.415    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y104         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     5.601 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.499     6.100    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y98          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     6.252 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=119, routed)         3.168     9.420    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X32Y177        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.465    11.409    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y177        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[163]/C
                         clock pessimism             -0.551    10.858    
                         clock uncertainty           -0.096    10.762    
    SLICE_X32Y177        FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    10.807    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[163]
  -------------------------------------------------------------------
                         required time                         10.807    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[183]/D
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 0.666ns (13.681%)  route 4.202ns (86.319%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 11.405 - 6.663 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.246ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.231ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.804     4.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X3Y105         FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.190     4.823    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y107         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     4.977 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.206     5.183    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X4Y107         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     5.243 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.172     5.415    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y104         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     5.601 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.499     6.100    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y98          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     6.252 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=119, routed)         3.135     9.387    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X35Y173        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.461    11.405    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y173        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[183]/C
                         clock pessimism             -0.551    10.854    
                         clock uncertainty           -0.096    10.758    
    SLICE_X35Y173        FDSE (Setup_FFF_SLICEM_C_D)
                                                      0.043    10.801    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[183]
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[189]/D
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 0.740ns (15.227%)  route 4.120ns (84.773%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 11.401 - 6.663 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.246ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.231ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.804     4.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X3Y105         FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.190     4.823    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y107         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     4.977 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.206     5.183    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X4Y107         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     5.243 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.172     5.415    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y104         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     5.601 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.480     6.080    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y101         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     6.306 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[12]_INST_0/O
                         net (fo=56, routed)          3.072     9.378    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X31Y176        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.457    11.401    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y176        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[189]/C
                         clock pessimism             -0.551    10.850    
                         clock uncertainty           -0.096    10.754    
    SLICE_X31Y176        FDSE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    10.800    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[189]
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[106]/D
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.636ns (13.085%)  route 4.225ns (86.915%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 11.410 - 6.663 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.246ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.231ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.804     4.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X3Y105         FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.190     4.823    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y107         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     4.977 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.206     5.183    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X4Y107         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     5.243 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.169     5.412    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y104         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.084     5.496 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.441     5.937    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.224     6.161 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[9]_INST_0/O
                         net (fo=84, routed)          3.219     9.379    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X31Y183        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.466    11.410    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y183        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[106]/C
                         clock pessimism             -0.551    10.859    
                         clock uncertainty           -0.096    10.763    
    SLICE_X31Y183        FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    10.808    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[106]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[86]/D
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 0.636ns (13.174%)  route 4.192ns (86.826%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 11.410 - 6.663 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.246ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.231ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.804     4.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X3Y105         FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.190     4.823    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X4Y107         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     4.977 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.206     5.183    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X4Y107         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     5.243 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.169     5.412    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y104         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.084     5.496 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.441     5.937    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.224     6.161 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[9]_INST_0/O
                         net (fo=84, routed)          3.186     9.346    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X31Y183        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.466    11.410    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y183        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[86]/C
                         clock pessimism             -0.551    10.859    
                         clock uncertainty           -0.096    10.763    
    SLICE_X31Y183        FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.806    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[86]
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  1.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.112ns (46.337%)  route 0.130ns (53.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Net Delay (Source):      1.560ns (routing 0.231ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.246ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.560     4.841    design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X14Y105        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.953 r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[25]/Q
                         net (fo=2, routed)           0.130     5.083    design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[30]
    SLICE_X15Y106        FDRE                                         r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.771     4.486    design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/aclk
    SLICE_X15Y106        FDRE                                         r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer_reg[1086]/C
                         clock pessimism              0.485     4.970    
    SLICE_X15Y106        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.073    design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer_reg[1086]
  -------------------------------------------------------------------
                         required time                         -5.073    
                         arrival time                           5.083    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.112ns (48.485%)  route 0.119ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Net Delay (Source):      1.578ns (routing 0.231ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.246ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.578     4.859    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X16Y57         FDRE                                         r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.971 r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][0]/Q
                         net (fo=1, routed)           0.119     5.090    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIE0
    SLICE_X17Y56         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.773     4.488    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X17Y56         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/CLK
                         clock pessimism              0.490     4.978    
    SLICE_X17Y56         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.103     5.081    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -5.081    
                         arrival time                           5.090    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.112ns (51.852%)  route 0.104ns (48.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Net Delay (Source):      1.569ns (routing 0.231ns, distribution 1.338ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.246ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.569     4.850    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X15Y40         FDRE                                         r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     4.962 r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][2]/Q
                         net (fo=1, routed)           0.104     5.066    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIE1
    SLICE_X13Y40         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.771     4.486    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X13Y40         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME_D1/CLK
                         clock pessimism              0.490     4.976    
    SLICE_X13Y40         RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.081     5.057    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME_D1
  -------------------------------------------------------------------
                         required time                         -5.057    
                         arrival time                           5.066    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][237]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.114ns (48.101%)  route 0.123ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.497ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Net Delay (Source):      1.575ns (routing 0.231ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.246ns, distribution 1.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.575     4.856    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y92          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     4.970 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[96]/Q
                         net (fo=1, routed)           0.123     5.093    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[227]
    SLICE_X6Y92          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.782     4.497    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X6Y92          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][237]/C
                         clock pessimism              0.485     4.981    
    SLICE_X6Y92          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     5.083    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][237]
  -------------------------------------------------------------------
                         required time                         -5.083    
                         arrival time                           5.093    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_CS_fsm_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_CS_fsm_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.113ns (47.164%)  route 0.127ns (52.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.346ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Net Delay (Source):      1.425ns (routing 0.231ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.246ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.425     4.706    design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_clk
    SLICE_X31Y79         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_CS_fsm_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     4.819 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_CS_fsm_reg[86]/Q
                         net (fo=2, routed)           0.127     4.946    design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_CS_fsm_reg_n_3_[86]
    SLICE_X32Y79         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_CS_fsm_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.631     4.346    design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_clk
    SLICE_X32Y79         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_CS_fsm_reg[87]/C
                         clock pessimism              0.489     4.835    
    SLICE_X32Y79         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     4.936    design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_CS_fsm_reg[87]
  -------------------------------------------------------------------
                         required time                         -4.936    
                         arrival time                           4.946    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_phi_reg_pp0_iter0_pix_val_V_34_reg_300_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/trunc_ln414_4_reg_1339_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.112ns (47.801%)  route 0.122ns (52.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.481ns
    Source Clock Delay      (SCD):    4.848ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Net Delay (Source):      1.567ns (routing 0.231ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.246ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.567     4.848    design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_clk
    SLICE_X17Y14         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_phi_reg_pp0_iter0_pix_val_V_34_reg_300_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     4.960 r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_phi_reg_pp0_iter0_pix_val_V_34_reg_300_reg[4]/Q
                         net (fo=2, routed)           0.122     5.083    design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_phi_reg_pp0_iter0_pix_val_V_34_reg_300_reg[9]_0[2]
    SLICE_X18Y14         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/trunc_ln414_4_reg_1339_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.766     4.481    design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_clk
    SLICE_X18Y14         FDRE                                         r  design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/trunc_ln414_4_reg_1339_reg[2]/C
                         clock pessimism              0.490     4.970    
    SLICE_X18Y14         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     5.072    design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/trunc_ln414_4_reg_1339_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.072    
                         arrival time                           5.083    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][18][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.114ns (45.783%)  route 0.135ns (54.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      1.391ns (routing 0.231ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.246ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.391     4.672    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y32         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][18][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     4.786 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][18][userdata][7]/Q
                         net (fo=1, routed)           0.135     4.921    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DID0
    SLICE_X25Y32         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.600     4.315    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X25Y32         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMD/CLK
                         clock pessimism              0.494     4.809    
    SLICE_X25Y32         RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.102     4.911    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMD
  -------------------------------------------------------------------
                         required time                         -4.911    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.111ns (44.758%)  route 0.137ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Net Delay (Source):      1.579ns (routing 0.231ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.246ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.579     4.860    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y91          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.971 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.137     5.108    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIF0
    SLICE_X5Y88          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.795     4.510    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X5Y88          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF/CLK
                         clock pessimism              0.485     4.995    
    SLICE_X5Y88          RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.103     5.098    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF
  -------------------------------------------------------------------
                         required time                         -5.098    
                         arrival time                           5.108    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_phi_reg_pp0_iter0_pix_val_V_9_reg_247_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/pix_val_V_9_reg_247_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.115ns (48.461%)  route 0.122ns (51.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      1.437ns (routing 0.231ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.246ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.437     4.718    design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_clk
    SLICE_X31Y4          FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_phi_reg_pp0_iter0_pix_val_V_9_reg_247_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.833 r  design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_phi_reg_pp0_iter0_pix_val_V_9_reg_247_reg[1]/Q
                         net (fo=2, routed)           0.122     4.955    design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_phi_reg_pp0_iter0_pix_val_V_9_reg_247_reg[7]_0[1]
    SLICE_X29Y4          FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/pix_val_V_9_reg_247_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.635     4.350    design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_clk
    SLICE_X29Y4          FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/pix_val_V_9_reg_247_reg[1]/C
                         clock pessimism              0.494     4.844    
    SLICE_X29Y4          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     4.945    design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/pix_val_V_9_reg_247_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.945    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][240]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             clk_sys_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.112ns (48.696%)  route 0.118ns (51.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Net Delay (Source):      1.573ns (routing 0.231ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.246ns, distribution 1.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.573     4.854    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y92          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.966 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/Q
                         net (fo=1, routed)           0.118     5.084    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[230]
    SLICE_X8Y92          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.772     4.487    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X8Y92          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][240]/C
                         clock pessimism              0.485     4.972    
    SLICE_X8Y92          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     5.074    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][240]
  -------------------------------------------------------------------
                         required time                         -5.074    
                         arrival time                           5.084    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.663
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         6.663       3.663      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.663       3.663      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.663       3.663      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y7   design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y7   design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y10  design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y10  design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y5   design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y5   design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         6.663       4.703      RAMB36_X0Y13  design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_0_fifo_w256_d264_B_ram/mem_reg_3/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.332       1.832      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         3.332       2.570      SLICE_X7Y144  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_ias1_clk_bit
  To Clock:  mipi_ias1_clk_bit

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_ias1_clk_bit
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { mipi_rx_ias1_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     BUFGCE_DIV/I     n/a              1.379         2.000       0.621      BUFGCE_DIV_X0Y12       design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.000       0.929      BUFGCE_DIV_X0Y7        design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.063       0.562      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.062       0.563      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.062       0.563      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.061       0.564      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.060       0.565      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.058       0.567      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.057       0.568      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.056       0.569      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.041       0.584      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.040       0.585      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  mipi_rx_to_video_ias1_vid_clk
  To Clock:  mipi_rx_to_video_ias1_vid_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.052ns (24.386%)  route 3.262ns (75.614%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    1.057ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.111ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.162ns (routing 1.023ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.585     5.495    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     6.147 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=14, routed)          1.160     7.307    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X22Y193        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.440 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_9/O
                         net (fo=1, routed)           0.522     7.962    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]_1
    SLICE_X23Y194        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058     8.020 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_3/O
                         net (fo=3, routed)           0.664     8.684    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_valid_reg
    SLICE_X22Y192        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     8.836 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_2/O
                         net (fo=8, routed)           0.212     9.048    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X22Y193        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     9.105 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.704     9.809    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X23Y191        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.162    12.204    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y191        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C
                         clock pessimism              1.057    13.261    
                         clock uncertainty           -0.035    13.226    
    SLICE_X23Y191        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    13.147    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.052ns (24.699%)  route 3.207ns (75.301%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 12.206 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    1.057ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.111ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.164ns (routing 1.023ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.585     5.495    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     6.147 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=14, routed)          1.160     7.307    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X22Y193        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.440 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_9/O
                         net (fo=1, routed)           0.522     7.962    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]_1
    SLICE_X23Y194        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058     8.020 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_3/O
                         net (fo=3, routed)           0.664     8.684    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_valid_reg
    SLICE_X22Y192        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     8.836 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_2/O
                         net (fo=8, routed)           0.212     9.048    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X22Y193        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     9.105 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.649     9.754    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X23Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.164    12.206    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/C
                         clock pessimism              1.057    13.263    
                         clock uncertainty           -0.035    13.228    
    SLICE_X23Y192        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    13.149    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.052ns (24.699%)  route 3.207ns (75.301%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 12.206 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    1.057ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.111ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.164ns (routing 1.023ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.585     5.495    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     6.147 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=14, routed)          1.160     7.307    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X22Y193        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.440 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_9/O
                         net (fo=1, routed)           0.522     7.962    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]_1
    SLICE_X23Y194        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058     8.020 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_3/O
                         net (fo=3, routed)           0.664     8.684    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_valid_reg
    SLICE_X22Y192        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     8.836 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_2/O
                         net (fo=8, routed)           0.212     9.048    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X22Y193        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     9.105 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.649     9.754    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X23Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.164    12.206    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/C
                         clock pessimism              1.057    13.263    
                         clock uncertainty           -0.035    13.228    
    SLICE_X23Y192        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    13.149    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.053ns (25.066%)  route 3.148ns (74.934%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 12.199 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    1.057ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.111ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.157ns (routing 1.023ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.585     5.495    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     6.147 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=14, routed)          1.160     7.307    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X22Y193        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.440 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_9/O
                         net (fo=1, routed)           0.522     7.962    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]_1
    SLICE_X23Y194        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058     8.020 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_3/O
                         net (fo=3, routed)           0.664     8.684    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_valid_reg
    SLICE_X22Y192        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     8.836 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_2/O
                         net (fo=8, routed)           0.212     9.048    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X22Y193        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     9.106 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_1/O
                         net (fo=5, routed)           0.590     9.696    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/E[0]
    SLICE_X23Y194        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.157    12.199    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y194        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/C
                         clock pessimism              1.057    13.256    
                         clock uncertainty           -0.035    13.221    
    SLICE_X23Y194        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    13.143    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.052ns (25.028%)  route 3.151ns (74.972%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 12.206 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    1.057ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.111ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.164ns (routing 1.023ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.585     5.495    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     6.147 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=14, routed)          1.160     7.307    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X22Y193        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.440 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_9/O
                         net (fo=1, routed)           0.522     7.962    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]_1
    SLICE_X23Y194        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058     8.020 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_3/O
                         net (fo=3, routed)           0.664     8.684    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_valid_reg
    SLICE_X22Y192        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     8.836 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_2/O
                         net (fo=8, routed)           0.212     9.048    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X22Y193        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     9.105 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.593     9.698    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X23Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.164    12.206    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/C
                         clock pessimism              1.057    13.263    
                         clock uncertainty           -0.035    13.228    
    SLICE_X23Y193        FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.078    13.150    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]
  -------------------------------------------------------------------
                         required time                         13.150    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.053ns (25.086%)  route 3.144ns (74.914%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.209 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    1.057ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.111ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.023ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.585     5.495    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     6.147 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=14, routed)          1.160     7.307    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X22Y193        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.440 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_9/O
                         net (fo=1, routed)           0.522     7.962    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]_1
    SLICE_X23Y194        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058     8.020 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_3/O
                         net (fo=3, routed)           0.664     8.684    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_valid_reg
    SLICE_X22Y192        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     8.836 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_2/O
                         net (fo=8, routed)           0.212     9.048    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X22Y193        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     9.106 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_1/O
                         net (fo=5, routed)           0.587     9.693    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/E[0]
    SLICE_X23Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.167    12.209    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/C
                         clock pessimism              1.057    13.266    
                         clock uncertainty           -0.035    13.231    
    SLICE_X23Y192        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    13.152    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.052ns (26.542%)  route 2.911ns (73.458%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 12.101 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.994ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.111ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.059ns (routing 1.023ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.585     5.495    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     6.147 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=14, routed)          1.160     7.307    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X22Y193        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.440 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_9/O
                         net (fo=1, routed)           0.522     7.962    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]_1
    SLICE_X23Y194        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058     8.020 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_3/O
                         net (fo=3, routed)           0.664     8.684    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_valid_reg
    SLICE_X22Y192        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     8.836 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_2/O
                         net (fo=8, routed)           0.212     9.048    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X22Y193        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     9.105 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.354     9.459    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X22Y191        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.059    12.101    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y191        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/C
                         clock pessimism              0.994    13.095    
                         clock uncertainty           -0.035    13.060    
    SLICE_X22Y191        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    12.981    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]
  -------------------------------------------------------------------
                         required time                         12.981    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.053ns (26.893%)  route 2.862ns (73.107%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 12.109 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.994ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.111ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.067ns (routing 1.023ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.585     5.495    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     6.147 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=14, routed)          1.160     7.307    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X22Y193        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.440 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_9/O
                         net (fo=1, routed)           0.522     7.962    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]_1
    SLICE_X23Y194        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058     8.020 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_3/O
                         net (fo=3, routed)           0.664     8.684    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_valid_reg
    SLICE_X22Y192        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     8.836 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_2/O
                         net (fo=8, routed)           0.212     9.048    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X22Y193        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     9.106 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_1/O
                         net (fo=5, routed)           0.305     9.411    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/E[0]
    SLICE_X22Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.067    12.109    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/C
                         clock pessimism              0.994    13.103    
                         clock uncertainty           -0.035    13.068    
    SLICE_X22Y192        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.079    12.989    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.052ns (26.909%)  route 2.857ns (73.091%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 12.106 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.994ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.111ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.064ns (routing 1.023ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.585     5.495    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     6.147 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=14, routed)          1.160     7.307    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X22Y193        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.440 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_9/O
                         net (fo=1, routed)           0.522     7.962    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]_1
    SLICE_X23Y194        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058     8.020 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_3/O
                         net (fo=3, routed)           0.664     8.684    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_valid_reg
    SLICE_X22Y192        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     8.836 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_2/O
                         net (fo=8, routed)           0.212     9.048    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X22Y193        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     9.105 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.300     9.405    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X22Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.064    12.106    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C
                         clock pessimism              0.994    13.100    
                         clock uncertainty           -0.035    13.065    
    SLICE_X22Y192        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    12.986    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.052ns (26.909%)  route 2.857ns (73.091%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 12.106 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.994ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.111ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.064ns (routing 1.023ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.585     5.495    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.652     6.147 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[1]
                         net (fo=14, routed)          1.160     7.307    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[1]
    SLICE_X22Y193        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.440 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_9/O
                         net (fo=1, routed)           0.522     7.962    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]_1
    SLICE_X23Y194        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.058     8.020 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_3/O
                         net (fo=3, routed)           0.664     8.684    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_valid_reg
    SLICE_X22Y192        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     8.836 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[3]_i_2/O
                         net (fo=8, routed)           0.212     9.048    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X22Y193        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     9.105 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.300     9.405    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X22Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.064    12.106    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/C
                         clock pessimism              0.994    13.100    
                         clock uncertainty           -0.035    13.065    
    SLICE_X22Y192        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079    12.986    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  3.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.145ns (47.639%)  route 0.159ns (52.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.204ns
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.956ns
  Clock Net Delay (Source):      2.022ns (routing 1.023ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.111ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.022     4.065    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X16Y179        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.177 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_data_reg[5]/Q
                         net (fo=5, routed)           0.130     4.307    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_data_reg[31]_0[3]
    SLICE_X16Y180        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.033     4.340 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data[17]_i_1/O
                         net (fo=1, routed)           0.029     4.369    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data[17]_i_1_n_0
    SLICE_X16Y180        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.294     5.204    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X16Y180        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[17]/C
                         clock pessimism             -0.956     4.248    
    SLICE_X16Y180        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.101     4.349    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.349    
                         arrival time                           4.369    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.112ns (46.090%)  route 0.131ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      2.004ns (routing 1.023ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.230ns (routing 1.111ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.004     4.046    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X14Y175        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y175        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     4.158 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[27]/Q
                         net (fo=1, routed)           0.131     4.289    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[39]_1[27]
    SLICE_X15Y175        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.230     5.140    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X15Y175        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[27]/C
                         clock pessimism             -0.986     4.154    
    SLICE_X15Y175        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     4.257    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.257    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.112ns (44.094%)  route 0.142ns (55.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.178ns
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.956ns
  Clock Net Delay (Source):      2.061ns (routing 1.023ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.268ns (routing 1.111ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.061     4.103    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X18Y180        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     4.215 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[39]/Q
                         net (fo=1, routed)           0.142     4.357    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[39]_1[39]
    SLICE_X19Y178        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.268     5.178    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y178        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[39]/C
                         clock pessimism             -0.956     4.222    
    SLICE_X19Y178        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.101     4.323    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[39]
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.145ns (42.439%)  route 0.197ns (57.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.204ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.956ns
  Clock Net Delay (Source):      2.014ns (routing 1.023ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.111ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.014     4.056    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X13Y179        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y179        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.168 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[2]/Q
                         net (fo=56, routed)          0.168     4.336    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[2]
    SLICE_X15Y182        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.033     4.369 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data[26]_i_1/O
                         net (fo=1, routed)           0.029     4.398    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data[26]_i_1_n_0
    SLICE_X15Y182        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.294     5.204    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X15Y182        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[26]/C
                         clock pessimism             -0.956     4.248    
    SLICE_X15Y182        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.101     4.349    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.349    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][15]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][15]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.164ns (63.049%)  route 0.096ns (36.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.179ns
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    0.990ns
  Clock Net Delay (Source):      2.047ns (routing 1.023ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.269ns (routing 1.111ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.047     4.089    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X16Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y192        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     4.203 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4][15]/Q
                         net (fo=2, routed)           0.085     4.288    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[4]_5[15]
    SLICE_X17Y192        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.050     4.338 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf[5][15]_i_1/O
                         net (fo=1, routed)           0.011     4.349    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf[5][15]_i_1_n_0
    SLICE_X17Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.269     5.179    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X17Y192        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][15]/C
                         clock pessimism             -0.990     4.189    
    SLICE_X17Y192        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     4.292    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][15]
  -------------------------------------------------------------------
                         required time                         -4.292    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.112ns (64.368%)  route 0.062ns (35.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.162ns
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    1.091ns
  Clock Net Delay (Source):      2.016ns (routing 1.023ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.252ns (routing 1.111ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.016     4.059    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X14Y176        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     4.171 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[24]/Q
                         net (fo=1, routed)           0.062     4.233    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[39]_1[24]
    SLICE_X14Y176        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.252     5.162    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X14Y176        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[24]/C
                         clock pessimism             -1.091     4.071    
    SLICE_X14Y176        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     4.173    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.233    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.112ns (63.511%)  route 0.064ns (36.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Net Delay (Source):      2.020ns (routing 1.023ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.241ns (routing 1.111ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.020     4.062    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y136        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     4.174 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/Q
                         net (fo=4, routed)           0.064     4.239    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]
    SLICE_X22Y136        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.241     5.151    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y136        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[13]/C
                         clock pessimism             -1.076     4.075    
    SLICE_X22Y136        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.178    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.208ns (61.415%)  route 0.131ns (38.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.956ns
  Clock Net Delay (Source):      2.014ns (routing 1.023ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.277ns (routing 1.111ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.014     4.056    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X13Y179        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y179        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.168 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[0]/Q
                         net (fo=103, routed)         0.100     4.268    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size_reg[0]
    SLICE_X14Y180        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     4.364 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data[24]_i_1/O
                         net (fo=1, routed)           0.031     4.395    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data[24]_i_1_n_0
    SLICE_X14Y180        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.277     5.187    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X14Y180        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[24]/C
                         clock pessimism             -0.956     4.231    
    SLICE_X14Y180        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.101     4.332    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           4.395    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.112ns (54.351%)  route 0.094ns (45.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.152ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    1.048ns
  Clock Net Delay (Source):      2.022ns (routing 1.023ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.111ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.022     4.064    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y137        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y137        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     4.176 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[11]/Q
                         net (fo=4, routed)           0.094     4.271    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[11]
    SLICE_X22Y135        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.242     5.152    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y135        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[13]/C
                         clock pessimism             -1.048     4.104    
    SLICE_X22Y135        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     4.207    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_ias1_vid_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.401%)  route 0.151ns (50.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      2.007ns (routing 1.023ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.258ns (routing 1.111ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.007     4.049    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X16Y178        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     4.162 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_data_reg[7]/Q
                         net (fo=4, routed)           0.119     4.281    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_data_reg[31]_0[5]
    SLICE_X14Y176        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.034     4.315 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data[9]_i_1/O
                         net (fo=1, routed)           0.032     4.347    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data[9]_i_1_n_0
    SLICE_X14Y176        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.258     5.168    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X14Y176        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[9]/C
                         clock pessimism             -0.986     4.181    
    SLICE_X14Y176        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.101     4.282    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/pixel_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.282    
                         arrival time                           4.347    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_rx_to_video_ias1_vid_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         8.000       6.291      RAMB36_X0Y29           design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         8.000       6.291      RAMB18_X0Y56           design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Fast    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Fast    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_rpi_clk_bit
  To Clock:  mipi_rpi_clk_bit

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_rpi_clk_bit
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { mipi_rx_rpi_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     BUFGCE_DIV/I     n/a              1.379         2.000       0.621      BUFGCE_DIV_X0Y15       design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.000       0.929      BUFGCE_DIV_X0Y13       design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.062       0.563      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.061       0.564      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.060       0.565      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.056       0.569      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Fast    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.039       0.586      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.038       0.587      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.036       0.589      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Fast    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.033       0.592      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_rx_to_video_rpi_vid_clk_1
  To Clock:  mipi_rx_to_video_rpi_vid_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.432ns (40.172%)  route 2.133ns (59.828%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 10.300 - 8.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.265ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.249ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.760     2.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[0])
                                                      0.668     3.568 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[0]
                         net (fo=15, routed)          0.800     4.367    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[0]
    SLICE_X25Y215        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.557 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_8__0/O
                         net (fo=2, routed)           0.520     5.078    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_3
    SLICE_X24Y218        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     5.306 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.301     5.607    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X23Y215        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.794 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.106     5.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X23Y214        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     6.059 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.406     6.464    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.385    10.300    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/C
                         clock pessimism              0.353    10.653    
                         clock uncertainty           -0.035    10.618    
    SLICE_X23Y214        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    10.539    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.432ns (40.172%)  route 2.133ns (59.828%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 10.300 - 8.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.265ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.249ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.760     2.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[0])
                                                      0.668     3.568 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[0]
                         net (fo=15, routed)          0.800     4.367    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[0]
    SLICE_X25Y215        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.557 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_8__0/O
                         net (fo=2, routed)           0.520     5.078    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_3
    SLICE_X24Y218        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     5.306 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.301     5.607    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X23Y215        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.794 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.106     5.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X23Y214        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     6.059 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.406     6.464    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.385    10.300    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C
                         clock pessimism              0.353    10.653    
                         clock uncertainty           -0.035    10.618    
    SLICE_X23Y214        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.079    10.539    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.432ns (40.172%)  route 2.133ns (59.828%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 10.300 - 8.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.265ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.249ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.760     2.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[0])
                                                      0.668     3.568 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[0]
                         net (fo=15, routed)          0.800     4.367    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[0]
    SLICE_X25Y215        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.557 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_8__0/O
                         net (fo=2, routed)           0.520     5.078    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_3
    SLICE_X24Y218        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     5.306 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.301     5.607    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X23Y215        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.794 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.106     5.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X23Y214        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     6.059 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.406     6.464    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.385    10.300    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/C
                         clock pessimism              0.353    10.653    
                         clock uncertainty           -0.035    10.618    
    SLICE_X23Y214        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078    10.540    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]
  -------------------------------------------------------------------
                         required time                         10.540    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.432ns (40.172%)  route 2.133ns (59.828%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 10.300 - 8.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.265ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.249ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.760     2.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[0])
                                                      0.668     3.568 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[0]
                         net (fo=15, routed)          0.800     4.367    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[0]
    SLICE_X25Y215        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.557 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_8__0/O
                         net (fo=2, routed)           0.520     5.078    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_3
    SLICE_X24Y218        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     5.306 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.301     5.607    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X23Y215        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.794 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.106     5.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X23Y214        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     6.059 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.406     6.464    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.385    10.300    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/C
                         clock pessimism              0.353    10.653    
                         clock uncertainty           -0.035    10.618    
    SLICE_X23Y214        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.078    10.540    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]
  -------------------------------------------------------------------
                         required time                         10.540    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 1.354ns (38.208%)  route 2.190ns (61.792%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 10.303 - 8.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.265ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.249ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.760     2.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[0])
                                                      0.668     3.568 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[0]
                         net (fo=15, routed)          0.800     4.367    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[0]
    SLICE_X25Y215        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.557 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_8__0/O
                         net (fo=2, routed)           0.520     5.078    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_3
    SLICE_X24Y218        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     5.306 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.301     5.607    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X23Y215        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.794 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.157     5.951    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X23Y214        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     6.032 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_1__0/O
                         net (fo=4, routed)           0.412     6.443    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/E[0]
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.388    10.303    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/C
                         clock pessimism              0.353    10.656    
                         clock uncertainty           -0.035    10.621    
    SLICE_X23Y214        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    10.542    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.432ns (40.484%)  route 2.105ns (59.516%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 10.303 - 8.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.265ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.249ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.760     2.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[0])
                                                      0.668     3.568 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[0]
                         net (fo=15, routed)          0.800     4.367    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[0]
    SLICE_X25Y215        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.557 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_8__0/O
                         net (fo=2, routed)           0.520     5.078    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_3
    SLICE_X24Y218        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     5.306 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.301     5.607    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X23Y215        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.794 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.106     5.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X23Y214        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     6.059 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.378     6.437    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.388    10.303    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/C
                         clock pessimism              0.353    10.656    
                         clock uncertainty           -0.035    10.621    
    SLICE_X23Y214        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    10.542    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.432ns (40.484%)  route 2.105ns (59.516%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 10.303 - 8.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.265ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.249ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.760     2.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[0])
                                                      0.668     3.568 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[0]
                         net (fo=15, routed)          0.800     4.367    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[0]
    SLICE_X25Y215        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.557 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_8__0/O
                         net (fo=2, routed)           0.520     5.078    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_3
    SLICE_X24Y218        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     5.306 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.301     5.607    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X23Y215        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.794 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.106     5.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X23Y214        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     6.059 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.378     6.437    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.388    10.303    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/C
                         clock pessimism              0.353    10.656    
                         clock uncertainty           -0.035    10.621    
    SLICE_X23Y214        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.079    10.542    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 1.354ns (38.820%)  route 2.134ns (61.180%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 10.305 - 8.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.265ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.249ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.760     2.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[0])
                                                      0.668     3.568 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[0]
                         net (fo=15, routed)          0.800     4.367    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[0]
    SLICE_X25Y215        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.557 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_8__0/O
                         net (fo=2, routed)           0.520     5.078    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_3
    SLICE_X24Y218        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     5.306 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.301     5.607    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X23Y215        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.794 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.157     5.951    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X23Y214        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     6.032 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_1__0/O
                         net (fo=4, routed)           0.356     6.388    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/E[0]
    SLICE_X24Y217        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.390    10.305    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y217        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/C
                         clock pessimism              0.305    10.610    
                         clock uncertainty           -0.035    10.575    
    SLICE_X24Y217        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    10.496    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         10.496    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.432ns (41.014%)  route 2.060ns (58.986%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 10.307 - 8.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.265ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.249ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.760     2.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[0])
                                                      0.668     3.568 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[0]
                         net (fo=15, routed)          0.800     4.367    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[0]
    SLICE_X25Y215        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.557 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_8__0/O
                         net (fo=2, routed)           0.520     5.078    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_3
    SLICE_X24Y218        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     5.306 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.301     5.607    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X23Y215        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.794 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.106     5.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X23Y214        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     6.059 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.332     6.391    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_5[0]
    SLICE_X23Y215        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.392    10.307    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y215        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/C
                         clock pessimism              0.357    10.664    
                         clock uncertainty           -0.035    10.629    
    SLICE_X23Y215        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079    10.550    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.354ns (39.430%)  route 2.080ns (60.570%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 10.303 - 8.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.265ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.249ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.760     2.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[0])
                                                      0.668     3.568 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[0]
                         net (fo=15, routed)          0.800     4.367    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[0]
    SLICE_X25Y215        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.557 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_8__0/O
                         net (fo=2, routed)           0.520     5.078    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_3
    SLICE_X24Y218        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     5.306 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset[2]_i_5__0/O
                         net (fo=6, routed)           0.301     5.607    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset_reg[1]
    SLICE_X23Y215        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.794 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0/O
                         net (fo=4, routed)           0.157     5.951    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_3__0_n_0
    SLICE_X23Y214        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     6.032 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[2]_i_1__0/O
                         net (fo=4, routed)           0.302     6.334    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/E[0]
    SLICE_X24Y215        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.388    10.303    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y215        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/C
                         clock pessimism              0.305    10.608    
                         clock uncertainty           -0.035    10.573    
    SLICE_X24Y215        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    10.493    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[2]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                  4.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.113ns (42.793%)  route 0.151ns (57.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.553ns (routing 0.249ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.265ns, distribution 1.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.468    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X20Y128        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     2.581 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[2]/Q
                         net (fo=6, routed)           0.151     2.732    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[2]
    SLICE_X21Y128        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.758     2.898    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X21Y128        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[3]/C
                         clock pessimism             -0.300     2.597    
    SLICE_X21Y128        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.699    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.115ns (44.852%)  route 0.141ns (55.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.542ns (routing 0.249ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.265ns, distribution 1.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.542     2.457    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X18Y151        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.572 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[6]/Q
                         net (fo=2, routed)           0.141     2.713    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[7]_0[6]
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[6]/C
                         clock pessimism             -0.301     2.560    
    SLICE_X19Y149        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.663    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.113ns (53.226%)  route 0.099ns (46.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.563ns (routing 0.249ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.265ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.563     2.478    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X22Y128        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y128        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     2.591 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[12]/Q
                         net (fo=4, routed)           0.099     2.691    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[12]
    SLICE_X22Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.752     2.892    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X22Y127        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[13]/C
                         clock pessimism             -0.359     2.532    
    SLICE_X22Y127        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     2.635    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.163ns (59.384%)  route 0.111ns (40.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.546ns (routing 0.249ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.265ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.546     2.461    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X20Y159        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y159        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.573 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[4]/Q
                         net (fo=18, routed)          0.082     2.656    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/p_0_in[1]
    SLICE_X19Y159        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.051     2.707 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2[11]_i_1/O
                         net (fo=1, routed)           0.029     2.736    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2[11]_i_1_n_0
    SLICE_X19Y159        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.736     2.876    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X19Y159        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[11]/C
                         clock pessimism             -0.301     2.575    
    SLICE_X19Y159        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.101     2.676    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.825%)  route 0.146ns (50.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.553ns (routing 0.249ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.265ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.553     2.468    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X20Y128        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.580 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[3]/Q
                         net (fo=5, routed)           0.098     2.678    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/Q[3]
    SLICE_X21Y128        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.033     2.711 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/pix_cnt[4]_i_1/O
                         net (fo=1, routed)           0.048     2.759    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_9
    SLICE_X21Y128        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.760     2.900    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X21Y128        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[4]/C
                         clock pessimism             -0.300     2.599    
    SLICE_X21Y128        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.100     2.699    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.112ns (54.106%)  route 0.095ns (45.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.532ns (routing 0.249ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.265ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.532     2.447    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X22Y151        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y151        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.559 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[11]/Q
                         net (fo=1, routed)           0.095     2.654    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[19]_0[11]
    SLICE_X22Y150        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.711     2.851    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X22Y150        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[11]/C
                         clock pessimism             -0.359     2.491    
    SLICE_X22Y150        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     2.593    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.112ns (41.440%)  route 0.158ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.555ns (routing 0.249ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.265ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.555     2.470    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X19Y124        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.582 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[1]/Q
                         net (fo=7, routed)           0.158     2.740    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[1]
    SLICE_X20Y124        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.737     2.877    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X20Y124        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[1]/C
                         clock pessimism             -0.300     2.576    
    SLICE_X20Y124        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.678    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/ready_delay_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/ready_delay_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.112ns (62.222%)  route 0.068ns (37.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Net Delay (Source):      1.541ns (routing 0.249ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.265ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.541     2.456    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X20Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/ready_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y149        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.568 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/ready_delay_reg[0]/Q
                         net (fo=1, routed)           0.068     2.636    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/ready_delay_reg_n_0_[0]
    SLICE_X20Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/ready_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.716     2.856    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/clk_hs_byte
    SLICE_X20Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/ready_delay_reg[1]/C
                         clock pessimism             -0.388     2.468    
    SLICE_X20Y149        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.571    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/ready_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.159ns (53.177%)  route 0.140ns (46.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.545ns (routing 0.249ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.265ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.545     2.460    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X22Y157        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y157        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.572 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[8]/Q
                         net (fo=1, routed)           0.128     2.700    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg_n_0_[8]
    SLICE_X19Y158        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     2.747 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2[0]_i_1/O
                         net (fo=1, routed)           0.012     2.759    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2[0]_i_1_n_0
    SLICE_X19Y158        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.750     2.890    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X19Y158        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[0]/C
                         clock pessimism             -0.300     2.589    
    SLICE_X19Y158        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     2.691    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_clk_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_rpi_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.168ns (63.215%)  route 0.098ns (36.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.556ns (routing 0.249ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.265ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.556     2.471    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X19Y159        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_clk_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     2.584 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_clk_idx_reg[1]/Q
                         net (fo=52, routed)          0.081     2.665    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/Q[1]
    SLICE_X20Y159        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.055     2.720 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/head_word[20]_i_1/O
                         net (fo=1, routed)           0.017     2.737    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[31]_0[4]
    SLICE_X20Y159        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.724     2.864    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X20Y159        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[20]/C
                         clock pessimism             -0.301     2.563    
    SLICE_X20Y159        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.665    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_rx_to_video_rpi_vid_clk_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK     n/a            1.709         8.000       6.291      RAMB36_X0Y27           design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         8.000       6.306      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         8.000       6.306      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
Min Period        n/a     FDCE/C                 n/a            0.550         8.000       7.450      SLICE_X23Y124          design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[0]/C
Min Period        n/a     FDCE/C                 n/a            0.550         8.000       7.450      SLICE_X21Y124          design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/C
Min Period        n/a     FDCE/C                 n/a            0.550         8.000       7.450      SLICE_X22Y127          design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/C
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Slow    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
Low Pulse Width   Fast    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Slow    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
High Pulse Width  Fast    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_isp_design_1_clk_wiz_0_0
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/data_reg_reg[27]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.304ns (4.611%)  route 6.289ns (95.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 13.348 - 8.032 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.724ns, distribution 1.300ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.669ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.024     4.745    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.860 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         4.075     8.935    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/rst_n
    SLICE_X18Y142        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.189     9.124 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/href_reg_i_2/O
                         net (fo=226, routed)         2.213    11.338    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/s_module_reset_reg
    SLICE_X22Y184        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/data_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.030    13.348    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/pclk
    SLICE_X22Y184        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/data_reg_reg[27]/C
                         clock pessimism             -0.509    12.839    
                         clock uncertainty           -0.098    12.741    
    SLICE_X22Y184        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    12.648    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[10]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 0.195ns (2.203%)  route 8.655ns (97.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.648ns = ( 15.681 - 8.032 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.724ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.231ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.024     4.745    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.860 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         5.072     9.932    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y144        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080    10.012 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         3.582    13.595    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y127        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.307    15.681    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y127        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[10]/C
                         clock pessimism             -0.506    15.175    
                         clock uncertainty           -0.098    15.077    
    SLICE_X25Y127        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    14.984    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[10]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[26]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 0.195ns (2.203%)  route 8.655ns (97.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.648ns = ( 15.681 - 8.032 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.724ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.231ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.024     4.745    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.860 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         5.072     9.932    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y144        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080    10.012 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         3.582    13.595    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y127        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.307    15.681    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y127        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[26]/C
                         clock pessimism             -0.506    15.175    
                         clock uncertainty           -0.098    15.077    
    SLICE_X25Y127        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    14.984    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[26]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[30]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 0.195ns (2.203%)  route 8.655ns (97.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.648ns = ( 15.681 - 8.032 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.724ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.231ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.024     4.745    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.860 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         5.072     9.932    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y144        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080    10.012 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         3.582    13.595    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y127        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.307    15.681    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y127        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[30]/C
                         clock pessimism             -0.506    15.175    
                         clock uncertainty           -0.098    15.077    
    SLICE_X25Y127        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    14.984    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[30]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[31]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 0.195ns (2.203%)  route 8.655ns (97.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.648ns = ( 15.681 - 8.032 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.724ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.231ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.024     4.745    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.860 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         5.072     9.932    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y144        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080    10.012 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         3.582    13.595    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y127        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.307    15.681    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y127        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[31]/C
                         clock pessimism             -0.506    15.175    
                         clock uncertainty           -0.098    15.077    
    SLICE_X25Y127        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    14.984    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[31]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[8]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 0.195ns (2.203%)  route 8.655ns (97.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.648ns = ( 15.681 - 8.032 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.724ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.231ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.024     4.745    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.860 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         5.072     9.932    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y144        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080    10.012 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         3.582    13.595    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y127        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.307    15.681    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y127        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[8]/C
                         clock pessimism             -0.506    15.175    
                         clock uncertainty           -0.098    15.077    
    SLICE_X25Y127        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.093    14.984    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[8]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[27]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 0.195ns (2.204%)  route 8.652ns (97.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.648ns = ( 15.681 - 8.032 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.724ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.231ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.024     4.745    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.860 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         5.072     9.932    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y144        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080    10.012 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         3.579    13.592    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y127        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.307    15.681    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y127        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[27]/C
                         clock pessimism             -0.506    15.175    
                         clock uncertainty           -0.098    15.077    
    SLICE_X25Y127        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    14.984    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[27]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[9]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 0.195ns (2.204%)  route 8.652ns (97.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.648ns = ( 15.681 - 8.032 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.724ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.231ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.024     4.745    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.860 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         5.072     9.932    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X18Y144        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080    10.012 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         3.579    13.592    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X25Y127        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       1.984    13.302    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.087    13.389 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.946    14.335    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    14.374 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.307    15.681    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X25Y127        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[9]/C
                         clock pessimism             -0.506    15.175    
                         clock uncertainty           -0.098    15.077    
    SLICE_X25Y127        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    14.984    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[9]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/gy1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 0.208ns (3.307%)  route 6.081ns (96.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 13.325 - 8.032 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.724ns, distribution 1.300ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.669ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.024     4.745    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.860 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         5.072     9.932    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/rst_n
    SLICE_X18Y144        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.093    10.025 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p31[9]_i_1/O
                         net (fo=193, routed)         1.009    11.034    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p31[9]_i_1_n_0
    SLICE_X13Y156        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/gy1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.007    13.325    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/pclk
    SLICE_X13Y156        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/gy1_reg[0]/C
                         clock pessimism             -0.506    12.819    
                         clock uncertainty           -0.098    12.721    
    SLICE_X13Y156        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    12.628    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/gy1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/gy1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.032ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.032ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 0.208ns (3.307%)  route 6.081ns (96.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 13.325 - 8.032 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.724ns, distribution 1.300ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.669ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.024     4.745    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.860 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         5.072     9.932    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/rst_n
    SLICE_X18Y144        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.093    10.025 f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p31[9]_i_1/O
                         net (fo=193, routed)         1.009    11.034    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p31[9]_i_1_n_0
    SLICE_X13Y156        FDCE                                         f  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/gy1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.032     8.032 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     8.032 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195    10.227    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    10.966 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    11.278    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.317 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.007    13.325    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/pclk
    SLICE_X13Y156        FDCE                                         r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/gy1_reg[1]/C
                         clock pessimism             -0.506    12.819    
                         clock uncertainty           -0.098    12.721    
    SLICE_X13Y156        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    12.628    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/gy1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  1.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[10]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.115ns (3.280%)  route 3.391ns (96.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.943ns
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.841ns (routing 0.669ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.246ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.841     5.126    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.241 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         3.391     8.632    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo_n_1
    SLICE_X34Y120        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.475     7.943    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/vid_clk
    SLICE_X34Y120        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[10]/C
                         clock pessimism              0.506     8.449    
    SLICE_X34Y120        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.045     8.404    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -8.404    
                         arrival time                           8.632    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[12]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.115ns (3.280%)  route 3.391ns (96.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.943ns
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.841ns (routing 0.669ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.246ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.841     5.126    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.241 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         3.391     8.632    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo_n_1
    SLICE_X34Y120        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.475     7.943    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/vid_clk
    SLICE_X34Y120        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[12]/C
                         clock pessimism              0.506     8.449    
    SLICE_X34Y120        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.045     8.404    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -8.404    
                         arrival time                           8.632    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[13]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.115ns (3.280%)  route 3.391ns (96.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.943ns
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.841ns (routing 0.669ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.246ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.841     5.126    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.241 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         3.391     8.632    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo_n_1
    SLICE_X34Y120        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.475     7.943    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/vid_clk
    SLICE_X34Y120        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[13]/C
                         clock pessimism              0.506     8.449    
    SLICE_X34Y120        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.045     8.404    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.404    
                         arrival time                           8.632    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[16]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.115ns (3.280%)  route 3.391ns (96.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.943ns
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.841ns (routing 0.669ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.246ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.841     5.126    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.241 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         3.391     8.632    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo_n_1
    SLICE_X34Y120        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.475     7.943    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/vid_clk
    SLICE_X34Y120        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[16]/C
                         clock pessimism              0.506     8.449    
    SLICE_X34Y120        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.045     8.404    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -8.404    
                         arrival time                           8.632    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[18]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.115ns (3.280%)  route 3.391ns (96.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.943ns
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.841ns (routing 0.669ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.246ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.841     5.126    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.241 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         3.391     8.632    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo_n_1
    SLICE_X34Y120        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.475     7.943    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/vid_clk
    SLICE_X34Y120        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[18]/C
                         clock pessimism              0.506     8.449    
    SLICE_X34Y120        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.045     8.404    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -8.404    
                         arrival time                           8.632    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.115ns (3.280%)  route 3.391ns (96.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.943ns
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.841ns (routing 0.669ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.246ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.841     5.126    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.241 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         3.391     8.632    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo_n_1
    SLICE_X34Y120        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.475     7.943    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/vid_clk
    SLICE_X34Y120        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[3]/C
                         clock pessimism              0.506     8.449    
    SLICE_X34Y120        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.045     8.404    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.404    
                         arrival time                           8.632    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[9]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.115ns (3.280%)  route 3.391ns (96.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.943ns
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.841ns (routing 0.669ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.246ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.841     5.126    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.241 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         3.391     8.632    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo_n_1
    SLICE_X34Y120        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.475     7.943    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/vid_clk
    SLICE_X34Y120        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[9]/C
                         clock pessimism              0.506     8.449    
    SLICE_X34Y120        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.045     8.404    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.404    
                         arrival time                           8.632    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[11]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.115ns (3.318%)  route 3.351ns (96.682%))
  Logic Levels:           0  
  Clock Path Skew:        3.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.899ns
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.841ns (routing 0.669ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.246ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.841     5.126    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.241 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         3.351     8.592    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo_n_1
    SLICE_X32Y118        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.431     7.899    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/vid_clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[11]/C
                         clock pessimism              0.506     8.405    
    SLICE_X32Y118        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.045     8.360    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.360    
                         arrival time                           8.592    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[15]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.115ns (3.318%)  route 3.351ns (96.682%))
  Logic Levels:           0  
  Clock Path Skew:        3.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.899ns
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.841ns (routing 0.669ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.246ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.841     5.126    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.241 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         3.351     8.592    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo_n_1
    SLICE_X32Y118        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.431     7.899    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/vid_clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[15]/C
                         clock pessimism              0.506     8.405    
    SLICE_X32Y118        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.045     8.360    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.360    
                         arrival time                           8.592    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[17]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.115ns (3.318%)  route 3.351ns (96.682%))
  Logic Levels:           0  
  Clock Path Skew:        3.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.899ns
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Net Delay (Source):      1.841ns (routing 0.669ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.246ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.841     5.126    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.241 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=116, routed)         3.351     8.592    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo_n_1
    SLICE_X32Y118        FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.431     7.899    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/vid_clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[17]/C
                         clock pessimism              0.506     8.405    
    SLICE_X32Y118        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.045     8.360    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/prev_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -8.360    
                         arrival time                           8.592    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.157ns (4.507%)  route 3.327ns (95.493%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 11.495 - 6.663 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.231ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.890     8.004    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X45Y80         FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.551    11.495    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/C
                         clock pessimism             -0.551    10.944    
                         clock uncertainty           -0.096    10.848    
    SLICE_X45Y80         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    10.755    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.157ns (4.507%)  route 3.327ns (95.493%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 11.495 - 6.663 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.231ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.890     8.004    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X45Y80         FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.551    11.495    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/C
                         clock pessimism             -0.551    10.944    
                         clock uncertainty           -0.096    10.848    
    SLICE_X45Y80         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    10.755    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.157ns (4.511%)  route 3.324ns (95.489%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 11.495 - 6.663 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.231ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.887     8.001    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X45Y80         FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.551    11.495    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[10]/C
                         clock pessimism             -0.551    10.944    
                         clock uncertainty           -0.096    10.848    
    SLICE_X45Y80         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    10.755    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[10]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.157ns (4.511%)  route 3.324ns (95.489%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 11.495 - 6.663 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.231ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.887     8.001    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X45Y80         FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.551    11.495    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[7]/C
                         clock pessimism             -0.551    10.944    
                         clock uncertainty           -0.096    10.848    
    SLICE_X45Y80         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    10.755    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[7]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.157ns (4.511%)  route 3.324ns (95.489%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 11.495 - 6.663 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.231ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.887     8.001    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X45Y80         FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.551    11.495    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[8]/C
                         clock pessimism             -0.551    10.944    
                         clock uncertainty           -0.096    10.848    
    SLICE_X45Y80         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    10.755    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[8]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.157ns (4.511%)  route 3.324ns (95.489%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 11.495 - 6.663 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.231ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.887     8.001    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X45Y80         FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.551    11.495    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[9]/C
                         clock pessimism             -0.551    10.944    
                         clock uncertainty           -0.096    10.848    
    SLICE_X45Y80         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    10.755    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[9]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.157ns (4.530%)  route 3.309ns (95.470%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 11.486 - 6.663 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.231ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.872     7.986    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X46Y80         FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.542    11.486    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X46Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/C
                         clock pessimism             -0.551    10.935    
                         clock uncertainty           -0.096    10.839    
    SLICE_X46Y80         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    10.746    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.746    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.157ns (4.530%)  route 3.309ns (95.470%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 11.486 - 6.663 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.231ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.872     7.986    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X46Y80         FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.542    11.486    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X46Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/C
                         clock pessimism             -0.551    10.935    
                         clock uncertainty           -0.096    10.839    
    SLICE_X46Y80         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    10.746    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.746    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.157ns (4.530%)  route 3.309ns (95.470%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 11.486 - 6.663 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.231ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.872     7.986    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X46Y80         FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.542    11.486    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X46Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/C
                         clock pessimism             -0.551    10.935    
                         clock uncertainty           -0.096    10.839    
    SLICE_X46Y80         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    10.746    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.746    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.663ns  (clk_sys_design_1_clk_wiz_0_0 rise@6.663ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.157ns (4.530%)  route 3.309ns (95.470%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 11.486 - 6.663 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.231ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.872     7.986    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X46Y80         FDCE                                         f  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      6.663     6.663 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     6.663 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     8.858    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     9.597 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     9.905    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.944 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.542    11.486    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X46Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/C
                         clock pessimism             -0.551    10.935    
                         clock uncertainty           -0.096    10.839    
    SLICE_X46Y80         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    10.746    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.746    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  2.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.121ns (51.845%)  route 0.112ns (48.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      0.952ns (routing 0.126ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.133ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.952     3.050    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.134 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     3.160    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y104         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     3.197 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     3.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y103         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.046     2.650    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.427     3.076    
    SLICE_X6Y103         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     3.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.121ns (51.845%)  route 0.112ns (48.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      0.952ns (routing 0.126ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.133ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.952     3.050    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.134 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     3.160    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y104         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     3.197 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     3.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y103         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.046     2.650    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.427     3.076    
    SLICE_X6Y103         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     3.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.121ns (51.845%)  route 0.112ns (48.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      0.952ns (routing 0.126ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.133ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.952     3.050    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.134 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     3.160    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y104         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     3.197 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     3.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X6Y103         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.046     2.650    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.427     3.076    
    SLICE_X6Y103         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.018     3.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.121ns (51.845%)  route 0.112ns (48.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      0.952ns (routing 0.126ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.133ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.952     3.050    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.134 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     3.160    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y104         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     3.197 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     3.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X6Y103         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.046     2.650    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.427     3.076    
    SLICE_X6Y103         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.018     3.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.121ns (51.845%)  route 0.112ns (48.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      0.952ns (routing 0.126ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.133ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.952     3.050    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.134 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     3.160    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y104         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     3.197 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     3.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y103         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.046     2.650    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y103         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.427     3.076    
    SLICE_X6Y103         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     3.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.121ns (51.845%)  route 0.112ns (48.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      0.952ns (routing 0.126ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.133ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.952     3.050    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.134 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     3.160    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y104         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     3.197 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     3.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y103         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.042     2.646    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.427     3.072    
    SLICE_X6Y103         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     3.054    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.121ns (51.845%)  route 0.112ns (48.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      0.952ns (routing 0.126ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.133ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.952     3.050    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.134 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     3.160    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y104         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     3.197 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     3.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y103         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.042     2.646    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y103         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.427     3.072    
    SLICE_X6Y103         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     3.054    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.121ns (51.845%)  route 0.112ns (48.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      0.952ns (routing 0.126ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.133ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.952     3.050    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.134 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     3.160    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y104         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     3.197 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     3.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y103         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.042     2.646    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y103         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.427     3.072    
    SLICE_X6Y103         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     3.054    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.121ns (51.845%)  route 0.112ns (48.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      0.952ns (routing 0.126ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.133ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.952     3.050    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.134 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     3.160    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y104         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     3.197 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     3.283    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y103         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.042     2.646    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y103         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.427     3.072    
    SLICE_X6Y103         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     3.054    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_design_1_clk_wiz_0_0 rise@0.000ns - clk_sys_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.121ns (49.062%)  route 0.126ns (50.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      0.952ns (routing 0.126ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.133ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.952     3.050    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y104         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.134 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     3.160    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y104         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     3.197 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.100     3.297    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.040     2.644    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.421     3.066    
    SLICE_X6Y104         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     3.048    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mipi_rx_to_video_ias1_vid_clk
  To Clock:  mipi_rx_to_video_ias1_vid_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[39]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.114ns (6.265%)  route 1.706ns (93.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 12.040 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.111ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.998ns (routing 1.023ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.229     5.139    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.253 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.706     6.959    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X19Y144        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[39]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.998    12.040    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X19Y144        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[39]/C
                         clock pessimism              0.986    13.027    
                         clock uncertainty           -0.035    12.991    
    SLICE_X19Y144        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    12.898    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[39]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.114ns (6.013%)  route 1.782ns (93.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 12.179 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.111ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.023ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.229     5.139    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.253 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.782     7.035    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y141        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.136    12.179    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C
                         clock pessimism              0.989    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X25Y141        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    13.040    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.114ns (6.013%)  route 1.782ns (93.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 12.179 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.111ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.023ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.229     5.139    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.253 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.782     7.035    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y141        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.136    12.179    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C
                         clock pessimism              0.989    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X25Y141        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    13.040    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.114ns (6.013%)  route 1.782ns (93.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 12.179 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.111ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.023ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.229     5.139    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.253 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.782     7.035    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y141        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.136    12.179    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C
                         clock pessimism              0.989    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X25Y141        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    13.040    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.114ns (6.013%)  route 1.782ns (93.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 12.179 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.111ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.023ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.229     5.139    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.253 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.782     7.035    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y141        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.136    12.179    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C
                         clock pessimism              0.989    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X25Y141        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    13.040    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.114ns (6.022%)  route 1.779ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 12.179 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.111ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.023ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.229     5.139    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.253 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.779     7.032    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y141        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.136    12.179    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/C
                         clock pessimism              0.989    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X25Y141        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    13.040    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.114ns (6.022%)  route 1.779ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 12.179 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.111ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.023ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.229     5.139    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.253 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.779     7.032    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y141        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.136    12.179    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]/C
                         clock pessimism              0.989    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X25Y141        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    13.040    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.114ns (6.022%)  route 1.779ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 12.179 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.111ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.023ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.229     5.139    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.253 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.779     7.032    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y141        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.136    12.179    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]/C
                         clock pessimism              0.989    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X25Y141        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    13.040    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.114ns (6.022%)  route 1.779ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 12.179 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.111ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.023ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.229     5.139    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.253 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.779     7.032    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y141        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.136    12.179    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]/C
                         clock pessimism              0.989    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X25Y141        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    13.040    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_ias1_vid_clk rise@8.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.114ns (6.022%)  route 1.779ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 12.179 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.111ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.023ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.229     5.139    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.253 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.779     7.032    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y141        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     9.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.136    12.179    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]/C
                         clock pessimism              0.989    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X25Y141        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    13.040    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  6.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[38]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.083ns (44.207%)  route 0.105ns (55.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      1.229ns (routing 0.626ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.680ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.229     2.473    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.556 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.105     2.661    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X19Y160        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[38]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.354     3.376    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X19Y160        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[38]/C
                         clock pessimism             -0.874     2.503    
    SLICE_X19Y160        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.485    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[34]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.083ns (42.618%)  route 0.112ns (57.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      1.229ns (routing 0.626ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.680ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.229     2.473    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.556 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.112     2.668    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X18Y160        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[34]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.356     3.378    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X18Y160        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[34]/C
                         clock pessimism             -0.874     2.505    
    SLICE_X18Y160        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     2.487    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.083ns (40.257%)  route 0.123ns (59.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      1.229ns (routing 0.626ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.680ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.229     2.473    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.556 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.123     2.679    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X18Y159        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.337     3.359    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X18Y159        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/C
                         clock pessimism             -0.874     2.485    
    SLICE_X18Y159        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.467    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[20]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.083ns (37.436%)  route 0.139ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      1.229ns (routing 0.626ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.680ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.229     2.473    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.556 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.139     2.694    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X19Y157        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.341     3.364    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X19Y157        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[20]/C
                         clock pessimism             -0.874     2.490    
    SLICE_X19Y157        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.472    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[29]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.083ns (37.436%)  route 0.139ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      1.229ns (routing 0.626ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.680ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.229     2.473    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.556 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.139     2.694    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X19Y157        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.341     3.364    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X19Y157        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[29]/C
                         clock pessimism             -0.874     2.490    
    SLICE_X19Y157        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.472    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[30]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.083ns (37.436%)  route 0.139ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      1.229ns (routing 0.626ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.680ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.229     2.473    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.556 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.139     2.694    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X19Y157        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.341     3.364    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X19Y157        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[30]/C
                         clock pessimism             -0.874     2.490    
    SLICE_X19Y157        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.472    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[32]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.083ns (37.436%)  route 0.139ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      1.229ns (routing 0.626ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.680ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.229     2.473    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.556 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.139     2.694    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X19Y157        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[32]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.341     3.364    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X19Y157        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[32]/C
                         clock pessimism             -0.874     2.490    
    SLICE_X19Y157        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     2.472    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[37]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.083ns (37.436%)  route 0.139ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      1.229ns (routing 0.626ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.680ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.229     2.473    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.556 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.139     2.694    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X19Y157        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[37]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.341     3.364    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X19Y157        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[37]/C
                         clock pessimism             -0.874     2.490    
    SLICE_X19Y157        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.472    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.083ns (37.436%)  route 0.139ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      1.229ns (routing 0.626ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.680ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.229     2.473    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.556 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.139     2.694    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X19Y157        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.341     3.364    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X19Y157        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[3]/C
                         clock pessimism             -0.874     2.490    
    SLICE_X19Y157        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     2.472    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[4]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_ias1_vid_clk rise@0.000ns - mipi_rx_to_video_ias1_vid_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.083ns (37.436%)  route 0.139ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      1.229ns (routing 0.626ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.680ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.229     2.473    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.556 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.139     2.694    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo_n_1
    SLICE_X19Y157        FDCE                                         f  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.341     3.364    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X19Y157        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[4]/C
                         clock pessimism             -0.874     2.490    
    SLICE_X19Y157        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.472    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mipi_rx_to_video_rpi_vid_clk_1
  To Clock:  mipi_rx_to_video_rpi_vid_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        5.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.113ns (5.644%)  route 1.889ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 10.307 - 8.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.265ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.249ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.974 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.889     4.863    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y150        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.392    10.307    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y150        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
                         clock pessimism              0.300    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X23Y150        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    10.479    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[10]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.113ns (5.644%)  route 1.889ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 10.307 - 8.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.265ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.249ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.974 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.889     4.863    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y150        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.392    10.307    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y150        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[10]/C
                         clock pessimism              0.300    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X23Y150        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    10.479    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[10]
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[11]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.113ns (5.644%)  route 1.889ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 10.307 - 8.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.265ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.249ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.974 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.889     4.863    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y150        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.392    10.307    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y150        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[11]/C
                         clock pessimism              0.300    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X23Y150        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093    10.479    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.113ns (5.644%)  route 1.889ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 10.307 - 8.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.265ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.249ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.974 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.889     4.863    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y150        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.392    10.307    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y150        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]/C
                         clock pessimism              0.300    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X23Y150        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093    10.479    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[13]
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[14]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.113ns (5.644%)  route 1.889ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 10.307 - 8.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.265ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.249ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.974 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.889     4.863    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y150        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.392    10.307    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y150        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[14]/C
                         clock pessimism              0.300    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X23Y150        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093    10.479    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[14]
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.113ns (5.644%)  route 1.889ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 10.307 - 8.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.265ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.249ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.974 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.889     4.863    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y150        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.392    10.307    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y150        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[9]/C
                         clock pessimism              0.300    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X23Y150        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093    10.479    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[9]
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[17]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.113ns (5.577%)  route 1.913ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 10.451 - 8.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.265ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.249ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.974 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.913     4.887    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X21Y142        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.536    10.451    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X21Y142        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[17]/C
                         clock pessimism              0.301    10.752    
                         clock uncertainty           -0.035    10.716    
    SLICE_X21Y142        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    10.623    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[17]
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[18]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.113ns (5.577%)  route 1.913ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 10.451 - 8.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.265ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.249ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.974 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.913     4.887    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X21Y142        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.536    10.451    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X21Y142        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[18]/C
                         clock pessimism              0.301    10.752    
                         clock uncertainty           -0.035    10.716    
    SLICE_X21Y142        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    10.623    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[18]
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[19]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.113ns (5.577%)  route 1.913ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 10.451 - 8.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.265ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.249ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.974 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.913     4.887    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X21Y142        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.536    10.451    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X21Y142        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[19]/C
                         clock pessimism              0.301    10.752    
                         clock uncertainty           -0.035    10.716    
    SLICE_X21Y142        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    10.623    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[19]
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[16]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@8.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.113ns (6.062%)  route 1.751ns (93.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 10.315 - 8.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.265ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.249ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.974 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.751     4.725    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X23Y141        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.400    10.315    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X23Y141        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[16]/C
                         clock pessimism              0.300    10.615    
                         clock uncertainty           -0.035    10.580    
    SLICE_X23Y141        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    10.487    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[16]
  -------------------------------------------------------------------
                         required time                         10.487    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                  5.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[5]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.084ns (14.123%)  route 0.511ns (85.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      0.916ns (routing 0.142ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.150ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.916     1.439    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.511     2.033    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo_n_23
    SLICE_X27Y148        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.912     1.689    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/vid_clk
    SLICE_X27Y148        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[5]/C
                         clock pessimism             -0.287     1.402    
    SLICE_X27Y148        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.384    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.084ns (11.585%)  route 0.641ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      0.916ns (routing 0.142ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.150ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.916     1.439    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.641     2.164    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X31Y125        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.928     1.705    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X31Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                         clock pessimism             -0.287     1.418    
    SLICE_X31Y125        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.018     1.400    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.084ns (11.585%)  route 0.641ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      0.916ns (routing 0.142ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.150ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.916     1.439    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.641     2.164    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X31Y125        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.928     1.705    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X31Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                         clock pessimism             -0.287     1.418    
    SLICE_X31Y125        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.018     1.400    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.084ns (11.585%)  route 0.641ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      0.916ns (routing 0.142ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.150ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.916     1.439    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.641     2.164    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X31Y125        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.928     1.705    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X31Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                         clock pessimism             -0.287     1.418    
    SLICE_X31Y125        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.018     1.400    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.084ns (11.585%)  route 0.641ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      0.916ns (routing 0.142ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.150ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.916     1.439    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.641     2.164    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X31Y125        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.928     1.705    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X31Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
                         clock pessimism             -0.287     1.418    
    SLICE_X31Y125        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     1.400    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.084ns (11.585%)  route 0.641ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      0.916ns (routing 0.142ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.150ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.916     1.439    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.641     2.164    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X31Y125        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.928     1.705    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X31Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                         clock pessimism             -0.287     1.418    
    SLICE_X31Y125        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     1.400    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.084ns (11.304%)  route 0.659ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      0.916ns (routing 0.142ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.150ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.916     1.439    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.659     2.182    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X29Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.928     1.705    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X29Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
                         clock pessimism             -0.287     1.418    
    SLICE_X29Y123        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     1.400    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.084ns (11.304%)  route 0.659ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      0.916ns (routing 0.142ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.150ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.916     1.439    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.659     2.182    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X29Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.928     1.705    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X29Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                         clock pessimism             -0.287     1.418    
    SLICE_X29Y123        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.018     1.400    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.084ns (11.304%)  route 0.659ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      0.916ns (routing 0.142ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.150ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.916     1.439    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.659     2.182    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X29Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.928     1.705    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X29Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
                         clock pessimism             -0.287     1.418    
    SLICE_X29Y123        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     1.400    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns - mipi_rx_to_video_rpi_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.084ns (11.304%)  route 0.659ns (88.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      0.916ns (routing 0.142ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.150ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.916     1.439    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.659     2.182    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X29Y123        FDCE                                         f  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.928     1.705    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X29Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                         clock pessimism             -0.287     1.418    
    SLICE_X29Y123        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.018     1.400    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.782    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.506ns  (logic 0.135ns (8.964%)  route 1.371ns (91.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 2.083ns (routing 0.669ns, distribution 1.414ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.889     0.889    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y184         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     1.024 r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.482     1.506    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X4Y184         FDRE                                         r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.083     5.368    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y184         FDRE                                         r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.067ns (12.362%)  route 0.475ns (87.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 1.365ns (routing 0.428ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.339     0.339    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y184         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     0.406 r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.136     0.542    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X4Y184         FDRE                                         r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.365     2.973    design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y184         FDRE                                         r  design_1_i/rst_clk_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Max Delay          1410 Endpoints
Min Delay          1410 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DINBDIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 2.068ns (50.715%)  route 2.010ns (49.285%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.599ns (routing 0.246ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.669ns, distribution 1.185ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.599     4.314    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X27Y114        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     4.451 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.558     5.009    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X0Y44         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      1.219     6.228 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOUTADOUT[1]
                         net (fo=2, routed)           0.286     6.514    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[1]
    SLICE_X26Y111        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     6.701 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_9__2/O
                         net (fo=1, routed)           0.368     7.069    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_41
    SLICE_X27Y110        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.347 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.377    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.442 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.472    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.537 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.567    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.728 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/O[5]
                         net (fo=3, routed)           0.804     8.532    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/O[5]
    SLICE_X29Y112        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.093     8.625 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_36__1/O
                         net (fo=1, routed)           0.462     9.087    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_36__1_n_0
    RAMB18_X0Y44         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.854     5.139    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X27Y114        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.139     5.278 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.259     5.538    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X0Y44         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DINBDIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.015ns  (logic 2.065ns (51.432%)  route 1.950ns (48.568%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.528ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.599ns (routing 0.246ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.669ns, distribution 1.224ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.599     4.314    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X27Y114        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     4.451 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.558     5.009    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X0Y44         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      1.219     6.228 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOUTADOUT[1]
                         net (fo=2, routed)           0.286     6.514    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[1]
    SLICE_X26Y111        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     6.701 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_9__2/O
                         net (fo=1, routed)           0.368     7.069    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_41
    SLICE_X27Y110        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.347 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.377    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.442 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.472    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.537 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.567    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.728 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/O[5]
                         net (fo=3, routed)           0.880     8.608    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/O[5]
    SLICE_X29Y114        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     8.698 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__4/O
                         net (fo=1, routed)           0.326     9.024    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__4_n_0
    RAMB18_X0Y45         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.893     5.178    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y114        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.137     5.315 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.212     5.528    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X0Y45         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DINBDIN[13]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.700ns  (logic 2.084ns (56.330%)  route 1.616ns (43.670%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.760ns (routing 0.246ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.669ns, distribution 1.178ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.760     4.475    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_aclk
    SLICE_X27Y131        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.186     4.661 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.428     5.090    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X0Y52         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.206     6.296 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.421     6.717    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X26Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     6.903 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.258     7.161    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X25Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.223     7.384 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.414    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X25Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.479 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.509    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X25Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.574 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.604    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X25Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     7.723 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/O[4]
                         net (fo=3, routed)           0.327     8.050    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/O[4]
    SLICE_X27Y132        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.220     8.270 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_37/O
                         net (fo=1, routed)           0.519     8.789    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_37_n_0
    RAMB18_X0Y52         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.847     5.132    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X27Y131        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.085     5.217 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.185     5.402    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X0Y52         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DINBDIN[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.694ns  (logic 1.983ns (53.682%)  route 1.711ns (46.318%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.760ns (routing 0.246ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.669ns, distribution 1.183ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.760     4.475    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_aclk
    SLICE_X27Y131        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.186     4.661 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.428     5.090    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X0Y52         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.206     6.296 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.421     6.717    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X26Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     6.903 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.258     7.161    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X25Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.223     7.384 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.414    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X25Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.479 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.509    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X25Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     7.670 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/O[5]
                         net (fo=3, routed)           0.697     8.367    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_1[5]
    SLICE_X27Y133        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     8.509 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_44__2/O
                         net (fo=1, routed)           0.275     8.784    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_44__2_n_0
    RAMB18_X0Y53         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.852     5.137    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X27Y133        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.121     5.258 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1/O
                         net (fo=2, routed)           0.155     5.413    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X0Y53         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DINBDIN[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.690ns  (logic 2.028ns (54.959%)  route 1.662ns (45.041%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.760ns (routing 0.246ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.669ns, distribution 1.178ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.760     4.475    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_aclk
    SLICE_X27Y131        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.186     4.661 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.428     5.090    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X0Y52         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.206     6.296 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.421     6.717    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X26Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     6.903 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.258     7.161    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X25Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.223     7.384 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.414    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X25Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.479 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.509    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X25Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     7.670 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/O[5]
                         net (fo=3, routed)           0.742     8.412    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_39[5]
    SLICE_X27Y131        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.187     8.599 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_44/O
                         net (fo=1, routed)           0.181     8.780    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_44_n_0
    RAMB18_X0Y52         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.847     5.132    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X27Y131        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.085     5.217 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.185     5.402    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X0Y52         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 2.177ns (58.433%)  route 1.549ns (41.567%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.640ns (routing 0.246ns, distribution 1.394ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.669ns, distribution 1.172ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.640     4.355    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_aclk
    SLICE_X27Y121        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.579 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.472     5.051    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y24         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.331     6.382 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DOUTBDOUT[1]
                         net (fo=2, routed)           0.315     6.697    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOUTBDOUT[1]
    SLICE_X27Y117        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.136     6.833 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_9/O
                         net (fo=1, routed)           0.443     7.276    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X26Y115        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.554 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.584    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X26Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.649 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.679    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X26Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.744 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.774    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X26Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.935 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/O[5]
                         net (fo=3, routed)           0.429     8.363    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_5[5]
    SLICE_X28Y117        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.141     8.504 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_24__0/O
                         net (fo=1, routed)           0.272     8.776    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_24__0_n_0
    RAMB36_X0Y23         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.841     5.126    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X27Y117        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.222 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_1__1/O
                         net (fo=2, routed)           0.183     5.405    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X0Y23         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DINBDIN[12]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.757ns  (logic 2.023ns (53.850%)  route 1.734ns (46.150%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.528ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.599ns (routing 0.246ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.669ns, distribution 1.224ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.599     4.314    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X27Y114        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     4.451 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.558     5.009    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X0Y44         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      1.219     6.228 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOUTADOUT[1]
                         net (fo=2, routed)           0.286     6.514    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[1]
    SLICE_X26Y111        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     6.701 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_9__2/O
                         net (fo=1, routed)           0.368     7.069    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_41
    SLICE_X27Y110        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.347 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.377    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.442 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.472    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.537 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.567    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     7.681 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/O[3]
                         net (fo=3, routed)           0.633     8.314    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/O[3]
    SLICE_X29Y113        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.095     8.409 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_38__4/O
                         net (fo=1, routed)           0.357     8.766    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_38__4_n_0
    RAMB18_X0Y45         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.893     5.178    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y114        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.137     5.315 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.212     5.528    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X0Y45         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.673ns  (logic 2.122ns (57.766%)  route 1.551ns (42.234%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.760ns (routing 0.246ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.669ns, distribution 1.183ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.760     4.475    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_aclk
    SLICE_X27Y131        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.186     4.661 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.428     5.090    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X0Y52         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.206     6.296 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.421     6.717    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X26Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     6.903 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.258     7.161    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X25Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.223     7.384 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.414    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X25Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.479 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.509    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X25Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.574 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.604    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X25Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     7.761 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/O[6]
                         net (fo=3, routed)           0.501     8.262    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/O[6]
    SLICE_X26Y134        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.220     8.482 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_35__2/O
                         net (fo=1, routed)           0.281     8.763    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_35__2_n_0
    RAMB18_X0Y53         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.852     5.137    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X27Y133        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.121     5.258 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1/O
                         net (fo=2, routed)           0.155     5.413    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X0Y53         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.710ns  (logic 1.990ns (53.639%)  route 1.720ns (46.361%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.414ns
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.640ns (routing 0.246ns, distribution 1.394ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.669ns, distribution 1.218ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.640     4.355    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_aclk
    SLICE_X27Y121        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.579 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.472     5.051    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y24         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.331     6.382 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DOUTBDOUT[1]
                         net (fo=2, routed)           0.315     6.697    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOUTBDOUT[1]
    SLICE_X27Y117        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.136     6.833 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_9/O
                         net (fo=1, routed)           0.443     7.276    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X26Y115        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.554 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.584    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X26Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.741 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/O[6]
                         net (fo=3, routed)           0.460     8.201    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_1[6]
    SLICE_X26Y119        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.088     8.289 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_39/O
                         net (fo=1, routed)           0.472     8.761    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_39_n_0
    RAMB36_X0Y24         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.887     5.172    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X27Y121        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.086     5.258 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0_i_1__2/O
                         net (fo=2, routed)           0.156     5.414    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X0Y24         RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DINBDIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.919ns (51.163%)  route 1.832ns (48.837%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.528ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.599ns (routing 0.246ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.669ns, distribution 1.224ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.599     4.314    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X27Y114        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     4.451 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.558     5.009    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X0Y44         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      1.219     6.228 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOUTADOUT[1]
                         net (fo=2, routed)           0.286     6.514    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[1]
    SLICE_X26Y111        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     6.701 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_9__2/O
                         net (fo=1, routed)           0.368     7.069    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_41
    SLICE_X27Y110        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.347 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.377    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.442 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.472    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.550 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/O[0]
                         net (fo=3, routed)           0.678     8.228    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_3[0]
    SLICE_X26Y113        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     8.320 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_49__4/O
                         net (fo=1, routed)           0.440     8.760    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_49__4_n_0
    RAMB18_X0Y45         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     3.246    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.285 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.893     5.178    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y114        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.137     5.315 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.212     5.528    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X0Y45         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.084ns (57.516%)  route 0.062ns (42.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.855ns (routing 0.126ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.428ns, distribution 0.764ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.855     2.953    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y150        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.037 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[68]/Q
                         net (fo=2, routed)           0.062     3.099    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data55[8]
    SLICE_X25Y150        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.192     2.800    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X25Y150        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[68]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.083ns (54.378%)  route 0.070ns (45.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.856ns (routing 0.126ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.428ns, distribution 0.762ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.856     2.954    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y150        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.037 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[28]/Q
                         net (fo=2, routed)           0.070     3.106    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data54[19]
    SLICE_X26Y150        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.190     2.798    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X26Y150        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.083ns (54.904%)  route 0.068ns (45.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.126ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.428ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.861     2.959    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y149        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y149        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.042 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[71]/Q
                         net (fo=2, routed)           0.068     3.110    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data56[1]
    SLICE_X25Y149        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.197     2.805    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X25Y149        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[71]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[46]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.084ns (54.321%)  route 0.071ns (45.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.858ns (routing 0.126ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.428ns, distribution 0.759ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.858     2.956    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y158        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.040 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[46]/Q
                         net (fo=2, routed)           0.071     3.111    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data53[6]
    SLICE_X26Y158        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.187     2.795    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X26Y158        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[46]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[86]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.083ns (51.235%)  route 0.079ns (48.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.853ns (routing 0.126ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.428ns, distribution 0.765ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.853     2.951    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y152        FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y152        FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.034 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[86]/Q
                         net (fo=2, routed)           0.079     3.113    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data57[6]
    SLICE_X25Y152        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.193     2.801    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X25Y152        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[86]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.084ns (53.149%)  route 0.074ns (46.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.858ns (routing 0.126ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.428ns, distribution 0.770ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.858     2.956    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y161        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.040 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[16]/Q
                         net (fo=2, routed)           0.074     3.114    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data50[6]
    SLICE_X25Y161        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.198     2.806    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X25Y161        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.084ns (54.545%)  route 0.070ns (45.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.863ns (routing 0.126ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.428ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.863     2.961    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y158        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y158        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.045 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[8]/Q
                         net (fo=2, routed)           0.070     3.115    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data49[8]
    SLICE_X27Y158        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.197     2.805    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X27Y158        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.085ns (55.805%)  route 0.067ns (44.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.126ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.428ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.865     2.963    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y160        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y160        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     3.048 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[28]/Q
                         net (fo=2, routed)           0.067     3.115    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data51[8]
    SLICE_X27Y158        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.197     2.805    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X27Y158        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_x_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_ggain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/data_g_10/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.084ns (59.942%)  route 0.056ns (40.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.878ns (routing 0.126ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.428ns, distribution 0.816ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.878     2.976    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y133        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_ggain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.060 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_ggain_reg[5]/Q
                         net (fo=2, routed)           0.056     3.116    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/data_g_10/B[5]
    DSP48E2_X10Y53       DSP_A_B_DATA                                 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/data_g_10/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.244     2.852    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/data_g_10/CLK
    DSP48E2_X10Y53       DSP_A_B_DATA                                 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/data_g_10/DSP_A_B_DATA_INST/CLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dgain_gain_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dgain_i0/data_00/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.084ns (59.940%)  route 0.056ns (40.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.878ns (routing 0.126ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.428ns, distribution 0.822ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.878     2.976    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y130        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dgain_gain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.060 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dgain_gain_reg[7]/Q
                         net (fo=2, routed)           0.056     3.116    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dgain_i0/data_00/B[7]
    DSP48E2_X10Y52       DSP_A_B_DATA                                 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dgain_i0/data_00/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.582    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.608 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.250     2.858    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dgain_i0/data_00/CLK
    DSP48E2_X10Y52       DSP_A_B_DATA                                 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dgain_i0/data_00/DSP_A_B_DATA_INST/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.475ns  (logic 0.136ns (9.220%)  route 1.339ns (90.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 1.641ns (routing 0.231ns, distribution 1.410ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.889     0.889    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y184         LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     1.025 r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.450     1.475    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y184         FDRE                                         r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.641     4.922    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y184         FDRE                                         r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.040ns (7.828%)  route 0.471ns (92.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 1.056ns (routing 0.133ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.339     0.339    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y184         LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.040     0.379 r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.132     0.511    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y184         FDRE                                         r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.056     2.660    design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y184         FDRE                                         r  design_1_i/rst_clk_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_isp_design_1_clk_wiz_0_0
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay           564 Endpoints
Min Delay           564 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.902ns  (logic 0.171ns (8.990%)  route 1.731ns (91.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    8.011ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.543ns (routing 0.246ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.231ns, distribution 1.285ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.543     8.011    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X46Y81         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     8.125 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[1]/Q
                         net (fo=7, routed)           1.664     9.789    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[1]
    SLICE_X46Y86         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057     9.846 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1[0]_i_1/O
                         net (fo=1, routed)           0.067     9.913    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/wptr[0]
    SLICE_X46Y86         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.516     4.797    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X46Y86         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/cur_waddr_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DINBDIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 1.066ns (20.987%)  route 4.013ns (79.013%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.054ns (routing 0.724ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.231ns, distribution 1.188ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.054     4.775    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pclk
    SLICE_X29Y113        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/cur_waddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.891 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/cur_waddr_r_reg[3]/Q
                         net (fo=1, routed)           1.067     5.958    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_52__0_0[3]
    SLICE_X29Y113        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     6.040 f  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_54__1/O
                         net (fo=1, routed)           0.297     6.337    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_54__1_n_0
    SLICE_X28Y113        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056     6.393 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_52__0/O
                         net (fo=35, routed)          0.926     7.318    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/cur_wen_r_reg
    SLICE_X26Y111        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     7.468 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_9__2/O
                         net (fo=1, routed)           0.368     7.836    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_41
    SLICE_X27Y110        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     8.114 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[7]
                         net (fo=1, routed)           0.030     8.144    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.209 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.239    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.304 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     8.334    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     8.495 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/O[5]
                         net (fo=3, routed)           0.804     9.299    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/O[5]
    SLICE_X29Y112        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.093     9.392 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_36__1/O
                         net (fo=1, routed)           0.462     9.854    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_36__1_n_0
    RAMB18_X0Y44         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.419     4.700    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X27Y114        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086     4.786 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.259     5.045    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X0Y44         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.822ns  (logic 0.247ns (13.553%)  route 1.575ns (86.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    8.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.557ns (routing 0.246ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.231ns, distribution 1.320ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.557     8.025    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X46Y82         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     8.138 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[10]/Q
                         net (fo=6, routed)           1.479     9.617    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[10]
    SLICE_X45Y80         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.134     9.751 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1[10]_i_1/O
                         net (fo=1, routed)           0.096     9.847    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/wptr[10]
    SLICE_X45Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.551     4.832    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 1.795ns (40.655%)  route 2.620ns (59.345%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.078ns (routing 0.724ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.231ns, distribution 1.360ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.078     4.799    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X27Y133        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     4.984 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1/O
                         net (fo=2, routed)           0.408     5.392    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X0Y53         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y53         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[4])
                                                      1.225     6.617 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOUTADOUT[4]
                         net (fo=2, routed)           0.559     7.176    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pong_rdata[4]
    SLICE_X26Y129        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     7.328 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.480     7.808    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[4]_0
    SLICE_X26Y114        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     7.945 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.310     8.255    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/stat_awb_hist_data[4]
    SLICE_X26Y125        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     8.337 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/s00_axi_rdata[4]_INST_0/O
                         net (fo=1, routed)           0.642     8.979    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[164]
    SLICE_X20Y127        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     9.039 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_5/O
                         net (fo=1, routed)           0.099     9.138    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_5_n_0
    SLICE_X20Y126        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.057     9.195 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2/O
                         net (fo=1, routed)           0.295     9.490    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2_n_0
    SLICE_X22Y121        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     9.572 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.235     9.807    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X22Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.591     4.872    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.768ns  (logic 0.248ns (14.024%)  route 1.520ns (85.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    8.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.557ns (routing 0.246ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.231ns, distribution 1.320ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=12641, routed)       2.203     4.924    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X20Y139        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     5.062 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.362     6.424    design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.468 r  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.557     8.025    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X46Y82         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     8.138 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[10]/Q
                         net (fo=6, routed)           1.479     9.617    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/waddr_reg[10]
    SLICE_X45Y80         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     9.752 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1[9]_i_1/O
                         net (fo=1, routed)           0.041     9.793    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/wptr[9]
    SLICE_X45Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.551     4.832    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y80         FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/cur_waddr_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DINBDIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.017ns  (logic 1.063ns (21.189%)  route 3.954ns (78.811%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.054ns (routing 0.724ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.231ns, distribution 1.185ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.054     4.775    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pclk
    SLICE_X29Y113        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/cur_waddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.891 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/cur_waddr_r_reg[3]/Q
                         net (fo=1, routed)           1.067     5.958    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_52__0_0[3]
    SLICE_X29Y113        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     6.040 f  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_54__1/O
                         net (fo=1, routed)           0.297     6.337    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_54__1_n_0
    SLICE_X28Y113        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056     6.393 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_52__0/O
                         net (fo=35, routed)          0.926     7.318    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/cur_wen_r_reg
    SLICE_X26Y111        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     7.468 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_9__2/O
                         net (fo=1, routed)           0.368     7.836    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_41
    SLICE_X27Y110        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     8.114 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[7]
                         net (fo=1, routed)           0.030     8.144    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.209 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.239    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.304 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     8.334    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     8.495 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/O[5]
                         net (fo=3, routed)           0.880     9.376    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/O[5]
    SLICE_X29Y114        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     9.466 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__4/O
                         net (fo=1, routed)           0.326     9.792    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__4_n_0
    RAMB18_X0Y45         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.416     4.697    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/s00_axi_aclk
    SLICE_X27Y114        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.051     4.748 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.212     4.960    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X0Y45         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.398ns  (logic 1.795ns (40.812%)  route 2.603ns (59.188%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.078ns (routing 0.724ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.231ns, distribution 1.360ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.078     4.799    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X27Y133        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     4.984 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1/O
                         net (fo=2, routed)           0.408     5.392    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X0Y53         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y53         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[4])
                                                      1.225     6.617 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOUTADOUT[4]
                         net (fo=2, routed)           0.559     7.176    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pong_rdata[4]
    SLICE_X26Y129        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     7.328 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.480     7.808    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[4]_0
    SLICE_X26Y114        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     7.945 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.310     8.255    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/stat_awb_hist_data[4]
    SLICE_X26Y125        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     8.337 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/s00_axi_rdata[4]_INST_0/O
                         net (fo=1, routed)           0.642     8.979    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[164]
    SLICE_X20Y127        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     9.039 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_5/O
                         net (fo=1, routed)           0.099     9.138    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_5_n_0
    SLICE_X20Y126        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.057     9.195 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2/O
                         net (fo=1, routed)           0.295     9.490    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2_n_0
    SLICE_X22Y121        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     9.572 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.218     9.790    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X22Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.591     4.872    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.154ns  (logic 1.898ns (45.694%)  route 2.256ns (54.306%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.105ns (routing 0.724ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.231ns, distribution 1.360ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.105     4.826    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y103        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     5.050 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.504     5.554    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y41         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y41         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[1])
                                                      1.205     6.759 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[1]
                         net (fo=2, routed)           0.325     7.084    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_rdata[1]
    SLICE_X27Y101        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     7.271 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.493     7.764    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[1]_INST_0_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.083     7.847 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.194     8.041    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/stat_awb_hist_data[1]
    SLICE_X25Y125        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228     8.269 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/s00_axi_rdata[1]_INST_0/O
                         net (fo=1, routed)           0.615     8.884    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[161]
    SLICE_X19Y126        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     8.941 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_4/O
                         net (fo=1, routed)           0.291     9.232    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_4_n_0
    SLICE_X20Y123        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     9.314 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2/O
                         net (fo=1, routed)           0.051     9.365    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2_n_0
    SLICE_X20Y123        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     9.421 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.287     9.708    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X20Y123        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.591     4.872    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y123        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.086ns  (logic 1.690ns (41.358%)  route 2.396ns (58.642%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.105ns (routing 0.724ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.231ns, distribution 1.395ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.105     4.826    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y103        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     5.050 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.504     5.554    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y41         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y41         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.762 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.306     7.069    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X27Y99         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     7.219 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.468     7.687    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[0]_INST_0_i_3_n_0
    SLICE_X26Y112        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     7.769 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.375     8.144    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/stat_awb_hist_data[0]
    SLICE_X26Y125        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     8.281 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/s00_axi_rdata[0]_INST_0/O
                         net (fo=1, routed)           0.503     8.784    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[160]
    SLICE_X22Y126        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     8.840 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_3/O
                         net (fo=1, routed)           0.050     8.890    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_3_n_0
    SLICE_X22Y126        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     8.947 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=2, routed)           0.694     9.641    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X10Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.626     4.907    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 1.898ns (46.648%)  route 2.171ns (53.352%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.105ns (routing 0.724ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.231ns, distribution 1.360ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.677    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.721 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.105     4.826    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y103        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     5.050 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.504     5.554    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y41         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y41         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[1])
                                                      1.205     6.759 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[1]
                         net (fo=2, routed)           0.325     7.084    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_rdata[1]
    SLICE_X27Y101        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     7.271 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.493     7.764    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[1]_INST_0_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.083     7.847 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.194     8.041    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/stat_awb_hist_data[1]
    SLICE_X25Y125        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228     8.269 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/s00_axi_rdata[1]_INST_0/O
                         net (fo=1, routed)           0.615     8.884    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[161]
    SLICE_X19Y126        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     8.941 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_4/O
                         net (fo=1, routed)           0.291     9.232    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_4_n_0
    SLICE_X20Y123        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     9.314 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2/O
                         net (fo=1, routed)           0.051     9.365    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2_n_0
    SLICE_X20Y123        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     9.421 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.202     9.623    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X20Y123        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.591     4.872    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y123        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vsync_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/in_vsync_prev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.082ns (41.274%)  route 0.117ns (58.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.396ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.133ns, distribution 0.825ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.103     3.203    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X25Y138        FDRE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y138        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.285 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/vsync_r_reg/Q
                         net (fo=5, routed)           0.117     3.401    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/in_vsync
    SLICE_X26Y140        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/in_vsync_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.958     2.562    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y140        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/in_vsync_prev_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.109ns (57.360%)  route 0.081ns (42.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.126ns (routing 0.396ns, distribution 0.730ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.133ns, distribution 0.795ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.126     3.226    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X27Y108        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     3.309 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=6, routed)           0.072     3.381    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[6]
    SLICE_X28Y107        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.026     3.407 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[5]_i_1/O
                         net (fo=1, routed)           0.009     3.416    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/rptr[5]
    SLICE_X28Y107        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.928     2.532    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X28Y107        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.111ns (57.505%)  route 0.082ns (42.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.124ns (routing 0.396ns, distribution 0.728ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.133ns, distribution 0.795ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.124     3.224    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X27Y108        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.308 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=6, routed)           0.072     3.380    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[1]
    SLICE_X28Y107        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.027     3.407 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[1]_i_1/O
                         net (fo=1, routed)           0.010     3.417    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/rptr[1]
    SLICE_X28Y107        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.928     2.532    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X28Y107        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.122ns (56.221%)  route 0.095ns (43.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.396ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.133ns, distribution 0.812ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.103     3.203    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X26Y134        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.287 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[31]/Q
                         net (fo=1, routed)           0.076     3.363    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_pix_cnt[31]
    SLICE_X26Y136        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.038     3.401 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.019     3.420    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_186
    SLICE_X26Y136        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.945     2.549    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y136        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_awb_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.149ns (68.037%)  route 0.070ns (31.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.107ns (routing 0.396ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.133ns, distribution 0.811ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.107     3.207    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/pclk
    SLICE_X28Y140        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y140        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.289 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/done_reg/Q
                         net (fo=1, routed)           0.052     3.341    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/stat_awb_done
    SLICE_X27Y140        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.067     3.408 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/int_awb_done_i_1/O
                         net (fo=1, routed)           0.018     3.426    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_185
    SLICE_X27Y140        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_awb_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.944     2.548    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y140        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_awb_done_reg/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_ae_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.148ns (62.185%)  route 0.090ns (37.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.102ns (routing 0.396ns, distribution 0.706ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.133ns, distribution 0.813ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.102     3.202    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X27Y137        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y137        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.286 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/done_reg/Q
                         net (fo=1, routed)           0.083     3.369    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_done
    SLICE_X27Y137        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.064     3.433 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/int_ae_done_i_1/O
                         net (fo=1, routed)           0.007     3.440    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_184
    SLICE_X27Y137        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_ae_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.946     2.550    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y137        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_ae_done_reg/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.121ns (54.498%)  route 0.101ns (45.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.124ns (routing 0.396ns, distribution 0.728ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.133ns, distribution 0.795ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.124     3.224    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X27Y108        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.308 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=6, routed)           0.072     3.380    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[1]
    SLICE_X28Y107        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     3.417 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[0]_i_1/O
                         net (fo=1, routed)           0.029     3.446    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/rptr[0]
    SLICE_X28Y107        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.928     2.532    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X28Y107        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.161ns (67.083%)  route 0.079ns (32.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.108ns (routing 0.396ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.133ns, distribution 0.821ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.108     3.208    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X28Y137        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y137        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     3.292 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[28]/Q
                         net (fo=1, routed)           0.050     3.342    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_pix_cnt[28]
    SLICE_X28Y138        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.077     3.419 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.029     3.448    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_189
    SLICE_X28Y138        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.954     2.558    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y138        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.084ns (35.737%)  route 0.151ns (64.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.115ns (routing 0.396ns, distribution 0.719ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.133ns, distribution 0.815ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.115     3.215    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X27Y109        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.299 r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg[11]/Q
                         net (fo=4, routed)           0.151     3.450    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/raddr_reg__0[11]
    SLICE_X29Y110        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.948     2.552    design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X29Y110        FDCE                                         r  design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.016ns period=8.032ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.175ns (71.429%)  route 0.070ns (28.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.106ns (routing 0.396ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.133ns, distribution 0.814ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.077    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.100 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.106     3.206    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X27Y134        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y134        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.291 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[25]/Q
                         net (fo=1, routed)           0.053     3.344    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata_reg[27]_2[6]
    SLICE_X27Y135        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     3.434 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.017     3.451    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_192
    SLICE_X27Y135        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.947     2.551    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y135        FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay          1173 Endpoints
Min Delay          1173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.490ns  (logic 0.157ns (4.499%)  route 3.333ns (95.501%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.231ns, distribution 1.362ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.896     8.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.593     4.874    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.490ns  (logic 0.157ns (4.499%)  route 3.333ns (95.501%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.231ns, distribution 1.362ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.896     8.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y104         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.593     4.874    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y104         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.472ns  (logic 0.157ns (4.522%)  route 3.315ns (95.478%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.231ns, distribution 1.358ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.878     7.992    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y105         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.589     4.870    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y105         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.472ns  (logic 0.157ns (4.522%)  route 3.315ns (95.478%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.231ns, distribution 1.358ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.878     7.992    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y105         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.589     4.870    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y105         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.347ns  (logic 0.157ns (4.691%)  route 3.190ns (95.309%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.231ns, distribution 1.399ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.753     7.867    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y120         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.630     4.911    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y120         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.347ns  (logic 0.157ns (4.691%)  route 3.190ns (95.309%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.246ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.231ns, distribution 1.399ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.805     4.520    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X2Y183         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.633 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.437     6.070    design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.114 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1644, routed)        1.753     7.867    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y120         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.630     4.911    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y120         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.883ns  (logic 0.400ns (13.874%)  route 2.483ns (86.126%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.246ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.231ns, distribution 1.154ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.731     4.446    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X22Y91         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.561 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format_reg[1]/Q
                         net (fo=7, routed)           2.107     6.668    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format_reg[5]_0[1]
    SLICE_X23Y89         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     6.726 f  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/empty_58_reg_356[0]_i_1/O
                         net (fo=3, routed)           0.306     7.032    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/empty_58_fu_274_p2
    SLICE_X23Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     7.259 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_CS_fsm[1]_i_1__4/O
                         net (fo=1, routed)           0.070     7.329    design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_NS_fsm[1]
    SLICE_X23Y90         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.385     4.666    design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_clk
    SLICE_X23Y90         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.829ns  (logic 0.393ns (13.891%)  route 2.436ns (86.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.246ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.231ns, distribution 1.154ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.731     4.446    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X22Y91         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.561 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format_reg[1]/Q
                         net (fo=7, routed)           2.107     6.668    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format_reg[5]_0[1]
    SLICE_X23Y89         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     6.726 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/empty_58_reg_356[0]_i_1/O
                         net (fo=3, routed)           0.306     7.032    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/empty_58_fu_274_p2
    SLICE_X23Y90         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.220     7.252 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_CS_fsm[2]_i_1__2/O
                         net (fo=1, routed)           0.023     7.275    design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_NS_fsm[2]
    SLICE_X23Y90         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.385     4.666    design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_clk
    SLICE_X23Y90         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.637ns  (logic 0.114ns (4.323%)  route 2.523ns (95.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.246ns, distribution 1.529ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.231ns, distribution 1.362ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.775     4.490    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y97          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.604 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=114, routed)         2.523     7.126    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y46          FDCE                                         f  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.593     4.874    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y46          FDCE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.637ns  (logic 0.114ns (4.323%)  route 2.523ns (95.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.246ns, distribution 1.529ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.231ns, distribution 1.362ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.775     4.490    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y97          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.604 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=114, routed)         2.523     7.126    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y46          FDCE                                         f  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.593     4.874    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y46          FDCE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_height_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_rd_isp/inst/empty_50_reg_336_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.084ns (57.480%)  route 0.062ns (42.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.830ns (routing 0.126ns, distribution 0.704ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.133ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.830     2.928    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y94         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_height_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.012 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_height_reg[9]/Q
                         net (fo=3, routed)           0.062     3.074    design_1_i/isp_pipe/vfrm_rd_isp/inst/height[9]
    SLICE_X23Y94         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/empty_50_reg_336_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.910     2.514    design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_clk
    SLICE_X23Y94         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/empty_50_reg_336_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_width_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_rd_isp/inst/zext_ln132_1_reg_346_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.084ns (57.285%)  route 0.063ns (42.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.833ns (routing 0.126ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.133ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.833     2.931    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y88         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_width_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y88         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.015 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_width_reg[8]/Q
                         net (fo=3, routed)           0.063     3.077    design_1_i/isp_pipe/vfrm_rd_isp/inst/width[8]
    SLICE_X23Y87         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/zext_ln132_1_reg_346_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.908     2.512    design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_clk
    SLICE_X23Y87         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/zext_ln132_1_reg_346_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.084ns (56.461%)  route 0.065ns (43.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.126ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.133ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.839     2.937    design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y109        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.021 r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[18]/Q
                         net (fo=3, routed)           0.065     3.085    design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer[18]
    SLICE_X23Y108        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.915     2.519    design_1_i/camif_rpi/vfrm_wr_rpi/inst/ap_clk
    SLICE_X23Y108        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.084ns (56.084%)  route 0.066ns (43.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.126ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.133ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.839     2.937    design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y109        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y109        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.021 r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[24]/Q
                         net (fo=3, routed)           0.066     3.086    design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer[24]
    SLICE_X23Y108        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.919     2.523    design_1_i/camif_rpi/vfrm_wr_rpi/inst/ap_clk
    SLICE_X23Y108        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_rd_isp/inst/zext_ln132_1_reg_346_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.084ns (53.924%)  route 0.072ns (46.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.126ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.133ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.834     2.932    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y87         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.016 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_width_reg[4]/Q
                         net (fo=3, routed)           0.072     3.087    design_1_i/isp_pipe/vfrm_rd_isp/inst/width[4]
    SLICE_X23Y87         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/zext_ln132_1_reg_346_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.908     2.512    design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_clk
    SLICE_X23Y87         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/zext_ln132_1_reg_346_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_rd_isp/inst/empty_reg_331_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.085ns (52.781%)  route 0.076ns (47.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.830ns (routing 0.126ns, distribution 0.704ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.133ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.830     2.928    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y93         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.013 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format_reg[4]/Q
                         net (fo=7, routed)           0.076     3.089    design_1_i/isp_pipe/vfrm_rd_isp/inst/zext_ln132_fu_233_p1[4]
    SLICE_X23Y91         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/empty_reg_331_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.907     2.511    design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_clk
    SLICE_X23Y91         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/empty_reg_331_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.084ns (55.036%)  route 0.069ns (44.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.126ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.133ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.839     2.937    design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y109        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y109        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.021 r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer_reg[26]/Q
                         net (fo=3, routed)           0.069     3.089    design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer[26]
    SLICE_X23Y109        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.919     2.523    design_1_i/camif_rpi/vfrm_wr_rpi/inst/ap_clk
    SLICE_X23Y109        FDRE                                         r  design_1_i/camif_rpi/vfrm_wr_rpi/inst/frm_buffer_read_reg_317_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_height_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_rd_isp/inst/empty_50_reg_336_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.084ns (51.097%)  route 0.080ns (48.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.830ns (routing 0.126ns, distribution 0.704ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.133ns, distribution 0.770ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.830     2.928    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y94         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_height_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.012 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_height_reg[3]/Q
                         net (fo=3, routed)           0.080     3.092    design_1_i/isp_pipe/vfrm_rd_isp/inst/height[3]
    SLICE_X23Y90         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/empty_50_reg_336_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.903     2.507    design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_clk
    SLICE_X23Y90         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/empty_50_reg_336_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_stride_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_wr_isp/inst/stride_read_reg_233_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.086ns (56.715%)  route 0.066ns (43.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.126ns, distribution 0.719ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.133ns, distribution 0.790ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.845     2.943    design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X31Y92         FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_stride_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.029 r  design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_stride_reg[8]/Q
                         net (fo=3, routed)           0.066     3.094    design_1_i/isp_pipe/vfrm_wr_isp/inst/stride[8]
    SLICE_X31Y91         FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/stride_read_reg_233_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.923     2.527    design_1_i/isp_pipe/vfrm_wr_isp/inst/ap_clk
    SLICE_X31Y91         FDRE                                         r  design_1_i/isp_pipe/vfrm_wr_isp/inst/stride_read_reg_233_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.122ns (73.498%)  route 0.044ns (26.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.831ns (routing 0.126ns, distribution 0.705ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.133ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.831     2.929    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y92         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y92         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.013 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer2_reg[3]/Q
                         net (fo=2, routed)           0.025     3.038    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer2_reg_n_3_[3]
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.038     3.076 r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer2[3]_i_1/O
                         net (fo=1, routed)           0.019     3.095    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer20[3]
    SLICE_X23Y92         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.908     2.512    design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y92         FDRE                                         r  design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer2_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_ias1_vid_clk
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.843ns  (logic 0.569ns (20.015%)  route 2.274ns (79.985%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.229ns (routing 1.111ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.231ns, distribution 1.344ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.229     5.139    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X18Y161        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.253 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.937     7.190    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0
    SLICE_X21Y136        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     7.416 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.299     7.715    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_2_n_0
    SLICE_X21Y131        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     7.944 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.038     7.982    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_29
    SLICE_X21Y131        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.575     4.856    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y131        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.251ns  (logic 0.115ns (5.109%)  route 2.136ns (94.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.252ns (routing 1.111ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.231ns, distribution 1.354ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.252     5.162    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y160        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     5.277 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/Q
                         net (fo=18, routed)          2.136     7.413    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/reg_vsync_reg
    SLICE_X20Y136        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.585     4.866    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y136        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.399ns (22.340%)  route 1.387ns (77.660%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.255ns (routing 1.111ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.231ns, distribution 1.347ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.255     5.165    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X21Y137        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y137        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.277 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[7]/Q
                         net (fo=1, routed)           1.106     6.383    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[7]
    SLICE_X21Y136        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     6.532 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.208     6.740    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X21Y135        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.138     6.878 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.073     6.951    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_1_n_0
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.578     4.859    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.685ns  (logic 0.340ns (20.173%)  route 1.345ns (79.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.252ns (routing 1.111ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.231ns, distribution 1.344ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.252     5.162    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y134        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y134        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.276 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[27]/Q
                         net (fo=2, routed)           1.279     6.555    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[27]
    SLICE_X22Y130        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.226     6.781 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.066     6.847    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[27]_i_1_n_0
    SLICE_X22Y130        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.575     4.856    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y130        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.356ns  (logic 0.252ns (18.584%)  route 1.104ns (81.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.241ns (routing 1.111ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.231ns, distribution 1.338ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.241     5.151    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y136        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.267 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[8]/Q
                         net (fo=1, routed)           1.037     6.304    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[8]
    SLICE_X22Y136        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.136     6.440 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.067     6.507    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[8]_i_1_n_0
    SLICE_X22Y136        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.569     4.850    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y136        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.249ns  (logic 0.331ns (26.503%)  route 0.918ns (73.497%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.260ns (routing 1.111ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.231ns, distribution 1.347ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.260     5.170    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y131        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.284 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]/Q
                         net (fo=2, routed)           0.366     5.650    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]
    SLICE_X21Y137        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.080     5.730 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.471     6.201    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X21Y135        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137     6.338 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.081     6.419    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_1_n_0
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.578     4.859    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.261ns  (logic 0.197ns (15.623%)  route 1.064ns (84.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.242ns (routing 1.111ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.231ns, distribution 1.338ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.242     5.152    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y135        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y135        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.268 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[13]/Q
                         net (fo=1, routed)           0.995     6.263    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[13]
    SLICE_X22Y135        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.081     6.344 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.069     6.413    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[13]_i_1_n_0
    SLICE_X22Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.569     4.850    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.227ns  (logic 0.493ns (40.164%)  route 0.734ns (59.836%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.254ns (routing 1.111ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.231ns, distribution 1.347ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.254     5.164    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y131        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.278 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]/Q
                         net (fo=2, routed)           0.332     5.610    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]
    SLICE_X21Y135        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     5.838 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.306     6.144    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X21Y135        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     6.295 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.096     6.391    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_1_n_0
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.578     4.859    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.090ns  (logic 0.302ns (27.705%)  route 0.788ns (72.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.349ns (routing 1.111ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.231ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.349     5.259    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y143        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y143        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.373 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/Q
                         net (fo=7, routed)           0.707     6.080    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]
    SLICE_X25Y140        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     6.268 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[4]_i_1/O
                         net (fo=1, routed)           0.081     6.349    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[4]
    SLICE_X25Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.462     4.743    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.313ns (29.583%)  route 0.745ns (70.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      2.349ns (routing 1.111ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.231ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     2.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.349     5.259    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y143        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y143        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.373 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/Q
                         net (fo=7, routed)           0.707     6.080    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]
    SLICE_X25Y140        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     6.279 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[5]_i_1/O
                         net (fo=1, routed)           0.038     6.317    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[5]
    SLICE_X25Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.462     4.743    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.121ns (74.691%)  route 0.041ns (25.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.238ns (routing 0.626ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.133ns, distribution 0.888ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.238     2.482    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y135        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y135        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.566 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[11]/Q
                         net (fo=1, routed)           0.023     2.589    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[11]
    SLICE_X22Y135        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.037     2.626 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.018     2.644    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[11]_i_1_n_0
    SLICE_X22Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.021     2.625    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.105ns (58.989%)  route 0.073ns (41.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.240ns (routing 0.626ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.133ns, distribution 0.897ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.240     2.484    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X21Y137        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y137        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     2.568 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[7]/Q
                         net (fo=1, routed)           0.053     2.621    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[7]
    SLICE_X21Y135        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.021     2.642 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.020     2.662    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_1_n_0
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.030     2.634    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.105ns (58.011%)  route 0.076ns (41.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.240ns (routing 0.626ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.133ns, distribution 0.897ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.240     2.484    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X21Y137        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y137        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     2.568 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[6]/Q
                         net (fo=1, routed)           0.052     2.620    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[6]
    SLICE_X21Y135        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.021     2.641 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.024     2.665    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_1_n_0
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.030     2.634    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.105ns (52.727%)  route 0.094ns (47.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.239ns (routing 0.626ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.133ns, distribution 0.888ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.239     2.483    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y132        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.567 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[15]/Q
                         net (fo=2, routed)           0.076     2.643    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[15]
    SLICE_X22Y135        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.021     2.664 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.018     2.682    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[15]_i_1_n_0
    SLICE_X22Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.021     2.625    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.105ns (53.571%)  route 0.091ns (46.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.242ns (routing 0.626ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.133ns, distribution 0.894ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.242     2.486    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X21Y131        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y131        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     2.570 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[12]/Q
                         net (fo=1, routed)           0.072     2.642    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[12]
    SLICE_X22Y130        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.021     2.663 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.019     2.682    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[12]_i_1_n_0
    SLICE_X22Y130        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.027     2.631    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y130        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.122ns (60.057%)  route 0.081ns (39.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.237ns (routing 0.626ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.133ns, distribution 0.890ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.237     2.481    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y133        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.565 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[19]/Q
                         net (fo=2, routed)           0.064     2.629    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[19]
    SLICE_X22Y130        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.038     2.667 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.017     2.684    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[19]_i_1_n_0
    SLICE_X22Y130        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.023     2.627    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y130        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.105ns (50.971%)  route 0.101ns (49.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.240ns (routing 0.626ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.133ns, distribution 0.892ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.240     2.484    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X21Y137        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y137        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.568 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/Q
                         net (fo=1, routed)           0.078     2.646    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[3]
    SLICE_X21Y134        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     2.667 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.023     2.690    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_1_n_0
    SLICE_X21Y134        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.025     2.629    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y134        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.120ns (56.338%)  route 0.093ns (43.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.240ns (routing 0.626ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.133ns, distribution 0.897ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.240     2.484    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X21Y137        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y137        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.567 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[2]/Q
                         net (fo=1, routed)           0.064     2.631    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[2]
    SLICE_X21Y135        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.668 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.029     2.697    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_1_n_0
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.030     2.634    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.121ns (54.747%)  route 0.100ns (45.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.239ns (routing 0.626ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.133ns, distribution 0.901ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.239     2.483    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X22Y133        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.567 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[22]/Q
                         net (fo=2, routed)           0.081     2.648    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[22]
    SLICE_X22Y129        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.037     2.685 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.019     2.704    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[22]_i_1_n_0
    SLICE_X22Y129        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.034     2.638    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y129        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.173ns (75.546%)  route 0.056ns (24.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.237ns (routing 0.626ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.133ns, distribution 0.897ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.237     2.481    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X21Y135        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y135        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.564 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/Q
                         net (fo=1, routed)           0.029     2.593    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[4]
    SLICE_X21Y135        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.090     2.683 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.027     2.710    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_1_n_0
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.030     2.634    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y135        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_rpi_vid_clk_1
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.928ns  (logic 0.457ns (15.607%)  route 2.471ns (84.393%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.721ns (routing 0.265ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.231ns, distribution 1.360ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.721     2.861    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X19Y149        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.974 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          2.187     5.161    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0
    SLICE_X20Y130        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     5.312 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.245     5.557    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_3_n_0
    SLICE_X20Y123        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.193     5.750 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.039     5.789    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X20Y123        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.591     4.872    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y123        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.904ns  (logic 0.116ns (6.091%)  route 1.788ns (93.909%))
  Logic Levels:           0  
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.722ns (routing 0.265ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.231ns, distribution 1.370ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.722     2.862    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X20Y146        FDPE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.978 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/Q
                         net (fo=18, routed)          1.788     4.766    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/reg_vsync_reg
    SLICE_X19Y128        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.601     4.882    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y128        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.850ns  (logic 0.228ns (12.321%)  route 1.622ns (87.679%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.744ns (routing 0.265ns, distribution 1.479ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.231ns, distribution 1.352ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.744     2.884    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X21Y124        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.998 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[7]/Q
                         net (fo=2, routed)           1.222     4.220    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[7]
    SLICE_X22Y125        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     4.277 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.325     4.602    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X20Y128        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057     4.659 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.075     4.734    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X20Y128        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.583     4.864    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y128        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.529ns  (logic 0.266ns (17.397%)  route 1.263ns (82.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.744ns (routing 0.265ns, distribution 1.479ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.231ns, distribution 1.337ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.744     2.884    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X22Y124        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.998 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/Q
                         net (fo=1, routed)           1.196     4.194    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[10]
    SLICE_X22Y124        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.152     4.346 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.067     4.413    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[10]_i_1_n_0
    SLICE_X22Y124        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.568     4.849    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y124        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.453ns  (logic 0.310ns (21.341%)  route 1.143ns (78.659%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.744ns (routing 0.265ns, distribution 1.479ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.231ns, distribution 1.353ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.744     2.884    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X21Y124        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     3.000 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]/Q
                         net (fo=2, routed)           0.803     3.802    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[6]
    SLICE_X22Y126        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     3.858 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.267     4.125    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X20Y126        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138     4.263 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.073     4.336    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[6]
    SLICE_X20Y126        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.584     4.865    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y126        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.365ns  (logic 0.492ns (36.044%)  route 0.873ns (63.956%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.722ns (routing 0.265ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.231ns, distribution 1.360ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.722     2.862    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X20Y130        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y130        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.980 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/Q
                         net (fo=1, routed)           0.275     3.255    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[1]
    SLICE_X20Y130        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     3.409 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.282     3.691    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X20Y125        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.220     3.911 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.316     4.227    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[1]
    SLICE_X20Y123        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.591     4.872    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y123        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.338ns  (logic 0.254ns (18.984%)  route 1.084ns (81.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.729ns (routing 0.265ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.231ns, distribution 1.337ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.729     2.869    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X21Y126        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.987 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[11]/Q
                         net (fo=1, routed)           1.017     4.004    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[11]
    SLICE_X22Y125        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     4.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.067     4.207    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[11]_i_1_n_0
    SLICE_X22Y125        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.568     4.849    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y125        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.243ns  (logic 0.194ns (15.602%)  route 1.049ns (84.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.744ns (routing 0.265ns, distribution 1.479ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.231ns, distribution 1.337ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.744     2.884    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X21Y125        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.997 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[12]/Q
                         net (fo=2, routed)           0.980     3.977    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[12]
    SLICE_X22Y125        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.081     4.058 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.069     4.127    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[12]_i_1_n_0
    SLICE_X22Y125        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.568     4.849    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y125        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.943ns  (logic 0.439ns (46.531%)  route 0.504ns (53.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.746ns (routing 0.265ns, distribution 1.481ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.231ns, distribution 1.371ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.746     2.886    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X21Y124        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.002 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]/Q
                         net (fo=2, routed)           0.324     3.326    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]
    SLICE_X20Y125        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     3.461 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.110     3.571    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X19Y125        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     3.759 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.070     3.829    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[2]
    SLICE_X19Y125        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.602     4.883    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y125        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.892ns  (logic 0.424ns (47.534%)  route 0.468ns (52.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.737ns (routing 0.265ns, distribution 1.472ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.231ns, distribution 1.371ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.737     2.877    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X20Y124        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y124        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.995 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[5]/Q
                         net (fo=1, routed)           0.248     3.243    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[5]
    SLICE_X20Y124        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     3.467 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.154     3.621    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X19Y125        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082     3.703 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.066     3.769    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[5]
    SLICE_X19Y125        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.602     4.883    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y125        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.106ns (62.941%)  route 0.062ns (37.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.863ns (routing 0.142ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.133ns, distribution 0.828ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.863     1.386    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X33Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.470 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/Q
                         net (fo=4, routed)           0.055     1.525    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg__0[10]
    SLICE_X33Y122        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.022     1.547 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[9]_i_1/O
                         net (fo=1, routed)           0.007     1.554    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[9]
    SLICE_X33Y122        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.961     2.565    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X33Y122        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.110ns (57.192%)  route 0.082ns (42.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.851ns (routing 0.142ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.133ns, distribution 0.836ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.851     1.374    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X29Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.457 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/Q
                         net (fo=9, routed)           0.072     1.529    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]
    SLICE_X31Y123        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.027     1.556 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[1]_i_1/O
                         net (fo=1, routed)           0.010     1.566    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[1]
    SLICE_X31Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.969     2.573    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.123ns (63.926%)  route 0.069ns (36.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.851ns (routing 0.142ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.133ns, distribution 0.836ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.851     1.374    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X29Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.457 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=9, routed)           0.060     1.517    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X31Y123        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.040     1.557 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[3]_i_1/O
                         net (fo=1, routed)           0.009     1.566    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[3]
    SLICE_X31Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.969     2.573    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.084ns (41.706%)  route 0.117ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.863ns (routing 0.142ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.133ns, distribution 0.838ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.863     1.386    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X33Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.470 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[10]/Q
                         net (fo=4, routed)           0.117     1.587    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg__0[10]
    SLICE_X33Y121        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.971     2.575    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X33Y121        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.150ns (65.185%)  route 0.080ns (34.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.852ns (routing 0.142ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.133ns, distribution 0.836ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.852     1.375    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X31Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.458 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/Q
                         net (fo=10, routed)          0.071     1.529    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]
    SLICE_X31Y123        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.067     1.596 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[5]_i_1/O
                         net (fo=1, routed)           0.009     1.605    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[5]
    SLICE_X31Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.969     2.573    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.121ns (74.691%)  route 0.041ns (25.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.925ns (routing 0.142ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.133ns, distribution 0.887ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.925     1.448    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X22Y124        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     1.532 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[15]/Q
                         net (fo=1, routed)           0.023     1.555    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[15]
    SLICE_X22Y124        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.037     1.592 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.018     1.610    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[15]_i_1_n_0
    SLICE_X22Y124        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.020     2.624    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y124        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.150ns (63.182%)  route 0.087ns (36.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.851ns (routing 0.142ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.133ns, distribution 0.836ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.851     1.374    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X29Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.457 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=9, routed)           0.060     1.517    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X31Y123        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     1.584 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[2]_i_1/O
                         net (fo=1, routed)           0.027     1.611    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[2]
    SLICE_X31Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.969     2.573    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.127ns (51.032%)  route 0.122ns (48.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.852ns (routing 0.142ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.133ns, distribution 0.828ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.852     1.375    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X31Y125        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     1.459 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/Q
                         net (fo=9, routed)           0.115     1.574    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]
    SLICE_X33Y122        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.043     1.617 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[7]_i_1/O
                         net (fo=1, routed)           0.007     1.624    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[7]
    SLICE_X33Y122        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.961     2.565    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X33Y122        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.104ns (57.099%)  route 0.078ns (42.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.921ns (routing 0.142ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.133ns, distribution 0.911ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.921     1.444    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X21Y126        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.527 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]/Q
                         net (fo=2, routed)           0.055     1.582    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]
    SLICE_X21Y123        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.021     1.603 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.023     1.626    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[18]
    SLICE_X21Y123        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.044     2.648    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y123        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.161ns (62.605%)  route 0.096ns (37.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.851ns (routing 0.142ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.133ns, distribution 0.836ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.851     1.374    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X29Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.458 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/Q
                         net (fo=10, routed)          0.067     1.525    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]
    SLICE_X31Y123        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.077     1.602 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1[0]_i_1/O
                         net (fo=1, routed)           0.029     1.631    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/wptr[0]
    SLICE_X31Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.969     2.573    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  mipi_rx_to_video_ias1_vid_clk

Max Delay           791 Endpoints
Min Delay           791 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.548ns  (logic 0.196ns (7.693%)  route 2.352ns (92.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.023ns, distribution 1.046ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          0.807     5.421    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X15Y149        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     5.504 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         1.545     7.049    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X18Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.069     4.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X18Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][8]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.548ns  (logic 0.196ns (7.693%)  route 2.352ns (92.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.023ns, distribution 1.046ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          0.807     5.421    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X15Y149        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     5.504 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         1.545     7.049    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X18Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.069     4.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X18Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[1][9]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[7][8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.548ns  (logic 0.196ns (7.693%)  route 2.352ns (92.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.023ns, distribution 1.046ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          0.807     5.421    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X15Y149        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     5.504 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         1.545     7.049    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X18Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[7][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.069     4.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X18Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[7][8]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[7][9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.548ns  (logic 0.196ns (7.693%)  route 2.352ns (92.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.023ns, distribution 1.046ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          0.807     5.421    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X15Y149        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     5.504 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         1.545     7.049    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X18Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[7][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.069     4.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X18Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[7][9]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.545ns  (logic 0.196ns (7.702%)  route 2.349ns (92.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.023ns, distribution 1.046ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          0.807     5.421    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X15Y149        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     5.504 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         1.542     7.046    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X18Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.069     4.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X18Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][8]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.545ns  (logic 0.196ns (7.702%)  route 2.349ns (92.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.023ns, distribution 1.046ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          0.807     5.421    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X15Y149        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     5.504 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         1.542     7.046    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X18Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.069     4.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X18Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[5][9]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.545ns  (logic 0.196ns (7.702%)  route 2.349ns (92.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.023ns, distribution 1.046ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          0.807     5.421    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X15Y149        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     5.504 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         1.542     7.046    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X18Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.069     4.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X18Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][8]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.545ns  (logic 0.196ns (7.702%)  route 2.349ns (92.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.023ns, distribution 1.046ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          0.807     5.421    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X15Y149        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     5.504 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         1.542     7.046    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X18Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.069     4.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X18Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][9]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][12]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.530ns  (logic 0.196ns (7.748%)  route 2.334ns (92.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.107ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.065ns (routing 1.023ns, distribution 1.042ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          0.807     5.421    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X15Y149        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     5.504 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         1.527     7.031    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X19Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.065     4.107    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X19Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][12]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][13]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.530ns  (logic 0.196ns (7.748%)  route 2.334ns (92.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.107ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.065ns (routing 1.023ns, distribution 1.042ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          0.807     5.421    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X15Y149        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     5.504 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         1.527     7.031    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X19Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.065     4.107    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X19Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.082ns (42.539%)  route 0.111ns (57.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.868ns (routing 0.126ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.680ns, distribution 0.746ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.868     2.966    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y142        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y142        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.048 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=4, routed)           0.111     3.158    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg__0[10]
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.426     3.448    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.106ns (52.184%)  route 0.097ns (47.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.861ns (routing 0.126ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.680ns, distribution 0.742ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.861     2.959    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X24Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.042 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/Q
                         net (fo=12, routed)          0.090     3.132    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]
    SLICE_X26Y141        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.023     3.155 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[1]_i_1/O
                         net (fo=1, routed)           0.007     3.162    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[1]
    SLICE_X26Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.422     3.444    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.108ns (54.610%)  route 0.090ns (45.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.868ns (routing 0.126ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.680ns, distribution 0.748ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.868     2.966    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y142        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y142        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.048 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=4, routed)           0.081     3.128    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg__0[10]
    SLICE_X25Y141        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.026     3.154 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[9]_i_1/O
                         net (fo=1, routed)           0.009     3.163    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[9]
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.428     3.450    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.126ns (61.830%)  route 0.078ns (38.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.868ns (routing 0.126ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.680ns, distribution 0.742ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.868     2.966    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y142        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y142        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.049 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/Q
                         net (fo=11, routed)          0.070     3.118    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]
    SLICE_X26Y141        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.043     3.161 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[5]_i_1/O
                         net (fo=1, routed)           0.008     3.169    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[5]
    SLICE_X26Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.422     3.444    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.120ns (54.605%)  route 0.100ns (45.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.861ns (routing 0.126ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.680ns, distribution 0.742ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.861     2.959    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X24Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.042 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[3]/Q
                         net (fo=10, routed)          0.093     3.135    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[3]
    SLICE_X26Y141        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     3.172 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[3]_i_1/O
                         net (fo=1, routed)           0.007     3.179    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[3]
    SLICE_X26Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.422     3.444    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.110ns (50.204%)  route 0.109ns (49.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.868ns (routing 0.126ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.680ns, distribution 0.748ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.868     2.966    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y142        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y142        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.049 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/Q
                         net (fo=8, routed)           0.099     3.148    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]
    SLICE_X25Y141        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.027     3.175 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[7]_i_1/O
                         net (fo=1, routed)           0.010     3.185    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[7]
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.428     3.450    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.120ns (52.602%)  route 0.108ns (47.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.861ns (routing 0.126ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.680ns, distribution 0.742ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.861     2.959    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X24Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.042 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/Q
                         net (fo=12, routed)          0.090     3.132    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]
    SLICE_X26Y141        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.037     3.169 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[0]_i_1/O
                         net (fo=1, routed)           0.018     3.187    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[0]
    SLICE_X26Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.422     3.444    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.150ns (64.269%)  route 0.083ns (35.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.868ns (routing 0.126ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.680ns, distribution 0.748ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.868     2.966    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y142        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y142        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.049 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/Q
                         net (fo=11, routed)          0.054     3.103    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]
    SLICE_X25Y141        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.067     3.170 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[6]_i_1/O
                         net (fo=1, routed)           0.029     3.199    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[6]
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.428     3.450    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.151ns (58.305%)  route 0.108ns (41.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.861ns (routing 0.126ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.680ns, distribution 0.742ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.861     2.959    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X24Y140        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     3.042 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]/Q
                         net (fo=9, routed)           0.091     3.133    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]
    SLICE_X26Y141        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.068     3.201 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[4]_i_1/O
                         net (fo=1, routed)           0.017     3.218    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[4]
    SLICE_X26Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.422     3.444    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.159ns (62.694%)  route 0.095ns (37.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.868ns (routing 0.126ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.680ns, distribution 0.748ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.868     2.966    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y142        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y142        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     3.049 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]/Q
                         net (fo=8, routed)           0.068     3.116    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[9]
    SLICE_X25Y141        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     3.192 r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[8]_i_1/O
                         net (fo=1, routed)           0.027     3.219    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[8]
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.428     3.450    design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y141        FDCE                                         r  design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  mipi_rx_to_video_rpi_vid_clk_1

Max Delay           537 Endpoints
Min Delay           537 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[0][0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.313ns  (logic 0.267ns (8.058%)  route 3.046ns (91.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.249ns, distribution 1.295ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          1.037     5.651    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y142        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.805 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         2.010     7.814    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X21Y203        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.544     2.459    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X21Y203        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[0][1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.313ns  (logic 0.267ns (8.058%)  route 3.046ns (91.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.249ns, distribution 1.295ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          1.037     5.651    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y142        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.805 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         2.010     7.814    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X21Y203        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.544     2.459    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X21Y203        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[0][2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.313ns  (logic 0.267ns (8.058%)  route 3.046ns (91.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.249ns, distribution 1.295ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          1.037     5.651    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y142        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.805 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         2.010     7.814    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X21Y203        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.544     2.459    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X21Y203        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.267ns (8.065%)  route 3.043ns (91.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.249ns, distribution 1.295ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          1.037     5.651    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y142        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.805 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         2.007     7.811    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X21Y203        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.544     2.459    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X21Y203        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.267ns (8.065%)  route 3.043ns (91.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.249ns, distribution 1.295ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          1.037     5.651    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y142        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.805 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         2.007     7.811    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X21Y203        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.544     2.459    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X21Y203        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.267ns (8.065%)  route 3.043ns (91.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.249ns, distribution 1.295ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          1.037     5.651    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y142        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.805 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         2.007     7.811    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X21Y203        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.544     2.459    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X21Y203        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][2]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][10]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.267ns (8.065%)  route 3.043ns (91.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.249ns, distribution 1.293ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          1.037     5.651    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y142        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.805 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         2.007     7.811    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X21Y205        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.542     2.457    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X21Y205        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][10]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][11]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.267ns (8.065%)  route 3.043ns (91.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.249ns, distribution 1.293ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          1.037     5.651    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y142        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.805 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         2.007     7.811    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X21Y205        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.542     2.457    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X21Y205        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[3][11]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][12]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.267ns (8.065%)  route 3.043ns (91.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.249ns, distribution 1.293ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          1.037     5.651    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y142        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.805 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         2.007     7.811    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X21Y205        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.542     2.457    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X21Y205        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][12]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][13]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.267ns (8.065%)  route 3.043ns (91.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.786ns (routing 0.246ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.249ns, distribution 1.293ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.786     4.501    design_1_i/rst_clk_sys/U0/slowest_sync_clk
    SLICE_X4Y149         FDRE                                         r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.614 r  design_1_i/rst_clk_sys/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=81, routed)          1.037     5.651    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y142        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.805 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         2.007     7.811    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X21Y205        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.542     2.457    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X21Y205        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.109ns (61.002%)  route 0.070ns (38.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.875ns (routing 0.126ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.150ns, distribution 0.792ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.875     2.973    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X33Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.057 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/Q
                         net (fo=10, routed)          0.061     3.118    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]
    SLICE_X32Y123        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.025     3.143 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[5]_i_1/O
                         net (fo=1, routed)           0.009     3.152    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[5]
    SLICE_X32Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.942     1.719    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X32Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.121ns (66.745%)  route 0.060ns (33.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.875ns (routing 0.126ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.150ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.875     2.973    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X33Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.057 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=4, routed)           0.053     3.110    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg__0[10]
    SLICE_X33Y124        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.037     3.147 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[9]_i_1/O
                         net (fo=1, routed)           0.007     3.154    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[9]
    SLICE_X33Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.936     1.713    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X33Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.084ns (45.581%)  route 0.100ns (54.419%))
  Logic Levels:           0  
  Clock Path Skew:        -1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.875ns (routing 0.126ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.150ns, distribution 0.790ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.875     2.973    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X33Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.057 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=4, routed)           0.100     3.157    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg__0[10]
    SLICE_X33Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.940     1.717    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X33Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.129ns (58.861%)  route 0.090ns (41.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.875ns (routing 0.126ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.150ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.875     2.973    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X33Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     3.059 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           0.083     3.142    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[7]
    SLICE_X33Y124        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.043     3.185 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[7]_i_1/O
                         net (fo=1, routed)           0.007     3.192    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[7]
    SLICE_X33Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.936     1.713    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X33Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.129ns (61.998%)  route 0.079ns (38.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.889ns (routing 0.126ns, distribution 0.763ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.150ns, distribution 0.792ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.889     2.987    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X32Y121        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     3.070 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]/Q
                         net (fo=8, routed)           0.070     3.140    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]
    SLICE_X32Y123        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.046     3.186 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[3]_i_1/O
                         net (fo=1, routed)           0.009     3.195    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[3]
    SLICE_X32Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.942     1.719    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X32Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.124ns (59.330%)  route 0.085ns (40.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.889ns (routing 0.126ns, distribution 0.763ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.150ns, distribution 0.792ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.889     2.987    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X32Y121        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.070 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.075     3.145    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]
    SLICE_X32Y123        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.041     3.186 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[1]_i_1/O
                         net (fo=1, routed)           0.010     3.196    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[1]
    SLICE_X32Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.942     1.719    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X32Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.121ns (53.921%)  route 0.103ns (46.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.875ns (routing 0.126ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.150ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.875     2.973    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X33Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.057 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]/Q
                         net (fo=7, routed)           0.084     3.141    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[8]
    SLICE_X33Y124        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.037     3.178 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[8]_i_1/O
                         net (fo=1, routed)           0.019     3.197    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[8]
    SLICE_X33Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.936     1.713    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X33Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.151ns (64.617%)  route 0.083ns (35.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.875ns (routing 0.126ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.150ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.875     2.973    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X33Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.057 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]/Q
                         net (fo=10, routed)          0.065     3.122    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[6]
    SLICE_X33Y124        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.067     3.189 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[6]_i_1/O
                         net (fo=1, routed)           0.018     3.207    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[6]
    SLICE_X33Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.936     1.713    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X33Y124        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.150ns (61.207%)  route 0.095ns (38.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.889ns (routing 0.126ns, distribution 0.763ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.150ns, distribution 0.792ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.889     2.987    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X32Y121        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     3.070 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]/Q
                         net (fo=8, routed)           0.071     3.141    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[4]
    SLICE_X32Y123        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.067     3.208 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[4]_i_1/O
                         net (fo=1, routed)           0.024     3.232    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[4]
    SLICE_X32Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.942     1.719    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X32Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.150ns (59.055%)  route 0.104ns (40.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.889ns (routing 0.126ns, distribution 0.763ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.150ns, distribution 0.792ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.889     2.987    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/aclk
    SLICE_X32Y121        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.070 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.075     3.145    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/raddr_reg[1]
    SLICE_X32Y123        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.067     3.212 r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1[0]_i_1/O
                         net (fo=1, routed)           0.029     3.241    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/rptr[0]
    SLICE_X32Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.942     1.719    design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X32Y123        FDCE                                         r  design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 6.358ns (78.952%)  route 1.695ns (21.048%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.813ns (routing 0.246ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.813     4.528    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X9Y150         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.642 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/Q
                         net (fo=23, routed)          0.725     5.366    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/arb_lost
    SLICE_X9Y150         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     5.448 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=2, routed)           0.970     6.418    iic_sda_iobuf/T
    F10                  OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      6.162    12.580 r  iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.580    iic_sda_io
    F10                                                               r  iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.764ns  (logic 6.427ns (82.785%)  route 1.337ns (17.215%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.832ns (routing 0.246ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.832     4.547    design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X5Y146         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.661 f  design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          0.448     5.108    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X9Y148         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.152     5.260 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=2, routed)           0.889     6.149    iic_scl_iobuf/T
    G11                  OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      6.161    12.310 r  iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.310    iic_scl_io
    G11                                                               r  iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.854ns  (logic 3.610ns (74.372%)  route 1.244ns (25.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.817ns (routing 0.246ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.817     4.532    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y127        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.647 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.244     5.891    lopt
    K13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.495     9.386 r  gpio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.386    gpio[0]
    K13                                                               r  gpio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.716ns  (logic 3.605ns (76.440%)  route 1.111ns (23.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.817ns (routing 0.246ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.817     4.532    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y128        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.648 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.111     5.759    lopt_2
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.489     9.247 r  gpio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.247    gpio[2]
    J12                                                               r  gpio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.587ns  (logic 3.606ns (78.614%)  route 0.981ns (21.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      1.795ns (routing 0.246ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.322 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.671    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.715 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.795     4.510    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y129        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.623 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.981     5.604    lopt_1
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.493     9.097 r  gpio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.097    gpio[1]
    F11                                                               r  gpio[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.705ns (82.211%)  route 0.369ns (17.789%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.973ns (routing 0.126ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.973     3.071    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X8Y148         FDSE                                         r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.154 f  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/Q
                         net (fo=1, routed)           0.047     3.201    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg
    SLICE_X9Y148         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     3.239 f  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=2, routed)           0.322     3.561    iic_scl_iobuf/T
    G11                  OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.584     5.145 r  iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.145    iic_scl_io
    G11                                                               r  iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.744ns (80.513%)  route 0.422ns (19.487%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.962ns (routing 0.126ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.962     3.060    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X7Y150         FDSE                                         r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.143 f  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/Q
                         net (fo=1, routed)           0.071     3.214    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg_n_0
    SLICE_X9Y150         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.076     3.290 f  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=2, routed)           0.351     3.641    iic_sda_iobuf/T
    F10                  OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.585     5.225 r  iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.225    iic_sda_io
    F10                                                               r  iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.970ns (84.841%)  route 0.352ns (15.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.963ns (routing 0.126ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.963     3.061    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y129        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.143 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.352     3.495    lopt_1
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.888     5.383 r  gpio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.383    gpio[1]
    F11                                                               r  gpio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.969ns (81.665%)  route 0.442ns (18.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.967ns (routing 0.126ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.967     3.065    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y128        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.150 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.442     3.592    lopt_2
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.884     5.475 r  gpio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.475    gpio[2]
    J12                                                               r  gpio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.974ns (80.179%)  route 0.488ns (19.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Source):      0.967ns (routing 0.126ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.329     1.329    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.895 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.075    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       0.967     3.065    design_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y127        FDRE                                         r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.149 r  design_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.488     3.637    lopt
    K13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.890     5.527 r  gpio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.527    gpio[0]
    K13                                                               r  gpio[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_ias1_vid_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.385ns  (logic 0.000ns (0.000%)  route 2.385ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     6.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.910 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.385     9.295    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 0.000ns (0.000%)  route 2.346ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     6.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.910 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.346     9.256    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 0.000ns (0.000%)  route 2.340ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     6.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.910 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.340     9.250    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.335ns  (logic 0.000ns (0.000%)  route 2.335ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.231     6.667    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.910 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.335     9.245    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.226ns  (logic 0.000ns (0.000%)  route 1.226ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.226     2.470    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.229ns  (logic 0.000ns (0.000%)  route 1.229ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.229     2.473    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.233ns  (logic 0.000ns (0.000%)  route 1.233ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.233     2.477    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_ias1_vid_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.259ns  (logic 0.000ns (0.000%)  route 1.259ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.898     1.124    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.244 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.259     2.503    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_rpi_vid_clk_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_rpi_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.543ns  (logic 0.000ns (0.000%)  route 1.543ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 fall edge)
                                                      4.000     4.000 f  
    D7                                                0.000     4.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     4.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     5.140 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         1.543     6.683    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_rpi_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.537ns  (logic 0.000ns (0.000%)  route 1.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 fall edge)
                                                      4.000     4.000 f  
    D7                                                0.000     4.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     4.897    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     5.140 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         1.537     6.677    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_rpi_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.000ns (0.000%)  route 0.759ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         0.759     1.282    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_rpi_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.763ns  (logic 0.000ns (0.000%)  route 0.763ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         0.763     1.286    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_design_1_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.166ns  (logic 1.256ns (57.994%)  route 0.910ns (42.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 1.611ns (routing 0.231ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  iic_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_scl_iobuf/IO
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.256     1.256 r  iic_scl_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.256    iic_scl_iobuf/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.256 r  iic_scl_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.910     2.166    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X10Y145        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.611     4.892    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X10Y145        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 iic_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.102ns  (logic 1.257ns (59.793%)  route 0.845ns (40.207%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.290ns
  Clock Net Delay (Destination): 1.611ns (routing 0.231ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 r  iic_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_sda_iobuf/IO
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.257     1.257 r  iic_sda_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.257    iic_sda_iobuf/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.257 r  iic_sda_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.845     2.102    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X10Y145        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.195     2.195    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.934 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.242    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.611     4.892    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X10Y145        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 1.064ns (78.286%)  route 0.295ns (21.714%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.052ns (routing 0.133ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 r  iic_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_sda_iobuf/IO
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.064     1.064 r  iic_sda_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    iic_sda_iobuf/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.064 r  iic_sda_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.295     1.359    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X10Y145        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.052     2.656    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X10Y145        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 iic_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.332ns period=6.663ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 1.063ns (77.202%)  route 0.314ns (22.798%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.054ns (routing 0.133ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  iic_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_scl_iobuf/IO
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.063     1.063 r  iic_scl_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.063    iic_scl_iobuf/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.063 r  iic_scl_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     1.377    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X10Y145        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.453     1.453    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.374 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.578    design_1_i/clk_wiz/inst/clk_sys_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.604 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29792, routed)       1.054     2.658    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X10Y145        FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_ias1_clk_bit

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.651ns  (logic 1.519ns (92.003%)  route 0.132ns (7.996%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 3.669 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.662ns (routing 0.009ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.082     0.518    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_hs_bit_2
    BITSLICE_RX_TX_X0Y175
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.133     1.651 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.651    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.453     2.798    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.007 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.662     3.669    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 3.668 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  mipi_rx_ias1_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    A2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y171
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.453     2.798    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.007 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.661     3.668    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 3.669 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.662ns (routing 0.009ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 r  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y173
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.453     2.798    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.007 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.662     3.669    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 3.670 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_hs_bit_3
    BITSLICE_RX_TX_X0Y177
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.453     2.798    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.007 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.663     3.670    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.831ns (92.432%)  route 0.068ns (7.568%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 3.304 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.463ns (routing 0.008ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  mipi_rx_ias1_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    A2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028     0.254    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y171
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.899 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.899    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.370     2.705    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.841 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.463     3.304    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.831ns (92.432%)  route 0.068ns (7.568%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 3.304 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.463ns (routing 0.008ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 r  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028     0.254    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y173
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.899 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.899    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.370     2.705    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.841 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.463     3.304    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.831ns (92.329%)  route 0.069ns (7.671%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 3.306 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.465ns (routing 0.008ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     0.255    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_hs_bit_3
    BITSLICE_RX_TX_X0Y177
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.900 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.900    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.370     2.705    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.841 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.465     3.306    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.832ns (91.424%)  route 0.078ns (8.576%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 3.304 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.463ns (routing 0.008ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.038     0.264    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_hs_bit_2
    BITSLICE_RX_TX_X0Y175
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.646     0.910 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.910    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.370     2.705    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.841 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.463     3.304    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_rpi_clk_bit

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.622ns  (logic 1.518ns (93.587%)  route 0.104ns (6.413%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 2.570 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.655ns (routing 0.009ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.054     0.490    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y184
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.622 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.622    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     1.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.915 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.655     2.570    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 2.571 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.656ns (routing 0.009ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y186
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     1.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.915 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.656     2.571    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.831ns (92.432%)  route 0.068ns (7.568%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 2.235 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.458ns (routing 0.008ns, distribution 0.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028     0.254    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y186
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.899 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.899    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     1.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.777 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.458     2.235    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.831ns (92.227%)  route 0.070ns (7.773%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 2.235 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.458ns (routing 0.008ns, distribution 0.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     0.256    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y184
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.901 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.901    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     1.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.777 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.458     2.235    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_rx_to_video_ias1_vid_clk

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.660ns  (logic 8.665ns (74.313%)  route 2.995ns (25.687%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.079ns (routing 1.023ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 f  mipi_rx_ias1_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.706     9.144    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_0
    SLICE_X23Y199        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.371 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1/O
                         net (fo=29, routed)          2.289    11.660    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X22Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.079     4.122    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.660ns  (logic 8.665ns (74.313%)  route 2.995ns (25.687%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.076ns (routing 1.023ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 f  mipi_rx_ias1_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.706     9.144    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_0
    SLICE_X23Y199        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.371 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1/O
                         net (fo=29, routed)          2.289    11.660    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X22Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.076     4.119    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.660ns  (logic 8.665ns (74.313%)  route 2.995ns (25.687%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.079ns (routing 1.023ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 f  mipi_rx_ias1_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.706     9.144    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_0
    SLICE_X23Y199        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.371 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1/O
                         net (fo=29, routed)          2.289    11.660    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X22Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.079     4.122    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.660ns  (logic 8.665ns (74.313%)  route 2.995ns (25.687%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.079ns (routing 1.023ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 f  mipi_rx_ias1_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.706     9.144    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_0
    SLICE_X23Y199        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.371 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1/O
                         net (fo=29, routed)          2.289    11.660    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X22Y193        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.079     4.122    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y193        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.503ns  (logic 8.599ns (74.752%)  route 2.904ns (25.248%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.073ns (routing 1.023ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  mipi_rx_ias1_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           1.175     9.587    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_1
    SLICE_X22Y202        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     9.774 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.729    11.503    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X21Y194        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.073     4.115    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y194        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.503ns  (logic 8.599ns (74.752%)  route 2.904ns (25.248%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.073ns (routing 1.023ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  mipi_rx_ias1_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           1.175     9.587    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_1
    SLICE_X22Y202        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     9.774 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.729    11.503    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X21Y194        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.073     4.115    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y194        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[5]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.503ns  (logic 8.599ns (74.752%)  route 2.904ns (25.248%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.073ns (routing 1.023ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  mipi_rx_ias1_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           1.175     9.587    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_1
    SLICE_X22Y202        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     9.774 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.729    11.503    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X21Y194        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.073     4.115    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y194        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[5]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.503ns  (logic 8.599ns (74.752%)  route 2.904ns (25.248%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.073ns (routing 1.023ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  mipi_rx_ias1_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           1.175     9.587    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_1
    SLICE_X22Y202        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     9.774 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.729    11.503    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X21Y194        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.073     4.115    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y194        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.488ns  (logic 8.599ns (74.850%)  route 2.889ns (25.150%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.072ns (routing 1.023ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  mipi_rx_ias1_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           1.175     9.587    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_1
    SLICE_X22Y202        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     9.774 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.714    11.488    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X22Y194        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.072     4.114    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y194        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.488ns  (logic 8.599ns (74.850%)  route 2.889ns (25.150%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.069ns (routing 1.023ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  mipi_rx_ias1_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           1.175     9.587    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_1
    SLICE_X22Y202        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     9.774 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.714    11.488    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X22Y194        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.488     1.833    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.042 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.069     4.111    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y194        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[5]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.545ns  (logic 6.031ns (92.143%)  route 0.514ns (7.857%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.439ns (routing 0.680ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  mipi_rx_ias1_data_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.435     6.445    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_2
    SLICE_X24Y205        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.021     6.466 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.079     6.545    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X24Y205        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.439     3.461    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y205        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[5]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.545ns  (logic 6.031ns (92.143%)  route 0.514ns (7.857%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.439ns (routing 0.680ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  mipi_rx_ias1_data_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.435     6.445    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_2
    SLICE_X24Y205        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.021     6.466 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.079     6.545    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X24Y205        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.439     3.461    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y205        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.565ns  (logic 6.031ns (91.862%)  route 0.534ns (8.138%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.438ns (routing 0.680ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  mipi_rx_ias1_data_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.435     6.445    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_2
    SLICE_X24Y205        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.021     6.466 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.099     6.565    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X24Y206        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.438     3.460    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.565ns  (logic 6.031ns (91.862%)  route 0.534ns (8.138%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.438ns (routing 0.680ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  mipi_rx_ias1_data_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.435     6.445    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_2
    SLICE_X24Y205        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.021     6.466 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.099     6.565    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X24Y206        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.438     3.460    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.592ns  (logic 6.031ns (91.485%)  route 0.561ns (8.515%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.432ns (routing 0.680ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  mipi_rx_ias1_data_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.435     6.445    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_2
    SLICE_X24Y205        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.021     6.466 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.126     6.592    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X23Y205        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.432     3.454    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y205        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.613ns  (logic 6.031ns (91.199%)  route 0.582ns (8.801%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.445ns (routing 0.680ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  mipi_rx_ias1_data_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.435     6.445    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_2
    SLICE_X24Y205        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.021     6.466 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.147     6.613    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X23Y206        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.445     3.468    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.613ns  (logic 6.031ns (91.199%)  route 0.582ns (8.801%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.441ns (routing 0.680ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  mipi_rx_ias1_data_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.435     6.445    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_2
    SLICE_X24Y205        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.021     6.466 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.147     6.613    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X23Y206        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.441     3.464    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.613ns  (logic 6.031ns (91.199%)  route 0.582ns (8.801%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.441ns (routing 0.680ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  mipi_rx_ias1_data_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.435     6.445    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_2
    SLICE_X24Y205        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.021     6.466 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.147     6.613    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X23Y206        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.441     3.464    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.613ns  (logic 6.031ns (91.199%)  route 0.582ns (8.801%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.441ns (routing 0.680ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  mipi_rx_ias1_data_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.435     6.445    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_2
    SLICE_X24Y205        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.021     6.466 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.147     6.613    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X23Y206        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.441     3.464    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_n[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_ias1_vid_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.613ns  (logic 6.031ns (91.199%)  route 0.582ns (8.801%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.445ns (routing 0.680ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  mipi_rx_ias1_data_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.435     6.445    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_n_2
    SLICE_X24Y205        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.021     6.466 f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__1/O
                         net (fo=29, routed)          0.147     6.613    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X23Y206        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_ias1_vid_clk rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.551     1.886    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.022 r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.445     3.468    design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/last_byte_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_rx_to_video_rpi_vid_clk_1

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.857ns  (logic 8.587ns (79.092%)  route 2.270ns (20.908%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.390ns (routing 0.249ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.747     9.185    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X24Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149     9.334 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          1.523    10.857    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X24Y217        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.390     2.305    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y217        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.369ns  (logic 8.665ns (83.563%)  route 1.704ns (16.437%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.249ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.635     9.073    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.300 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          1.069    10.369    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X21Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.531     2.446    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.366ns  (logic 8.665ns (83.587%)  route 1.701ns (16.413%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.249ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.635     9.073    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.300 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          1.066    10.366    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X21Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.531     2.446    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.366ns  (logic 8.665ns (83.587%)  route 1.701ns (16.413%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.249ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.635     9.073    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.300 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          1.066    10.366    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X21Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.531     2.446    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[4]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.366ns  (logic 8.665ns (83.587%)  route 1.701ns (16.413%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.249ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.635     9.073    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.300 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          1.066    10.366    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X21Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.531     2.446    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.366ns  (logic 8.665ns (83.587%)  route 1.701ns (16.413%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.249ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.635     9.073    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.300 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          1.066    10.366    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X21Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.531     2.446    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.351ns  (logic 8.665ns (83.709%)  route 1.686ns (16.291%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.527ns (routing 0.249ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.635     9.073    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.300 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          1.051    10.351    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X22Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.527     2.442    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.351ns  (logic 8.665ns (83.709%)  route 1.686ns (16.291%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.527ns (routing 0.249ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.635     9.073    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.300 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          1.051    10.351    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X22Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.527     2.442    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X22Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.313ns  (logic 8.665ns (84.018%)  route 1.648ns (15.982%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.249ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.635     9.073    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.300 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          1.013    10.313    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X21Y216        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.533     2.448    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y216        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.313ns  (logic 8.665ns (84.018%)  route 1.648ns (15.982%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.249ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.635     9.073    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y213        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.300 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          1.013    10.313    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X21Y216        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         1.533     2.448    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X21Y216        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.684ns  (logic 6.071ns (90.824%)  route 0.613ns (9.176%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.920ns (routing 0.150ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.468     6.463    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X24Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     6.539 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.145     6.684    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X24Y216        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.920     1.697    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y216        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.684ns  (logic 6.071ns (90.824%)  route 0.613ns (9.176%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.920ns (routing 0.150ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.468     6.463    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X24Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     6.539 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.145     6.684    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X24Y216        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.920     1.697    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y216        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.684ns  (logic 6.071ns (90.824%)  route 0.613ns (9.176%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.920ns (routing 0.150ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.468     6.463    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X24Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     6.539 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.145     6.684    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X24Y216        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.920     1.697    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y216        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.684ns  (logic 6.071ns (90.824%)  route 0.613ns (9.176%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.920ns (routing 0.150ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.468     6.463    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X24Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     6.539 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.145     6.684    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X24Y216        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.920     1.697    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y216        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.707ns  (logic 6.071ns (90.513%)  route 0.636ns (9.487%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.920ns (routing 0.150ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.468     6.463    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X24Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     6.539 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.168     6.707    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X24Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.920     1.697    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X24Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.708ns  (logic 6.071ns (90.505%)  route 0.637ns (9.495%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.926ns (routing 0.150ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.468     6.463    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X24Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     6.539 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.169     6.708    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X23Y215        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.926     1.703    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y215        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.708ns  (logic 6.071ns (90.505%)  route 0.637ns (9.495%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.922ns (routing 0.150ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.468     6.463    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X24Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     6.539 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.169     6.708    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X23Y215        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.922     1.699    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y215        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.708ns  (logic 6.071ns (90.505%)  route 0.637ns (9.495%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.922ns (routing 0.150ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.468     6.463    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X24Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     6.539 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.169     6.708    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X23Y215        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.922     1.699    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y215        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.708ns  (logic 6.071ns (90.505%)  route 0.637ns (9.495%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.926ns (routing 0.150ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.468     6.463    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X24Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     6.539 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.169     6.708    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X23Y215        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.926     1.703    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y215        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_rpi_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.736ns  (logic 6.071ns (90.128%)  route 0.665ns (9.872%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.916ns (routing 0.150ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.468     6.463    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X24Y218        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     6.539 f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.197     6.736    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X23Y214        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_rpi_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y3 (CLOCK_ROOT)    net (fo=630, routed)         0.916     1.693    design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X23Y214        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/C





