/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, i686-w64-mingw32.static-g++ 11.4.0 -Og) */

(* hdlname = "\\FIFO_BRAM" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "../src/fifo_bram.v:1.9-157.10" *)
module FIFO_BRAM(nReset, clk, clk_en, DIN, WE, RE, DOUT, DOUT0_oe, DOUT1_oe, DOUT2_oe, DOUT3_oe, FIFO_full, FIFO_empty, FIFO_full_oe, FIFO_empty_oe, BRAM0_RATIO, BRAM0_DATA_IN, BRAM0_WEN, BRAM0_WCLKEN, BRAM0_WRITE_ADDR, BRAM0_DATA_OUT
, BRAM0_REN, BRAM0_RCLKEN, BRAM0_READ_ADDR);
  (* src = "../src/fifo_bram.v:138.3-145.6" *)
  wire _00_;
  (* src = "../src/fifo_bram.v:147.3-155.6" *)
  wire _01_;
  (* src = "../src/fifo_bram.v:138.3-145.6" *)
  wire _02_;
  (* src = "../src/fifo_bram.v:147.3-155.6" *)
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* force_downto = 32'd1 *)
  (* src = "../src/fifo_bram.v:105.21-105.35|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _10_;
  (* force_downto = 32'd1 *)
  (* src = "../src/fifo_bram.v:105.21-105.35|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _11_;
  (* force_downto = 32'd1 *)
  (* src = "../src/fifo_bram.v:105.21-105.35|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _12_;
  (* force_downto = 32'd1 *)
  (* src = "../src/fifo_bram.v:105.21-105.35|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _13_;
  (* force_downto = 32'd1 *)
  (* src = "../src/fifo_bram.v:132.18-132.32|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _14_;
  (* force_downto = 32'd1 *)
  (* src = "../src/fifo_bram.v:132.18-132.32|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _15_;
  (* force_downto = 32'd1 *)
  (* src = "../src/fifo_bram.v:132.18-132.32|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _16_;
  (* force_downto = 32'd1 *)
  (* src = "../src/fifo_bram.v:132.18-132.32|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _17_;
  (* force_downto = 32'd1 *)
  (* src = "../src/fifo_bram.v:132.18-132.32|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _18_;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:25.45-25.58" *)
  output [7:0] BRAM0_DATA_IN;
  wire [7:0] BRAM0_DATA_IN;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:29.40-29.54" *)
  input [3:0] BRAM0_DATA_OUT;
  wire [3:0] BRAM0_DATA_OUT;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:24.41-24.52" *)
  output [1:0] BRAM0_RATIO;
  wire [1:0] BRAM0_RATIO;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:31.39-31.51" *)
  output BRAM0_RCLKEN;
  wire BRAM0_RCLKEN;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:32.45-32.60" *)
  output [8:0] BRAM0_READ_ADDR;
  wire [8:0] BRAM0_READ_ADDR;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:30.39-30.48" *)
  output BRAM0_REN;
  wire BRAM0_REN;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:27.39-27.51" *)
  output BRAM0_WCLKEN;
  wire BRAM0_WCLKEN;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:26.39-26.48" *)
  output BRAM0_WEN;
  wire BRAM0_WEN;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:28.45-28.61" *)
  output [8:0] BRAM0_WRITE_ADDR;
  wire [8:0] BRAM0_WRITE_ADDR;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:12.40-12.43" *)
  input [3:0] DIN;
  wire [3:0] DIN;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:15.45-15.49" *)
  output [3:0] DOUT;
  wire [3:0] DOUT;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:16.35-16.43" *)
  output DOUT0_oe;
  wire DOUT0_oe;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:17.35-17.43" *)
  output DOUT1_oe;
  wire DOUT1_oe;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:18.35-18.43" *)
  output DOUT2_oe;
  wire DOUT2_oe;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:19.35-19.43" *)
  output DOUT3_oe;
  wire DOUT3_oe;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:21.39-21.49" *)
  output FIFO_empty;
  wire FIFO_empty;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:23.35-23.48" *)
  output FIFO_empty_oe;
  wire FIFO_empty_oe;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:20.39-20.48" *)
  output FIFO_full;
  wire FIFO_full;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:22.35-22.47" *)
  output FIFO_full_oe;
  wire FIFO_full_oe;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:14.34-14.36" *)
  input RE;
  wire RE;
  (* src = "../src/fifo_bram.v:98.8-98.12" *)
  wire RE_r;
  (* src = "../src/fifo_bram.v:43.18-43.22" *)
  (* unused_bits = "0 1" *)
  wire [3:0] RE_s;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:13.34-13.36" *)
  input WE;
  wire WE;
  (* src = "../src/fifo_bram.v:88.8-88.12" *)
  wire WE_r;
  (* src = "../src/fifo_bram.v:43.13-43.17" *)
  (* unused_bits = "0 1" *)
  wire [3:0] WE_s;
  (* clkbuf_inhibit = 32'd1 *)
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:5.49-5.52" *)
  input clk;
  wire clk;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:7.34-7.40" *)
  output clk_en;
  wire clk_en;
  (* src = "../src/fifo_bram.v:47.11-47.12" *)
  wire [31:0] i;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/fifo_bram.v:4.33-4.39" *)
  input nReset;
  wire nReset;
  (* src = "../src/fifo_bram.v:44.22-44.29" *)
  wire [1:0] nRst_rd;
  (* src = "../src/fifo_bram.v:44.13-44.20" *)
  wire [1:0] nRst_wr;
  (* src = "../src/fifo_bram.v:39.19-39.31" *)
  wire [2:0] rd_pntr_gray;
  (* src = "../src/fifo_bram.v:37.31-37.41" *)
  wire [2:0] rd_pointer;
  (* src = "../src/fifo_bram.v:41.19-41.33" *)
  (* unused_bits = "0 1" *)
  wire [2:0] rd_pointer_bin;
  (* src = "../src/fifo_bram.v:42.38-42.53" *)
  wire [2:0] rd_pointer_gray;
  (* src = "../src/fifo_bram.v:39.33-39.50" *)
  wire [2:0] rd_pointer_gray_s;
  (* src = "../src/fifo_bram.v:38.19-38.31" *)
  wire [2:0] wr_pntr_gray;
  (* src = "../src/fifo_bram.v:37.19-37.29" *)
  wire [2:0] wr_pointer;
  (* src = "../src/fifo_bram.v:42.21-42.36" *)
  wire [2:0] wr_pointer_gray;
  (* src = "../src/fifo_bram.v:38.33-38.50" *)
  wire [2:0] wr_pointer_gray_s;
  (* src = "../src/fifo_bram.v:40.20-40.35" *)
  wire [2:0] wr_pointer_next;
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _19_ (
    .I0(nRst_rd[1]),
    .I1(nReset),
    .O(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _20_ (
    .I0(RE_s[3]),
    .I1(RE_s[2]),
    .O(RE_r)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h2100004848000021)
  ) _21_ (
    .I0(rd_pointer[0]),
    .I1(rd_pointer[1]),
    .I2(wr_pointer_gray_s[0]),
    .I3(rd_pointer[2]),
    .I4(wr_pointer_gray_s[2]),
    .I5(wr_pointer_gray_s[1]),
    .O(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _22_ (
    .I0(WE_s[3]),
    .I1(WE_s[2]),
    .O(WE_r)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1004800220084001)
  ) _23_ (
    .I0(rd_pointer_gray_s[0]),
    .I1(rd_pointer_gray_s[1]),
    .I2(rd_pointer_gray_s[2]),
    .I3(wr_pointer_next[2]),
    .I4(wr_pointer_next[1]),
    .I5(wr_pointer_next[0]),
    .O(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _24_ (
    .I0(wr_pointer[0]),
    .I1(wr_pointer[1]),
    .O(wr_pointer_gray[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _25_ (
    .I0(wr_pointer[1]),
    .I1(wr_pointer[2]),
    .O(wr_pointer_gray[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _26_ (
    .I0(rd_pointer[0]),
    .I1(rd_pointer[1]),
    .O(rd_pointer_gray[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _27_ (
    .I0(rd_pointer[1]),
    .I1(rd_pointer[2]),
    .O(rd_pointer_gray[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _28_ (
    .I(rd_pointer[0]),
    .O(_15_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _29_ (
    .I(wr_pointer[0]),
    .O(_11_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _30_ (
    .I0(RE_s[3]),
    .I1(RE_s[2]),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _31_ (
    .I0(WE_s[3]),
    .I1(WE_s[2]),
    .O(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _32_ (
    .I0(nRst_rd[1]),
    .I1(nReset),
    .O(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _33_ (
    .I0(nRst_rd[1]),
    .I1(nReset),
    .O(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _34_ (
    .I0(nRst_rd[1]),
    .I1(nReset),
    .O(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _35_ (
    .I0(nRst_rd[1]),
    .I1(nReset),
    .O(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _36_ (
    .I0(nRst_rd[1]),
    .I1(nReset),
    .O(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:105.21-105.35|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _37_ (
    .CI(1'h0),
    .CO({ _12_[3], _10_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _13_[3], wr_pointer_next }),
    .S({ 1'h0, wr_pointer[2:1], _11_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:132.18-132.32|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _38_ (
    .CI(1'h0),
    .CO({ _17_[3], _14_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _18_[3], _16_ }),
    .S({ 1'h0, rd_pointer[2:1], _15_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:101.3-107.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _39_ (
    .C(clk),
    .CE(WE_r),
    .CLR(_04_),
    .D(wr_pointer_next[0]),
    .Q(wr_pointer[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:101.3-107.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _40_ (
    .C(clk),
    .CE(WE_r),
    .CLR(_05_),
    .D(wr_pointer_next[1]),
    .Q(wr_pointer[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:101.3-107.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _41_ (
    .C(clk),
    .CE(WE_r),
    .CLR(_06_),
    .D(wr_pointer_next[2]),
    .Q(wr_pointer[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:147.3-155.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _42_ (
    .C(clk),
    .CE(1'h1),
    .D(_03_),
    .Q(FIFO_full),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:147.3-155.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _43_ (
    .C(clk),
    .CE(1'h1),
    .D(wr_pointer[0]),
    .Q(BRAM0_WRITE_ADDR[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:147.3-155.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _44_ (
    .C(clk),
    .CE(1'h1),
    .D(wr_pointer[1]),
    .Q(BRAM0_WRITE_ADDR[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:147.3-155.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _45_ (
    .C(clk),
    .CE(1'h1),
    .D(wr_pointer[2]),
    .Q(BRAM0_WRITE_ADDR[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:147.3-155.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _46_ (
    .C(clk),
    .CE(1'h1),
    .D(_01_),
    .Q(BRAM0_WEN),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:138.3-145.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _47_ (
    .C(clk),
    .CE(1'h1),
    .D(rd_pointer[0]),
    .Q(BRAM0_READ_ADDR[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:138.3-145.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _48_ (
    .C(clk),
    .CE(1'h1),
    .D(rd_pointer[1]),
    .Q(BRAM0_READ_ADDR[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:138.3-145.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _49_ (
    .C(clk),
    .CE(1'h1),
    .D(rd_pointer[2]),
    .Q(BRAM0_READ_ADDR[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/cells_map.v:65.61-65.155" *)
  SRL16E #(
    .INIT(3'h0),
    .IS_CLK_INVERTED(1'h0)
  ) _50_ (
    .A0(1'h0),
    .A1(1'h1),
    .A2(1'h0),
    .A3(1'h0),
    .CE(1'h1),
    .CLK(clk),
    .D(DIN[0]),
    .Q(BRAM0_DATA_IN[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/cells_map.v:65.61-65.155" *)
  SRL16E #(
    .INIT(3'h0),
    .IS_CLK_INVERTED(1'h0)
  ) _51_ (
    .A0(1'h0),
    .A1(1'h1),
    .A2(1'h0),
    .A3(1'h0),
    .CE(1'h1),
    .CLK(clk),
    .D(DIN[1]),
    .Q(BRAM0_DATA_IN[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/cells_map.v:65.61-65.155" *)
  SRL16E #(
    .INIT(3'h0),
    .IS_CLK_INVERTED(1'h0)
  ) _52_ (
    .A0(1'h0),
    .A1(1'h1),
    .A2(1'h0),
    .A3(1'h0),
    .CE(1'h1),
    .CLK(clk),
    .D(DIN[2]),
    .Q(BRAM0_DATA_IN[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/cells_map.v:65.61-65.155" *)
  SRL16E #(
    .INIT(3'h0),
    .IS_CLK_INVERTED(1'h0)
  ) _53_ (
    .A0(1'h0),
    .A1(1'h1),
    .A2(1'h0),
    .A3(1'h0),
    .CE(1'h1),
    .CLK(clk),
    .D(DIN[3]),
    .Q(BRAM0_DATA_IN[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:138.3-145.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _54_ (
    .C(clk),
    .CE(1'h1),
    .D(BRAM0_DATA_OUT[0]),
    .Q(DOUT[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:138.3-145.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _55_ (
    .C(clk),
    .CE(1'h1),
    .D(BRAM0_DATA_OUT[1]),
    .Q(DOUT[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:138.3-145.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _56_ (
    .C(clk),
    .CE(1'h1),
    .D(BRAM0_DATA_OUT[2]),
    .Q(DOUT[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:138.3-145.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _57_ (
    .C(clk),
    .CE(1'h1),
    .D(BRAM0_DATA_OUT[3]),
    .Q(DOUT[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:138.3-145.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _58_ (
    .C(clk),
    .CE(1'h1),
    .D(_02_),
    .Q(FIFO_empty),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:138.3-145.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _59_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_),
    .Q(BRAM0_REN),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:123.3-126.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _60_ (
    .C(clk),
    .CE(1'h1),
    .D(wr_pointer_gray[0]),
    .Q(wr_pntr_gray[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:123.3-126.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _61_ (
    .C(clk),
    .CE(1'h1),
    .D(wr_pointer_gray[1]),
    .Q(wr_pntr_gray[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:123.3-126.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _62_ (
    .C(clk),
    .CE(1'h1),
    .D(wr_pntr_gray[0]),
    .Q(wr_pointer_gray_s[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:123.3-126.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _63_ (
    .C(clk),
    .CE(1'h1),
    .D(wr_pntr_gray[1]),
    .Q(wr_pointer_gray_s[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:123.3-126.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _64_ (
    .C(clk),
    .CE(1'h1),
    .D(BRAM0_WRITE_ADDR[2]),
    .Q(wr_pointer_gray_s[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:118.3-121.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _65_ (
    .C(clk),
    .CE(1'h1),
    .D(rd_pointer_gray[0]),
    .Q(rd_pntr_gray[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:118.3-121.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _66_ (
    .C(clk),
    .CE(1'h1),
    .D(rd_pointer_gray[1]),
    .Q(rd_pntr_gray[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:118.3-121.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _67_ (
    .C(clk),
    .CE(1'h1),
    .D(rd_pntr_gray[0]),
    .Q(rd_pointer_gray_s[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:118.3-121.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _68_ (
    .C(clk),
    .CE(1'h1),
    .D(rd_pntr_gray[1]),
    .Q(rd_pointer_gray_s[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:118.3-121.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _69_ (
    .C(clk),
    .CE(1'h1),
    .D(BRAM0_READ_ADDR[2]),
    .Q(rd_pointer_gray_s[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:128.3-134.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _70_ (
    .C(clk),
    .CE(RE_r),
    .CLR(_07_),
    .D(_16_[0]),
    .Q(rd_pointer[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:128.3-134.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _71_ (
    .C(clk),
    .CE(RE_r),
    .CLR(_08_),
    .D(_16_[1]),
    .Q(rd_pointer[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:128.3-134.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _72_ (
    .C(clk),
    .CE(RE_r),
    .CLR(_09_),
    .D(_16_[2]),
    .Q(rd_pointer[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/cells_map.v:65.61-65.155" *)
  SRL16E #(
    .INIT(3'h0),
    .IS_CLK_INVERTED(1'h0)
  ) _73_ (
    .A0(1'h0),
    .A1(1'h1),
    .A2(1'h0),
    .A3(1'h0),
    .CE(1'h1),
    .CLK(clk),
    .D(RE),
    .Q(RE_s[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:91.3-96.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _74_ (
    .C(clk),
    .CE(1'h1),
    .D(RE_s[2]),
    .Q(RE_s[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/cells_map.v:65.61-65.155" *)
  SRL16E #(
    .INIT(3'h0),
    .IS_CLK_INVERTED(1'h0)
  ) _75_ (
    .A0(1'h0),
    .A1(1'h1),
    .A2(1'h0),
    .A3(1'h0),
    .CE(1'h1),
    .CLK(clk),
    .D(WE),
    .Q(WE_s[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:81.3-86.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _76_ (
    .C(clk),
    .CE(1'h1),
    .D(WE_s[2]),
    .Q(WE_s[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:73.3-76.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _77_ (
    .C(clk),
    .CE(1'h1),
    .D(nReset),
    .Q(nRst_rd[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/fifo_bram.v:73.3-76.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _78_ (
    .C(clk),
    .CE(1'h1),
    .D(nRst_rd[0]),
    .Q(nRst_rd[1]),
    .R(1'h0)
  );
  assign _11_[2:1] = wr_pointer[2:1];
  assign _12_[2:0] = _10_;
  assign _13_[2:0] = wr_pointer_next;
  assign _15_[2:1] = rd_pointer[2:1];
  assign _17_[2:0] = _14_;
  assign _18_[2:0] = _16_;
  assign BRAM0_DATA_IN[7:4] = 4'h0;
  assign BRAM0_RATIO = 2'h1;
  assign BRAM0_RCLKEN = BRAM0_REN;
  assign BRAM0_READ_ADDR[8:3] = 6'h00;
  assign BRAM0_WCLKEN = BRAM0_WEN;
  assign BRAM0_WRITE_ADDR[8:3] = 6'h00;
  assign DOUT0_oe = 1'h1;
  assign DOUT1_oe = 1'h1;
  assign DOUT2_oe = 1'h1;
  assign DOUT3_oe = 1'h1;
  assign FIFO_empty_oe = 1'h1;
  assign FIFO_full_oe = 1'h1;
  assign clk_en = 1'h1;
  assign i = 32'd3;
  assign nRst_wr = nRst_rd;
  assign rd_pntr_gray[2] = BRAM0_READ_ADDR[2];
  assign rd_pointer_bin[2] = rd_pointer_gray_s[2];
  assign rd_pointer_gray[2] = rd_pointer[2];
  assign wr_pntr_gray[2] = BRAM0_WRITE_ADDR[2];
  assign wr_pointer_gray[2] = wr_pointer[2];
endmodule
