verilog work --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/ec67/hdl" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/70cf/hdl" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ip/zynq_blk_processing_system7_0_0" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/8713/hdl" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/979d/hdl/verilog" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/b2d0/hdl/verilog" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/85a3" \
"../../../bd/zynq_blk/ip/zynq_blk_processing_system7_0_0/sim/zynq_blk_processing_system7_0_0.v" \
"../../../bd/zynq_blk/ip/zynq_blk_axis_data_fifo_0_0/sim/zynq_blk_axis_data_fifo_0_0.v" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/bd_0/sim/bd_39ac.v" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_39ac_one_0.v" \

sv work --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/ec67/hdl" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/70cf/hdl" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ip/zynq_blk_processing_system7_0_0" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/8713/hdl" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/979d/hdl/verilog" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/b2d0/hdl/verilog" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/85a3" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_39ac_s00mmu_0.sv" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_39ac_s00tr_0.sv" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_39ac_s00sic_0.sv" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_39ac_s00a2s_0.sv" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_39ac_sawn_0.sv" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_39ac_swn_0.sv" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_39ac_sbn_0.sv" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_39ac_m00s2a_0.sv" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_39ac_m00e_0.sv" \

verilog work --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/ec67/hdl" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/70cf/hdl" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ip/zynq_blk_processing_system7_0_0" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/8713/hdl" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/979d/hdl/verilog" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/b2d0/hdl/verilog" --include "../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/85a3" \
"../../../bd/zynq_blk/ip/zynq_blk_smartconnect_0_0/sim/zynq_blk_smartconnect_0_0.v" \
"../../../bd/zynq_blk/ip/zynq_blk_clk_wiz_0_0/zynq_blk_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/zynq_blk/ip/zynq_blk_clk_wiz_0_0/zynq_blk_clk_wiz_0_0.v" \
"../../../bd/zynq_blk/sim/zynq_blk.v" \
"../../../bd/zynq_blk/ip/zynq_blk_xbar_0/sim/zynq_blk_xbar_0.v" \
"../../../bd/zynq_blk/ipshared/5982/hdl/tdc_ctl_fromps_v1_0_S00_AXI.v" \
"../../../bd/zynq_blk/ipshared/5982/hdl/tdc_ctl_fromps_v1_0.v" \
"../../../bd/zynq_blk/ip/zynq_blk_tdc_ctl_fromps_0_1/sim/zynq_blk_tdc_ctl_fromps_0_1.v" \
"../../../bd/zynq_blk/ip/zynq_blk_tdc_control_0_0/sim/zynq_blk_tdc_control_0_0.v" \
"../../../bd/zynq_blk/ip/zynq_blk_clk_wiz_1_0/zynq_blk_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/zynq_blk/ip/zynq_blk_clk_wiz_1_0/zynq_blk_clk_wiz_1_0.v" \
"../../../bd/zynq_blk/ip/zynq_blk_hit_src_chg_0_0/sim/zynq_blk_hit_src_chg_0_0.v" \
"../../../bd/zynq_blk/ip/zynq_blk_hit_src_chg_1_0/sim/zynq_blk_hit_src_chg_1_0.v" \
"../../../bd/zynq_blk/ip/zynq_blk_auto_pc_0/sim/zynq_blk_auto_pc_0.v" \

verilog work "glbl.v"

nosort
