Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: CPU_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU_main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU_main"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : CPU_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\reg_to_bus_1bit_sel.v" into library work
Parsing module <reg_to_bus_1bit_sel>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\mux1.vf" into library work
Parsing module <mux1>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux_bus16b_sel1b.v" into library work
Parsing module <demux_bus16b_sel1b>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux1b_w_en.v" into library work
Parsing module <demux1b_w_en>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux1b.v" into library work
Parsing module <demux1b>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\reg_to_bus_2bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\mux2.vf" into library work
Parsing module <mux1_MUSER_mux2>.
Parsing module <mux2>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\fdce1.vf" into library work
Parsing module <IFD_HXILINX_fdce1>.
Parsing module <fdce1>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux_bus16b_sel2b.vf" into library work
Parsing module <demux_bus16b_sel2b>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux2b_w_en.vf" into library work
Parsing module <demux2b_w_en>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\reg_to_bus_3bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_3bit_sel>.
Parsing module <reg_to_bus_3bit_sel>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\mux4.vf" into library work
Parsing module <mux1_MUSER_mux4>.
Parsing module <mux2_MUSER_mux4>.
Parsing module <mux4>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\LATCH4.vf" into library work
Parsing module <IFD_HXILINX_LATCH4>.
Parsing module <fdce1_MUSER_LATCH4>.
Parsing module <LATCH4>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux_bus16b_sel3b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel3b>.
Parsing module <demux_bus16b_sel3b>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux3b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux3b_w_en>.
Parsing module <demux3b_w_en>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\reg_to_bus_4bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_4bit_sel>.
Parsing module <reg_to_bus_3bit_sel_MUSER_reg_to_bus_4bit_sel>.
Parsing module <reg_to_bus_4bit_sel>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\mux5.vf" into library work
Parsing module <mux1_MUSER_mux5>.
Parsing module <mux2_MUSER_mux5>.
Parsing module <mux4_MUSER_mux5>.
Parsing module <mux5>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\LATCH5.vf" into library work
Parsing module <IFD_HXILINX_LATCH5>.
Parsing module <fdce1_MUSER_LATCH5>.
Parsing module <LATCH4_MUSER_LATCH5>.
Parsing module <LATCH5>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux_bus16b_sel4b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel4b>.
Parsing module <demux_bus16b_sel3b_MUSER_demux_bus16b_sel4b>.
Parsing module <demux_bus16b_sel4b>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux4b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux4b_w_en>.
Parsing module <demux3b_w_en_MUSER_demux4b_w_en>.
Parsing module <demux4b_w_en>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\reg_to_bus_5bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_5bit_sel>.
Parsing module <reg_to_bus_3bit_sel_MUSER_reg_to_bus_5bit_sel>.
Parsing module <reg_to_bus_4bit_sel_MUSER_reg_to_bus_5bit_sel>.
Parsing module <reg_to_bus_5bit_sel>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\mux6.vf" into library work
Parsing module <mux1_MUSER_mux6>.
Parsing module <mux2_MUSER_mux6>.
Parsing module <mux4_MUSER_mux6>.
Parsing module <mux5_MUSER_mux6>.
Parsing module <mux6>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\LATCH6.vf" into library work
Parsing module <IFD_HXILINX_LATCH6>.
Parsing module <fdce1_MUSER_LATCH6>.
Parsing module <LATCH4_MUSER_LATCH6>.
Parsing module <LATCH5_MUSER_LATCH6>.
Parsing module <LATCH6>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\LATCH1.vf" into library work
Parsing module <IFD_HXILINX_LATCH1>.
Parsing module <fdce1_MUSER_LATCH1>.
Parsing module <LATCH1>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux_bus16b_sel5b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel5b>.
Parsing module <demux_bus16b_sel3b_MUSER_demux_bus16b_sel5b>.
Parsing module <demux_bus16b_sel4b_MUSER_demux_bus16b_sel5b>.
Parsing module <demux_bus16b_sel5b>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux5b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux5b_w_en>.
Parsing module <demux3b_w_en_MUSER_demux5b_w_en>.
Parsing module <demux4b_w_en_MUSER_demux5b_w_en>.
Parsing module <demux5b_w_en>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\reg_to_bus_6bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_3bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_4bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_5bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_6bit_sel>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\mux7.vf" into library work
Parsing module <mux1_MUSER_mux7>.
Parsing module <mux2_MUSER_mux7>.
Parsing module <mux4_MUSER_mux7>.
Parsing module <mux5_MUSER_mux7>.
Parsing module <mux6_MUSER_mux7>.
Parsing module <mux7>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\mux10.vf" into library work
Parsing module <mux1_MUSER_mux10>.
Parsing module <mux2_MUSER_mux10>.
Parsing module <mux4_MUSER_mux10>.
Parsing module <mux5_MUSER_mux10>.
Parsing module <mux6_MUSER_mux10>.
Parsing module <mux10>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\LATCH7.vf" into library work
Parsing module <IFD_HXILINX_LATCH7>.
Parsing module <fdce1_MUSER_LATCH7>.
Parsing module <LATCH1_MUSER_LATCH7>.
Parsing module <LATCH4_MUSER_LATCH7>.
Parsing module <LATCH5_MUSER_LATCH7>.
Parsing module <LATCH6_MUSER_LATCH7>.
Parsing module <LATCH7>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\LATCH2.vf" into library work
Parsing module <IFD_HXILINX_LATCH2>.
Parsing module <fdce1_MUSER_LATCH2>.
Parsing module <LATCH1_MUSER_LATCH2>.
Parsing module <LATCH2>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\LATCH10.vf" into library work
Parsing module <IFD_HXILINX_LATCH10>.
Parsing module <fdce1_MUSER_LATCH10>.
Parsing module <LATCH4_MUSER_LATCH10>.
Parsing module <LATCH5_MUSER_LATCH10>.
Parsing module <LATCH6_MUSER_LATCH10>.
Parsing module <LATCH10>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\ffd16_w_en.vf" into library work
Parsing module <IFD16_HXILINX_ffd16_w_en>.
Parsing module <ffd16_w_en>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux_bus16b_sel6b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel3b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel4b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel5b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel6b>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux6b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux3b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux4b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux5b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux6b_w_en>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\COMPARADOR5.vf" into library work
Parsing module <COMPARADOR5>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\bidir_port.v" into library work
Parsing module <bidir_port>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\UC2.vf" into library work
Parsing module <OR6_HXILINX_UC2>.
Parsing module <COMPARADOR5_MUSER_UC2>.
Parsing module <UC2>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\UC1.vf" into library work
Parsing module <IFD_HXILINX_UC1>.
Parsing module <fdce1_MUSER_UC1>.
Parsing module <LATCH1_MUSER_UC1>.
Parsing module <mux1_MUSER_UC1>.
Parsing module <mux2_MUSER_UC1>.
Parsing module <mux4_MUSER_UC1>.
Parsing module <mux5_MUSER_UC1>.
Parsing module <mux6_MUSER_UC1>.
Parsing module <mux10_MUSER_UC1>.
Parsing module <mux7_MUSER_UC1>.
Parsing module <UC1>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\toRetire.vf" into library work
Parsing module <IFD_HXILINX_toRetire>.
Parsing module <fdce1_MUSER_toRetire>.
Parsing module <LATCH4_MUSER_toRetire>.
Parsing module <LATCH5_MUSER_toRetire>.
Parsing module <LATCH6_MUSER_toRetire>.
Parsing module <LATCH1_MUSER_toRetire>.
Parsing module <LATCH7_MUSER_toRetire>.
Parsing module <toRetire>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\toOperand.vf" into library work
Parsing module <IFD_HXILINX_toOperand>.
Parsing module <fdce1_MUSER_toOperand>.
Parsing module <LATCH4_MUSER_toOperand>.
Parsing module <LATCH5_MUSER_toOperand>.
Parsing module <LATCH6_MUSER_toOperand>.
Parsing module <LATCH10_MUSER_toOperand>.
Parsing module <LATCH1_MUSER_toOperand>.
Parsing module <LATCH2_MUSER_toOperand>.
Parsing module <LATCH7_MUSER_toOperand>.
Parsing module <toOperand>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\toExecute.vf" into library work
Parsing module <IFD_HXILINX_toExecute>.
Parsing module <fdce1_MUSER_toExecute>.
Parsing module <LATCH4_MUSER_toExecute>.
Parsing module <LATCH5_MUSER_toExecute>.
Parsing module <LATCH6_MUSER_toExecute>.
Parsing module <LATCH1_MUSER_toExecute>.
Parsing module <LATCH7_MUSER_toExecute>.
Parsing module <LATCH2_MUSER_toExecute>.
Parsing module <toExecute>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\jsr_backup_reg.vf" into library work
Parsing module <IFD16_HXILINX_jsr_backup_reg>.
Parsing module <reg_to_bus_2bit_sel_MUSER_jsr_backup_reg>.
Parsing module <reg_to_bus_3bit_sel_MUSER_jsr_backup_reg>.
Parsing module <demux2b_w_en_MUSER_jsr_backup_reg>.
Parsing module <demux3b_w_en_MUSER_jsr_backup_reg>.
Parsing module <ffd16_w_en_MUSER_jsr_backup_reg>.
Parsing module <demux_bus16b_sel2b_MUSER_jsr_backup_reg>.
Parsing module <demux_bus16b_sel3b_MUSER_jsr_backup_reg>.
Parsing module <jsr_backup_reg>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\ipcore_dir\MicroinstructionROMv2.v" into library work
Parsing module <MicroinstructionROMv2>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\Decode.vf" into library work
Parsing module <mux1_MUSER_Decode>.
Parsing module <mux2_MUSER_Decode>.
Parsing module <mux4_MUSER_Decode>.
Parsing module <mux5_MUSER_Decode>.
Parsing module <Decode>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\bloque_3.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_3bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_4bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_5bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_6bit_sel_MUSER_bloque_3>.
Parsing module <bloque_3>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\bloque2.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel3b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel4b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel5b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel6b_MUSER_bloque2>.
Parsing module <demux2b_w_en_MUSER_bloque2>.
Parsing module <demux3b_w_en_MUSER_bloque2>.
Parsing module <demux4b_w_en_MUSER_bloque2>.
Parsing module <demux5b_w_en_MUSER_bloque2>.
Parsing module <demux6b_w_en_MUSER_bloque2>.
Parsing module <bloque2>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\voider.v" into library work
Parsing module <voider>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\Tuberia.vf" into library work
Parsing module <OR6_HXILINX_Tuberia>.
Parsing module <IFD_HXILINX_Tuberia>.
Parsing module <fdce1_MUSER_Tuberia>.
Parsing module <LATCH1_MUSER_Tuberia>.
Parsing module <mux1_MUSER_Tuberia>.
Parsing module <mux2_MUSER_Tuberia>.
Parsing module <mux4_MUSER_Tuberia>.
Parsing module <mux5_MUSER_Tuberia>.
Parsing module <mux6_MUSER_Tuberia>.
Parsing module <mux10_MUSER_Tuberia>.
Parsing module <mux7_MUSER_Tuberia>.
Parsing module <UC1_MUSER_Tuberia>.
Parsing module <Decode_MUSER_Tuberia>.
Parsing module <COMPARADOR5_MUSER_Tuberia>.
Parsing module <UC2_MUSER_Tuberia>.
Parsing module <LATCH4_MUSER_Tuberia>.
Parsing module <LATCH5_MUSER_Tuberia>.
Parsing module <LATCH6_MUSER_Tuberia>.
Parsing module <LATCH7_MUSER_Tuberia>.
Parsing module <toRetire_MUSER_Tuberia>.
Parsing module <LATCH10_MUSER_Tuberia>.
Parsing module <LATCH2_MUSER_Tuberia>.
Parsing module <toOperand_MUSER_Tuberia>.
Parsing module <toExecute_MUSER_Tuberia>.
Parsing module <Tuberia>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\stack_manager.v" into library work
Parsing module <stack_manager>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\rest2.v" into library work
Parsing module <rest2>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\register_bank.vf" into library work
Parsing module <IFD16_HXILINX_register_bank>.
Parsing module <reg_to_bus_2bit_sel_MUSER_register_bank>.
Parsing module <reg_to_bus_3bit_sel_MUSER_register_bank>.
Parsing module <demux2b_w_en_MUSER_register_bank>.
Parsing module <demux3b_w_en_MUSER_register_bank>.
Parsing module <ffd16_w_en_MUSER_register_bank>.
Parsing module <demux_bus16b_sel2b_MUSER_register_bank>.
Parsing module <demux_bus16b_sel3b_MUSER_register_bank>.
Parsing module <jsr_backup_reg_MUSER_register_bank>.
Parsing module <demux_bus16b_sel4b_MUSER_register_bank>.
Parsing module <demux_bus16b_sel5b_MUSER_register_bank>.
Parsing module <demux_bus16b_sel6b_MUSER_register_bank>.
Parsing module <demux4b_w_en_MUSER_register_bank>.
Parsing module <demux5b_w_en_MUSER_register_bank>.
Parsing module <demux6b_w_en_MUSER_register_bank>.
Parsing module <bloque2_MUSER_register_bank>.
Parsing module <reg_to_bus_4bit_sel_MUSER_register_bank>.
Parsing module <reg_to_bus_5bit_sel_MUSER_register_bank>.
Parsing module <reg_to_bus_6bit_sel_MUSER_register_bank>.
Parsing module <bloque_3_MUSER_register_bank>.
Parsing module <register_bank>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\RAM_internal.v" into library work
Parsing module <RAM_internal>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\pc_increment_v2.v" into library work
Parsing module <pc_increment_v2_module>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\OR_Bus16.v" into library work
Parsing module <OR_Bus16>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\Mux4Bus16.v" into library work
Parsing module <Mux4Bus16>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\Mux2Bus16.v" into library work
Parsing module <Mux2Bus16>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\MROM.vf" into library work
Parsing module <MROM>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\instruction_register_v2.v" into library work
Parsing module <instruction_register_v2>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\bloqueSaltos.v" into library work
Parsing module <bloqueSaltos>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\BiMux2Bus16.v" into library work
Parsing module <BiMux2Bus16>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\AND_Bus16.v" into library work
Parsing module <AND_Bus16>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\unionMagica.vf" into library work
Parsing module <unionMagica>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\Shifter.v" into library work
Parsing module <Shifter>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\register_bank_easy.vf" into library work
Parsing module <IFD16_HXILINX_register_bank_easy>.
Parsing module <reg_to_bus_2bit_sel_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_3bit_sel_MUSER_register_bank_easy>.
Parsing module <demux2b_w_en_MUSER_register_bank_easy>.
Parsing module <demux3b_w_en_MUSER_register_bank_easy>.
Parsing module <ffd16_w_en_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel2b_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel3b_MUSER_register_bank_easy>.
Parsing module <jsr_backup_reg_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel4b_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel5b_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel6b_MUSER_register_bank_easy>.
Parsing module <demux4b_w_en_MUSER_register_bank_easy>.
Parsing module <demux5b_w_en_MUSER_register_bank_easy>.
Parsing module <demux6b_w_en_MUSER_register_bank_easy>.
Parsing module <bloque2_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_4bit_sel_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_5bit_sel_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_6bit_sel_MUSER_register_bank_easy>.
Parsing module <bloque_3_MUSER_register_bank_easy>.
Parsing module <register_bank_MUSER_register_bank_easy>.
Parsing module <register_bank_easy>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\RAM_main.vf" into library work
Parsing module <RAM_main>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\merge.vf" into library work
Parsing module <OR6_HXILINX_merge>.
Parsing module <IFD_HXILINX_merge>.
Parsing module <MROM_MUSER_merge>.
Parsing module <fdce1_MUSER_merge>.
Parsing module <LATCH1_MUSER_merge>.
Parsing module <mux1_MUSER_merge>.
Parsing module <mux2_MUSER_merge>.
Parsing module <mux4_MUSER_merge>.
Parsing module <mux5_MUSER_merge>.
Parsing module <mux6_MUSER_merge>.
Parsing module <mux10_MUSER_merge>.
Parsing module <mux7_MUSER_merge>.
Parsing module <UC1_MUSER_merge>.
Parsing module <Decode_MUSER_merge>.
Parsing module <COMPARADOR5_MUSER_merge>.
Parsing module <UC2_MUSER_merge>.
Parsing module <LATCH4_MUSER_merge>.
Parsing module <LATCH5_MUSER_merge>.
Parsing module <LATCH6_MUSER_merge>.
Parsing module <LATCH7_MUSER_merge>.
Parsing module <toRetire_MUSER_merge>.
Parsing module <LATCH10_MUSER_merge>.
Parsing module <LATCH2_MUSER_merge>.
Parsing module <toOperand_MUSER_merge>.
Parsing module <toExecute_MUSER_merge>.
Parsing module <Tuberia_MUSER_merge>.
Parsing module <merge>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\ALU_main.vf" into library work
Parsing module <INV16_HXILINX_ALU_main>.
Parsing module <ADD16_HXILINX_ALU_main>.
Parsing module <D4_16E_HXILINX_ALU_main>.
Parsing module <AND6_HXILINX_ALU_main>.
Parsing module <ALU_main>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\merge_conIR.vf" into library work
Parsing module <OR6_HXILINX_merge_conIR>.
Parsing module <IFD_HXILINX_merge_conIR>.
Parsing module <unionMagica_MUSER_merge_conIR>.
Parsing module <MROM_MUSER_merge_conIR>.
Parsing module <fdce1_MUSER_merge_conIR>.
Parsing module <LATCH1_MUSER_merge_conIR>.
Parsing module <mux1_MUSER_merge_conIR>.
Parsing module <mux2_MUSER_merge_conIR>.
Parsing module <mux4_MUSER_merge_conIR>.
Parsing module <mux5_MUSER_merge_conIR>.
Parsing module <mux6_MUSER_merge_conIR>.
Parsing module <mux10_MUSER_merge_conIR>.
Parsing module <mux7_MUSER_merge_conIR>.
Parsing module <UC1_MUSER_merge_conIR>.
Parsing module <Decode_MUSER_merge_conIR>.
Parsing module <COMPARADOR5_MUSER_merge_conIR>.
Parsing module <UC2_MUSER_merge_conIR>.
Parsing module <LATCH4_MUSER_merge_conIR>.
Parsing module <LATCH5_MUSER_merge_conIR>.
Parsing module <LATCH6_MUSER_merge_conIR>.
Parsing module <LATCH7_MUSER_merge_conIR>.
Parsing module <toRetire_MUSER_merge_conIR>.
Parsing module <LATCH10_MUSER_merge_conIR>.
Parsing module <LATCH2_MUSER_merge_conIR>.
Parsing module <toOperand_MUSER_merge_conIR>.
Parsing module <toExecute_MUSER_merge_conIR>.
Parsing module <Tuberia_MUSER_merge_conIR>.
Parsing module <merge_MUSER_merge_conIR>.
Parsing module <merge_conIR>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CY_Block.v" into library work
Parsing module <CY_Block>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\ALU_Reg_Join.vf" into library work
Parsing module <INV16_HXILINX_ALU_Reg_Join>.
Parsing module <ADD16_HXILINX_ALU_Reg_Join>.
Parsing module <D4_16E_HXILINX_ALU_Reg_Join>.
Parsing module <AND6_HXILINX_ALU_Reg_Join>.
Parsing module <IFD16_HXILINX_ALU_Reg_Join>.
Parsing module <RAM_main_MUSER_ALU_Reg_Join>.
Parsing module <reg_to_bus_2bit_sel_MUSER_ALU_Reg_Join>.
Parsing module <reg_to_bus_3bit_sel_MUSER_ALU_Reg_Join>.
Parsing module <demux2b_w_en_MUSER_ALU_Reg_Join>.
Parsing module <demux3b_w_en_MUSER_ALU_Reg_Join>.
Parsing module <ffd16_w_en_MUSER_ALU_Reg_Join>.
Parsing module <demux_bus16b_sel2b_MUSER_ALU_Reg_Join>.
Parsing module <demux_bus16b_sel3b_MUSER_ALU_Reg_Join>.
Parsing module <jsr_backup_reg_MUSER_ALU_Reg_Join>.
Parsing module <demux_bus16b_sel4b_MUSER_ALU_Reg_Join>.
Parsing module <demux_bus16b_sel5b_MUSER_ALU_Reg_Join>.
Parsing module <demux_bus16b_sel6b_MUSER_ALU_Reg_Join>.
Parsing module <demux4b_w_en_MUSER_ALU_Reg_Join>.
Parsing module <demux5b_w_en_MUSER_ALU_Reg_Join>.
Parsing module <demux6b_w_en_MUSER_ALU_Reg_Join>.
Parsing module <bloque2_MUSER_ALU_Reg_Join>.
Parsing module <reg_to_bus_4bit_sel_MUSER_ALU_Reg_Join>.
Parsing module <reg_to_bus_5bit_sel_MUSER_ALU_Reg_Join>.
Parsing module <reg_to_bus_6bit_sel_MUSER_ALU_Reg_Join>.
Parsing module <bloque_3_MUSER_ALU_Reg_Join>.
Parsing module <register_bank_MUSER_ALU_Reg_Join>.
Parsing module <register_bank_easy_MUSER_ALU_Reg_Join>.
Parsing module <ALU_main_MUSER_ALU_Reg_Join>.
Parsing module <ALU_Reg_Join>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" into library work
Parsing module <INV16_HXILINX_CPU_main>.
Parsing module <ADD16_HXILINX_CPU_main>.
Parsing module <D4_16E_HXILINX_CPU_main>.
Parsing module <OR6_HXILINX_CPU_main>.
Parsing module <AND6_HXILINX_CPU_main>.
Parsing module <IFD_HXILINX_CPU_main>.
Parsing module <IFD16_HXILINX_CPU_main>.
Parsing module <RAM_main_MUSER_CPU_main>.
Parsing module <reg_to_bus_2bit_sel_MUSER_CPU_main>.
Parsing module <reg_to_bus_3bit_sel_MUSER_CPU_main>.
Parsing module <demux2b_w_en_MUSER_CPU_main>.
Parsing module <demux3b_w_en_MUSER_CPU_main>.
Parsing module <ffd16_w_en_MUSER_CPU_main>.
Parsing module <demux_bus16b_sel2b_MUSER_CPU_main>.
Parsing module <demux_bus16b_sel3b_MUSER_CPU_main>.
Parsing module <jsr_backup_reg_MUSER_CPU_main>.
Parsing module <demux_bus16b_sel4b_MUSER_CPU_main>.
Parsing module <demux_bus16b_sel5b_MUSER_CPU_main>.
Parsing module <demux_bus16b_sel6b_MUSER_CPU_main>.
Parsing module <demux4b_w_en_MUSER_CPU_main>.
Parsing module <demux5b_w_en_MUSER_CPU_main>.
Parsing module <demux6b_w_en_MUSER_CPU_main>.
Parsing module <bloque2_MUSER_CPU_main>.
Parsing module <reg_to_bus_4bit_sel_MUSER_CPU_main>.
Parsing module <reg_to_bus_5bit_sel_MUSER_CPU_main>.
Parsing module <reg_to_bus_6bit_sel_MUSER_CPU_main>.
Parsing module <bloque_3_MUSER_CPU_main>.
Parsing module <register_bank_MUSER_CPU_main>.
Parsing module <register_bank_easy_MUSER_CPU_main>.
Parsing module <ALU_main_MUSER_CPU_main>.
Parsing module <ALU_Reg_Join_MUSER_CPU_main>.
Parsing module <unionMagica_MUSER_CPU_main>.
Parsing module <MROM_MUSER_CPU_main>.
Parsing module <fdce1_MUSER_CPU_main>.
Parsing module <LATCH1_MUSER_CPU_main>.
Parsing module <mux1_MUSER_CPU_main>.
Parsing module <mux2_MUSER_CPU_main>.
Parsing module <mux4_MUSER_CPU_main>.
Parsing module <mux5_MUSER_CPU_main>.
Parsing module <mux6_MUSER_CPU_main>.
Parsing module <mux10_MUSER_CPU_main>.
Parsing module <mux7_MUSER_CPU_main>.
Parsing module <UC1_MUSER_CPU_main>.
Parsing module <Decode_MUSER_CPU_main>.
Parsing module <COMPARADOR5_MUSER_CPU_main>.
Parsing module <UC2_MUSER_CPU_main>.
Parsing module <LATCH4_MUSER_CPU_main>.
Parsing module <LATCH5_MUSER_CPU_main>.
Parsing module <LATCH6_MUSER_CPU_main>.
Parsing module <LATCH7_MUSER_CPU_main>.
Parsing module <toRetire_MUSER_CPU_main>.
Parsing module <LATCH10_MUSER_CPU_main>.
Parsing module <LATCH2_MUSER_CPU_main>.
Parsing module <toOperand_MUSER_CPU_main>.
Parsing module <toExecute_MUSER_CPU_main>.
Parsing module <Tuberia_MUSER_CPU_main>.
Parsing module <merge_MUSER_CPU_main>.
Parsing module <merge_conIR_MUSER_CPU_main>.
Parsing module <CPU_main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU_main>.

Elaborating module <merge_conIR_MUSER_CPU_main>.

Elaborating module <merge_MUSER_CPU_main>.

Elaborating module <Tuberia_MUSER_CPU_main>.

Elaborating module <toExecute_MUSER_CPU_main>.

Elaborating module <LATCH4_MUSER_CPU_main>.

Elaborating module <fdce1_MUSER_CPU_main>.

Elaborating module <IFD_HXILINX_CPU_main(INIT=1'b0)>.

Elaborating module <AND2>.

Elaborating module <LATCH2_MUSER_CPU_main>.

Elaborating module <LATCH1_MUSER_CPU_main>.

Elaborating module <LATCH7_MUSER_CPU_main>.

Elaborating module <LATCH6_MUSER_CPU_main>.

Elaborating module <LATCH5_MUSER_CPU_main>.

Elaborating module <toRetire_MUSER_CPU_main>.

Elaborating module <INV>.

Elaborating module <toOperand_MUSER_CPU_main>.

Elaborating module <LATCH10_MUSER_CPU_main>.

Elaborating module <UC2_MUSER_CPU_main>.

Elaborating module <OR2>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <COMPARADOR5_MUSER_CPU_main>.

Elaborating module <XOR2>.

Elaborating module <AND4>.

Elaborating module <OR6_HXILINX_CPU_main>.

Elaborating module <Decode_MUSER_CPU_main>.

Elaborating module <mux1_MUSER_CPU_main>.

Elaborating module <MUXCY>.

Elaborating module <mux5_MUSER_CPU_main>.

Elaborating module <mux4_MUSER_CPU_main>.

Elaborating module <mux2_MUSER_CPU_main>.

Elaborating module <UC1_MUSER_CPU_main>.
WARNING:HDLCompiler:1127 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 3510: Assignment to clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 3511: Assignment to ena ignored, since the identifier is never used

Elaborating module <mux6_MUSER_CPU_main>.

Elaborating module <mux7_MUSER_CPU_main>.

Elaborating module <mux10_MUSER_CPU_main>.
WARNING:HDLCompiler:552 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 3561: Input port CLR is not connected on this instance

Elaborating module <MROM_MUSER_CPU_main>.

Elaborating module <MicroinstructionROMv2>.
WARNING:HDLCompiler:1499 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\ipcore_dir\MicroinstructionROMv2.v" Line 39: Empty module <MicroinstructionROMv2> remains a black box.

Elaborating module <unionMagica_MUSER_CPU_main>.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <voider>.

Elaborating module <pc_increment_v2_module>.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\pc_increment_v2.v" Line 42: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\pc_increment_v2.v" Line 48: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <bloqueSaltos>.

Elaborating module <stack_manager>.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\stack_manager.v" Line 35: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\stack_manager.v" Line 36: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\stack_manager.v" Line 40: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <rest2>.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\rest2.v" Line 26: Result of 32-bit expression is truncated to fit in 11-bit target.

Elaborating module <RAM_internal>.

Elaborating module <instruction_register_v2>.
WARNING:HDLCompiler:634 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 3175: Net <XLXN_156[21]> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 3217: Input port addr[10] is not connected on this instance
WARNING:HDLCompiler:1127 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 4426: Assignment to Hold_NC ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 4432: Assignment to Type_NC ignored, since the identifier is never used

Elaborating module <ALU_Reg_Join_MUSER_CPU_main>.

Elaborating module <ALU_main_MUSER_CPU_main>.

Elaborating module <D4_16E_HXILINX_CPU_main>.
WARNING:HDLCompiler:1127 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 2859: Assignment to ZERO ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 2862: Assignment to CY_0 ignored, since the identifier is never used

Elaborating module <AND_Bus16>.

Elaborating module <Mux4Bus16>.

Elaborating module <OR_Bus16>.

Elaborating module <Mux2Bus16>.

Elaborating module <ADD16_HXILINX_CPU_main>.

Elaborating module <INV16_HXILINX_CPU_main>.

Elaborating module <OR4>.

Elaborating module <AND5>.

Elaborating module <AND6_HXILINX_CPU_main>.

Elaborating module <Shifter>.

Elaborating module <RAM_main_MUSER_CPU_main>.
WARNING:HDLCompiler:189 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 217: Size mismatch in connection of port <addr>. Formal port size is 11-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 219: Size mismatch in connection of port <data_in>. Formal port size is 22-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 222: Size mismatch in connection of port <data_out>. Formal port size is 22-bit while actual signal size is 16-bit.

Elaborating module <BiMux2Bus16>.

Elaborating module <ffd16_w_en_MUSER_CPU_main>.

Elaborating module <IFD16_HXILINX_CPU_main>.

Elaborating module <register_bank_easy_MUSER_CPU_main>.

Elaborating module <register_bank_MUSER_CPU_main>.

Elaborating module <bloque2_MUSER_CPU_main>.

Elaborating module <demux6b_w_en_MUSER_CPU_main>.

Elaborating module <demux5b_w_en_MUSER_CPU_main>.

Elaborating module <demux4b_w_en_MUSER_CPU_main>.

Elaborating module <demux3b_w_en_MUSER_CPU_main>.

Elaborating module <demux2b_w_en_MUSER_CPU_main>.

Elaborating module <demux1b_w_en>.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux1b_w_en.v" Line 29: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux1b_w_en.v" Line 30: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <demux1b>.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux1b.v" Line 28: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux1b.v" Line 29: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <reg_to_bus_1bit_sel>.

Elaborating module <bidir_port>.

Elaborating module <demux_bus16b_sel6b_MUSER_CPU_main>.

Elaborating module <demux_bus16b_sel5b_MUSER_CPU_main>.

Elaborating module <demux_bus16b_sel4b_MUSER_CPU_main>.

Elaborating module <demux_bus16b_sel3b_MUSER_CPU_main>.

Elaborating module <demux_bus16b_sel2b_MUSER_CPU_main>.

Elaborating module <demux_bus16b_sel1b>.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux_bus16b_sel1b.v" Line 28: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux_bus16b_sel1b.v" Line 29: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <bloque_3_MUSER_CPU_main>.

Elaborating module <reg_to_bus_6bit_sel_MUSER_CPU_main>.

Elaborating module <reg_to_bus_5bit_sel_MUSER_CPU_main>.

Elaborating module <reg_to_bus_4bit_sel_MUSER_CPU_main>.

Elaborating module <reg_to_bus_3bit_sel_MUSER_CPU_main>.

Elaborating module <reg_to_bus_2bit_sel_MUSER_CPU_main>.
WARNING:HDLCompiler:552 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 2185: Input port R35[15] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 2251: Input port R35[15] is not connected on this instance

Elaborating module <jsr_backup_reg_MUSER_CPU_main>.
WARNING:HDLCompiler:552 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" Line 3125: Input port IN0[15] is not connected on this instance

Elaborating module <CY_Block>.
WARNING:Xst:2972 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 3217. All outputs of instance <XLXI_50> of block <RAM_internal> are unconnected in block <unionMagica_MUSER_CPU_main>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 4418: Output port <type_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 4418: Output port <hold> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CPU_main> synthesized.

Synthesizing Unit <merge_conIR_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 4384: Output port <PC> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 4384: Output port <increment> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <merge_conIR_MUSER_CPU_main> synthesized.

Synthesizing Unit <merge_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <merge_MUSER_CPU_main> synthesized.

Synthesizing Unit <Tuberia_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <Tuberia_MUSER_CPU_main> synthesized.

Synthesizing Unit <toExecute_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <toExecute_MUSER_CPU_main> synthesized.

Synthesizing Unit <LATCH4_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
WARNING:Xst:647 - Input <CLR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LATCH4_MUSER_CPU_main> synthesized.

Synthesizing Unit <fdce1_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Set property "HU_SET = XLXI_1_54" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <fdce1_MUSER_CPU_main> synthesized.

Synthesizing Unit <IFD_HXILINX_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
        INIT = 1'b0
    Set property "IOB = TRUE" for signal <Q>.
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IFD_HXILINX_CPU_main> synthesized.

Synthesizing Unit <LATCH2_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <LATCH2_MUSER_CPU_main> synthesized.

Synthesizing Unit <LATCH1_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
WARNING:Xst:647 - Input <CLR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LATCH1_MUSER_CPU_main> synthesized.

Synthesizing Unit <LATCH7_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <LATCH7_MUSER_CPU_main> synthesized.

Synthesizing Unit <LATCH6_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <LATCH6_MUSER_CPU_main> synthesized.

Synthesizing Unit <LATCH5_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <LATCH5_MUSER_CPU_main> synthesized.

Synthesizing Unit <toRetire_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <toRetire_MUSER_CPU_main> synthesized.

Synthesizing Unit <toOperand_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <toOperand_MUSER_CPU_main> synthesized.

Synthesizing Unit <LATCH10_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <LATCH10_MUSER_CPU_main> synthesized.

Synthesizing Unit <UC2_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Set property "HU_SET = XLXI_30_55" for instance <XLXI_30>.
    Set property "HU_SET = XLXI_41_56" for instance <XLXI_41>.
WARNING:Xst:647 - Input <DecodeType<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DecodeType<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DecodeType<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ExecuteBusC<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ExecuteType<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ExecuteType<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ExecuteType<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OperandBusC<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OperandType<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OperandType<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OperandType<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RetireBusC<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RetireType<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RetireType<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <UC2_MUSER_CPU_main> synthesized.

Synthesizing Unit <COMPARADOR5_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <COMPARADOR5_MUSER_CPU_main> synthesized.

Synthesizing Unit <OR6_HXILINX_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <OR6_HXILINX_CPU_main> synthesized.

Synthesizing Unit <Decode_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
WARNING:Xst:647 - Input <instruction<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Decode_MUSER_CPU_main> synthesized.

Synthesizing Unit <mux1_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <mux1_MUSER_CPU_main> synthesized.

Synthesizing Unit <mux5_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <mux5_MUSER_CPU_main> synthesized.

Synthesizing Unit <mux4_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <mux4_MUSER_CPU_main> synthesized.

Synthesizing Unit <mux2_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <mux2_MUSER_CPU_main> synthesized.

Synthesizing Unit <UC1_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_68', is tied to GND.
    Summary:
	no macro.
Unit <UC1_MUSER_CPU_main> synthesized.

Synthesizing Unit <mux6_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <mux6_MUSER_CPU_main> synthesized.

Synthesizing Unit <mux7_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <mux7_MUSER_CPU_main> synthesized.

Synthesizing Unit <mux10_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <mux10_MUSER_CPU_main> synthesized.

Synthesizing Unit <MROM_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <MROM_MUSER_CPU_main> synthesized.

Synthesizing Unit <unionMagica_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
WARNING:Xst:2898 - Port 'addr', unconnected in block instance 'XLXI_50', is tied to GND.
WARNING:Xst:2898 - Port 'data_in', unconnected in block instance 'XLXI_50', is tied to GND.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 3217: Output port <data_out> of the instance <XLXI_50> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXN_156> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <unionMagica_MUSER_CPU_main> synthesized.

Synthesizing Unit <voider>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\voider.v".
    Found 1-bit register for signal <is_void>.
    Found 3-bit register for signal <cnt>.
    Found 3-bit comparator greater for signal <GND_42_o_cnt[2]_LessThan_5_o> created at line 35
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <voider> synthesized.

Synthesizing Unit <pc_increment_v2_module>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\pc_increment_v2.v".
    Found 11-bit register for signal <pc>.
    Found 12-bit adder for signal <n0023> created at line 42.
    Found 11-bit adder for signal <pc[10]_GND_43_o_add_3_OUT> created at line 48.
    Found 11-bit subtractor for signal <GND_43_o_GND_43_o_sub_3_OUT<10:0>> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <pc_increment_v2_module> synthesized.

Synthesizing Unit <bloqueSaltos>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\bloqueSaltos.v".
WARNING:Xst:647 - Input <W0to15<14:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <bloqueSaltos> synthesized.

Synthesizing Unit <stack_manager>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\stack_manager.v".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <stack>, simulation mismatch.
    Found 3x11-bit dual-port RAM <Mram_stack> for signal <stack>.
    Found 3-bit register for signal <level>.
    Found 4-bit subtractor for signal <n0017> created at line 44.
    Found 3-bit adder for signal <level[2]_GND_45_o_add_2_OUT> created at line 35.
    Found 11-bit subtractor for signal <GND_45_o_GND_45_o_sub_4_OUT<10:0>> created at line 36.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <stack_manager> synthesized.

Synthesizing Unit <rest2>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\rest2.v".
    Found 11-bit subtractor for signal <out_val> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <rest2> synthesized.

Synthesizing Unit <RAM_internal>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\RAM_internal.v".
        RAM_WIDTH = 22
        RAM_DEPTH = 1024
        ADDR_SIZE = 11
WARNING:Xst:647 - Input <addr<10:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x22-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 22-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  22 D-type flip-flop(s).
Unit <RAM_internal> synthesized.

Synthesizing Unit <instruction_register_v2>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\instruction_register_v2.v".
    WARNING:Xst:2404 -  FFs/Latches <aux<21:0>> (without init value) have a constant value of 0 in block <instruction_register_v2>.
    Summary:
	no macro.
Unit <instruction_register_v2> synthesized.

Synthesizing Unit <ALU_Reg_Join_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
WARNING:Xst:2898 - Port 'IN0', unconnected in block instance 'XLXI_37', is tied to GND.
WARNING:Xst:2898 - Port 'IN1', unconnected in block instance 'XLXI_37', is tied to GND.
    Summary:
	no macro.
Unit <ALU_Reg_Join_MUSER_CPU_main> synthesized.

Synthesizing Unit <ALU_main_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Set property "HU_SET = ALUC_DECODER_49" for instance <ALUC_Decoder>.
    Set property "HU_SET = XLXI_1_50" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_9_51" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_10_52" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_143_53" for instance <XLXI_143>.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 2846: Output port <D8> of the instance <ALUC_Decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 2846: Output port <D11> of the instance <ALUC_Decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 2846: Output port <D15> of the instance <ALUC_Decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 2897: Output port <OFL> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ALU_main_MUSER_CPU_main> synthesized.

Synthesizing Unit <D4_16E_HXILINX_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	inferred  16 Multiplexer(s).
Unit <D4_16E_HXILINX_CPU_main> synthesized.

Synthesizing Unit <AND_Bus16>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\AND_Bus16.v".
    Summary:
	no macro.
Unit <AND_Bus16> synthesized.

Synthesizing Unit <Mux4Bus16>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\Mux4Bus16.v".
    Found 3-bit adder for signal <n0016> created at line 12.
    Found 16-bit 4-to-1 multiplexer for signal <_n0031> created at line 8.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <Mux4Bus16> synthesized.

Synthesizing Unit <OR_Bus16>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\OR_Bus16.v".
    Summary:
	no macro.
Unit <OR_Bus16> synthesized.

Synthesizing Unit <Mux2Bus16>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\Mux2Bus16.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2Bus16> synthesized.

Synthesizing Unit <ADD16_HXILINX_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Found 17-bit adder for signal <n0019> created at line 46.
    Found 17-bit adder for signal <n0010> created at line 46.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD16_HXILINX_CPU_main> synthesized.

Synthesizing Unit <INV16_HXILINX_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <INV16_HXILINX_CPU_main> synthesized.

Synthesizing Unit <AND6_HXILINX_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <AND6_HXILINX_CPU_main> synthesized.

Synthesizing Unit <Shifter>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\Shifter.v".
    Found 3-bit adder for signal <n0043> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0056> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0064> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0071> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0078> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0085> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0092> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0099> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0106> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0113> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0120> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0127> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0134> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0141> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0148> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0155> created at line 9.
    Found 1-bit 3-to-1 multiplexer for signal <_n0162> created at line 9.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT_C<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Latch(s).
	inferred  16 Multiplexer(s).
Unit <Shifter> synthesized.

Synthesizing Unit <RAM_main_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <RAM_main_MUSER_CPU_main> synthesized.

Synthesizing Unit <BiMux2Bus16>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\BiMux2Bus16.v".
    Found 1-bit tristate buffer for signal <Y<15>> created at line 9
    Found 1-bit tristate buffer for signal <Y<14>> created at line 9
    Found 1-bit tristate buffer for signal <Y<13>> created at line 9
    Found 1-bit tristate buffer for signal <Y<12>> created at line 9
    Found 1-bit tristate buffer for signal <Y<11>> created at line 9
    Found 1-bit tristate buffer for signal <Y<10>> created at line 9
    Found 1-bit tristate buffer for signal <Y<9>> created at line 9
    Found 1-bit tristate buffer for signal <Y<8>> created at line 9
    Found 1-bit tristate buffer for signal <Y<7>> created at line 9
    Found 1-bit tristate buffer for signal <Y<6>> created at line 9
    Found 1-bit tristate buffer for signal <Y<5>> created at line 9
    Found 1-bit tristate buffer for signal <Y<4>> created at line 9
    Found 1-bit tristate buffer for signal <Y<3>> created at line 9
    Found 1-bit tristate buffer for signal <Y<2>> created at line 9
    Found 1-bit tristate buffer for signal <Y<1>> created at line 9
    Found 1-bit tristate buffer for signal <Y<0>> created at line 9
    Summary:
	inferred   1 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <BiMux2Bus16> synthesized.

Synthesizing Unit <ffd16_w_en_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Set property "HU_SET = XLXI_1_48" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <ffd16_w_en_MUSER_CPU_main> synthesized.

Synthesizing Unit <IFD16_HXILINX_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IFD16_HXILINX_CPU_main> synthesized.

Synthesizing Unit <register_bank_easy_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <register_bank_easy_MUSER_CPU_main> synthesized.

Synthesizing Unit <register_bank_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <register_bank_MUSER_CPU_main> synthesized.

Synthesizing Unit <bloque2_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR28> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR29> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR35> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR36> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR37> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR38> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR39> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR40> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR41> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR42> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR43> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR44> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR45> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR46> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR47> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR48> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR49> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR50> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR51> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR52> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR53> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR54> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR55> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR56> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR57> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR58> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR59> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR60> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR61> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR62> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1552: Output port <WR63> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R28> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R29> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R35> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R36> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R37> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R38> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R39> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R40> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R41> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R42> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R43> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R44> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R45> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R46> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R47> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R48> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R49> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R50> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R51> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R52> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R53> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R54> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R55> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R56> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R57> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R58> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R59> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R60> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R61> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R62> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf" line 1629: Output port <R63> of the instance <XLXI_19> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bloque2_MUSER_CPU_main> synthesized.

Synthesizing Unit <demux6b_w_en_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <demux6b_w_en_MUSER_CPU_main> synthesized.

Synthesizing Unit <demux5b_w_en_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <demux5b_w_en_MUSER_CPU_main> synthesized.

Synthesizing Unit <demux4b_w_en_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <demux4b_w_en_MUSER_CPU_main> synthesized.

Synthesizing Unit <demux3b_w_en_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <demux3b_w_en_MUSER_CPU_main> synthesized.

Synthesizing Unit <demux2b_w_en_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <demux2b_w_en_MUSER_CPU_main> synthesized.

Synthesizing Unit <demux1b_w_en>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux1b_w_en.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <demux1b_w_en> synthesized.

Synthesizing Unit <demux1b>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux1b.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <demux1b> synthesized.

Synthesizing Unit <reg_to_bus_1bit_sel>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\reg_to_bus_1bit_sel.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <reg_to_bus_1bit_sel> synthesized.

Synthesizing Unit <bidir_port>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\bidir_port.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <to_wreg<15>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<14>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<13>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<12>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<11>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<10>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<9>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<8>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<7>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<6>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<5>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<4>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<3>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<2>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<1>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<0>> created at line 58
    Found 1-bit tristate buffer for signal <data<15>> created at line 59
    Found 1-bit tristate buffer for signal <data<14>> created at line 59
    Found 1-bit tristate buffer for signal <data<13>> created at line 59
    Found 1-bit tristate buffer for signal <data<12>> created at line 59
    Found 1-bit tristate buffer for signal <data<11>> created at line 59
    Found 1-bit tristate buffer for signal <data<10>> created at line 59
    Found 1-bit tristate buffer for signal <data<9>> created at line 59
    Found 1-bit tristate buffer for signal <data<8>> created at line 59
    Found 1-bit tristate buffer for signal <data<7>> created at line 59
    Found 1-bit tristate buffer for signal <data<6>> created at line 59
    Found 1-bit tristate buffer for signal <data<5>> created at line 59
    Found 1-bit tristate buffer for signal <data<4>> created at line 59
    Found 1-bit tristate buffer for signal <data<3>> created at line 59
    Found 1-bit tristate buffer for signal <data<2>> created at line 59
    Found 1-bit tristate buffer for signal <data<1>> created at line 59
    Found 1-bit tristate buffer for signal <data<0>> created at line 59
    Summary:
	inferred  32 Tristate(s).
Unit <bidir_port> synthesized.

Synthesizing Unit <demux_bus16b_sel6b_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel6b_MUSER_CPU_main> synthesized.

Synthesizing Unit <demux_bus16b_sel5b_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel5b_MUSER_CPU_main> synthesized.

Synthesizing Unit <demux_bus16b_sel4b_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel4b_MUSER_CPU_main> synthesized.

Synthesizing Unit <demux_bus16b_sel3b_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel3b_MUSER_CPU_main> synthesized.

Synthesizing Unit <demux_bus16b_sel2b_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel2b_MUSER_CPU_main> synthesized.

Synthesizing Unit <demux_bus16b_sel1b>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\demux_bus16b_sel1b.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <demux_bus16b_sel1b> synthesized.

Synthesizing Unit <bloque_3_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
WARNING:Xst:2898 - Port 'R35', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R36', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R37', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R38', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R39', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R40', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R41', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R42', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R43', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R44', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R45', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R46', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R47', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R48', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R49', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R50', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R51', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R52', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R53', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R54', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R55', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R56', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R57', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R58', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R59', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R60', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R61', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R62', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R63', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R35', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R36', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R37', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R38', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R39', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R40', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R41', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R42', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R43', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R44', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R45', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R46', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R47', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R48', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R49', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R50', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R51', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R52', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R53', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R54', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R55', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R56', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R57', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R58', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R59', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R60', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R61', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R62', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R63', unconnected in block instance 'XLXI_4', is tied to GND.
    Summary:
	no macro.
Unit <bloque_3_MUSER_CPU_main> synthesized.

Synthesizing Unit <reg_to_bus_6bit_sel_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <reg_to_bus_6bit_sel_MUSER_CPU_main> synthesized.

Synthesizing Unit <reg_to_bus_5bit_sel_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <reg_to_bus_5bit_sel_MUSER_CPU_main> synthesized.

Synthesizing Unit <reg_to_bus_4bit_sel_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <reg_to_bus_4bit_sel_MUSER_CPU_main> synthesized.

Synthesizing Unit <reg_to_bus_3bit_sel_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <reg_to_bus_3bit_sel_MUSER_CPU_main> synthesized.

Synthesizing Unit <reg_to_bus_2bit_sel_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <reg_to_bus_2bit_sel_MUSER_CPU_main> synthesized.

Synthesizing Unit <jsr_backup_reg_MUSER_CPU_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CPU_main.vf".
    Summary:
	no macro.
Unit <jsr_backup_reg_MUSER_CPU_main> synthesized.

Synthesizing Unit <CY_Block>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\UnionFinale\CY_Block.v".
    Found 1-bit register for signal <CY>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <CY_Block> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x22-bit single-port RAM                           : 1
 3x11-bit dual-port RAM                                : 1
# Adders/Subtractors                                   : 10
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 2
 12-bit adder                                          : 1
 17-bit adder                                          : 2
 3-bit adder                                           : 3
 4-bit subtractor                                      : 1
# Registers                                            : 149
 1-bit register                                        : 79
 11-bit register                                       : 1
 16-bit register                                       : 66
 22-bit register                                       : 1
 3-bit register                                        : 2
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 566
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 3-to-1 multiplexer                              : 16
 11-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 162
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 364
# Tristates                                            : 48
 1-bit tristate buffer                                 : 48

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/MicroinstructionROMv2.ngc>.
Loading core <MicroinstructionROMv2> for timing and area information for instance <XLXI_9>.
WARNING:Xst:1290 - Hierarchical block <XLXI_44> is unconnected in block <XLXI_4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_47> is unconnected in block <XLXI_4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1> is unconnected in block <XLXI_15>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1> is unconnected in block <XLXI_5>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1> is unconnected in block <XLXI_4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1> is unconnected in block <XLXI_15>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1> is unconnected in block <XLXI_5>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1> is unconnected in block <XLXI_4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1> is unconnected in block <XLXI_4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_4> is unconnected in block <XLXI_2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1> is unconnected in block <XLXI_2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_2>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_0> has a constant value of 0 in block <XLXI_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_1> has a constant value of 0 in block <XLXI_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_2> has a constant value of 0 in block <XLXI_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <level_0> has a constant value of 0 in block <XLXI_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <level_1> has a constant value of 0 in block <XLXI_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <level_2> has a constant value of 0 in block <XLXI_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_out_16> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <data_out_17> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <data_out_18> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <data_out_19> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <data_out_20> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:2677 - Node <data_out_21> of sequential type is unconnected in block <XLXI_1>.
WARNING:Xst:1290 - Hierarchical block <XLXI_45> is unconnected in block <XLXI_4>.
   It will be removed from the design.

Synthesizing (advanced) Unit <RAM_internal>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_enb>        | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM_internal> synthesized (advanced).

Synthesizing (advanced) Unit <stack_manager>.
The following registers are absorbed into counter <level>: 1 register on signal <level>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_stack> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 11-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <store>         | high     |
    |     addrA          | connected to signal <level<1:0>>    |          |
    |     diA            | connected to signal <GND_45_o_GND_45_o_sub_4_OUT> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 11-bit                     |          |
    |     addrB          | connected to signal <n0017<1:0>>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <stack_manager> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x22-bit single-port distributed RAM               : 1
 3x11-bit dual-port distributed RAM                    : 1
# Adders/Subtractors                                   : 8
 11-bit adder                                          : 1
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 2
 17-bit adder carry in                                 : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 1171
 Flip-Flops                                            : 1171
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 565
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 3-to-1 multiplexer                              : 16
 11-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 162
 16-bit 4-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 364

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <cnt_0> has a constant value of 0 in block <voider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_2> has a constant value of 0 in block <voider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_32/cnt_1> has a constant value of 0 in block <unionMagica_MUSER_CPU_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_32/is_void> has a constant value of 0 in block <unionMagica_MUSER_CPU_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_46/level_0> has a constant value of 0 in block <unionMagica_MUSER_CPU_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_46/level_1> has a constant value of 0 in block <unionMagica_MUSER_CPU_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_46/level_2> has a constant value of 0 in block <unionMagica_MUSER_CPU_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit BiMux2Bus16: 16 internal tristates are replaced by logic (pull-up yes): Y<0>, Y<10>, Y<11>, Y<12>, Y<13>, Y<14>, Y<15>, Y<1>, Y<2>, Y<3>, Y<4>, Y<5>, Y<6>, Y<7>, Y<8>, Y<9>.
WARNING:Xst:2042 - Unit bidir_port: 32 internal tristates are replaced by logic (pull-up yes): data<0>, data<10>, data<11>, data<12>, data<13>, data<14>, data<15>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>, data<8>, data<9>, to_wreg<0>, to_wreg<10>, to_wreg<11>, to_wreg<12>, to_wreg<13>, to_wreg<14>, to_wreg<15>, to_wreg<1>, to_wreg<2>, to_wreg<3>, to_wreg<4>, to_wreg<5>, to_wreg<6>, to_wreg<7>, to_wreg<8>, to_wreg<9>.

Optimizing unit <Tuberia_MUSER_CPU_main> ...

Optimizing unit <toOperand_MUSER_CPU_main> ...

Optimizing unit <IFD_HXILINX_CPU_main> ...

Optimizing unit <Decode_MUSER_CPU_main> ...

Optimizing unit <UC2_MUSER_CPU_main> ...

Optimizing unit <COMPARADOR5_MUSER_CPU_main> ...

Optimizing unit <UC1_MUSER_CPU_main> ...

Optimizing unit <IFD16_HXILINX_CPU_main> ...

Optimizing unit <CPU_main> ...

Optimizing unit <unionMagica_MUSER_CPU_main> ...

Optimizing unit <pc_increment_v2_module> ...

Optimizing unit <OR6_HXILINX_CPU_main> ...

Optimizing unit <ALU_Reg_Join_MUSER_CPU_main> ...

Optimizing unit <ALU_main_MUSER_CPU_main> ...

Optimizing unit <INV16_HXILINX_CPU_main> ...

Optimizing unit <ADD16_HXILINX_CPU_main> ...

Optimizing unit <D4_16E_HXILINX_CPU_main> ...

Optimizing unit <AND6_HXILINX_CPU_main> ...

Optimizing unit <jsr_backup_reg_MUSER_CPU_main> ...

Optimizing unit <RAM_internal> ...

Optimizing unit <Shifter> ...
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_125/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_126/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_23/XLXI_1/XLXI_16/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_23/XLXI_1/XLXI_15/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_23/XLXI_1/XLXI_14/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_23/XLXI_1/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_23/XLXI_5/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_24/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_24/XLXI_1/XLXI_1/XLXI_1/XLXI_15/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_24/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_24/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_24/XLXI_1/XLXI_1/XLXI_5/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_24/XLXI_1/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_24/XLXI_2/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_24/XLXI_2/XLXI_14/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_24/XLXI_2/XLXI_15/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q> has a constant value of 0 in block <XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_24/XLXI_2/XLXI_16/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_46/Mram_stack1> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_46/Mram_stack2> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_44/pc_10> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_44/pc_9> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_44/pc_8> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_44/pc_7> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_44/pc_6> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_44/pc_5> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_44/pc_4> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_44/pc_3> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_44/pc_2> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_44/pc_1> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_4/XLXI_44/pc_0> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_2/XLXI_4/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_15/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_5/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_4/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_2/XLXI_4/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_15/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_5/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem88> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem87> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem86> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem85> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem84> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem82> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem81> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem83> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem80> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem79> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem78> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem77> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem75> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem74> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem76> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem73> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem72> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem71> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem70> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem68> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem67> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem69> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem66> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/Mram_mem65> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/data_out_21> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/data_out_20> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/data_out_19> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/data_out_18> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/data_out_17> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_27/XLXI_1/data_out_16> of sequential type is unconnected in block <CPU_main>.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_10/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_11/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_12/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_13/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_10/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_11/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_12/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_13/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_10/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_11/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_12/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_13/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_10/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_11/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_12/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_13/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU_main, actual ratio is 3.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_2/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_3/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_4/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_2/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_3/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_4/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_2/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_3/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_4/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_2/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_3/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_4/XLXI_1> is unconnected in block <CPU_main>.
   It will be removed from the design.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 648
 Flip-Flops                                            : 648

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU_main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1568
#      AND2                        : 158
#      AND3                        : 4
#      AND4                        : 4
#      AND5                        : 1
#      GND                         : 19
#      INV                         : 68
#      LUT1                        : 43
#      LUT2                        : 54
#      LUT3                        : 38
#      LUT4                        : 72
#      LUT5                        : 68
#      LUT6                        : 890
#      MUXCY                       : 65
#      MUXF7                       : 32
#      OR2                         : 15
#      OR3                         : 3
#      OR4                         : 1
#      VCC                         : 1
#      XOR2                        : 16
#      XORCY                       : 16
# FlipFlops/Latches                : 664
#      FD                          : 631
#      FDE                         : 16
#      FDR                         : 1
#      LD                          : 16
# RAMS                             : 64
#      RAM256X1S                   : 64
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 1
#      IBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             609  out of  126800     0%  
 Number of Slice LUTs:                 1489  out of  63400     2%  
    Number used as Logic:              1233  out of  63400     1%  
    Number used as Memory:              256  out of  19000     1%  
       Number used as RAM:              256

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2066
   Number with an unused Flip Flop:    1457  out of   2066    70%  
   Number with an unused LUT:           577  out of   2066    27%  
   Number of fully used LUT-FF pairs:    32  out of   2066     1%  
   Number of unique control sets:        94

IO Utilization: 
 Number of IOs:                           1
 Number of bonded IOBs:                   1  out of    210     0%  
    IOB Flip Flops/Latches:              55

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                      | Clock buffer(FF name)                                                             | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
CLK_CPU                                                                                                                                           | IBUF+BUFG                                                                         | 81    |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_4/XLXI_2:O)                              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_4/XLXI_1/Q)               | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_5/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_5/XLXI_2:O)                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_5/XLXI_1/Q)        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXI_2:O)| NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXI_1/Q)| 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXI_2:O)| NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXI_1/Q)| 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_15/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_15/XLXI_2:O)| NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_15/XLXI_1/Q)| 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXI_2:O)| NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXI_1/Q)| 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_2/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_2/XLXI_4/XLXI_2:O)                              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_2/XLXI_4/XLXI_1/Q)               | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_3/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_3/XLXI_4/XLXI_2:O)                                            | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_3/XLXI_4/XLXI_1/Q)                      | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_2/XLXI_1/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_2/XLXI_1/XLXI_4/XLXI_2:O)                              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_2/XLXI_1/XLXI_4/XLXI_1/Q)               | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_2/XLXI_2/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_2/XLXI_2/XLXI_4/XLXI_2:O)                              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_2/XLXI_2/XLXI_4/XLXI_1/Q)               | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_4/XLXI_1/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_4/XLXI_1/XLXI_4/XLXI_2:O)                              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_4/XLXI_1/XLXI_4/XLXI_1/Q)               | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_4/XLXI_2/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_4/XLXI_2/XLXI_4/XLXI_2:O)                              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_4/XLXI_2/XLXI_4/XLXI_1/Q)               | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_16/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_16/XLXI_2:O)              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_16/XLXI_1/Q)       | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_15/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_15/XLXI_2:O)              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_15/XLXI_1/Q)       | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_14/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_14/XLXI_2:O)              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_14/XLXI_1/Q)       | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_13/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_13/XLXI_2:O)              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_13/XLXI_1/Q)       | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_5/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_5/XLXI_2:O)                              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_5/XLXI_1/Q)               | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_4/XLXI_2:O)                                            | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_4/XLXI_1/Q)                      | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_16/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_16/XLXI_2:O)            | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_16/XLXI_1/Q)      | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_15/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_15/XLXI_2:O)            | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_15/XLXI_1/Q)      | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_14/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_14/XLXI_2:O)            | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_14/XLXI_1/Q)      | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_13/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_13/XLXI_2:O)            | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_13/XLXI_1/Q)      | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_5/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_5/XLXI_2:O)                            | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_5/XLXI_1/Q)              | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_4/XLXI_2:O)                                          | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_4/XLXI_1/Q)                     | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_13/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_13/XLXI_2:O)                                                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_13/XLXI_1/Q)                        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_14/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_14/XLXI_2:O)                                                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_14/XLXI_1/Q)                        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_15/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_15/XLXI_2:O)                                                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_15/XLXI_1/Q)                        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_16/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_16/XLXI_2:O)                                                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_16/XLXI_1/Q)                        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXI_2:O)                                              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXI_1/Q)                       | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXI_2:O)                                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXI_1/Q)                | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXI_2:O)                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXI_1/Q)        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXI_2:O)                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXI_1/Q)        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXI_2:O)                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXI_1/Q)        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXI_2:O)                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXI_1/Q)        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXI_2:O)  | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXI_1/Q) | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXI_2:O)  | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXI_1/Q) | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXI_2:O)  | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXI_1/Q) | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_16/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_16/XLXI_2:O)                                            | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_16/XLXI_1/Q)                      | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_15/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_15/XLXI_2:O)                                            | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_15/XLXI_1/Q)                      | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_14/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_14/XLXI_2:O)                                            | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_14/XLXI_1/Q)                      | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_13/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_13/XLXI_2:O)                                            | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_13/XLXI_1/Q)                      | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_4/XLXI_2:O)                                              | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_4/XLXI_1/Q)                       | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_5/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_5/XLXI_2:O)                                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_5/XLXI_1/Q)                | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_13/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_13/XLXI_2:O)                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_13/XLXI_1/Q)        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_14/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_14/XLXI_2:O)                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_14/XLXI_1/Q)        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_15/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_15/XLXI_2:O)                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_15/XLXI_1/Q)        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_16/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_16/XLXI_2:O)                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_16/XLXI_1/Q)        | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_2/XLXI_2/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_2/XLXI_2/XLXI_4/XLXI_2:O)                                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_2/XLXI_2/XLXI_4/XLXI_1/Q)                | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_2/XLXI_1/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_2/XLXI_1/XLXI_4/XLXI_2:O)                                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_2/XLXI_1/XLXI_4/XLXI_1/Q)                | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXI_2:O)  | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXI_1/Q) | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXI_2:O)  | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXI_1/Q) | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXI_2:O)  | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXI_1/Q) | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_4/XLXI_2:O)                                | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_4/XLXI_1/Q)                | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_33/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_33/XLXI_2:O)                                                                        | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_33/XLXI_1/Q)                                    | 1     |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1(XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXI_2:O)                                          | NONE(*)(XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXI_1/Q)                     | 1     |
XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_1/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_1/XLXI_2:O)                                                    | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_1/XLXI_1/Q_0)                        | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_1/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_1/XLXI_2:O)                                                    | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_1/XLXI_1/Q_0)                        | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_1/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_1/XLXI_2:O)                                                    | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_1/XLXI_1/Q_0)                        | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_1/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_1/XLXI_2:O)                                                    | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_1/XLXI_1/Q_0)                        | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_131/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_131/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_131/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_130/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_130/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_130/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_129/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_129/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_129/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_128/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_128/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_128/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_127/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_127/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_127/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_124/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_124/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_124/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_123/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_123/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_123/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_122/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_122/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_122/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_121/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_121/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_121/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_120/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_120/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_120/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_119/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_119/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_119/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_118/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_118/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_118/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_117/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_117/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_117/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_116/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_116/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_116/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_115/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_115/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_115/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_114/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_114/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_114/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_113/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_113/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_113/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_112/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_112/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_112/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_111/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_111/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_111/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_110/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_110/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_110/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_109/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_109/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_109/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_108/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_108/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_108/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_107/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_107/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_107/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_105/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_105/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_105/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_104/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_104/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_104/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_103/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_103/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_103/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_102/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_102/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_102/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_101/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_101/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_101/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_37/XLXI_14/XLXI_100/XLXN_1(XLXI_2/XLXI_37/XLXI_14/XLXI_100/XLXI_2:O)                                                                  | NONE(*)(XLXI_2/XLXI_37/XLXI_14/XLXI_100/XLXI_1/Q_0)                               | 16    |
XLXI_2/XLXI_34/XLXN_1(XLXI_2/XLXI_34/XLXI_2:O)                                                                                                    | NONE(*)(XLXI_2/XLXI_34/XLXI_1/Q_0)                                                | 16    |
XLXI_2/XLXI_35/XLXN_1(XLXI_2/XLXI_35/XLXI_2:O)                                                                                                    | NONE(*)(XLXI_2/XLXI_35/XLXI_1/Q_0)                                                | 16    |
XLXI_2/XLXI_36/XLXN_1(XLXI_2/XLXI_36/XLXI_2:O)                                                                                                    | NONE(*)(XLXI_2/XLXI_36/XLXI_1/Q_0)                                                | 16    |
XLXI_2/XLXI_2/_n0058(XLXI_2/XLXI_2/out1:O)                                                                                                        | NONE(*)(XLXI_2/XLXI_2/OUT_C_0)                                                    | 16    |
--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
(*) These 92 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.687ns (Maximum Frequency: 213.365MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_CPU'
  Clock period: 4.687ns (frequency: 213.365MHz)
  Total number of paths / destination ports: 129 / 81
-------------------------------------------------------------------------
Delay:               4.687ns (Levels of Logic = 21)
  Source:            XLXI_9/CY (FF)
  Destination:       XLXI_9/CY (FF)
  Source Clock:      CLK_CPU rising
  Destination Clock: CLK_CPU rising

  Data Path: XLXI_9/CY to XLXI_9/CY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.361   0.683  XLXI_9/CY (XLXI_9/CY)
     OR2:I1->O             1   0.107   0.693  XLXI_2/XLXI_1/XLXI_3 (XLXI_2/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.097   0.279  XLXI_2/XLXI_1/XLXI_2 (XLXI_2/XLXI_1/XLXN_2)
     begin scope: 'XLXI_2/XLXI_1/XLXI_1:CI'
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<0> (Madd_n0010_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<1> (Madd_n0010_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<2> (Madd_n0010_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<3> (Madd_n0010_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<4> (Madd_n0010_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<5> (Madd_n0010_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<6> (Madd_n0010_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<7> (Madd_n0010_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<8> (Madd_n0010_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<9> (Madd_n0010_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<10> (Madd_n0010_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<11> (Madd_n0010_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<12> (Madd_n0010_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<13> (Madd_n0010_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0010_Madd_cy<14> (Madd_n0010_Madd_cy<14>)
     MUXCY:CI->O           1   0.253   0.683  Madd_n0010_Madd_cy<15> (CO)
     end scope: 'XLXI_2/XLXI_1/XLXI_1:CO'
     AND2:I1->O            1   0.107   0.683  XLXI_2/XLXI_1/XLXI_5 (XLXI_2/XLXI_1/XLXN_4)
     OR2:I1->O             1   0.107   0.279  XLXI_2/XLXI_1/XLXI_6 (XLXN_53)
     FDR:D                     0.008          XLXI_9/CY
    ----------------------------------------
    Total                      4.687ns (1.385ns logic, 3.302ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_CPU
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
CLK_CPU                                                 |    4.687|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_4/XLXI_1/XLXI_4/XLXN_1|    2.507|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_4/XLXI_2/XLXI_4/XLXN_1|    2.482|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1      |    3.023|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_13/XLXN_1       |    6.573|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_14/XLXN_1       |    6.401|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_15/XLXN_1       |    6.578|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_16/XLXN_1       |    6.533|         |         |         |
XLXI_2/XLXI_35/XLXN_1                                   |    4.644|         |         |         |
XLXI_2/XLXI_36/XLXN_1                                   |    4.428|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_131/XLXN_1                  |    1.671|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_33/XLXN_1
-----------------------------------------------------------------------+---------+---------+---------+---------+
                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_13/XLXN_1      |    5.293|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_14/XLXN_1      |    5.293|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_15/XLXN_1      |    5.293|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_16/XLXN_1      |    5.293|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_5/XLXN_1              |    4.503|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    3.164|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    3.317|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    2.132|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_4/XLXN_1               |    3.310|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1                     |    5.810|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXN_1 |    2.209|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXN_1 |    2.750|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXN_1 |    1.640|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_4/XLXN_1                |    2.730|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_13/XLXN_1        |    4.801|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_14/XLXN_1        |    4.801|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_15/XLXN_1        |    4.801|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_16/XLXN_1        |    4.801|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_5/XLXN_1                |    4.011|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXN_1 |    2.421|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXN_1 |    2.744|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXN_1 |    1.768|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1        |    5.109|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1        |    5.109|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1        |    5.108|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1        |    5.108|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1                |    4.318|         |         |         |
-----------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_33/XLXN_1|    1.448|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_13/XLXN_1
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_13/XLXN_1   |    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1|    1.462|         |         |         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_14/XLXN_1
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_14/XLXN_1   |    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1|    1.462|         |         |         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_15/XLXN_1
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_15/XLXN_1   |    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1|    1.462|         |         |         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_16/XLXN_1
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/ALU/XLXI_16/XLXN_1   |    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1|    1.462|         |         |         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_2/XLXI_1/XLXI_4/XLXN_1
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_2/XLXI_1/XLXI_4/XLXN_1|    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1      |    1.462|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_2/XLXI_2/XLXI_4/XLXN_1
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_2/XLXI_2/XLXI_4/XLXN_1|    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1      |    1.462|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXN_1
-----------------------------------------------------------------------+---------+---------+---------+---------+
                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    0.936|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1                     |    1.453|         |         |         |
-----------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXN_1
-----------------------------------------------------------------------+---------+---------+---------+---------+
                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    0.936|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1                     |    1.453|         |         |         |
-----------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXN_1
-----------------------------------------------------------------------+---------+---------+---------+---------+
                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1                     |    1.462|         |         |         |
-----------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_4/XLXN_1
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_6/XLXI_1/XLXI_4/XLXN_1|    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1      |    1.462|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_13/XLXN_1
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1               |    1.462|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_14/XLXN_1
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1               |    1.462|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_15/XLXN_1
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1               |    1.462|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_16/XLXN_1
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1               |    1.462|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_5/XLXN_1
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_1/XLXI_5/XLXN_1|    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1       |    1.462|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_4/XLXN_1
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_22/XLXI_4/XLXN_1|    0.945|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1|    1.462|         |         |         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXN_1
----------------------------------------------------------------------+---------+---------+---------+---------+
                                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    0.653|         |         |         |
----------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXN_1
----------------------------------------------------------------------+---------+---------+---------+---------+
                                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    0.658|         |         |         |
----------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXN_1
----------------------------------------------------------------------+---------+---------+---------+---------+
                                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_3/XLXI_1/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.653|         |         |         |
----------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    0.653|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    0.653|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    0.653|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.653|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_1/XLXI_5/XLXN_1|    0.653|         |         |         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_4/XLXI_4/XLXN_1|    0.648|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_2/_n0058
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
CLK_CPU                                                |         |         |    3.968|         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_13/XLXN_1      |         |         |    5.855|         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_14/XLXN_1      |         |         |    5.683|         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_15/XLXN_1      |         |         |    5.860|         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_1/XLXI_16/XLXN_1      |         |         |    5.815|         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_2/XLXI_1/XLXI_4/XLXN_1|         |         |    1.043|         |
XLXI_1/XLXI_2/XLXI_2/XLXI_5/XLXI_2/XLXI_2/XLXI_4/XLXN_1|         |         |    1.215|         |
XLXI_2/XLXI_35/XLXN_1                                  |         |         |    3.925|         |
XLXI_2/XLXI_36/XLXN_1                                  |         |         |    3.709|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_34/XLXN_1
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_2/XLXI_2/_n0058|         |    0.759|         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_35/XLXN_1
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_3/XLXI_4/XLXN_1 |    1.481|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1|    3.689|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_100/XLXN_1            |    1.911|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_101/XLXN_1            |    2.172|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_102/XLXN_1            |    1.995|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_103/XLXN_1            |    2.127|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_104/XLXN_1            |    2.088|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_105/XLXN_1            |    2.349|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_107/XLXN_1            |    2.172|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_108/XLXN_1            |    2.304|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_109/XLXN_1            |    2.043|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_110/XLXN_1            |    2.304|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_111/XLXN_1            |    2.127|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_112/XLXN_1            |    2.259|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_113/XLXN_1            |    1.829|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_114/XLXN_1            |    2.090|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_115/XLXN_1            |    1.913|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_116/XLXN_1            |    2.045|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_117/XLXN_1            |    1.913|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_118/XLXN_1            |    2.174|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_119/XLXN_1            |    1.997|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_120/XLXN_1            |    2.129|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_121/XLXN_1            |    2.090|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_122/XLXN_1            |    2.351|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_123/XLXN_1            |    2.174|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_124/XLXN_1            |    2.306|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_127/XLXN_1            |    2.129|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_128/XLXN_1            |    2.261|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_1/XLXN_1     |    1.827|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_1/XLXN_1     |    2.088|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_1/XLXN_1     |    1.911|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_1/XLXN_1     |    2.043|         |         |         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_36/XLXN_1
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    3.563|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    3.553|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    2.885|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    2.895|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_1/XLXI_5/XLXN_1        |    2.437|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_5/XLXI_4/XLXN_1               |    1.795|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1              |    4.080|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_100/XLXN_1                          |    2.299|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_101/XLXN_1                          |    2.560|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_102/XLXN_1                          |    2.383|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_103/XLXN_1                          |    2.515|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_104/XLXN_1                          |    2.476|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_105/XLXN_1                          |    2.737|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_107/XLXN_1                          |    2.560|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_108/XLXN_1                          |    2.692|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_109/XLXN_1                          |    2.431|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_110/XLXN_1                          |    2.692|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_111/XLXN_1                          |    2.515|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_112/XLXN_1                          |    2.647|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_113/XLXN_1                          |    2.217|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_114/XLXN_1                          |    2.478|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_115/XLXN_1                          |    2.301|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_116/XLXN_1                          |    2.433|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_117/XLXN_1                          |    2.301|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_118/XLXN_1                          |    2.562|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_119/XLXN_1                          |    2.385|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_120/XLXN_1                          |    2.517|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_121/XLXN_1                          |    2.478|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_122/XLXN_1                          |    2.739|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_123/XLXN_1                          |    2.562|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_124/XLXN_1                          |    2.694|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_127/XLXN_1                          |    2.517|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_128/XLXN_1                          |    2.649|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_129/XLXN_1                          |    1.322|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_130/XLXN_1                          |    1.238|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_131/XLXN_1                          |    1.503|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_1/XLXN_1                   |    2.215|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_1/XLXN_1                   |    2.476|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_1/XLXN_1                   |    2.299|         |         |         |
XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_1/XLXN_1                   |    2.431|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_100/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.157|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.633|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.609|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_101/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.203|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.157|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.760|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.736|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_102/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.203|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.157|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.760|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.736|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_103/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.026|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.157|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.760|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.736|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_104/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_105/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.203|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_107/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.203|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_108/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.203|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_109/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_110/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_111/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_112/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_113/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_114/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.026|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_115/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.026|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_116/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.026|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_117/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_118/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_119/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_120/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.026|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_121/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.157|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.372|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.348|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_122/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.157|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.372|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.348|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_123/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.157|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.372|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.348|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_124/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.203|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.157|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.372|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.348|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_127/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.158|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.203|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.339|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.372|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.348|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_128/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.203|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_129/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.158|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.026|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.604|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.559|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.731|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.275|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.252|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_130/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.026|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.158|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.604|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.559|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.731|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.275|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.252|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_131/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
CLK_CPU                                                        |    1.027|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_4/XLXI_1/XLXI_4/XLXN_1       |    3.476|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_14/XLXI_4/XLXI_2/XLXI_4/XLXN_1       |    2.707|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_37/XLXI_68/XLXI_4/XLXN_1             |    3.993|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.026|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    0.942|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.820|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.775|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    1.947|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.491|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.468|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_133/XLXI_1/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.330|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.202|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.025|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.588|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.564|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_134/XLXI_1/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.026|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.157|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.633|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.609|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_135/XLXI_1/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.340|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.026|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.329|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.157|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.633|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.609|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_37/XLXI_14/XLXI_136/XLXI_1/XLXN_1
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_13/XLXN_1|    1.026|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_14/XLXN_1|    1.203|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_15/XLXN_1|    1.339|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_1/XLXI_16/XLXN_1|    1.157|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_1/XLXI_5/XLXN_1        |    0.941|         |         |         |
XLXI_1/XLXI_2/XLXI_2/XLXI_6/XLXI_2/XLXI_4/XLXN_1               |    1.760|         |         |         |
XLXI_2/XLXI_34/XLXN_1                                          |    1.736|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.11 secs
 
--> 

Total memory usage is 4660452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  790 (   0 filtered)
Number of infos    :   75 (   0 filtered)

