

================================================================
== Vivado HLS Report for 'hs2axis'
================================================================
* Date:           Fri Jan 14 01:37:28 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  206|  206|  206|  206|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  201|  201|         3|          1|          1|   200|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|       0|    195|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    167|    -|
|Register         |        -|      -|     502|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|     502|    362|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln48_1_fu_148_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln48_fu_144_p2                |     *    |      3|  0|  20|          32|          32|
    |add_ln55_fu_152_p2                |     +    |      0|  0|  39|          32|           2|
    |i_fu_166_p2                       |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |out_V_last_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |out_V_last_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln48_fu_161_p2               |   icmp   |      0|  0|  18|          32|          32|
    |out_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |out_V_last_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_fu_172_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      6|  0| 195|         209|         147|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ch_div_K_blk_n           |   9|          2|    1|          2|
    |height_out_blk_n         |   9|          2|    1|          2|
    |i_0_i_i_reg_133          |   9|          2|   31|         62|
    |out_V_data_V_1_data_out  |   9|          2|  128|        256|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_last_1_data_out    |   9|          2|    1|          2|
    |out_V_last_1_state       |  15|          3|    2|          6|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |stream_tp2_V_V_blk_n     |   9|          2|    1|          2|
    |width_out_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 167|         35|  173|        355|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |add_ln55_reg_203                 |   32|   0|   32|          0|
    |ap_CS_fsm                        |    6|   0|    6|          0|
    |ap_done_reg                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ch_div_K_read_reg_177            |   32|   0|   32|          0|
    |height_out_read_reg_182          |   32|   0|   32|          0|
    |i_0_i_i_reg_133                  |   31|   0|   31|          0|
    |icmp_ln48_reg_208                |    1|   0|    1|          0|
    |icmp_ln48_reg_208_pp0_iter1_reg  |    1|   0|    1|          0|
    |mul_ln48_1_reg_197               |   32|   0|   32|          0|
    |mul_ln48_reg_192                 |   32|   0|   32|          0|
    |out_V_data_V_1_payload_A         |  128|   0|  128|          0|
    |out_V_data_V_1_payload_B         |  128|   0|  128|          0|
    |out_V_data_V_1_sel_rd            |    1|   0|    1|          0|
    |out_V_data_V_1_sel_wr            |    1|   0|    1|          0|
    |out_V_data_V_1_state             |    2|   0|    2|          0|
    |out_V_last_1_payload_A           |    1|   0|    1|          0|
    |out_V_last_1_payload_B           |    1|   0|    1|          0|
    |out_V_last_1_sel_rd              |    1|   0|    1|          0|
    |out_V_last_1_sel_wr              |    1|   0|    1|          0|
    |out_V_last_1_state               |    2|   0|    2|          0|
    |tmp_last_reg_217                 |    1|   0|    1|          0|
    |width_out_read_reg_187           |   32|   0|   32|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            |  502|   0|  502|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     hs2axis    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |     hs2axis    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     hs2axis    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     hs2axis    | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |     hs2axis    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     hs2axis    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     hs2axis    | return value |
|out_r_TDATA             | out |  128|    axis    |  out_V_data_V  |    pointer   |
|out_r_TREADY            |  in |    1|    axis    |  out_V_data_V  |    pointer   |
|out_r_TVALID            | out |    1|    axis    |   out_V_last   |    pointer   |
|out_r_TLAST             | out |    1|    axis    |   out_V_last   |    pointer   |
|ch_div_K_dout           |  in |   32|   ap_fifo  |    ch_div_K    |    pointer   |
|ch_div_K_empty_n        |  in |    1|   ap_fifo  |    ch_div_K    |    pointer   |
|ch_div_K_read           | out |    1|   ap_fifo  |    ch_div_K    |    pointer   |
|height_out_dout         |  in |   32|   ap_fifo  |   height_out   |    pointer   |
|height_out_empty_n      |  in |    1|   ap_fifo  |   height_out   |    pointer   |
|height_out_read         | out |    1|   ap_fifo  |   height_out   |    pointer   |
|width_out_dout          |  in |   32|   ap_fifo  |    width_out   |    pointer   |
|width_out_empty_n       |  in |    1|   ap_fifo  |    width_out   |    pointer   |
|width_out_read          | out |    1|   ap_fifo  |    width_out   |    pointer   |
|stream_tp2_V_V_dout     |  in |  128|   ap_fifo  | stream_tp2_V_V |    pointer   |
|stream_tp2_V_V_empty_n  |  in |    1|   ap_fifo  | stream_tp2_V_V |    pointer   |
|stream_tp2_V_V_read     | out |    1|   ap_fifo  | stream_tp2_V_V |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

