0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/lab6_2_4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/lab6_2_4.srcs/sim_1/new/up_counter_tb.v,1646974764,verilog,,,,down_counter_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/lab6_2_4.srcs/sources_1/new/up_counter.v,1647915845,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/lab6_2_4.srcs/sim_1/new/up_counter_tb.v,,up_counter,,,,,,,,
