/*
 * Copyright (C) 2015-2019 Variscite Ltd. - https://www.variscite.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include "imx6ull.dtsi"

#include "imx6ull-var-dart.dtsi"
#include "imx6ul-imx6ull-var-dart-emmc.dtsi"

#include "imx6ull-var-dart-6ulcustomboard.dtsi"
#include "imx6ul-imx6ull-var-dart-6ulcustomboard-sd-card.dtsi"

/* disable ethernet, pins required for uart4/5 */
&fec1 {
	status = "disabled";
};

/* disable LCD, pins required for uart4 */
&i2c1 {
	status = "disabled";
};

/* disable LCD, pins required for uart8 */
&lcdif {
	status = "disabled";
};

&iomuxc {

    pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX   0x1b0b1
			MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
			MX6UL_PAD_ENET1_RX_DATA1__UART4_DCE_CTS	0x1b0b1
			MX6UL_PAD_ENET1_RX_DATA0__UART4_DCE_RTS	0x1b0b1
		>;
	};

    pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO04__UART5_DCE_TX      0x1b0b1
			MX6UL_PAD_GPIO1_IO05__UART5_DCE_RX	    0x1b0b1
			MX6UL_PAD_ENET1_TX_DATA0__UART5_DCE_CTS	0x1b0b1
			MX6UL_PAD_ENET1_RX_EN__UART5_DCE_RTS	0x1b0b1
		>;
	};

    pinctrl_uart6: uart6grp {
		fsl,pins = <
			MX6UL_PAD_CSI_MCLK__UART6_DCE_TX        0x1b0b1
			MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX	    0x1b0b1
			MX6UL_PAD_ENET1_TX_DATA1__UART6_DCE_CTS	0x1b0b1
			MX6UL_PAD_ENET1_TX_EN__UART6_DCE_RTS	0x1b0b1
		>;
	};

    pinctrl_uart7: uart7grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA16__UART7_DCE_TX      0x1b0b1
			MX6UL_PAD_LCD_DATA17__UART7_DCE_RX	    0x1b0b1
			MX6UL_PAD_ENET1_TX_CLK__UART7_DCE_CTS	0x1b0b1
			MX6UL_PAD_ENET1_RX_ER__UART7_DCE_RTS	0x1b0b1
		>;
	};

    pinctrl_uart8: uart8grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA20__UART8_DCE_TX      0x1b0b1
			MX6UL_PAD_LCD_DATA21__UART8_DCE_RX	    0x1b0b1
		>;
	};

    pinctrl_wake_pins: gpio_wakepinsgrp {
		fsl,pins = <
            MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05      0x1b0b0 
            MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08      0x1b0b0
            MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09      0x1b0b0
		>;
	};
};

/* ttymxc3 UART */
&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	fsl,uart-has-rtscts;
	status = "okay";
};

/* ttymxc4 UART */
&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	fsl,uart-has-rtscts;
	status = "okay";
};

/* ttymxc5 UART */
&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	fsl,uart-has-rtscts;
	status = "okay";
};

/* ttymxc6 UART */
&uart7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart7>;
	fsl,uart-has-rtscts;
	status = "okay";
};

/* ttymxc7 UART */
&uart8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart8>;
	status = "okay";
};

/ {
	wakepins {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_wake_pins>;

        gpio5_io5 {
			label = "Back";
			gpios = <&gpio5 5 GPIO_ACTIVE_LOW>;
			linux,code = <5>;
			gpio-key,wakeup;
		};

        gpio5_io8 {
			label = "Back";
			gpios = <&gpio5 8 GPIO_ACTIVE_LOW>;
			linux,code = <8>;
			gpio-key,wakeup;
		};

        gpio5_io9 {
			label = "Back";
			gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
			linux,code = <9>;
			gpio-key,wakeup;
		};
	};
};
