// Seed: 3720141028
module module_0;
  assign id_1 = 1;
  wire id_2 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    inout tri id_4,
    output tri id_5,
    output supply0 id_6,
    output uwire id_7,
    output uwire id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11,
    input tri1 id_12,
    output tri id_13,
    output wire id_14
);
  wire id_16;
  module_0();
endmodule
