// Seed: 3652168449
module module_0;
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd51
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic _id_3;
  parameter [id_3 : id_3] id_4 = 1;
  wire [-1  -  1 : id_3] id_5;
  logic [id_3  ===  -1 : ~  -1] id_6[-1 : -1] = 1 == -1;
  tri1 id_7 = -1;
  module_0 modCall_1 ();
endmodule
