                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:21 2015
                              5 ;--------------------------------------------------------
                              6 	.module _strcat
                              7 	.optsdcc -mhc08
                              8 	
                              9 	.area HOME (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG (CODE)
                             14 	.area XINIT
                             15 	.area CONST   (CODE)
                             16 	.area DSEG
                             17 	.area OSEG    (OVR)
                             18 	.area BSEG
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl _strcat_PARM_2
                             25 	.globl _strcat
                             26 ;--------------------------------------------------------
                             27 ;  ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG
                             30 ;--------------------------------------------------------
                             31 ; overlayable items in  ram 
                             32 ;--------------------------------------------------------
                             33 	.area	OSEG    (OVR)
   0000                      34 _strcat_sloc0_1_0::
   0000                      35 	.ds 2
   0002                      36 _strcat_sloc1_1_0::
   0002                      37 	.ds 2
   0004                      38 _strcat_sloc2_1_0::
   0004                      39 	.ds 1
                             40 ;--------------------------------------------------------
                             41 ; absolute external ram data
                             42 ;--------------------------------------------------------
                             43 	.area XABS    (ABS)
                             44 ;--------------------------------------------------------
                             45 ; external initialized ram data
                             46 ;--------------------------------------------------------
                             47 	.area XISEG
                             48 ;--------------------------------------------------------
                             49 ; extended address mode data
                             50 ;--------------------------------------------------------
                             51 	.area XSEG
   0000                      52 _strcat_PARM_2:
   0000                      53 	.ds 2
   0002                      54 _strcat_dst_1_1:
   0002                      55 	.ds 2
                             56 ;--------------------------------------------------------
                             57 ; global & static initialisations
                             58 ;--------------------------------------------------------
                             59 	.area HOME (CODE)
                             60 	.area GSINIT (CODE)
                             61 	.area GSFINAL (CODE)
                             62 	.area GSINIT (CODE)
                             63 ;--------------------------------------------------------
                             64 ; Home
                             65 ;--------------------------------------------------------
                             66 	.area HOME (CODE)
                             67 	.area HOME (CODE)
                             68 ;--------------------------------------------------------
                             69 ; code
                             70 ;--------------------------------------------------------
                             71 	.area CSEG (CODE)
                             72 ;------------------------------------------------------------
                             73 ;Allocation info for local variables in function 'strcat'
                             74 ;------------------------------------------------------------
                             75 ;src                       Allocated with name '_strcat_PARM_2'
                             76 ;dst                       Allocated with name '_strcat_dst_1_1'
                             77 ;cp                        Allocated to registers 
                             78 ;sloc0                     Allocated with name '_strcat_sloc0_1_0'
                             79 ;sloc1                     Allocated with name '_strcat_sloc1_1_0'
                             80 ;sloc2                     Allocated with name '_strcat_sloc2_1_0'
                             81 ;------------------------------------------------------------
                             82 ;../_strcat.c:31: char * strcat (
                             83 ;	-----------------------------------------
                             84 ;	 function strcat
                             85 ;	-----------------------------------------
   0000                      86 _strcat:
   0000 C7s00r03             87 	sta	(_strcat_dst_1_1 + 1)
   0003 CFs00r02             88 	stx	_strcat_dst_1_1
                             89 ;../_strcat.c:38: while( *cp )
   0006 C6s00r02             90 	lda	_strcat_dst_1_1
   0009 B7*00                91 	sta	*_strcat_sloc0_1_0
   000B C6s00r03             92 	lda	(_strcat_dst_1_1 + 1)
   000E B7*01                93 	sta	*(_strcat_sloc0_1_0 + 1)
   0010                      94 00101$:
   0010 55*00                95 	ldhx	*_strcat_sloc0_1_0
   0012 F6                   96 	lda	,x
   0013 27 08                97 	beq	00111$
   0015                      98 00115$:
                             99 ;../_strcat.c:39: cp++;                   /* find end of dst */
   0015 55*00               100 	ldhx	*_strcat_sloc0_1_0
   0017 AF 01               101 	aix	#1
   0019 35*00               102 	sthx	*_strcat_sloc0_1_0
   001B 20 F3               103 	bra	00101$
                            104 ;../_strcat.c:41: while( *cp++ = *src++ ) ;       /* Copy src to end of dst */
   001D                     105 00111$:
   001D C6s00r00            106 	lda	_strcat_PARM_2
   0020 B7*02               107 	sta	*_strcat_sloc1_1_0
   0022 C6s00r01            108 	lda	(_strcat_PARM_2 + 1)
   0025 B7*03               109 	sta	*(_strcat_sloc1_1_0 + 1)
   0027                     110 00104$:
   0027 55*02               111 	ldhx	*_strcat_sloc1_1_0
   0029 F6                  112 	lda	,x
   002A AF 01               113 	aix	#1
   002C B7*04               114 	sta	*_strcat_sloc2_1_0
   002E 35*02               115 	sthx	*_strcat_sloc1_1_0
   0030 55*00               116 	ldhx	*_strcat_sloc0_1_0
   0032 B6*04               117 	lda	*_strcat_sloc2_1_0
   0034 F7                  118 	sta	,x
   0035 AF 01               119 	aix	#1
   0037 35*00               120 	sthx	*_strcat_sloc0_1_0
   0039 3D*04               121 	tst	*_strcat_sloc2_1_0
   003B 26 EA               122 	bne	00104$
   003D                     123 00116$:
                            124 ;../_strcat.c:43: return( dst );                  /* return dst */
   003D CEs00r02            125 	ldx	_strcat_dst_1_1
   0040 C6s00r03            126 	lda	(_strcat_dst_1_1 + 1)
   0043                     127 00107$:
   0043 81                  128 	rts
                            129 	.area CSEG (CODE)
                            130 	.area CONST   (CODE)
                            131 	.area XINIT
                            132 	.area CABS    (ABS,CODE)
