// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="VertexMem_VertexMem,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.764250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=8451,HLS_SYN_LUT=3075,HLS_VERSION=2019_2}" *)

module VertexMem_VertexMem (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        scatter_req_q_fifo_V_dout,
        scatter_req_q_fifo_V_empty_n,
        scatter_req_q_fifo_V_read,
        scatter_req_q_peek_val,
        vertex_req_q_fifo_V_0_dout,
        vertex_req_q_fifo_V_0_empty_n,
        vertex_req_q_fifo_V_0_read,
        vertex_req_q_fifo_V_1_dout,
        vertex_req_q_fifo_V_1_empty_n,
        vertex_req_q_fifo_V_1_read,
        vertex_req_q_peek_val_0,
        vertex_req_q_peek_val_1,
        vertex_in_q_fifo_V_0_dout,
        vertex_in_q_fifo_V_0_empty_n,
        vertex_in_q_fifo_V_0_read,
        vertex_in_q_fifo_V_1_dout,
        vertex_in_q_fifo_V_1_empty_n,
        vertex_in_q_fifo_V_1_read,
        vertex_in_q_peek_val_0,
        vertex_in_q_peek_val_1,
        vertex_out_q_fifo_V_0_din,
        vertex_out_q_fifo_V_0_full_n,
        vertex_out_q_fifo_V_0_write,
        vertex_out_q_fifo_V_1_din,
        vertex_out_q_fifo_V_1_full_n,
        vertex_out_q_fifo_V_1_write,
        degrees_read_addr_V_din,
        degrees_read_addr_V_full_n,
        degrees_read_addr_V_write,
        degrees_read_data_V_data_V_dout,
        degrees_read_data_V_data_V_empty_n,
        degrees_read_data_V_data_V_read,
        degrees_read_peek_data_V,
        degrees_write_addr_V,
        degrees_write_data_V_data_V,
        rankings_read_addr_V_din,
        rankings_read_addr_V_full_n,
        rankings_read_addr_V_write,
        rankings_read_data_V_data_V_dout,
        rankings_read_data_V_data_V_empty_n,
        rankings_read_data_V_data_V_read,
        rankings_read_peek_data_V,
        rankings_write_addr_V_din,
        rankings_write_addr_V_full_n,
        rankings_write_addr_V_write,
        rankings_write_data_V_data_V_din,
        rankings_write_data_V_data_V_full_n,
        rankings_write_data_V_data_V_write,
        tmps_read_addr_V_din,
        tmps_read_addr_V_full_n,
        tmps_read_addr_V_write,
        tmps_read_data_V_data_V_dout,
        tmps_read_data_V_data_V_empty_n,
        tmps_read_data_V_data_V_read,
        tmps_read_peek_data_V,
        tmps_write_addr_V_din,
        tmps_write_addr_V_full_n,
        tmps_write_addr_V_write,
        tmps_write_data_V_data_V_din,
        tmps_write_data_V_data_V_full_n,
        tmps_write_data_V_data_V_write
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_pp0_stage0 = 10'd4;
parameter    ap_ST_fsm_state5 = 10'd8;
parameter    ap_ST_fsm_pp1_stage0 = 10'd16;
parameter    ap_ST_fsm_state8 = 10'd32;
parameter    ap_ST_fsm_state9 = 10'd64;
parameter    ap_ST_fsm_state10 = 10'd128;
parameter    ap_ST_fsm_pp2_stage0 = 10'd256;
parameter    ap_ST_fsm_state13 = 10'd512;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [64:0] scatter_req_q_fifo_V_dout;
input   scatter_req_q_fifo_V_empty_n;
output   scatter_req_q_fifo_V_read;
input  [64:0] scatter_req_q_peek_val;
input  [64:0] vertex_req_q_fifo_V_0_dout;
input   vertex_req_q_fifo_V_0_empty_n;
output   vertex_req_q_fifo_V_0_read;
input  [64:0] vertex_req_q_fifo_V_1_dout;
input   vertex_req_q_fifo_V_1_empty_n;
output   vertex_req_q_fifo_V_1_read;
input  [64:0] vertex_req_q_peek_val_0;
input  [64:0] vertex_req_q_peek_val_1;
input  [1024:0] vertex_in_q_fifo_V_0_dout;
input   vertex_in_q_fifo_V_0_empty_n;
output   vertex_in_q_fifo_V_0_read;
input  [1024:0] vertex_in_q_fifo_V_1_dout;
input   vertex_in_q_fifo_V_1_empty_n;
output   vertex_in_q_fifo_V_1_read;
input  [1024:0] vertex_in_q_peek_val_0;
input  [1024:0] vertex_in_q_peek_val_1;
output  [1024:0] vertex_out_q_fifo_V_0_din;
input   vertex_out_q_fifo_V_0_full_n;
output   vertex_out_q_fifo_V_0_write;
output  [1024:0] vertex_out_q_fifo_V_1_din;
input   vertex_out_q_fifo_V_1_full_n;
output   vertex_out_q_fifo_V_1_write;
output  [63:0] degrees_read_addr_V_din;
input   degrees_read_addr_V_full_n;
output   degrees_read_addr_V_write;
input  [511:0] degrees_read_data_V_data_V_dout;
input   degrees_read_data_V_data_V_empty_n;
output   degrees_read_data_V_data_V_read;
input  [511:0] degrees_read_peek_data_V;
input  [63:0] degrees_write_addr_V;
input  [511:0] degrees_write_data_V_data_V;
output  [63:0] rankings_read_addr_V_din;
input   rankings_read_addr_V_full_n;
output   rankings_read_addr_V_write;
input  [511:0] rankings_read_data_V_data_V_dout;
input   rankings_read_data_V_data_V_empty_n;
output   rankings_read_data_V_data_V_read;
input  [511:0] rankings_read_peek_data_V;
output  [63:0] rankings_write_addr_V_din;
input   rankings_write_addr_V_full_n;
output   rankings_write_addr_V_write;
output  [511:0] rankings_write_data_V_data_V_din;
input   rankings_write_data_V_data_V_full_n;
output   rankings_write_data_V_data_V_write;
output  [63:0] tmps_read_addr_V_din;
input   tmps_read_addr_V_full_n;
output   tmps_read_addr_V_write;
input  [511:0] tmps_read_data_V_data_V_dout;
input   tmps_read_data_V_data_V_empty_n;
output   tmps_read_data_V_data_V_read;
input  [511:0] tmps_read_peek_data_V;
output  [63:0] tmps_write_addr_V_din;
input   tmps_write_addr_V_full_n;
output   tmps_write_addr_V_write;
output  [511:0] tmps_write_data_V_data_V_din;
input   tmps_write_data_V_data_V_full_n;
output   tmps_write_data_V_data_V_write;

reg ap_idle;
reg scatter_req_q_fifo_V_read;
reg vertex_req_q_fifo_V_0_read;
reg vertex_req_q_fifo_V_1_read;
reg vertex_in_q_fifo_V_0_read;
reg vertex_in_q_fifo_V_1_read;
reg[1024:0] vertex_out_q_fifo_V_0_din;
reg vertex_out_q_fifo_V_0_write;
reg[1024:0] vertex_out_q_fifo_V_1_din;
reg vertex_out_q_fifo_V_1_write;
reg[63:0] degrees_read_addr_V_din;
reg degrees_read_addr_V_write;
reg degrees_read_data_V_data_V_read;
reg[63:0] rankings_read_addr_V_din;
reg rankings_read_addr_V_write;
reg rankings_read_data_V_data_V_read;
reg[63:0] rankings_write_addr_V_din;
reg rankings_write_addr_V_write;
reg[511:0] rankings_write_data_V_data_V_din;
reg rankings_write_data_V_data_V_write;
reg tmps_read_addr_V_write;
reg tmps_read_data_V_data_V_read;
reg[63:0] tmps_write_addr_V_din;
reg tmps_write_addr_V_write;
reg[511:0] tmps_write_data_V_data_V_din;
reg tmps_write_data_V_data_V_write;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [511:0] resp_degree_2_0_reg_441;
reg   [511:0] resp_ranking_2_0_reg_451;
reg   [0:0] data_ready_tmp_0_0_reg_461;
reg   [0:0] addr_ready_tmp_0_0_reg_473;
reg   [0:0] valid_ranking_0_0_reg_485;
reg   [0:0] valid_degree_0_0_reg_497;
reg   [0:0] addr_ready_ranking_0_0_reg_509;
reg   [0:0] data_ready_ranking_0_0_reg_521;
reg   [31:0] i_rd_resp_0_0_reg_533;
reg   [31:0] i_wr_0_0_reg_545;
reg   [511:0] p_Val2_3_0_reg_556;
reg   [0:0] valid_degree_1_0_reg_567;
reg   [511:0] p_Val2_2_0_reg_578;
reg   [0:0] valid_ranking_1_0_reg_589;
reg   [0:0] data_ready_tmp_3_0_reg_648;
reg   [0:0] addr_ready_tmp_3_0_reg_673;
reg   [0:0] addr_ready_ranking_3_0_reg_698;
reg   [0:0] data_ready_ranking_3_0_reg_723;
reg   [31:0] i_wr_2_0_reg_748;
reg   [31:0] i_rd_req_degree_0_0_reg_772;
reg   [31:0] i_rd_req_ranking_0_0_reg_783;
reg   [511:0] resp_degree_2_1_reg_936;
reg   [511:0] resp_ranking_2_1_reg_947;
reg   [0:0] data_ready_tmp_0_1_reg_958;
reg   [0:0] addr_ready_tmp_0_1_reg_970;
reg   [0:0] valid_ranking_0_1_reg_982;
reg   [0:0] valid_degree_0_1_reg_994;
reg   [0:0] addr_ready_ranking_0_1_reg_1006;
reg   [0:0] data_ready_ranking_0_1_reg_1018;
reg   [31:0] i_rd_resp_0_1_reg_1030;
reg   [31:0] i_wr_0_1_reg_1042;
reg   [511:0] p_Val2_3_1_reg_1053;
reg   [0:0] valid_degree_1_1_reg_1064;
reg   [511:0] p_Val2_2_1_reg_1075;
reg   [0:0] valid_ranking_1_1_reg_1086;
reg   [0:0] data_ready_tmp_3_1_reg_1145;
reg   [0:0] addr_ready_tmp_3_1_reg_1170;
reg   [0:0] addr_ready_ranking_3_1_reg_1195;
reg   [0:0] data_ready_ranking_3_1_reg_1220;
reg   [31:0] i_wr_2_1_reg_1245;
reg   [31:0] i_rd_req_degree_0_1_reg_1269;
reg   [31:0] i_rd_req_ranking_0_1_reg_1280;
reg   [31:0] i_resp_0_reg_1456;
reg   [0:0] valid_0_reg_1468;
reg   [0:0] ready_1_3_reg_1480;
reg   [0:0] ready_0_3_reg_1490;
reg   [31:0] i_req_0_reg_1500;
wire    ap_CS_fsm_state2;
reg   [0:0] ready_0_1_load_reg_4121;
reg   [0:0] ready_1_1_load_reg_4126;
wire   [0:0] empty_n_fu_1655_p1;
reg   [0:0] empty_n_reg_4131;
wire   [31:0] elem_val_offset_fu_1663_p1;
reg   [31:0] elem_val_offset_reg_4135;
reg   [31:0] elem_val_length_reg_4140;
wire   [0:0] p_vld4_fu_1677_p1;
reg   [0:0] p_vld4_reg_4145;
wire   [31:0] trunc_ln166_fu_1685_p1;
reg   [31:0] trunc_ln166_reg_4149;
reg   [31:0] elem_val_length_1_new_reg_4156;
wire   [0:0] icmp_ln105_fu_1707_p2;
reg   [0:0] icmp_ln105_reg_4164;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln125_fu_1712_p2;
reg   [0:0] icmp_ln125_reg_4168;
wire   [0:0] and_ln136_fu_2025_p2;
reg   [0:0] and_ln136_reg_4172;
reg   [0:0] full_n_s_reg_4176;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_13_nbreadreq_fu_333_p3;
wire   [0:0] p_vld3_fu_2659_p1;
reg   [0:0] p_vld3_reg_4198;
wire    ap_CS_fsm_state5;
reg   [0:0] ap_phi_mux_done_1_0_phi_fu_927_p4;
wire   [31:0] trunc_ln166_1_fu_2667_p1;
reg   [31:0] trunc_ln166_1_reg_4202;
reg   [31:0] elem_val_length_1_new69_1_reg_4209;
wire   [0:0] icmp_ln105_1_fu_2681_p2;
reg   [0:0] icmp_ln105_1_reg_4217;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state6_pp1_stage0_iter0;
wire    ap_block_state7_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln125_1_fu_2686_p2;
reg   [0:0] icmp_ln125_1_reg_4221;
wire   [0:0] and_ln136_1_fu_2999_p2;
reg   [0:0] and_ln136_1_reg_4225;
reg   [0:0] full_n_471_1_reg_4229;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] tmp_674_1_nbreadreq_fu_408_p3;
reg   [31:0] req_offset_reg_4251;
wire    ap_CS_fsm_state9;
wire    grp_reg_VertexReq_s_fu_1699_ap_ready;
wire    grp_reg_VertexReq_s_fu_1699_ap_done;
reg   [31:0] req_length_reg_4256;
wire   [0:0] xor_ln49_fu_3651_p2;
wire    ap_CS_fsm_state10;
wire   [0:0] and_ln49_fu_3657_p2;
wire   [0:0] and_ln49_1_fu_3663_p2;
wire   [0:0] icmp_ln51_fu_3669_p2;
reg   [0:0] icmp_ln51_reg_4279;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state11_pp2_stage0_iter0;
wire    ap_block_state12_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] ap_phi_mux_valid_0_phi_fu_1472_p4;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] ap_phi_mux_phi_ln49_phi_fu_1448_p4;
wire    ap_block_pp2_stage0_subdone;
reg    ap_enable_reg_pp2_iter1;
wire    grp_reg_VertexReq_s_fu_1699_ap_start;
wire    grp_reg_VertexReq_s_fu_1699_ap_idle;
wire   [31:0] grp_reg_VertexReq_s_fu_1699_ap_return_0;
wire   [31:0] grp_reg_VertexReq_s_fu_1699_ap_return_1;
reg   [511:0] ap_phi_mux_resp_degree_4_0_phi_fu_828_p6;
reg   [511:0] ap_phi_mux_resp_degree_2_0_phi_fu_444_p4;
wire    ap_block_pp0_stage0;
reg   [511:0] ap_phi_mux_resp_ranking_4_0_phi_fu_844_p6;
reg   [511:0] ap_phi_mux_resp_ranking_2_0_phi_fu_454_p4;
reg   [0:0] ap_phi_mux_data_ready_tmp_0_0_phi_fu_465_p4;
reg   [0:0] ap_phi_mux_addr_ready_tmp_0_0_phi_fu_477_p4;
reg   [0:0] ap_phi_mux_valid_ranking_3_0_phi_fu_860_p6;
reg   [0:0] ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4;
reg   [0:0] ap_phi_mux_valid_degree_3_0_phi_fu_875_p6;
reg   [0:0] ap_phi_mux_valid_degree_0_0_phi_fu_501_p4;
reg   [0:0] ap_phi_mux_addr_ready_ranking_0_0_phi_fu_513_p4;
reg   [0:0] ap_phi_mux_data_ready_ranking_0_0_phi_fu_525_p4;
reg   [31:0] ap_phi_mux_i_rd_resp_2_0_phi_fu_890_p6;
reg   [31:0] ap_phi_mux_i_rd_resp_0_0_phi_fu_537_p4;
reg   [31:0] ap_phi_mux_i_wr_0_0_phi_fu_549_p4;
reg   [511:0] ap_phi_mux_p_Val2_3_0_phi_fu_559_p4;
wire   [511:0] ap_phi_reg_pp0_iter0_p_Val2_3_0_reg_556;
reg   [0:0] ap_phi_mux_valid_degree_1_0_phi_fu_570_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_degree_1_0_reg_567;
reg   [511:0] ap_phi_mux_p_Val2_2_0_phi_fu_581_p4;
wire   [511:0] ap_phi_reg_pp0_iter0_p_Val2_2_0_reg_578;
reg   [0:0] ap_phi_mux_valid_ranking_1_0_phi_fu_592_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_ranking_1_0_reg_589;
reg   [0:0] ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_addr_ready_ranking_1_0_reg_600;
reg   [0:0] ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_data_ready_ranking_1_0_reg_612;
reg   [0:0] ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_addr_ready_tmp_1_0_reg_624;
reg   [0:0] ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_data_ready_tmp_1_0_reg_636;
wire   [0:0] ap_phi_reg_pp0_iter0_data_ready_tmp_3_0_reg_648;
wire   [0:0] ap_phi_reg_pp0_iter0_addr_ready_tmp_3_0_reg_673;
wire   [0:0] ap_phi_reg_pp0_iter0_addr_ready_ranking_3_0_reg_698;
wire   [0:0] ap_phi_reg_pp0_iter0_data_ready_ranking_3_0_reg_723;
wire   [31:0] add_ln170_fu_2511_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_i_wr_2_0_reg_748;
reg   [31:0] ap_phi_mux_i_rd_req_degree_1_0_phi_fu_798_p6;
reg   [31:0] ap_phi_mux_i_rd_req_ranking_1_0_phi_fu_813_p6;
wire   [31:0] select_ln112_fu_2569_p3;
wire   [31:0] ap_phi_reg_pp0_iter1_i_rd_req_degree_1_0_reg_794;
wire   [0:0] icmp_ln109_fu_2518_p2;
wire   [0:0] icmp_ln109_1_fu_2537_p2;
wire   [31:0] select_ln119_fu_2629_p3;
wire   [31:0] ap_phi_reg_pp0_iter1_i_rd_req_ranking_1_0_reg_809;
wire   [0:0] icmp_ln116_fu_2578_p2;
wire   [0:0] icmp_ln116_1_fu_2597_p2;
wire   [511:0] ap_phi_reg_pp0_iter1_resp_degree_4_0_reg_824;
wire   [511:0] ap_phi_reg_pp0_iter1_resp_ranking_4_0_reg_840;
wire   [0:0] xor_ln137_fu_2644_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_valid_ranking_3_0_reg_856;
wire   [0:0] ap_phi_reg_pp0_iter1_valid_degree_3_0_reg_871;
wire   [31:0] select_ln137_fu_2651_p3;
wire   [31:0] ap_phi_reg_pp0_iter1_i_rd_resp_2_0_reg_886;
reg   [511:0] ap_phi_mux_resp_degree_5_0_phi_fu_904_p4;
reg   [511:0] resp_degree_5_0_reg_901;
reg   [511:0] ap_phi_mux_resp_ranking_5_0_phi_fu_915_p4;
reg   [511:0] resp_ranking_5_0_reg_912;
reg   [0:0] done_1_0_reg_923;
reg   [511:0] ap_phi_mux_resp_degree_4_1_phi_fu_1325_p6;
reg   [511:0] ap_phi_mux_resp_degree_2_1_phi_fu_939_p4;
wire    ap_block_pp1_stage0;
reg   [511:0] ap_phi_mux_resp_ranking_4_1_phi_fu_1341_p6;
reg   [511:0] ap_phi_mux_resp_ranking_2_1_phi_fu_950_p4;
reg   [0:0] ap_phi_mux_data_ready_tmp_0_1_phi_fu_962_p4;
reg   [0:0] ap_phi_mux_addr_ready_tmp_0_1_phi_fu_974_p4;
reg   [0:0] ap_phi_mux_valid_ranking_3_1_phi_fu_1357_p6;
reg   [0:0] ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4;
reg   [0:0] ap_phi_mux_valid_degree_3_1_phi_fu_1372_p6;
reg   [0:0] ap_phi_mux_valid_degree_0_1_phi_fu_998_p4;
reg   [0:0] ap_phi_mux_addr_ready_ranking_0_1_phi_fu_1010_p4;
reg   [0:0] ap_phi_mux_data_ready_ranking_0_1_phi_fu_1022_p4;
reg   [31:0] ap_phi_mux_i_rd_resp_2_1_phi_fu_1387_p6;
reg   [31:0] ap_phi_mux_i_rd_resp_0_1_phi_fu_1034_p4;
reg   [31:0] ap_phi_mux_i_wr_0_1_phi_fu_1046_p4;
reg   [511:0] ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4;
wire   [511:0] ap_phi_reg_pp1_iter0_p_Val2_3_1_reg_1053;
reg   [0:0] ap_phi_mux_valid_degree_1_1_phi_fu_1067_p4;
wire   [0:0] ap_phi_reg_pp1_iter0_valid_degree_1_1_reg_1064;
reg   [511:0] ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4;
wire   [511:0] ap_phi_reg_pp1_iter0_p_Val2_2_1_reg_1075;
reg   [0:0] ap_phi_mux_valid_ranking_1_1_phi_fu_1089_p4;
wire   [0:0] ap_phi_reg_pp1_iter0_valid_ranking_1_1_reg_1086;
reg   [0:0] ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4;
wire   [0:0] ap_phi_reg_pp1_iter0_addr_ready_ranking_1_1_reg_1097;
reg   [0:0] ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4;
wire   [0:0] ap_phi_reg_pp1_iter0_data_ready_ranking_1_1_reg_1109;
reg   [0:0] ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4;
wire   [0:0] ap_phi_reg_pp1_iter0_addr_ready_tmp_1_1_reg_1121;
reg   [0:0] ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4;
wire   [0:0] ap_phi_reg_pp1_iter0_data_ready_tmp_1_1_reg_1133;
wire   [0:0] ap_phi_reg_pp1_iter0_data_ready_tmp_3_1_reg_1145;
wire   [0:0] ap_phi_reg_pp1_iter0_addr_ready_tmp_3_1_reg_1170;
wire   [0:0] ap_phi_reg_pp1_iter0_addr_ready_ranking_3_1_reg_1195;
wire   [0:0] ap_phi_reg_pp1_iter0_data_ready_ranking_3_1_reg_1220;
wire   [31:0] add_ln170_1_fu_3485_p2;
wire   [31:0] ap_phi_reg_pp1_iter0_i_wr_2_1_reg_1245;
reg   [31:0] ap_phi_mux_i_rd_req_degree_1_1_phi_fu_1295_p6;
reg   [31:0] ap_phi_mux_i_rd_req_ranking_1_1_phi_fu_1310_p6;
wire   [31:0] select_ln112_1_fu_3543_p3;
wire   [31:0] ap_phi_reg_pp1_iter1_i_rd_req_degree_1_1_reg_1291;
wire   [0:0] icmp_ln109_2_fu_3492_p2;
wire   [0:0] icmp_ln109_3_fu_3511_p2;
wire   [31:0] select_ln119_1_fu_3603_p3;
wire   [31:0] ap_phi_reg_pp1_iter1_i_rd_req_ranking_1_1_reg_1306;
wire   [0:0] icmp_ln116_2_fu_3552_p2;
wire   [0:0] icmp_ln116_3_fu_3571_p2;
wire   [511:0] ap_phi_reg_pp1_iter1_resp_degree_4_1_reg_1321;
wire   [511:0] ap_phi_reg_pp1_iter1_resp_ranking_4_1_reg_1337;
wire   [0:0] xor_ln137_1_fu_3618_p2;
wire   [0:0] ap_phi_reg_pp1_iter1_valid_ranking_3_1_reg_1353;
wire   [0:0] ap_phi_reg_pp1_iter1_valid_degree_3_1_reg_1368;
wire   [31:0] select_ln137_1_fu_3625_p3;
wire   [31:0] ap_phi_reg_pp1_iter1_i_rd_resp_2_1_reg_1383;
reg   [511:0] ap_phi_mux_resp_degree_5_1_phi_fu_1401_p6;
reg   [511:0] resp_degree_5_1_reg_1398;
wire    ap_CS_fsm_state8;
reg   [511:0] ap_phi_mux_resp_ranking_5_1_phi_fu_1415_p6;
reg   [511:0] resp_ranking_5_1_reg_1412;
reg   [0:0] ready_1_1_218_reg_1426;
reg   [0:0] ready_0_1_219_reg_1435;
reg   [0:0] phi_ln49_reg_1444;
reg   [31:0] ap_phi_mux_i_resp_2_phi_fu_1593_p6;
reg   [31:0] ap_phi_mux_i_resp_0_phi_fu_1460_p4;
wire    ap_block_pp2_stage0;
reg   [0:0] ap_phi_mux_valid_3_phi_fu_1608_p6;
reg   [0:0] ap_phi_mux_ready_1_5_phi_fu_1562_p6;
wire   [0:0] ap_phi_mux_ready_1_3_phi_fu_1483_p4;
reg   [0:0] ap_phi_mux_ready_0_5_phi_fu_1578_p6;
wire   [0:0] ap_phi_mux_ready_0_3_phi_fu_1493_p4;
reg   [31:0] ap_phi_mux_i_req_1_phi_fu_1515_p6;
wire   [31:0] select_ln56_fu_3738_p3;
wire   [31:0] ap_phi_reg_pp2_iter1_i_req_1_reg_1511;
wire   [0:0] icmp_ln54_fu_3687_p2;
wire   [0:0] icmp_ln54_1_fu_3706_p2;
wire   [0:0] ap_phi_mux_valid_1_phi_fu_1529_p4;
wire   [0:0] ap_phi_reg_pp2_iter0_valid_1_reg_1526;
reg   [0:0] ap_phi_reg_pp2_iter1_valid_1_reg_1526;
reg   [0:0] ap_phi_mux_ready_0_4_phi_fu_1539_p4;
wire   [0:0] ap_phi_reg_pp2_iter1_ready_0_4_reg_1536;
reg   [0:0] ap_phi_mux_ready_1_4_phi_fu_1550_p4;
wire   [0:0] ap_phi_reg_pp2_iter1_ready_1_4_reg_1547;
wire   [0:0] ap_phi_reg_pp2_iter1_ready_1_5_reg_1558;
wire   [0:0] ap_phi_reg_pp2_iter1_ready_0_5_reg_1574;
wire   [0:0] xor_ln72_fu_4052_p2;
wire   [31:0] ap_phi_reg_pp2_iter1_i_resp_2_reg_1589;
wire   [31:0] select_ln72_fu_4060_p3;
wire   [0:0] ap_phi_reg_pp2_iter1_valid_3_reg_1604;
reg    grp_reg_VertexReq_s_fu_1699_ap_start_reg;
reg   [511:0] tmp_data_V_fu_282;
reg   [511:0] tmp_data_V_1_fu_286;
reg   [511:0] p_Val2_s_fu_290;
reg   [0:0] ready_0_1_fu_294;
wire    ap_CS_fsm_state13;
reg   [0:0] ready_1_1_fu_298;
wire   [0:0] scatter_req_q_fifo_V_read_nbread_fu_302_p2_0;
wire   [0:0] vertex_req_q_fifo_V_0_read_nbread_fu_308_p2_0;
wire   [0:0] grp_nbread_fu_314_p2_0;
wire   [0:0] grp_nbread_fu_320_p2_0;
wire   [1024:0] tmp_3_1_fu_2031_p34;
wire    ap_block_pp0_stage0_01001;
wire   [1024:0] tmp_1_1_fu_3904_p34;
wire    ap_block_pp2_stage0_01001;
wire   [63:0] tmp_31_fu_2505_p1;
wire   [63:0] tmp_32_fu_3479_p1;
wire    ap_block_pp1_stage0_01001;
wire   [511:0] tmp_data_V_5_fu_2416_p17;
wire   [511:0] tmp_data_V_6_fu_3390_p17;
wire   [511:0] tmp_data_V_7_fu_2453_p17;
wire   [511:0] tmp_data_V_8_fu_3427_p17;
wire   [63:0] tmp_fu_2558_p1;
wire   [63:0] tmp_29_fu_3532_p1;
wire   [63:0] tmp_4_fu_2618_p1;
wire   [63:0] tmp_30_fu_3592_p1;
wire   [0:0] vertex_req_q_fifo_V_1_read_nbread_fu_395_p2_0;
wire   [1024:0] tmp_3_2_fu_3005_p34;
wire   [1024:0] tmp_1_2_fu_3975_p34;
wire   [0:0] tmps_read_nbread_fu_428_p2_0;
wire   [31:0] p_Result_3_0_14_fu_2015_p4;
wire   [31:0] p_Result_2_0_14_fu_2005_p4;
wire   [31:0] p_Result_3_0_13_fu_1995_p4;
wire   [31:0] p_Result_2_0_13_fu_1985_p4;
wire   [31:0] p_Result_3_0_12_fu_1975_p4;
wire   [31:0] p_Result_2_0_12_fu_1965_p4;
wire   [31:0] p_Result_3_0_11_fu_1955_p4;
wire   [31:0] p_Result_2_0_11_fu_1945_p4;
wire   [31:0] p_Result_3_0_10_fu_1935_p4;
wire   [31:0] p_Result_2_0_10_fu_1925_p4;
wire   [31:0] p_Result_3_0_s_fu_1915_p4;
wire   [31:0] p_Result_2_0_s_fu_1905_p4;
wire   [31:0] p_Result_3_0_9_fu_1895_p4;
wire   [31:0] p_Result_2_0_9_fu_1885_p4;
wire   [31:0] p_Result_3_0_8_fu_1875_p4;
wire   [31:0] p_Result_2_0_8_fu_1865_p4;
wire   [31:0] p_Result_3_0_7_fu_1855_p4;
wire   [31:0] p_Result_2_0_7_fu_1845_p4;
wire   [31:0] p_Result_3_0_6_fu_1835_p4;
wire   [31:0] p_Result_2_0_6_fu_1825_p4;
wire   [31:0] p_Result_3_0_5_fu_1815_p4;
wire   [31:0] p_Result_2_0_5_fu_1805_p4;
wire   [31:0] p_Result_3_0_4_fu_1795_p4;
wire   [31:0] p_Result_2_0_4_fu_1785_p4;
wire   [31:0] p_Result_3_0_3_fu_1775_p4;
wire   [31:0] p_Result_2_0_3_fu_1765_p4;
wire   [31:0] p_Result_3_0_2_fu_1755_p4;
wire   [31:0] p_Result_2_0_2_fu_1745_p4;
wire   [31:0] p_Result_3_0_1_fu_1735_p4;
wire   [31:0] p_Result_2_0_1_fu_1725_p4;
wire   [31:0] trunc_ln647_1_fu_1721_p1;
wire   [31:0] trunc_ln647_fu_1717_p1;
wire   [31:0] val_assign_0_14_fu_2396_p4;
wire   [31:0] val_assign_0_13_fu_2376_p4;
wire   [31:0] val_assign_0_12_fu_2356_p4;
wire   [31:0] val_assign_0_11_fu_2336_p4;
wire   [31:0] val_assign_0_10_fu_2316_p4;
wire   [31:0] val_assign_0_s_fu_2296_p4;
wire   [31:0] val_assign_0_9_fu_2276_p4;
wire   [31:0] val_assign_0_8_fu_2256_p4;
wire   [31:0] val_assign_0_7_fu_2236_p4;
wire   [31:0] val_assign_0_6_fu_2216_p4;
wire   [31:0] val_assign_0_5_fu_2196_p4;
wire   [31:0] val_assign_0_4_fu_2176_p4;
wire   [31:0] val_assign_0_3_fu_2156_p4;
wire   [31:0] val_assign_0_2_fu_2136_p4;
wire   [31:0] val_assign_0_1_fu_2116_p4;
wire   [31:0] trunc_ln106_fu_2102_p1;
wire   [31:0] trunc_ln106_14_fu_2406_p4;
wire   [31:0] trunc_ln106_13_fu_2386_p4;
wire   [31:0] trunc_ln106_12_fu_2366_p4;
wire   [31:0] trunc_ln106_11_fu_2346_p4;
wire   [31:0] trunc_ln106_10_fu_2326_p4;
wire   [31:0] trunc_ln106_s_fu_2306_p4;
wire   [31:0] trunc_ln106_9_fu_2286_p4;
wire   [31:0] trunc_ln106_8_fu_2266_p4;
wire   [31:0] trunc_ln106_7_fu_2246_p4;
wire   [31:0] trunc_ln106_6_fu_2226_p4;
wire   [31:0] trunc_ln106_5_fu_2206_p4;
wire   [31:0] trunc_ln106_4_fu_2186_p4;
wire   [31:0] trunc_ln106_3_fu_2166_p4;
wire   [31:0] trunc_ln106_2_fu_2146_p4;
wire   [31:0] trunc_ln106_1_fu_2126_p4;
wire   [31:0] trunc_ln_fu_2106_p4;
wire   [31:0] add_ln154_fu_2490_p2;
wire   [27:0] tmp_25_fu_2495_p4;
wire   [32:0] zext_ln109_1_fu_2527_p1;
wire   [32:0] zext_ln109_fu_2523_p1;
wire   [32:0] add_ln109_fu_2531_p2;
wire   [31:0] add_ln112_fu_2543_p2;
wire   [27:0] tmp_1_fu_2548_p4;
wire   [0:0] select_ln112_fu_2569_p0;
wire   [31:0] add_ln114_fu_2563_p2;
wire   [32:0] zext_ln116_1_fu_2587_p1;
wire   [32:0] zext_ln116_fu_2583_p1;
wire   [32:0] add_ln116_fu_2591_p2;
wire   [31:0] add_ln119_fu_2603_p2;
wire   [27:0] tmp_3_fu_2608_p4;
wire   [0:0] select_ln119_fu_2629_p0;
wire   [31:0] add_ln121_fu_2623_p2;
wire   [31:0] add_ln138_fu_2638_p2;
wire   [31:0] p_Result_3_1_14_fu_2989_p4;
wire   [31:0] p_Result_2_1_14_fu_2979_p4;
wire   [31:0] p_Result_3_1_13_fu_2969_p4;
wire   [31:0] p_Result_2_1_13_fu_2959_p4;
wire   [31:0] p_Result_3_1_12_fu_2949_p4;
wire   [31:0] p_Result_2_1_12_fu_2939_p4;
wire   [31:0] p_Result_3_1_11_fu_2929_p4;
wire   [31:0] p_Result_2_1_11_fu_2919_p4;
wire   [31:0] p_Result_3_1_10_fu_2909_p4;
wire   [31:0] p_Result_2_1_10_fu_2899_p4;
wire   [31:0] p_Result_3_1_s_fu_2889_p4;
wire   [31:0] p_Result_2_1_s_fu_2879_p4;
wire   [31:0] p_Result_3_1_9_fu_2869_p4;
wire   [31:0] p_Result_2_1_9_fu_2859_p4;
wire   [31:0] p_Result_3_1_8_fu_2849_p4;
wire   [31:0] p_Result_2_1_8_fu_2839_p4;
wire   [31:0] p_Result_3_1_7_fu_2829_p4;
wire   [31:0] p_Result_2_1_7_fu_2819_p4;
wire   [31:0] p_Result_3_1_6_fu_2809_p4;
wire   [31:0] p_Result_2_1_6_fu_2799_p4;
wire   [31:0] p_Result_3_1_5_fu_2789_p4;
wire   [31:0] p_Result_2_1_5_fu_2779_p4;
wire   [31:0] p_Result_3_1_4_fu_2769_p4;
wire   [31:0] p_Result_2_1_4_fu_2759_p4;
wire   [31:0] p_Result_3_1_3_fu_2749_p4;
wire   [31:0] p_Result_2_1_3_fu_2739_p4;
wire   [31:0] p_Result_3_1_2_fu_2729_p4;
wire   [31:0] p_Result_2_1_2_fu_2719_p4;
wire   [31:0] p_Result_3_1_1_fu_2709_p4;
wire   [31:0] p_Result_2_1_1_fu_2699_p4;
wire   [31:0] trunc_ln647_3_fu_2695_p1;
wire   [31:0] trunc_ln647_2_fu_2691_p1;
wire   [31:0] val_assign_190_14_fu_3370_p4;
wire   [31:0] val_assign_190_13_fu_3350_p4;
wire   [31:0] val_assign_190_12_fu_3330_p4;
wire   [31:0] val_assign_190_11_fu_3310_p4;
wire   [31:0] val_assign_190_10_fu_3290_p4;
wire   [31:0] val_assign_190_s_fu_3270_p4;
wire   [31:0] val_assign_190_9_fu_3250_p4;
wire   [31:0] val_assign_190_8_fu_3230_p4;
wire   [31:0] val_assign_190_7_fu_3210_p4;
wire   [31:0] val_assign_190_6_fu_3190_p4;
wire   [31:0] val_assign_190_5_fu_3170_p4;
wire   [31:0] val_assign_190_4_fu_3150_p4;
wire   [31:0] val_assign_190_3_fu_3130_p4;
wire   [31:0] val_assign_190_2_fu_3110_p4;
wire   [31:0] val_assign_190_1_fu_3090_p4;
wire   [31:0] trunc_ln106_31_fu_3076_p1;
wire   [31:0] trunc_ln106_30_fu_3380_p4;
wire   [31:0] trunc_ln106_29_fu_3360_p4;
wire   [31:0] trunc_ln106_28_fu_3340_p4;
wire   [31:0] trunc_ln106_27_fu_3320_p4;
wire   [31:0] trunc_ln106_26_fu_3300_p4;
wire   [31:0] trunc_ln106_25_fu_3280_p4;
wire   [31:0] trunc_ln106_24_fu_3260_p4;
wire   [31:0] trunc_ln106_23_fu_3240_p4;
wire   [31:0] trunc_ln106_22_fu_3220_p4;
wire   [31:0] trunc_ln106_21_fu_3200_p4;
wire   [31:0] trunc_ln106_20_fu_3180_p4;
wire   [31:0] trunc_ln106_19_fu_3160_p4;
wire   [31:0] trunc_ln106_18_fu_3140_p4;
wire   [31:0] trunc_ln106_17_fu_3120_p4;
wire   [31:0] trunc_ln106_16_fu_3100_p4;
wire   [31:0] trunc_ln106_15_fu_3080_p4;
wire   [31:0] add_ln154_1_fu_3464_p2;
wire   [27:0] tmp_26_fu_3469_p4;
wire   [32:0] zext_ln109_3_fu_3501_p1;
wire   [32:0] zext_ln109_2_fu_3497_p1;
wire   [32:0] add_ln109_1_fu_3505_p2;
wire   [31:0] add_ln112_1_fu_3517_p2;
wire   [27:0] tmp_23_fu_3522_p4;
wire   [0:0] select_ln112_1_fu_3543_p0;
wire   [31:0] add_ln114_1_fu_3537_p2;
wire   [32:0] zext_ln116_3_fu_3561_p1;
wire   [32:0] zext_ln116_2_fu_3557_p1;
wire   [32:0] add_ln116_1_fu_3565_p2;
wire   [31:0] add_ln119_1_fu_3577_p2;
wire   [27:0] tmp_24_fu_3582_p4;
wire   [0:0] select_ln119_1_fu_3603_p0;
wire   [31:0] add_ln121_1_fu_3597_p2;
wire   [31:0] add_ln138_1_fu_3612_p2;
wire   [32:0] zext_ln54_1_fu_3696_p1;
wire   [32:0] zext_ln54_fu_3692_p1;
wire   [32:0] add_ln54_fu_3700_p2;
wire   [31:0] add_ln56_fu_3712_p2;
wire   [27:0] addr_assign_fu_3717_p4;
wire   [0:0] select_ln56_fu_3738_p0;
wire   [31:0] i_req_fu_3732_p2;
wire   [31:0] tmp_28_fu_3894_p4;
wire   [31:0] tmp_27_fu_3884_p4;
wire   [31:0] tmp_22_fu_3874_p4;
wire   [31:0] tmp_21_fu_3864_p4;
wire   [31:0] tmp_20_fu_3854_p4;
wire   [31:0] tmp_19_fu_3844_p4;
wire   [31:0] tmp_18_fu_3834_p4;
wire   [31:0] tmp_17_fu_3824_p4;
wire   [31:0] tmp_16_fu_3814_p4;
wire   [31:0] tmp_15_fu_3804_p4;
wire   [31:0] tmp_14_fu_3794_p4;
wire   [31:0] tmp_11_fu_3784_p4;
wire   [31:0] tmp_10_fu_3774_p4;
wire   [31:0] tmp_9_fu_3764_p4;
wire   [31:0] tmp_7_fu_3754_p4;
wire   [31:0] empty_221_fu_3750_p1;
wire   [31:0] i_resp_fu_4046_p2;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_921;
reg    ap_condition_498;
reg    ap_condition_502;
reg    ap_condition_321;
reg    ap_condition_702;
reg    ap_condition_705;
reg    ap_condition_368;
reg    ap_condition_486;
reg    ap_condition_490;
reg    ap_condition_692;
reg    ap_condition_695;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 grp_reg_VertexReq_s_fu_1699_ap_start_reg = 1'b0;
end

VertexMem_reg_VertexReq_s grp_reg_VertexReq_s_fu_1699(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_reg_VertexReq_s_fu_1699_ap_start),
    .ap_done(grp_reg_VertexReq_s_fu_1699_ap_done),
    .ap_idle(grp_reg_VertexReq_s_fu_1699_ap_idle),
    .ap_ready(grp_reg_VertexReq_s_fu_1699_ap_ready),
    .agg_result_offset_write(elem_val_offset_reg_4135),
    .agg_result_length_write(elem_val_length_reg_4140),
    .ap_return_0(grp_reg_VertexReq_s_fu_1699_ap_return_0),
    .ap_return_1(grp_reg_VertexReq_s_fu_1699_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln105_fu_1707_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln105_1_fu_2681_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln51_fu_3669_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((ap_phi_mux_phi_ln49_phi_fu_1448_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((ap_phi_mux_phi_ln49_phi_fu_1448_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_reg_VertexReq_s_fu_1699_ap_start_reg <= 1'b0;
    end else begin
        if (((empty_n_fu_1655_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_reg_VertexReq_s_fu_1699_ap_start_reg <= 1'b1;
        end else if ((grp_reg_VertexReq_s_fu_1699_ap_ready == 1'b1)) begin
            grp_reg_VertexReq_s_fu_1699_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        addr_ready_ranking_0_0_reg_509 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_ready_ranking_0_0_reg_509 <= addr_ready_ranking_3_0_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        addr_ready_ranking_0_1_reg_1006 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        addr_ready_ranking_0_1_reg_1006 <= addr_ready_ranking_3_1_reg_1195;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_ready_ranking_3_0_reg_698 <= ap_phi_mux_addr_ready_ranking_0_0_phi_fu_513_p4;
    end else if (((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_ready_ranking_3_0_reg_698 <= ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4;
    end else if ((((ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        addr_ready_ranking_3_0_reg_698 <= 1'd1;
    end else if (((ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_ready_ranking_3_0_reg_698 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_ready_ranking_3_0_reg_698 <= ap_phi_reg_pp0_iter0_addr_ready_ranking_3_0_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        addr_ready_ranking_3_1_reg_1195 <= ap_phi_mux_addr_ready_ranking_0_1_phi_fu_1010_p4;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        addr_ready_ranking_3_1_reg_1195 <= ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        addr_ready_ranking_3_1_reg_1195 <= 1'd1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        addr_ready_ranking_3_1_reg_1195 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        addr_ready_ranking_3_1_reg_1195 <= ap_phi_reg_pp1_iter0_addr_ready_ranking_3_1_reg_1195;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        addr_ready_tmp_0_0_reg_473 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_ready_tmp_0_0_reg_473 <= addr_ready_tmp_3_0_reg_673;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        addr_ready_tmp_0_1_reg_970 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        addr_ready_tmp_0_1_reg_970 <= addr_ready_tmp_3_1_reg_1170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_ready_tmp_3_0_reg_673 <= ap_phi_mux_addr_ready_tmp_0_0_phi_fu_477_p4;
    end else if ((((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        addr_ready_tmp_3_0_reg_673 <= ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4;
    end else if (((ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_ready_tmp_3_0_reg_673 <= 1'd1;
    end else if (((ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_ready_tmp_3_0_reg_673 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_ready_tmp_3_0_reg_673 <= ap_phi_reg_pp0_iter0_addr_ready_tmp_3_0_reg_673;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        addr_ready_tmp_3_1_reg_1170 <= ap_phi_mux_addr_ready_tmp_0_1_phi_fu_974_p4;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        addr_ready_tmp_3_1_reg_1170 <= ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        addr_ready_tmp_3_1_reg_1170 <= 1'd1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        addr_ready_tmp_3_1_reg_1170 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        addr_ready_tmp_3_1_reg_1170 <= ap_phi_reg_pp1_iter0_addr_ready_tmp_3_1_reg_1170;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_921)) begin
        if (((icmp_ln51_fu_3669_p2 == 1'd1) & (ap_phi_mux_valid_0_phi_fu_1472_p4 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_valid_1_reg_1526 <= tmps_read_nbread_fu_428_p2_0;
        end else if (((ap_phi_mux_valid_0_phi_fu_1472_p4 == 1'd1) & (icmp_ln51_fu_3669_p2 == 1'd1))) begin
            ap_phi_reg_pp2_iter1_valid_1_reg_1526 <= ap_phi_mux_valid_0_phi_fu_1472_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_valid_1_reg_1526 <= ap_phi_reg_pp2_iter0_valid_1_reg_1526;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        data_ready_ranking_0_0_reg_521 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_ready_ranking_0_0_reg_521 <= data_ready_ranking_3_0_reg_723;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        data_ready_ranking_0_1_reg_1018 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_ready_ranking_0_1_reg_1018 <= data_ready_ranking_3_1_reg_1220;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_ready_ranking_3_0_reg_723 <= ap_phi_mux_data_ready_ranking_0_0_phi_fu_525_p4;
    end else if ((((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_ready_ranking_3_0_reg_723 <= ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4;
    end else if ((((ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_ready_ranking_3_0_reg_723 <= 1'd1;
    end else if (((ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_ready_ranking_3_0_reg_723 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_ready_ranking_3_0_reg_723 <= ap_phi_reg_pp0_iter0_data_ready_ranking_3_0_reg_723;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_ready_ranking_3_1_reg_1220 <= ap_phi_mux_data_ready_ranking_0_1_phi_fu_1022_p4;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        data_ready_ranking_3_1_reg_1220 <= ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        data_ready_ranking_3_1_reg_1220 <= 1'd1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_ready_ranking_3_1_reg_1220 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_ready_ranking_3_1_reg_1220 <= ap_phi_reg_pp1_iter0_data_ready_ranking_3_1_reg_1220;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        data_ready_tmp_0_0_reg_461 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_ready_tmp_0_0_reg_461 <= data_ready_tmp_3_0_reg_648;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        data_ready_tmp_0_1_reg_958 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_ready_tmp_0_1_reg_958 <= data_ready_tmp_3_1_reg_1145;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_ready_tmp_3_0_reg_648 <= ap_phi_mux_data_ready_tmp_0_0_phi_fu_465_p4;
    end else if ((((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_ready_tmp_3_0_reg_648 <= ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4;
    end else if (((ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_ready_tmp_3_0_reg_648 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_ready_tmp_3_0_reg_648 <= ap_phi_reg_pp0_iter0_data_ready_tmp_3_0_reg_648;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_ready_tmp_3_1_reg_1145 <= ap_phi_mux_data_ready_tmp_0_1_phi_fu_962_p4;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        data_ready_tmp_3_1_reg_1145 <= ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_ready_tmp_3_1_reg_1145 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_ready_tmp_3_1_reg_1145 <= ap_phi_reg_pp1_iter0_data_ready_tmp_3_1_reg_1145;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_reg_4145 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        done_1_0_reg_923 <= 1'd1;
    end else if (((p_vld4_fu_1677_p1 == 1'd0) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        done_1_0_reg_923 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_rd_req_degree_0_0_reg_772 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_rd_req_degree_0_0_reg_772 <= ap_phi_mux_i_rd_req_degree_1_0_phi_fu_798_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_rd_req_degree_0_1_reg_1269 <= 32'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_rd_req_degree_0_1_reg_1269 <= ap_phi_mux_i_rd_req_degree_1_1_phi_fu_1295_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_rd_req_ranking_0_0_reg_783 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_rd_req_ranking_0_0_reg_783 <= ap_phi_mux_i_rd_req_ranking_1_0_phi_fu_813_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_rd_req_ranking_0_1_reg_1280 <= 32'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_rd_req_ranking_0_1_reg_1280 <= ap_phi_mux_i_rd_req_ranking_1_1_phi_fu_1310_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_rd_resp_0_0_reg_533 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_rd_resp_0_0_reg_533 <= ap_phi_mux_i_rd_resp_2_0_phi_fu_890_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_rd_resp_0_1_reg_1030 <= 32'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_rd_resp_0_1_reg_1030 <= ap_phi_mux_i_rd_resp_2_1_phi_fu_1387_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln49_phi_fu_1448_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        i_req_0_reg_1500 <= 32'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_reg_4279 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_req_0_reg_1500 <= ap_phi_mux_i_req_1_phi_fu_1515_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln49_phi_fu_1448_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        i_resp_0_reg_1456 <= 32'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_reg_4279 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_resp_0_reg_1456 <= ap_phi_mux_i_resp_2_phi_fu_1593_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_wr_0_0_reg_545 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_wr_0_0_reg_545 <= i_wr_2_0_reg_748;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_wr_0_1_reg_1042 <= 32'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_wr_0_1_reg_1042 <= i_wr_2_1_reg_1245;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        i_wr_2_0_reg_748 <= ap_phi_mux_i_wr_0_0_phi_fu_549_p4;
    end else if (((ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_wr_2_0_reg_748 <= add_ln170_fu_2511_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_wr_2_0_reg_748 <= ap_phi_reg_pp0_iter0_i_wr_2_0_reg_748;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        i_wr_2_1_reg_1245 <= ap_phi_mux_i_wr_0_1_phi_fu_1046_p4;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_wr_2_1_reg_1245 <= add_ln170_1_fu_3485_p2;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_wr_2_1_reg_1245 <= ap_phi_reg_pp1_iter0_i_wr_2_1_reg_1245;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_condition_502)) begin
            p_Val2_2_0_reg_578 <= rankings_read_data_V_data_V_dout;
        end else if ((1'b1 == ap_condition_498)) begin
            p_Val2_2_0_reg_578 <= ap_phi_mux_resp_ranking_2_0_phi_fu_454_p4;
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_2_0_reg_578 <= ap_phi_reg_pp0_iter0_p_Val2_2_0_reg_578;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_368)) begin
        if ((1'b1 == ap_condition_705)) begin
            p_Val2_2_1_reg_1075 <= rankings_read_data_V_data_V_dout;
        end else if ((1'b1 == ap_condition_702)) begin
            p_Val2_2_1_reg_1075 <= ap_phi_mux_resp_ranking_2_1_phi_fu_950_p4;
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_2_1_reg_1075 <= ap_phi_reg_pp1_iter0_p_Val2_2_1_reg_1075;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_condition_490)) begin
            p_Val2_3_0_reg_556 <= degrees_read_data_V_data_V_dout;
        end else if ((1'b1 == ap_condition_486)) begin
            p_Val2_3_0_reg_556 <= ap_phi_mux_resp_degree_2_0_phi_fu_444_p4;
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_3_0_reg_556 <= ap_phi_reg_pp0_iter0_p_Val2_3_0_reg_556;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_368)) begin
        if ((1'b1 == ap_condition_695)) begin
            p_Val2_3_1_reg_1053 <= degrees_read_data_V_data_V_dout;
        end else if ((1'b1 == ap_condition_692)) begin
            p_Val2_3_1_reg_1053 <= ap_phi_mux_resp_degree_2_1_phi_fu_939_p4;
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_3_1_reg_1053 <= ap_phi_reg_pp1_iter0_p_Val2_3_1_reg_1053;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln49_phi_fu_1448_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        phi_ln49_reg_1444 <= xor_ln49_fu_3651_p2;
    end else if (((grp_reg_VertexReq_s_fu_1699_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        phi_ln49_reg_1444 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln49_phi_fu_1448_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        ready_0_1_219_reg_1435 <= and_ln49_1_fu_3663_p2;
    end else if (((grp_reg_VertexReq_s_fu_1699_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        ready_0_1_219_reg_1435 <= ready_0_1_load_reg_4121;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln49_phi_fu_1448_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        ready_0_3_reg_1490 <= and_ln49_1_fu_3663_p2;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_reg_4279 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ready_0_3_reg_1490 <= ap_phi_mux_ready_0_5_phi_fu_1578_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln49_phi_fu_1448_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        ready_1_1_218_reg_1426 <= and_ln49_fu_3657_p2;
    end else if (((grp_reg_VertexReq_s_fu_1699_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        ready_1_1_218_reg_1426 <= ready_1_1_load_reg_4126;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln49_phi_fu_1448_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        ready_1_3_reg_1480 <= and_ln49_fu_3657_p2;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_reg_4279 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ready_1_3_reg_1480 <= ap_phi_mux_ready_1_5_phi_fu_1562_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        resp_degree_2_0_reg_441 <= tmp_data_V_1_fu_286;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resp_degree_2_0_reg_441 <= ap_phi_mux_resp_degree_4_0_phi_fu_828_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        resp_degree_2_1_reg_936 <= ap_phi_mux_resp_degree_5_0_phi_fu_904_p4;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        resp_degree_2_1_reg_936 <= ap_phi_mux_resp_degree_4_1_phi_fu_1325_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_reg_4145 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        resp_degree_5_0_reg_901 <= resp_degree_2_0_reg_441;
    end else if (((p_vld4_fu_1677_p1 == 1'd0) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        resp_degree_5_0_reg_901 <= tmp_data_V_1_fu_286;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_reg_4198 == 1'd1) & (done_1_0_reg_923 == 1'd0) & (empty_n_reg_4131 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        resp_degree_5_1_reg_1398 <= resp_degree_2_1_reg_936;
    end else if ((((ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (p_vld3_fu_2659_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        resp_degree_5_1_reg_1398 <= ap_phi_mux_resp_degree_5_0_phi_fu_904_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        resp_ranking_2_0_reg_451 <= tmp_data_V_fu_282;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resp_ranking_2_0_reg_451 <= ap_phi_mux_resp_ranking_4_0_phi_fu_844_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        resp_ranking_2_1_reg_947 <= ap_phi_mux_resp_ranking_5_0_phi_fu_915_p4;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        resp_ranking_2_1_reg_947 <= ap_phi_mux_resp_ranking_4_1_phi_fu_1341_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_reg_4145 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        resp_ranking_5_0_reg_912 <= resp_ranking_2_0_reg_451;
    end else if (((p_vld4_fu_1677_p1 == 1'd0) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        resp_ranking_5_0_reg_912 <= tmp_data_V_fu_282;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_reg_4198 == 1'd1) & (done_1_0_reg_923 == 1'd0) & (empty_n_reg_4131 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        resp_ranking_5_1_reg_1412 <= resp_ranking_2_1_reg_947;
    end else if ((((ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (p_vld3_fu_2659_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        resp_ranking_5_1_reg_1412 <= ap_phi_mux_resp_ranking_5_0_phi_fu_915_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln49_phi_fu_1448_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        valid_0_reg_1468 <= 1'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_reg_4279 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        valid_0_reg_1468 <= ap_phi_mux_valid_3_phi_fu_1608_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        valid_degree_0_0_reg_497 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        valid_degree_0_0_reg_497 <= ap_phi_mux_valid_degree_3_0_phi_fu_875_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        valid_degree_0_1_reg_994 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        valid_degree_0_1_reg_994 <= ap_phi_mux_valid_degree_3_1_phi_fu_1372_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_condition_490)) begin
            valid_degree_1_0_reg_567 <= grp_nbread_fu_314_p2_0;
        end else if ((1'b1 == ap_condition_486)) begin
            valid_degree_1_0_reg_567 <= ap_phi_mux_valid_degree_0_0_phi_fu_501_p4;
        end else if ((1'b1 == 1'b1)) begin
            valid_degree_1_0_reg_567 <= ap_phi_reg_pp0_iter0_valid_degree_1_0_reg_567;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_368)) begin
        if ((1'b1 == ap_condition_695)) begin
            valid_degree_1_1_reg_1064 <= grp_nbread_fu_314_p2_0;
        end else if ((1'b1 == ap_condition_692)) begin
            valid_degree_1_1_reg_1064 <= ap_phi_mux_valid_degree_0_1_phi_fu_998_p4;
        end else if ((1'b1 == 1'b1)) begin
            valid_degree_1_1_reg_1064 <= ap_phi_reg_pp1_iter0_valid_degree_1_1_reg_1064;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        valid_ranking_0_0_reg_485 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        valid_ranking_0_0_reg_485 <= ap_phi_mux_valid_ranking_3_0_phi_fu_860_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        valid_ranking_0_1_reg_982 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        valid_ranking_0_1_reg_982 <= ap_phi_mux_valid_ranking_3_1_phi_fu_1357_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_condition_502)) begin
            valid_ranking_1_0_reg_589 <= grp_nbread_fu_320_p2_0;
        end else if ((1'b1 == ap_condition_498)) begin
            valid_ranking_1_0_reg_589 <= ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4;
        end else if ((1'b1 == 1'b1)) begin
            valid_ranking_1_0_reg_589 <= ap_phi_reg_pp0_iter0_valid_ranking_1_0_reg_589;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_368)) begin
        if ((1'b1 == ap_condition_705)) begin
            valid_ranking_1_1_reg_1086 <= grp_nbread_fu_320_p2_0;
        end else if ((1'b1 == ap_condition_702)) begin
            valid_ranking_1_1_reg_1086 <= ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4;
        end else if ((1'b1 == 1'b1)) begin
            valid_ranking_1_1_reg_1086 <= ap_phi_reg_pp1_iter0_valid_ranking_1_1_reg_1086;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln136_1_reg_4225 <= and_ln136_1_fu_2999_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_1712_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln136_reg_4172 <= and_ln136_fu_2025_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        elem_val_length_1_new69_1_reg_4209 <= {{vertex_req_q_fifo_V_1_dout[63:32]}};
        p_vld3_reg_4198 <= vertex_req_q_fifo_V_1_read_nbread_fu_395_p2_0;
        trunc_ln166_1_reg_4202 <= trunc_ln166_1_fu_2667_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        elem_val_length_1_new_reg_4156 <= {{vertex_req_q_fifo_V_0_dout[63:32]}};
        p_vld4_reg_4145 <= vertex_req_q_fifo_V_0_read_nbread_fu_308_p2_0;
        trunc_ln166_reg_4149 <= trunc_ln166_fu_1685_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        elem_val_length_reg_4140 <= {{scatter_req_q_fifo_V_dout[63:32]}};
        elem_val_offset_reg_4135 <= elem_val_offset_fu_1663_p1;
        empty_n_reg_4131 <= scatter_req_q_fifo_V_read_nbread_fu_302_p2_0;
        ready_0_1_load_reg_4121 <= ready_0_1_fu_294;
        ready_1_1_load_reg_4126 <= ready_1_1_fu_298;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == and_ln136_1_fu_2999_p2) & (icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        full_n_471_1_reg_4229 <= vertex_out_q_fifo_V_1_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln136_fu_2025_p2) & (icmp_ln125_fu_1712_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        full_n_s_reg_4176 <= vertex_out_q_fifo_V_0_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln105_1_reg_4217 <= icmp_ln105_1_fu_2681_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln105_reg_4164 <= icmp_ln105_fu_1707_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln125_1_reg_4221 <= icmp_ln125_1_fu_2686_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln125_reg_4168 <= icmp_ln125_fu_1712_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln51_reg_4279 <= icmp_ln51_fu_3669_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_fu_3669_p2 == 1'd1) & (ap_phi_mux_valid_0_phi_fu_1472_p4 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        p_Val2_s_fu_290 <= tmps_read_data_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ready_0_1_fu_294 <= ready_0_3_reg_1490;
        ready_1_1_fu_298 <= ready_1_3_reg_1480;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_reg_VertexReq_s_fu_1699_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        req_length_reg_4256 <= grp_reg_VertexReq_s_fu_1699_ap_return_1;
        req_offset_reg_4251 <= grp_reg_VertexReq_s_fu_1699_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_reg_4131 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_data_V_1_fu_286 <= ap_phi_mux_resp_degree_5_1_phi_fu_1401_p6;
        tmp_data_V_fu_282 <= ap_phi_mux_resp_ranking_5_1_phi_fu_1415_p6;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_addr_ready_ranking_0_0_phi_fu_513_p4 = addr_ready_ranking_3_0_reg_698;
    end else begin
        ap_phi_mux_addr_ready_ranking_0_0_phi_fu_513_p4 = addr_ready_ranking_0_0_reg_509;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_addr_ready_ranking_0_1_phi_fu_1010_p4 = addr_ready_ranking_3_1_reg_1195;
    end else begin
        ap_phi_mux_addr_ready_ranking_0_1_phi_fu_1010_p4 = addr_ready_ranking_0_1_reg_1006;
    end
end

always @ (*) begin
    if (((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1))) begin
        if ((ap_phi_mux_addr_ready_ranking_0_0_phi_fu_513_p4 == 1'd1)) begin
            ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 = ap_phi_mux_addr_ready_ranking_0_0_phi_fu_513_p4;
        end else if ((ap_phi_mux_addr_ready_ranking_0_0_phi_fu_513_p4 == 1'd0)) begin
            ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 = rankings_write_addr_V_full_n;
        end else begin
            ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 = ap_phi_reg_pp0_iter0_addr_ready_ranking_1_0_reg_600;
        end
    end else begin
        ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 = ap_phi_reg_pp0_iter0_addr_ready_ranking_1_0_reg_600;
    end
end

always @ (*) begin
    if (((tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1))) begin
        if ((ap_phi_mux_addr_ready_ranking_0_1_phi_fu_1010_p4 == 1'd1)) begin
            ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 = ap_phi_mux_addr_ready_ranking_0_1_phi_fu_1010_p4;
        end else if ((ap_phi_mux_addr_ready_ranking_0_1_phi_fu_1010_p4 == 1'd0)) begin
            ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 = rankings_write_addr_V_full_n;
        end else begin
            ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 = ap_phi_reg_pp1_iter0_addr_ready_ranking_1_1_reg_1097;
        end
    end else begin
        ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 = ap_phi_reg_pp1_iter0_addr_ready_ranking_1_1_reg_1097;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_addr_ready_tmp_0_0_phi_fu_477_p4 = addr_ready_tmp_3_0_reg_673;
    end else begin
        ap_phi_mux_addr_ready_tmp_0_0_phi_fu_477_p4 = addr_ready_tmp_0_0_reg_473;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_addr_ready_tmp_0_1_phi_fu_974_p4 = addr_ready_tmp_3_1_reg_1170;
    end else begin
        ap_phi_mux_addr_ready_tmp_0_1_phi_fu_974_p4 = addr_ready_tmp_0_1_reg_970;
    end
end

always @ (*) begin
    if (((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1))) begin
        if ((ap_phi_mux_addr_ready_tmp_0_0_phi_fu_477_p4 == 1'd1)) begin
            ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 = ap_phi_mux_addr_ready_tmp_0_0_phi_fu_477_p4;
        end else if ((ap_phi_mux_addr_ready_tmp_0_0_phi_fu_477_p4 == 1'd0)) begin
            ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 = tmps_write_addr_V_full_n;
        end else begin
            ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 = ap_phi_reg_pp0_iter0_addr_ready_tmp_1_0_reg_624;
        end
    end else begin
        ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 = ap_phi_reg_pp0_iter0_addr_ready_tmp_1_0_reg_624;
    end
end

always @ (*) begin
    if (((tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1))) begin
        if ((ap_phi_mux_addr_ready_tmp_0_1_phi_fu_974_p4 == 1'd1)) begin
            ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 = ap_phi_mux_addr_ready_tmp_0_1_phi_fu_974_p4;
        end else if ((ap_phi_mux_addr_ready_tmp_0_1_phi_fu_974_p4 == 1'd0)) begin
            ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 = tmps_write_addr_V_full_n;
        end else begin
            ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 = ap_phi_reg_pp1_iter0_addr_ready_tmp_1_1_reg_1121;
        end
    end else begin
        ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 = ap_phi_reg_pp1_iter0_addr_ready_tmp_1_1_reg_1121;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_ready_ranking_0_0_phi_fu_525_p4 = data_ready_ranking_3_0_reg_723;
    end else begin
        ap_phi_mux_data_ready_ranking_0_0_phi_fu_525_p4 = data_ready_ranking_0_0_reg_521;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_data_ready_ranking_0_1_phi_fu_1022_p4 = data_ready_ranking_3_1_reg_1220;
    end else begin
        ap_phi_mux_data_ready_ranking_0_1_phi_fu_1022_p4 = data_ready_ranking_0_1_reg_1018;
    end
end

always @ (*) begin
    if (((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1))) begin
        if ((ap_phi_mux_data_ready_ranking_0_0_phi_fu_525_p4 == 1'd1)) begin
            ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 = ap_phi_mux_data_ready_ranking_0_0_phi_fu_525_p4;
        end else if ((ap_phi_mux_data_ready_ranking_0_0_phi_fu_525_p4 == 1'd0)) begin
            ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 = rankings_write_data_V_data_V_full_n;
        end else begin
            ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 = ap_phi_reg_pp0_iter0_data_ready_ranking_1_0_reg_612;
        end
    end else begin
        ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 = ap_phi_reg_pp0_iter0_data_ready_ranking_1_0_reg_612;
    end
end

always @ (*) begin
    if (((tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1))) begin
        if ((ap_phi_mux_data_ready_ranking_0_1_phi_fu_1022_p4 == 1'd1)) begin
            ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 = ap_phi_mux_data_ready_ranking_0_1_phi_fu_1022_p4;
        end else if ((ap_phi_mux_data_ready_ranking_0_1_phi_fu_1022_p4 == 1'd0)) begin
            ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 = rankings_write_data_V_data_V_full_n;
        end else begin
            ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 = ap_phi_reg_pp1_iter0_data_ready_ranking_1_1_reg_1109;
        end
    end else begin
        ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 = ap_phi_reg_pp1_iter0_data_ready_ranking_1_1_reg_1109;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_ready_tmp_0_0_phi_fu_465_p4 = data_ready_tmp_3_0_reg_648;
    end else begin
        ap_phi_mux_data_ready_tmp_0_0_phi_fu_465_p4 = data_ready_tmp_0_0_reg_461;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_data_ready_tmp_0_1_phi_fu_962_p4 = data_ready_tmp_3_1_reg_1145;
    end else begin
        ap_phi_mux_data_ready_tmp_0_1_phi_fu_962_p4 = data_ready_tmp_0_1_reg_958;
    end
end

always @ (*) begin
    if (((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1))) begin
        if ((ap_phi_mux_data_ready_tmp_0_0_phi_fu_465_p4 == 1'd1)) begin
            ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 = ap_phi_mux_data_ready_tmp_0_0_phi_fu_465_p4;
        end else if ((ap_phi_mux_data_ready_tmp_0_0_phi_fu_465_p4 == 1'd0)) begin
            ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 = tmps_write_data_V_data_V_full_n;
        end else begin
            ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 = ap_phi_reg_pp0_iter0_data_ready_tmp_1_0_reg_636;
        end
    end else begin
        ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 = ap_phi_reg_pp0_iter0_data_ready_tmp_1_0_reg_636;
    end
end

always @ (*) begin
    if (((tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1))) begin
        if ((ap_phi_mux_data_ready_tmp_0_1_phi_fu_962_p4 == 1'd1)) begin
            ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 = ap_phi_mux_data_ready_tmp_0_1_phi_fu_962_p4;
        end else if ((ap_phi_mux_data_ready_tmp_0_1_phi_fu_962_p4 == 1'd0)) begin
            ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 = tmps_write_data_V_data_V_full_n;
        end else begin
            ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 = ap_phi_reg_pp1_iter0_data_ready_tmp_1_1_reg_1133;
        end
    end else begin
        ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 = ap_phi_reg_pp1_iter0_data_ready_tmp_1_1_reg_1133;
    end
end

always @ (*) begin
    if (((p_vld4_reg_4145 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_done_1_0_phi_fu_927_p4 = 1'd1;
    end else begin
        ap_phi_mux_done_1_0_phi_fu_927_p4 = done_1_0_reg_923;
    end
end

always @ (*) begin
    if ((((icmp_ln105_reg_4164 == 1'd1) & (icmp_ln109_fu_2518_p2 == 1'd0)) | ((icmp_ln109_fu_2518_p2 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1) & (icmp_ln109_1_fu_2537_p2 == 1'd0)))) begin
        ap_phi_mux_i_rd_req_degree_1_0_phi_fu_798_p6 = i_rd_req_degree_0_0_reg_772;
    end else if (((icmp_ln109_1_fu_2537_p2 == 1'd1) & (icmp_ln109_fu_2518_p2 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1))) begin
        ap_phi_mux_i_rd_req_degree_1_0_phi_fu_798_p6 = select_ln112_fu_2569_p3;
    end else begin
        ap_phi_mux_i_rd_req_degree_1_0_phi_fu_798_p6 = ap_phi_reg_pp0_iter1_i_rd_req_degree_1_0_reg_794;
    end
end

always @ (*) begin
    if ((((icmp_ln105_1_reg_4217 == 1'd1) & (icmp_ln109_2_fu_3492_p2 == 1'd0)) | ((icmp_ln109_2_fu_3492_p2 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1) & (icmp_ln109_3_fu_3511_p2 == 1'd0)))) begin
        ap_phi_mux_i_rd_req_degree_1_1_phi_fu_1295_p6 = i_rd_req_degree_0_1_reg_1269;
    end else if (((icmp_ln109_3_fu_3511_p2 == 1'd1) & (icmp_ln109_2_fu_3492_p2 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1))) begin
        ap_phi_mux_i_rd_req_degree_1_1_phi_fu_1295_p6 = select_ln112_1_fu_3543_p3;
    end else begin
        ap_phi_mux_i_rd_req_degree_1_1_phi_fu_1295_p6 = ap_phi_reg_pp1_iter1_i_rd_req_degree_1_1_reg_1291;
    end
end

always @ (*) begin
    if ((((icmp_ln105_reg_4164 == 1'd1) & (icmp_ln116_fu_2578_p2 == 1'd0)) | ((icmp_ln116_fu_2578_p2 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1) & (icmp_ln116_1_fu_2597_p2 == 1'd0)))) begin
        ap_phi_mux_i_rd_req_ranking_1_0_phi_fu_813_p6 = i_rd_req_ranking_0_0_reg_783;
    end else if (((icmp_ln116_1_fu_2597_p2 == 1'd1) & (icmp_ln116_fu_2578_p2 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1))) begin
        ap_phi_mux_i_rd_req_ranking_1_0_phi_fu_813_p6 = select_ln119_fu_2629_p3;
    end else begin
        ap_phi_mux_i_rd_req_ranking_1_0_phi_fu_813_p6 = ap_phi_reg_pp0_iter1_i_rd_req_ranking_1_0_reg_809;
    end
end

always @ (*) begin
    if ((((icmp_ln105_1_reg_4217 == 1'd1) & (icmp_ln116_2_fu_3552_p2 == 1'd0)) | ((icmp_ln116_2_fu_3552_p2 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1) & (icmp_ln116_3_fu_3571_p2 == 1'd0)))) begin
        ap_phi_mux_i_rd_req_ranking_1_1_phi_fu_1310_p6 = i_rd_req_ranking_0_1_reg_1280;
    end else if (((icmp_ln116_3_fu_3571_p2 == 1'd1) & (icmp_ln116_2_fu_3552_p2 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1))) begin
        ap_phi_mux_i_rd_req_ranking_1_1_phi_fu_1310_p6 = select_ln119_1_fu_3603_p3;
    end else begin
        ap_phi_mux_i_rd_req_ranking_1_1_phi_fu_1310_p6 = ap_phi_reg_pp1_iter1_i_rd_req_ranking_1_1_reg_1306;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_rd_resp_0_0_phi_fu_537_p4 = ap_phi_mux_i_rd_resp_2_0_phi_fu_890_p6;
    end else begin
        ap_phi_mux_i_rd_resp_0_0_phi_fu_537_p4 = i_rd_resp_0_0_reg_533;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i_rd_resp_0_1_phi_fu_1034_p4 = ap_phi_mux_i_rd_resp_2_1_phi_fu_1387_p6;
    end else begin
        ap_phi_mux_i_rd_resp_0_1_phi_fu_1034_p4 = i_rd_resp_0_1_reg_1030;
    end
end

always @ (*) begin
    if ((((icmp_ln105_reg_4164 == 1'd1) & (icmp_ln125_reg_4168 == 1'd0)) | ((icmp_ln125_reg_4168 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1) & (1'd0 == and_ln136_reg_4172)))) begin
        ap_phi_mux_i_rd_resp_2_0_phi_fu_890_p6 = i_rd_resp_0_0_reg_533;
    end else if (((1'd1 == and_ln136_reg_4172) & (icmp_ln125_reg_4168 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1))) begin
        ap_phi_mux_i_rd_resp_2_0_phi_fu_890_p6 = select_ln137_fu_2651_p3;
    end else begin
        ap_phi_mux_i_rd_resp_2_0_phi_fu_890_p6 = ap_phi_reg_pp0_iter1_i_rd_resp_2_0_reg_886;
    end
end

always @ (*) begin
    if ((((icmp_ln105_1_reg_4217 == 1'd1) & (icmp_ln125_1_reg_4221 == 1'd0)) | ((icmp_ln125_1_reg_4221 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1) & (1'd0 == and_ln136_1_reg_4225)))) begin
        ap_phi_mux_i_rd_resp_2_1_phi_fu_1387_p6 = i_rd_resp_0_1_reg_1030;
    end else if (((1'd1 == and_ln136_1_reg_4225) & (icmp_ln125_1_reg_4221 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1))) begin
        ap_phi_mux_i_rd_resp_2_1_phi_fu_1387_p6 = select_ln137_1_fu_3625_p3;
    end else begin
        ap_phi_mux_i_rd_resp_2_1_phi_fu_1387_p6 = ap_phi_reg_pp1_iter1_i_rd_resp_2_1_reg_1383;
    end
end

always @ (*) begin
    if ((((icmp_ln51_reg_4279 == 1'd1) & (icmp_ln54_fu_3687_p2 == 1'd0)) | ((icmp_ln54_fu_3687_p2 == 1'd1) & (icmp_ln51_reg_4279 == 1'd1) & (icmp_ln54_1_fu_3706_p2 == 1'd0)))) begin
        ap_phi_mux_i_req_1_phi_fu_1515_p6 = i_req_0_reg_1500;
    end else if (((icmp_ln54_1_fu_3706_p2 == 1'd1) & (icmp_ln54_fu_3687_p2 == 1'd1) & (icmp_ln51_reg_4279 == 1'd1))) begin
        ap_phi_mux_i_req_1_phi_fu_1515_p6 = select_ln56_fu_3738_p3;
    end else begin
        ap_phi_mux_i_req_1_phi_fu_1515_p6 = ap_phi_reg_pp2_iter1_i_req_1_reg_1511;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln51_reg_4279 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_i_resp_0_phi_fu_1460_p4 = ap_phi_mux_i_resp_2_phi_fu_1593_p6;
    end else begin
        ap_phi_mux_i_resp_0_phi_fu_1460_p4 = i_resp_0_reg_1456;
    end
end

always @ (*) begin
    if (((ap_phi_mux_ready_0_4_phi_fu_1539_p4 == 1'd1) & (ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1) & (icmp_ln51_reg_4279 == 1'd1))) begin
        ap_phi_mux_i_resp_2_phi_fu_1593_p6 = select_ln72_fu_4060_p3;
    end else if ((((icmp_ln51_reg_4279 == 1'd1) & (ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd0)) | ((ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1) & (icmp_ln51_reg_4279 == 1'd1) & (ap_phi_mux_ready_0_4_phi_fu_1539_p4 == 1'd0)))) begin
        ap_phi_mux_i_resp_2_phi_fu_1593_p6 = i_resp_0_reg_1456;
    end else begin
        ap_phi_mux_i_resp_2_phi_fu_1593_p6 = ap_phi_reg_pp2_iter1_i_resp_2_reg_1589;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_wr_0_0_phi_fu_549_p4 = i_wr_2_0_reg_748;
    end else begin
        ap_phi_mux_i_wr_0_0_phi_fu_549_p4 = i_wr_0_0_reg_545;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i_wr_0_1_phi_fu_1046_p4 = i_wr_2_1_reg_1245;
    end else begin
        ap_phi_mux_i_wr_0_1_phi_fu_1046_p4 = i_wr_0_1_reg_1042;
    end
end

always @ (*) begin
    if (((icmp_ln125_fu_1712_p2 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1))) begin
        if ((ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4 == 1'd0)) begin
            ap_phi_mux_p_Val2_2_0_phi_fu_581_p4 = rankings_read_data_V_data_V_dout;
        end else if ((ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4 == 1'd1)) begin
            ap_phi_mux_p_Val2_2_0_phi_fu_581_p4 = ap_phi_mux_resp_ranking_2_0_phi_fu_454_p4;
        end else begin
            ap_phi_mux_p_Val2_2_0_phi_fu_581_p4 = ap_phi_reg_pp0_iter0_p_Val2_2_0_reg_578;
        end
    end else begin
        ap_phi_mux_p_Val2_2_0_phi_fu_581_p4 = ap_phi_reg_pp0_iter0_p_Val2_2_0_reg_578;
    end
end

always @ (*) begin
    if (((icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1))) begin
        if ((ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4 == 1'd0)) begin
            ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4 = rankings_read_data_V_data_V_dout;
        end else if ((ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4 == 1'd1)) begin
            ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4 = ap_phi_mux_resp_ranking_2_1_phi_fu_950_p4;
        end else begin
            ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4 = ap_phi_reg_pp1_iter0_p_Val2_2_1_reg_1075;
        end
    end else begin
        ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4 = ap_phi_reg_pp1_iter0_p_Val2_2_1_reg_1075;
    end
end

always @ (*) begin
    if (((icmp_ln125_fu_1712_p2 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1))) begin
        if ((ap_phi_mux_valid_degree_0_0_phi_fu_501_p4 == 1'd0)) begin
            ap_phi_mux_p_Val2_3_0_phi_fu_559_p4 = degrees_read_data_V_data_V_dout;
        end else if ((ap_phi_mux_valid_degree_0_0_phi_fu_501_p4 == 1'd1)) begin
            ap_phi_mux_p_Val2_3_0_phi_fu_559_p4 = ap_phi_mux_resp_degree_2_0_phi_fu_444_p4;
        end else begin
            ap_phi_mux_p_Val2_3_0_phi_fu_559_p4 = ap_phi_reg_pp0_iter0_p_Val2_3_0_reg_556;
        end
    end else begin
        ap_phi_mux_p_Val2_3_0_phi_fu_559_p4 = ap_phi_reg_pp0_iter0_p_Val2_3_0_reg_556;
    end
end

always @ (*) begin
    if (((icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1))) begin
        if ((ap_phi_mux_valid_degree_0_1_phi_fu_998_p4 == 1'd0)) begin
            ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4 = degrees_read_data_V_data_V_dout;
        end else if ((ap_phi_mux_valid_degree_0_1_phi_fu_998_p4 == 1'd1)) begin
            ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4 = ap_phi_mux_resp_degree_2_1_phi_fu_939_p4;
        end else begin
            ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4 = ap_phi_reg_pp1_iter0_p_Val2_3_1_reg_1053;
        end
    end else begin
        ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4 = ap_phi_reg_pp1_iter0_p_Val2_3_1_reg_1053;
    end
end

always @ (*) begin
    if (((ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1) & (icmp_ln51_reg_4279 == 1'd1))) begin
        if ((ap_phi_mux_ready_0_3_phi_fu_1493_p4 == 1'd0)) begin
            ap_phi_mux_ready_0_4_phi_fu_1539_p4 = vertex_out_q_fifo_V_0_full_n;
        end else if ((ap_phi_mux_ready_0_3_phi_fu_1493_p4 == 1'd1)) begin
            ap_phi_mux_ready_0_4_phi_fu_1539_p4 = ready_0_3_reg_1490;
        end else begin
            ap_phi_mux_ready_0_4_phi_fu_1539_p4 = ap_phi_reg_pp2_iter1_ready_0_4_reg_1536;
        end
    end else begin
        ap_phi_mux_ready_0_4_phi_fu_1539_p4 = ap_phi_reg_pp2_iter1_ready_0_4_reg_1536;
    end
end

always @ (*) begin
    if ((icmp_ln51_reg_4279 == 1'd1)) begin
        if (((ap_phi_mux_ready_0_4_phi_fu_1539_p4 == 1'd1) & (ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1))) begin
            ap_phi_mux_ready_0_5_phi_fu_1578_p6 = xor_ln72_fu_4052_p2;
        end else if ((ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd0)) begin
            ap_phi_mux_ready_0_5_phi_fu_1578_p6 = ready_0_3_reg_1490;
        end else if (((ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1) & (ap_phi_mux_ready_0_4_phi_fu_1539_p4 == 1'd0))) begin
            ap_phi_mux_ready_0_5_phi_fu_1578_p6 = ap_phi_mux_ready_0_4_phi_fu_1539_p4;
        end else begin
            ap_phi_mux_ready_0_5_phi_fu_1578_p6 = ap_phi_reg_pp2_iter1_ready_0_5_reg_1574;
        end
    end else begin
        ap_phi_mux_ready_0_5_phi_fu_1578_p6 = ap_phi_reg_pp2_iter1_ready_0_5_reg_1574;
    end
end

always @ (*) begin
    if (((ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1) & (icmp_ln51_reg_4279 == 1'd1))) begin
        if ((ap_phi_mux_ready_1_3_phi_fu_1483_p4 == 1'd0)) begin
            ap_phi_mux_ready_1_4_phi_fu_1550_p4 = vertex_out_q_fifo_V_1_full_n;
        end else if ((ap_phi_mux_ready_1_3_phi_fu_1483_p4 == 1'd1)) begin
            ap_phi_mux_ready_1_4_phi_fu_1550_p4 = ready_1_3_reg_1480;
        end else begin
            ap_phi_mux_ready_1_4_phi_fu_1550_p4 = ap_phi_reg_pp2_iter1_ready_1_4_reg_1547;
        end
    end else begin
        ap_phi_mux_ready_1_4_phi_fu_1550_p4 = ap_phi_reg_pp2_iter1_ready_1_4_reg_1547;
    end
end

always @ (*) begin
    if ((icmp_ln51_reg_4279 == 1'd1)) begin
        if (((ap_phi_mux_ready_0_4_phi_fu_1539_p4 == 1'd1) & (ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1))) begin
            ap_phi_mux_ready_1_5_phi_fu_1562_p6 = 1'd0;
        end else if ((ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd0)) begin
            ap_phi_mux_ready_1_5_phi_fu_1562_p6 = ready_1_3_reg_1480;
        end else if (((ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1) & (ap_phi_mux_ready_0_4_phi_fu_1539_p4 == 1'd0))) begin
            ap_phi_mux_ready_1_5_phi_fu_1562_p6 = ap_phi_mux_ready_1_4_phi_fu_1550_p4;
        end else begin
            ap_phi_mux_ready_1_5_phi_fu_1562_p6 = ap_phi_reg_pp2_iter1_ready_1_5_reg_1558;
        end
    end else begin
        ap_phi_mux_ready_1_5_phi_fu_1562_p6 = ap_phi_reg_pp2_iter1_ready_1_5_reg_1558;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_resp_degree_2_0_phi_fu_444_p4 = ap_phi_mux_resp_degree_4_0_phi_fu_828_p6;
    end else begin
        ap_phi_mux_resp_degree_2_0_phi_fu_444_p4 = resp_degree_2_0_reg_441;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_resp_degree_2_1_phi_fu_939_p4 = ap_phi_mux_resp_degree_4_1_phi_fu_1325_p6;
    end else begin
        ap_phi_mux_resp_degree_2_1_phi_fu_939_p4 = resp_degree_2_1_reg_936;
    end
end

always @ (*) begin
    if (((icmp_ln105_reg_4164 == 1'd1) & (icmp_ln125_reg_4168 == 1'd0))) begin
        ap_phi_mux_resp_degree_4_0_phi_fu_828_p6 = resp_degree_2_0_reg_441;
    end else if ((((icmp_ln125_reg_4168 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1) & (1'd0 == and_ln136_reg_4172)) | ((1'd1 == and_ln136_reg_4172) & (icmp_ln125_reg_4168 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1)))) begin
        ap_phi_mux_resp_degree_4_0_phi_fu_828_p6 = p_Val2_3_0_reg_556;
    end else begin
        ap_phi_mux_resp_degree_4_0_phi_fu_828_p6 = ap_phi_reg_pp0_iter1_resp_degree_4_0_reg_824;
    end
end

always @ (*) begin
    if (((icmp_ln105_1_reg_4217 == 1'd1) & (icmp_ln125_1_reg_4221 == 1'd0))) begin
        ap_phi_mux_resp_degree_4_1_phi_fu_1325_p6 = resp_degree_2_1_reg_936;
    end else if ((((icmp_ln125_1_reg_4221 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1) & (1'd0 == and_ln136_1_reg_4225)) | ((1'd1 == and_ln136_1_reg_4225) & (icmp_ln125_1_reg_4221 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1)))) begin
        ap_phi_mux_resp_degree_4_1_phi_fu_1325_p6 = p_Val2_3_1_reg_1053;
    end else begin
        ap_phi_mux_resp_degree_4_1_phi_fu_1325_p6 = ap_phi_reg_pp1_iter1_resp_degree_4_1_reg_1321;
    end
end

always @ (*) begin
    if (((p_vld4_reg_4145 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_resp_degree_5_0_phi_fu_904_p4 = resp_degree_2_0_reg_441;
    end else begin
        ap_phi_mux_resp_degree_5_0_phi_fu_904_p4 = resp_degree_5_0_reg_901;
    end
end

always @ (*) begin
    if (((p_vld3_reg_4198 == 1'd1) & (done_1_0_reg_923 == 1'd0) & (empty_n_reg_4131 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_phi_mux_resp_degree_5_1_phi_fu_1401_p6 = resp_degree_2_1_reg_936;
    end else begin
        ap_phi_mux_resp_degree_5_1_phi_fu_1401_p6 = resp_degree_5_1_reg_1398;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_resp_ranking_2_0_phi_fu_454_p4 = ap_phi_mux_resp_ranking_4_0_phi_fu_844_p6;
    end else begin
        ap_phi_mux_resp_ranking_2_0_phi_fu_454_p4 = resp_ranking_2_0_reg_451;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_resp_ranking_2_1_phi_fu_950_p4 = ap_phi_mux_resp_ranking_4_1_phi_fu_1341_p6;
    end else begin
        ap_phi_mux_resp_ranking_2_1_phi_fu_950_p4 = resp_ranking_2_1_reg_947;
    end
end

always @ (*) begin
    if (((icmp_ln105_reg_4164 == 1'd1) & (icmp_ln125_reg_4168 == 1'd0))) begin
        ap_phi_mux_resp_ranking_4_0_phi_fu_844_p6 = resp_ranking_2_0_reg_451;
    end else if ((((icmp_ln125_reg_4168 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1) & (1'd0 == and_ln136_reg_4172)) | ((1'd1 == and_ln136_reg_4172) & (icmp_ln125_reg_4168 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1)))) begin
        ap_phi_mux_resp_ranking_4_0_phi_fu_844_p6 = p_Val2_2_0_reg_578;
    end else begin
        ap_phi_mux_resp_ranking_4_0_phi_fu_844_p6 = ap_phi_reg_pp0_iter1_resp_ranking_4_0_reg_840;
    end
end

always @ (*) begin
    if (((icmp_ln105_1_reg_4217 == 1'd1) & (icmp_ln125_1_reg_4221 == 1'd0))) begin
        ap_phi_mux_resp_ranking_4_1_phi_fu_1341_p6 = resp_ranking_2_1_reg_947;
    end else if ((((icmp_ln125_1_reg_4221 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1) & (1'd0 == and_ln136_1_reg_4225)) | ((1'd1 == and_ln136_1_reg_4225) & (icmp_ln125_1_reg_4221 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1)))) begin
        ap_phi_mux_resp_ranking_4_1_phi_fu_1341_p6 = p_Val2_2_1_reg_1075;
    end else begin
        ap_phi_mux_resp_ranking_4_1_phi_fu_1341_p6 = ap_phi_reg_pp1_iter1_resp_ranking_4_1_reg_1337;
    end
end

always @ (*) begin
    if (((p_vld4_reg_4145 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_resp_ranking_5_0_phi_fu_915_p4 = resp_ranking_2_0_reg_451;
    end else begin
        ap_phi_mux_resp_ranking_5_0_phi_fu_915_p4 = resp_ranking_5_0_reg_912;
    end
end

always @ (*) begin
    if (((p_vld3_reg_4198 == 1'd1) & (done_1_0_reg_923 == 1'd0) & (empty_n_reg_4131 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_phi_mux_resp_ranking_5_1_phi_fu_1415_p6 = resp_ranking_2_1_reg_947;
    end else begin
        ap_phi_mux_resp_ranking_5_1_phi_fu_1415_p6 = resp_ranking_5_1_reg_1412;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln51_reg_4279 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_valid_0_phi_fu_1472_p4 = ap_phi_mux_valid_3_phi_fu_1608_p6;
    end else begin
        ap_phi_mux_valid_0_phi_fu_1472_p4 = valid_0_reg_1468;
    end
end

always @ (*) begin
    if ((icmp_ln51_reg_4279 == 1'd1)) begin
        if (((ap_phi_mux_ready_0_4_phi_fu_1539_p4 == 1'd1) & (ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1))) begin
            ap_phi_mux_valid_3_phi_fu_1608_p6 = xor_ln72_fu_4052_p2;
        end else if ((ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd0)) begin
            ap_phi_mux_valid_3_phi_fu_1608_p6 = ap_phi_reg_pp2_iter1_valid_1_reg_1526;
        end else if (((ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1) & (ap_phi_mux_ready_0_4_phi_fu_1539_p4 == 1'd0))) begin
            ap_phi_mux_valid_3_phi_fu_1608_p6 = 1'd1;
        end else begin
            ap_phi_mux_valid_3_phi_fu_1608_p6 = ap_phi_reg_pp2_iter1_valid_3_reg_1604;
        end
    end else begin
        ap_phi_mux_valid_3_phi_fu_1608_p6 = ap_phi_reg_pp2_iter1_valid_3_reg_1604;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_valid_degree_0_0_phi_fu_501_p4 = ap_phi_mux_valid_degree_3_0_phi_fu_875_p6;
    end else begin
        ap_phi_mux_valid_degree_0_0_phi_fu_501_p4 = valid_degree_0_0_reg_497;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_valid_degree_0_1_phi_fu_998_p4 = ap_phi_mux_valid_degree_3_1_phi_fu_1372_p6;
    end else begin
        ap_phi_mux_valid_degree_0_1_phi_fu_998_p4 = valid_degree_0_1_reg_994;
    end
end

always @ (*) begin
    if (((icmp_ln125_fu_1712_p2 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1))) begin
        if ((ap_phi_mux_valid_degree_0_0_phi_fu_501_p4 == 1'd0)) begin
            ap_phi_mux_valid_degree_1_0_phi_fu_570_p4 = grp_nbread_fu_314_p2_0;
        end else if ((ap_phi_mux_valid_degree_0_0_phi_fu_501_p4 == 1'd1)) begin
            ap_phi_mux_valid_degree_1_0_phi_fu_570_p4 = ap_phi_mux_valid_degree_0_0_phi_fu_501_p4;
        end else begin
            ap_phi_mux_valid_degree_1_0_phi_fu_570_p4 = ap_phi_reg_pp0_iter0_valid_degree_1_0_reg_567;
        end
    end else begin
        ap_phi_mux_valid_degree_1_0_phi_fu_570_p4 = ap_phi_reg_pp0_iter0_valid_degree_1_0_reg_567;
    end
end

always @ (*) begin
    if (((icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1))) begin
        if ((ap_phi_mux_valid_degree_0_1_phi_fu_998_p4 == 1'd0)) begin
            ap_phi_mux_valid_degree_1_1_phi_fu_1067_p4 = grp_nbread_fu_314_p2_0;
        end else if ((ap_phi_mux_valid_degree_0_1_phi_fu_998_p4 == 1'd1)) begin
            ap_phi_mux_valid_degree_1_1_phi_fu_1067_p4 = ap_phi_mux_valid_degree_0_1_phi_fu_998_p4;
        end else begin
            ap_phi_mux_valid_degree_1_1_phi_fu_1067_p4 = ap_phi_reg_pp1_iter0_valid_degree_1_1_reg_1064;
        end
    end else begin
        ap_phi_mux_valid_degree_1_1_phi_fu_1067_p4 = ap_phi_reg_pp1_iter0_valid_degree_1_1_reg_1064;
    end
end

always @ (*) begin
    if ((icmp_ln105_reg_4164 == 1'd1)) begin
        if ((icmp_ln125_reg_4168 == 1'd0)) begin
            ap_phi_mux_valid_degree_3_0_phi_fu_875_p6 = valid_degree_0_0_reg_497;
        end else if (((icmp_ln125_reg_4168 == 1'd1) & (1'd0 == and_ln136_reg_4172))) begin
            ap_phi_mux_valid_degree_3_0_phi_fu_875_p6 = valid_degree_1_0_reg_567;
        end else if (((1'd1 == and_ln136_reg_4172) & (icmp_ln125_reg_4168 == 1'd1))) begin
            ap_phi_mux_valid_degree_3_0_phi_fu_875_p6 = xor_ln137_fu_2644_p2;
        end else begin
            ap_phi_mux_valid_degree_3_0_phi_fu_875_p6 = ap_phi_reg_pp0_iter1_valid_degree_3_0_reg_871;
        end
    end else begin
        ap_phi_mux_valid_degree_3_0_phi_fu_875_p6 = ap_phi_reg_pp0_iter1_valid_degree_3_0_reg_871;
    end
end

always @ (*) begin
    if ((icmp_ln105_1_reg_4217 == 1'd1)) begin
        if ((icmp_ln125_1_reg_4221 == 1'd0)) begin
            ap_phi_mux_valid_degree_3_1_phi_fu_1372_p6 = valid_degree_0_1_reg_994;
        end else if (((icmp_ln125_1_reg_4221 == 1'd1) & (1'd0 == and_ln136_1_reg_4225))) begin
            ap_phi_mux_valid_degree_3_1_phi_fu_1372_p6 = valid_degree_1_1_reg_1064;
        end else if (((1'd1 == and_ln136_1_reg_4225) & (icmp_ln125_1_reg_4221 == 1'd1))) begin
            ap_phi_mux_valid_degree_3_1_phi_fu_1372_p6 = xor_ln137_1_fu_3618_p2;
        end else begin
            ap_phi_mux_valid_degree_3_1_phi_fu_1372_p6 = ap_phi_reg_pp1_iter1_valid_degree_3_1_reg_1368;
        end
    end else begin
        ap_phi_mux_valid_degree_3_1_phi_fu_1372_p6 = ap_phi_reg_pp1_iter1_valid_degree_3_1_reg_1368;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4 = ap_phi_mux_valid_ranking_3_0_phi_fu_860_p6;
    end else begin
        ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4 = valid_ranking_0_0_reg_485;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4 = ap_phi_mux_valid_ranking_3_1_phi_fu_1357_p6;
    end else begin
        ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4 = valid_ranking_0_1_reg_982;
    end
end

always @ (*) begin
    if (((icmp_ln125_fu_1712_p2 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1))) begin
        if ((ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4 == 1'd0)) begin
            ap_phi_mux_valid_ranking_1_0_phi_fu_592_p4 = grp_nbread_fu_320_p2_0;
        end else if ((ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4 == 1'd1)) begin
            ap_phi_mux_valid_ranking_1_0_phi_fu_592_p4 = ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4;
        end else begin
            ap_phi_mux_valid_ranking_1_0_phi_fu_592_p4 = ap_phi_reg_pp0_iter0_valid_ranking_1_0_reg_589;
        end
    end else begin
        ap_phi_mux_valid_ranking_1_0_phi_fu_592_p4 = ap_phi_reg_pp0_iter0_valid_ranking_1_0_reg_589;
    end
end

always @ (*) begin
    if (((icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1))) begin
        if ((ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4 == 1'd0)) begin
            ap_phi_mux_valid_ranking_1_1_phi_fu_1089_p4 = grp_nbread_fu_320_p2_0;
        end else if ((ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4 == 1'd1)) begin
            ap_phi_mux_valid_ranking_1_1_phi_fu_1089_p4 = ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4;
        end else begin
            ap_phi_mux_valid_ranking_1_1_phi_fu_1089_p4 = ap_phi_reg_pp1_iter0_valid_ranking_1_1_reg_1086;
        end
    end else begin
        ap_phi_mux_valid_ranking_1_1_phi_fu_1089_p4 = ap_phi_reg_pp1_iter0_valid_ranking_1_1_reg_1086;
    end
end

always @ (*) begin
    if ((icmp_ln105_reg_4164 == 1'd1)) begin
        if ((icmp_ln125_reg_4168 == 1'd0)) begin
            ap_phi_mux_valid_ranking_3_0_phi_fu_860_p6 = valid_ranking_0_0_reg_485;
        end else if (((icmp_ln125_reg_4168 == 1'd1) & (1'd0 == and_ln136_reg_4172))) begin
            ap_phi_mux_valid_ranking_3_0_phi_fu_860_p6 = valid_ranking_1_0_reg_589;
        end else if (((1'd1 == and_ln136_reg_4172) & (icmp_ln125_reg_4168 == 1'd1))) begin
            ap_phi_mux_valid_ranking_3_0_phi_fu_860_p6 = xor_ln137_fu_2644_p2;
        end else begin
            ap_phi_mux_valid_ranking_3_0_phi_fu_860_p6 = ap_phi_reg_pp0_iter1_valid_ranking_3_0_reg_856;
        end
    end else begin
        ap_phi_mux_valid_ranking_3_0_phi_fu_860_p6 = ap_phi_reg_pp0_iter1_valid_ranking_3_0_reg_856;
    end
end

always @ (*) begin
    if ((icmp_ln105_1_reg_4217 == 1'd1)) begin
        if ((icmp_ln125_1_reg_4221 == 1'd0)) begin
            ap_phi_mux_valid_ranking_3_1_phi_fu_1357_p6 = valid_ranking_0_1_reg_982;
        end else if (((icmp_ln125_1_reg_4221 == 1'd1) & (1'd0 == and_ln136_1_reg_4225))) begin
            ap_phi_mux_valid_ranking_3_1_phi_fu_1357_p6 = valid_ranking_1_1_reg_1086;
        end else if (((1'd1 == and_ln136_1_reg_4225) & (icmp_ln125_1_reg_4221 == 1'd1))) begin
            ap_phi_mux_valid_ranking_3_1_phi_fu_1357_p6 = xor_ln137_1_fu_3618_p2;
        end else begin
            ap_phi_mux_valid_ranking_3_1_phi_fu_1357_p6 = ap_phi_reg_pp1_iter1_valid_ranking_3_1_reg_1353;
        end
    end else begin
        ap_phi_mux_valid_ranking_3_1_phi_fu_1357_p6 = ap_phi_reg_pp1_iter1_valid_ranking_3_1_reg_1353;
    end
end

always @ (*) begin
    if (((icmp_ln109_3_fu_3511_p2 == 1'd1) & (icmp_ln109_2_fu_3492_p2 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        degrees_read_addr_V_din = tmp_29_fu_3532_p1;
    end else if (((icmp_ln109_1_fu_2537_p2 == 1'd1) & (icmp_ln109_fu_2518_p2 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        degrees_read_addr_V_din = tmp_fu_2558_p1;
    end else begin
        degrees_read_addr_V_din = 'bx;
    end
end

always @ (*) begin
    if (((degrees_read_addr_V_full_n == 1'b1) & (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln109_3_fu_3511_p2 == 1'd1) & (icmp_ln109_2_fu_3492_p2 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln109_1_fu_2537_p2 == 1'd1) & (icmp_ln109_fu_2518_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (degrees_read_addr_V_full_n == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        degrees_read_addr_V_write = 1'b1;
    end else begin
        degrees_read_addr_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((degrees_read_data_V_data_V_empty_n == 1'b1) & (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_valid_degree_0_1_phi_fu_998_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln125_fu_1712_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_valid_degree_0_0_phi_fu_501_p4 == 1'd0) & (degrees_read_data_V_data_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        degrees_read_data_V_data_V_read = 1'b1;
    end else begin
        degrees_read_data_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln116_3_fu_3571_p2 == 1'd1) & (icmp_ln116_2_fu_3552_p2 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        rankings_read_addr_V_din = tmp_30_fu_3592_p1;
    end else if (((icmp_ln116_1_fu_2597_p2 == 1'd1) & (icmp_ln116_fu_2578_p2 == 1'd1) & (icmp_ln105_reg_4164 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        rankings_read_addr_V_din = tmp_4_fu_2618_p1;
    end else begin
        rankings_read_addr_V_din = 'bx;
    end
end

always @ (*) begin
    if (((rankings_read_addr_V_full_n == 1'b1) & (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln116_3_fu_3571_p2 == 1'd1) & (icmp_ln116_2_fu_3552_p2 == 1'd1) & (icmp_ln105_1_reg_4217 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln116_1_fu_2597_p2 == 1'd1) & (icmp_ln116_fu_2578_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_reg_4164 == 1'd1) & (rankings_read_addr_V_full_n == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        rankings_read_addr_V_write = 1'b1;
    end else begin
        rankings_read_addr_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((rankings_read_data_V_data_V_empty_n == 1'b1) & (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln125_fu_1712_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4 == 1'd0) & (rankings_read_data_V_data_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        rankings_read_data_V_data_V_read = 1'b1;
    end else begin
        rankings_read_data_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_0_1_phi_fu_1010_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        rankings_write_addr_V_din = tmp_32_fu_3479_p1;
    end else if (((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_0_0_phi_fu_513_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        rankings_write_addr_V_din = tmp_31_fu_2505_p1;
    end else begin
        rankings_write_addr_V_din = 'bx;
    end
end

always @ (*) begin
    if (((rankings_write_addr_V_full_n == 1'b1) & (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_0_1_phi_fu_1010_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_ranking_0_0_phi_fu_513_p4 == 1'd0) & (rankings_write_addr_V_full_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        rankings_write_addr_V_write = 1'b1;
    end else begin
        rankings_write_addr_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_0_1_phi_fu_1022_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        rankings_write_data_V_data_V_din = tmp_data_V_6_fu_3390_p17;
    end else if (((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_0_0_phi_fu_525_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        rankings_write_data_V_data_V_din = tmp_data_V_5_fu_2416_p17;
    end else begin
        rankings_write_data_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if (((rankings_write_data_V_data_V_full_n == 1'b1) & (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_0_1_phi_fu_1022_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_ranking_0_0_phi_fu_525_p4 == 1'd0) & (rankings_write_data_V_data_V_full_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        rankings_write_data_V_data_V_write = 1'b1;
    end else begin
        rankings_write_data_V_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((scatter_req_q_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        scatter_req_q_fifo_V_read = 1'b1;
    end else begin
        scatter_req_q_fifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln54_1_fu_3706_p2 == 1'd1) & (icmp_ln54_fu_3687_p2 == 1'd1) & (icmp_ln51_reg_4279 == 1'd1) & (tmps_read_addr_V_full_n == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmps_read_addr_V_write = 1'b1;
    end else begin
        tmps_read_addr_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_fu_3669_p2 == 1'd1) & (ap_phi_mux_valid_0_phi_fu_1472_p4 == 1'd0) & (tmps_read_data_V_data_V_empty_n == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmps_read_data_V_data_V_read = 1'b1;
    end else begin
        tmps_read_data_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_0_1_phi_fu_974_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        tmps_write_addr_V_din = tmp_32_fu_3479_p1;
    end else if (((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_0_0_phi_fu_477_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        tmps_write_addr_V_din = tmp_31_fu_2505_p1;
    end else begin
        tmps_write_addr_V_din = 'bx;
    end
end

always @ (*) begin
    if (((tmps_write_addr_V_full_n == 1'b1) & (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_0_1_phi_fu_974_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_addr_ready_tmp_0_0_phi_fu_477_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmps_write_addr_V_full_n == 1'b1))))) begin
        tmps_write_addr_V_write = 1'b1;
    end else begin
        tmps_write_addr_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_0_1_phi_fu_962_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        tmps_write_data_V_data_V_din = tmp_data_V_8_fu_3427_p17;
    end else if (((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_0_0_phi_fu_465_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        tmps_write_data_V_data_V_din = tmp_data_V_7_fu_2453_p17;
    end else begin
        tmps_write_data_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if (((tmps_write_data_V_data_V_full_n == 1'b1) & (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_0_1_phi_fu_962_p4 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_data_ready_tmp_0_0_phi_fu_465_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmps_write_data_V_data_V_full_n == 1'b1))))) begin
        tmps_write_data_V_data_V_write = 1'b1;
    end else begin
        tmps_write_data_V_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_data_ready_tmp_1_0_phi_fu_639_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_0_phi_fu_627_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_0_phi_fu_615_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_0_phi_fu_603_p4 == 1'd1) & (tmp_13_nbreadreq_fu_333_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (vertex_in_q_fifo_V_0_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        vertex_in_q_fifo_V_0_read = 1'b1;
    end else begin
        vertex_in_q_fifo_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_data_ready_tmp_1_1_phi_fu_1136_p4 == 1'd1) & (ap_phi_mux_addr_ready_tmp_1_1_phi_fu_1124_p4 == 1'd1) & (ap_phi_mux_data_ready_ranking_1_1_phi_fu_1112_p4 == 1'd1) & (ap_phi_mux_addr_ready_ranking_1_1_phi_fu_1100_p4 == 1'd1) & (tmp_674_1_nbreadreq_fu_408_p3 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (vertex_in_q_fifo_V_1_empty_n == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        vertex_in_q_fifo_V_1_read = 1'b1;
    end else begin
        vertex_in_q_fifo_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1) & (icmp_ln51_reg_4279 == 1'd1) & (ap_phi_mux_ready_0_3_phi_fu_1493_p4 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        vertex_out_q_fifo_V_0_din = tmp_1_1_fu_3904_p34;
    end else if (((1'd1 == and_ln136_fu_2025_p2) & (icmp_ln125_fu_1712_p2 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        vertex_out_q_fifo_V_0_din = tmp_3_1_fu_2031_p34;
    end else begin
        vertex_out_q_fifo_V_0_din = 'bx;
    end
end

always @ (*) begin
    if (((vertex_out_q_fifo_V_0_full_n == 1'b1) & (((1'b0 == ap_block_pp2_stage0_11001) & (ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1) & (icmp_ln51_reg_4279 == 1'd1) & (ap_phi_mux_ready_0_3_phi_fu_1493_p4 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'd1 == and_ln136_fu_2025_p2) & (icmp_ln125_fu_1712_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln105_fu_1707_p2 == 1'd1) & (vertex_out_q_fifo_V_0_full_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        vertex_out_q_fifo_V_0_write = 1'b1;
    end else begin
        vertex_out_q_fifo_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1) & (icmp_ln51_reg_4279 == 1'd1) & (ap_phi_mux_ready_1_3_phi_fu_1483_p4 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        vertex_out_q_fifo_V_1_din = tmp_1_2_fu_3975_p34;
    end else if (((1'd1 == and_ln136_1_fu_2999_p2) & (icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        vertex_out_q_fifo_V_1_din = tmp_3_2_fu_3005_p34;
    end else begin
        vertex_out_q_fifo_V_1_din = 'bx;
    end
end

always @ (*) begin
    if (((vertex_out_q_fifo_V_1_full_n == 1'b1) & (((1'b0 == ap_block_pp2_stage0_11001) & (ap_phi_mux_valid_1_phi_fu_1529_p4 == 1'd1) & (icmp_ln51_reg_4279 == 1'd1) & (ap_phi_mux_ready_1_3_phi_fu_1483_p4 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == and_ln136_1_fu_2999_p2) & (icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (vertex_out_q_fifo_V_1_full_n == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))))) begin
        vertex_out_q_fifo_V_1_write = 1'b1;
    end else begin
        vertex_out_q_fifo_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((empty_n_fu_1655_p1 == 1'd0) & (vertex_req_q_fifo_V_0_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        vertex_req_q_fifo_V_0_read = 1'b1;
    end else begin
        vertex_req_q_fifo_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (vertex_req_q_fifo_V_1_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        vertex_req_q_fifo_V_1_read = 1'b1;
    end else begin
        vertex_req_q_fifo_V_1_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((p_vld4_fu_1677_p1 == 1'd1) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((p_vld4_fu_1677_p1 == 1'd0) & (empty_n_fu_1655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((p_vld3_fu_2659_p1 == 1'd1) & (ap_phi_mux_done_1_0_phi_fu_927_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_reg_VertexReq_s_fu_1699_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((ap_phi_mux_phi_ln49_phi_fu_1448_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_1_fu_3505_p2 = (zext_ln109_3_fu_3501_p1 + 33'd800);

assign add_ln109_fu_2531_p2 = (zext_ln109_1_fu_2527_p1 + 33'd800);

assign add_ln112_1_fu_3517_p2 = (i_rd_req_degree_0_1_reg_1269 + trunc_ln166_1_reg_4202);

assign add_ln112_fu_2543_p2 = (i_rd_req_degree_0_0_reg_772 + trunc_ln166_reg_4149);

assign add_ln114_1_fu_3537_p2 = (i_rd_req_degree_0_1_reg_1269 + 32'd16);

assign add_ln114_fu_2563_p2 = (i_rd_req_degree_0_0_reg_772 + 32'd16);

assign add_ln116_1_fu_3565_p2 = (zext_ln116_3_fu_3561_p1 + 33'd800);

assign add_ln116_fu_2591_p2 = (zext_ln116_1_fu_2587_p1 + 33'd800);

assign add_ln119_1_fu_3577_p2 = (i_rd_req_ranking_0_1_reg_1280 + trunc_ln166_1_reg_4202);

assign add_ln119_fu_2603_p2 = (i_rd_req_ranking_0_0_reg_783 + trunc_ln166_reg_4149);

assign add_ln121_1_fu_3597_p2 = (i_rd_req_ranking_0_1_reg_1280 + 32'd16);

assign add_ln121_fu_2623_p2 = (i_rd_req_ranking_0_0_reg_783 + 32'd16);

assign add_ln138_1_fu_3612_p2 = (i_rd_resp_0_1_reg_1030 + 32'd16);

assign add_ln138_fu_2638_p2 = (i_rd_resp_0_0_reg_533 + 32'd16);

assign add_ln154_1_fu_3464_p2 = (ap_phi_mux_i_wr_0_1_phi_fu_1046_p4 + trunc_ln166_1_reg_4202);

assign add_ln154_fu_2490_p2 = (ap_phi_mux_i_wr_0_0_phi_fu_549_p4 + trunc_ln166_reg_4149);

assign add_ln170_1_fu_3485_p2 = (ap_phi_mux_i_wr_0_1_phi_fu_1046_p4 + 32'd16);

assign add_ln170_fu_2511_p2 = (ap_phi_mux_i_wr_0_0_phi_fu_549_p4 + 32'd16);

assign add_ln54_fu_3700_p2 = (zext_ln54_1_fu_3696_p1 + 33'd800);

assign add_ln56_fu_3712_p2 = (i_req_0_reg_1500 + req_offset_reg_4251);

assign addr_assign_fu_3717_p4 = {{add_ln56_fu_3712_p2[31:4]}};

assign and_ln136_1_fu_2999_p2 = (ap_phi_mux_valid_ranking_1_1_phi_fu_1089_p4 & ap_phi_mux_valid_degree_1_1_phi_fu_1067_p4);

assign and_ln136_fu_2025_p2 = (ap_phi_mux_valid_ranking_1_0_phi_fu_592_p4 & ap_phi_mux_valid_degree_1_0_phi_fu_570_p4);

assign and_ln49_1_fu_3663_p2 = (ready_0_1_219_reg_1435 & phi_ln49_reg_1444);

assign and_ln49_fu_3657_p2 = (xor_ln49_fu_3651_p2 & ready_1_1_218_reg_1426);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_321 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_368 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_486 = ((ap_phi_mux_valid_degree_0_0_phi_fu_501_p4 == 1'd1) & (icmp_ln125_fu_1712_p2 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_490 = ((icmp_ln125_fu_1712_p2 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_valid_degree_0_0_phi_fu_501_p4 == 1'd0));
end

always @ (*) begin
    ap_condition_498 = ((ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4 == 1'd1) & (icmp_ln125_fu_1712_p2 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_502 = ((icmp_ln125_fu_1712_p2 == 1'd1) & (icmp_ln105_fu_1707_p2 == 1'd1) & (ap_phi_mux_valid_ranking_0_0_phi_fu_489_p4 == 1'd0));
end

always @ (*) begin
    ap_condition_692 = ((ap_phi_mux_valid_degree_0_1_phi_fu_998_p4 == 1'd1) & (icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_695 = ((icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_valid_degree_0_1_phi_fu_998_p4 == 1'd0));
end

always @ (*) begin
    ap_condition_702 = ((ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4 == 1'd1) & (icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_705 = ((icmp_ln125_1_fu_2686_p2 == 1'd1) & (icmp_ln105_1_fu_2681_p2 == 1'd1) & (ap_phi_mux_valid_ranking_0_1_phi_fu_986_p4 == 1'd0));
end

always @ (*) begin
    ap_condition_921 = ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_mux_phi_ln49_phi_fu_1448_p4 = phi_ln49_reg_1444;

assign ap_phi_mux_ready_0_3_phi_fu_1493_p4 = ready_0_3_reg_1490;

assign ap_phi_mux_ready_1_3_phi_fu_1483_p4 = ready_1_3_reg_1480;

assign ap_phi_mux_valid_1_phi_fu_1529_p4 = ap_phi_reg_pp2_iter1_valid_1_reg_1526;

assign ap_phi_reg_pp0_iter0_addr_ready_ranking_1_0_reg_600 = 'bx;

assign ap_phi_reg_pp0_iter0_addr_ready_ranking_3_0_reg_698 = 'bx;

assign ap_phi_reg_pp0_iter0_addr_ready_tmp_1_0_reg_624 = 'bx;

assign ap_phi_reg_pp0_iter0_addr_ready_tmp_3_0_reg_673 = 'bx;

assign ap_phi_reg_pp0_iter0_data_ready_ranking_1_0_reg_612 = 'bx;

assign ap_phi_reg_pp0_iter0_data_ready_ranking_3_0_reg_723 = 'bx;

assign ap_phi_reg_pp0_iter0_data_ready_tmp_1_0_reg_636 = 'bx;

assign ap_phi_reg_pp0_iter0_data_ready_tmp_3_0_reg_648 = 'bx;

assign ap_phi_reg_pp0_iter0_i_wr_2_0_reg_748 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_2_0_reg_578 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_3_0_reg_556 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_degree_1_0_reg_567 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_ranking_1_0_reg_589 = 'bx;

assign ap_phi_reg_pp0_iter1_i_rd_req_degree_1_0_reg_794 = 'bx;

assign ap_phi_reg_pp0_iter1_i_rd_req_ranking_1_0_reg_809 = 'bx;

assign ap_phi_reg_pp0_iter1_i_rd_resp_2_0_reg_886 = 'bx;

assign ap_phi_reg_pp0_iter1_resp_degree_4_0_reg_824 = 'bx;

assign ap_phi_reg_pp0_iter1_resp_ranking_4_0_reg_840 = 'bx;

assign ap_phi_reg_pp0_iter1_valid_degree_3_0_reg_871 = 'bx;

assign ap_phi_reg_pp0_iter1_valid_ranking_3_0_reg_856 = 'bx;

assign ap_phi_reg_pp1_iter0_addr_ready_ranking_1_1_reg_1097 = 'bx;

assign ap_phi_reg_pp1_iter0_addr_ready_ranking_3_1_reg_1195 = 'bx;

assign ap_phi_reg_pp1_iter0_addr_ready_tmp_1_1_reg_1121 = 'bx;

assign ap_phi_reg_pp1_iter0_addr_ready_tmp_3_1_reg_1170 = 'bx;

assign ap_phi_reg_pp1_iter0_data_ready_ranking_1_1_reg_1109 = 'bx;

assign ap_phi_reg_pp1_iter0_data_ready_ranking_3_1_reg_1220 = 'bx;

assign ap_phi_reg_pp1_iter0_data_ready_tmp_1_1_reg_1133 = 'bx;

assign ap_phi_reg_pp1_iter0_data_ready_tmp_3_1_reg_1145 = 'bx;

assign ap_phi_reg_pp1_iter0_i_wr_2_1_reg_1245 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_2_1_reg_1075 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_3_1_reg_1053 = 'bx;

assign ap_phi_reg_pp1_iter0_valid_degree_1_1_reg_1064 = 'bx;

assign ap_phi_reg_pp1_iter0_valid_ranking_1_1_reg_1086 = 'bx;

assign ap_phi_reg_pp1_iter1_i_rd_req_degree_1_1_reg_1291 = 'bx;

assign ap_phi_reg_pp1_iter1_i_rd_req_ranking_1_1_reg_1306 = 'bx;

assign ap_phi_reg_pp1_iter1_i_rd_resp_2_1_reg_1383 = 'bx;

assign ap_phi_reg_pp1_iter1_resp_degree_4_1_reg_1321 = 'bx;

assign ap_phi_reg_pp1_iter1_resp_ranking_4_1_reg_1337 = 'bx;

assign ap_phi_reg_pp1_iter1_valid_degree_3_1_reg_1368 = 'bx;

assign ap_phi_reg_pp1_iter1_valid_ranking_3_1_reg_1353 = 'bx;

assign ap_phi_reg_pp2_iter0_valid_1_reg_1526 = 'bx;

assign ap_phi_reg_pp2_iter1_i_req_1_reg_1511 = 'bx;

assign ap_phi_reg_pp2_iter1_i_resp_2_reg_1589 = 'bx;

assign ap_phi_reg_pp2_iter1_ready_0_4_reg_1536 = 'bx;

assign ap_phi_reg_pp2_iter1_ready_0_5_reg_1574 = 'bx;

assign ap_phi_reg_pp2_iter1_ready_1_4_reg_1547 = 'bx;

assign ap_phi_reg_pp2_iter1_ready_1_5_reg_1558 = 'bx;

assign ap_phi_reg_pp2_iter1_valid_3_reg_1604 = 'bx;

assign ap_ready = 1'b0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign elem_val_offset_fu_1663_p1 = scatter_req_q_fifo_V_dout[31:0];

assign empty_221_fu_3750_p1 = p_Val2_s_fu_290[31:0];

assign empty_n_fu_1655_p1 = scatter_req_q_fifo_V_read_nbread_fu_302_p2_0;

assign grp_nbread_fu_314_p2_0 = degrees_read_data_V_data_V_empty_n;

assign grp_nbread_fu_320_p2_0 = rankings_read_data_V_data_V_empty_n;

assign grp_reg_VertexReq_s_fu_1699_ap_start = grp_reg_VertexReq_s_fu_1699_ap_start_reg;

assign i_req_fu_3732_p2 = (i_req_0_reg_1500 + 32'd16);

assign i_resp_fu_4046_p2 = (i_resp_0_reg_1456 + 32'd16);

assign icmp_ln105_1_fu_2681_p2 = ((ap_phi_mux_i_wr_0_1_phi_fu_1046_p4 < elem_val_length_1_new69_1_reg_4209) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_1707_p2 = ((ap_phi_mux_i_wr_0_0_phi_fu_549_p4 < elem_val_length_1_new_reg_4156) ? 1'b1 : 1'b0);

assign icmp_ln109_1_fu_2537_p2 = ((zext_ln109_fu_2523_p1 < add_ln109_fu_2531_p2) ? 1'b1 : 1'b0);

assign icmp_ln109_2_fu_3492_p2 = ((i_rd_req_degree_0_1_reg_1269 < elem_val_length_1_new69_1_reg_4209) ? 1'b1 : 1'b0);

assign icmp_ln109_3_fu_3511_p2 = ((zext_ln109_2_fu_3497_p1 < add_ln109_1_fu_3505_p2) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_2518_p2 = ((i_rd_req_degree_0_0_reg_772 < elem_val_length_1_new_reg_4156) ? 1'b1 : 1'b0);

assign icmp_ln116_1_fu_2597_p2 = ((zext_ln116_fu_2583_p1 < add_ln116_fu_2591_p2) ? 1'b1 : 1'b0);

assign icmp_ln116_2_fu_3552_p2 = ((i_rd_req_ranking_0_1_reg_1280 < elem_val_length_1_new69_1_reg_4209) ? 1'b1 : 1'b0);

assign icmp_ln116_3_fu_3571_p2 = ((zext_ln116_2_fu_3557_p1 < add_ln116_1_fu_3565_p2) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_2578_p2 = ((i_rd_req_ranking_0_0_reg_783 < elem_val_length_1_new_reg_4156) ? 1'b1 : 1'b0);

assign icmp_ln125_1_fu_2686_p2 = ((ap_phi_mux_i_rd_resp_0_1_phi_fu_1034_p4 < elem_val_length_1_new69_1_reg_4209) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_1712_p2 = ((ap_phi_mux_i_rd_resp_0_0_phi_fu_537_p4 < elem_val_length_1_new_reg_4156) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_3669_p2 = ((ap_phi_mux_i_resp_0_phi_fu_1460_p4 < req_length_reg_4256) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_3706_p2 = ((zext_ln54_fu_3692_p1 < add_ln54_fu_3700_p2) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_3687_p2 = ((i_req_0_reg_1500 < req_length_reg_4256) ? 1'b1 : 1'b0);

assign p_Result_2_0_10_fu_1925_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[383:352]}};

assign p_Result_2_0_11_fu_1945_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[415:384]}};

assign p_Result_2_0_12_fu_1965_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[447:416]}};

assign p_Result_2_0_13_fu_1985_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[479:448]}};

assign p_Result_2_0_14_fu_2005_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[511:480]}};

assign p_Result_2_0_1_fu_1725_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[63:32]}};

assign p_Result_2_0_2_fu_1745_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[95:64]}};

assign p_Result_2_0_3_fu_1765_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[127:96]}};

assign p_Result_2_0_4_fu_1785_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[159:128]}};

assign p_Result_2_0_5_fu_1805_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[191:160]}};

assign p_Result_2_0_6_fu_1825_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[223:192]}};

assign p_Result_2_0_7_fu_1845_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[255:224]}};

assign p_Result_2_0_8_fu_1865_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[287:256]}};

assign p_Result_2_0_9_fu_1885_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[319:288]}};

assign p_Result_2_0_s_fu_1905_p4 = {{ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[351:320]}};

assign p_Result_2_1_10_fu_2899_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[383:352]}};

assign p_Result_2_1_11_fu_2919_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[415:384]}};

assign p_Result_2_1_12_fu_2939_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[447:416]}};

assign p_Result_2_1_13_fu_2959_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[479:448]}};

assign p_Result_2_1_14_fu_2979_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[511:480]}};

assign p_Result_2_1_1_fu_2699_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[63:32]}};

assign p_Result_2_1_2_fu_2719_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[95:64]}};

assign p_Result_2_1_3_fu_2739_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[127:96]}};

assign p_Result_2_1_4_fu_2759_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[159:128]}};

assign p_Result_2_1_5_fu_2779_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[191:160]}};

assign p_Result_2_1_6_fu_2799_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[223:192]}};

assign p_Result_2_1_7_fu_2819_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[255:224]}};

assign p_Result_2_1_8_fu_2839_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[287:256]}};

assign p_Result_2_1_9_fu_2859_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[319:288]}};

assign p_Result_2_1_s_fu_2879_p4 = {{ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[351:320]}};

assign p_Result_3_0_10_fu_1935_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[383:352]}};

assign p_Result_3_0_11_fu_1955_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[415:384]}};

assign p_Result_3_0_12_fu_1975_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[447:416]}};

assign p_Result_3_0_13_fu_1995_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[479:448]}};

assign p_Result_3_0_14_fu_2015_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[511:480]}};

assign p_Result_3_0_1_fu_1735_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[63:32]}};

assign p_Result_3_0_2_fu_1755_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[95:64]}};

assign p_Result_3_0_3_fu_1775_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[127:96]}};

assign p_Result_3_0_4_fu_1795_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[159:128]}};

assign p_Result_3_0_5_fu_1815_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[191:160]}};

assign p_Result_3_0_6_fu_1835_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[223:192]}};

assign p_Result_3_0_7_fu_1855_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[255:224]}};

assign p_Result_3_0_8_fu_1875_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[287:256]}};

assign p_Result_3_0_9_fu_1895_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[319:288]}};

assign p_Result_3_0_s_fu_1915_p4 = {{ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[351:320]}};

assign p_Result_3_1_10_fu_2909_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[383:352]}};

assign p_Result_3_1_11_fu_2929_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[415:384]}};

assign p_Result_3_1_12_fu_2949_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[447:416]}};

assign p_Result_3_1_13_fu_2969_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[479:448]}};

assign p_Result_3_1_14_fu_2989_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[511:480]}};

assign p_Result_3_1_1_fu_2709_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[63:32]}};

assign p_Result_3_1_2_fu_2729_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[95:64]}};

assign p_Result_3_1_3_fu_2749_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[127:96]}};

assign p_Result_3_1_4_fu_2769_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[159:128]}};

assign p_Result_3_1_5_fu_2789_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[191:160]}};

assign p_Result_3_1_6_fu_2809_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[223:192]}};

assign p_Result_3_1_7_fu_2829_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[255:224]}};

assign p_Result_3_1_8_fu_2849_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[287:256]}};

assign p_Result_3_1_9_fu_2869_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[319:288]}};

assign p_Result_3_1_s_fu_2889_p4 = {{ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[351:320]}};

assign p_vld3_fu_2659_p1 = vertex_req_q_fifo_V_1_read_nbread_fu_395_p2_0;

assign p_vld4_fu_1677_p1 = vertex_req_q_fifo_V_0_read_nbread_fu_308_p2_0;

assign scatter_req_q_fifo_V_read_nbread_fu_302_p2_0 = scatter_req_q_fifo_V_empty_n;

assign select_ln112_1_fu_3543_p0 = degrees_read_addr_V_full_n;

assign select_ln112_1_fu_3543_p3 = ((select_ln112_1_fu_3543_p0[0:0] === 1'b1) ? add_ln114_1_fu_3537_p2 : i_rd_req_degree_0_1_reg_1269);

assign select_ln112_fu_2569_p0 = degrees_read_addr_V_full_n;

assign select_ln112_fu_2569_p3 = ((select_ln112_fu_2569_p0[0:0] === 1'b1) ? add_ln114_fu_2563_p2 : i_rd_req_degree_0_0_reg_772);

assign select_ln119_1_fu_3603_p0 = rankings_read_addr_V_full_n;

assign select_ln119_1_fu_3603_p3 = ((select_ln119_1_fu_3603_p0[0:0] === 1'b1) ? add_ln121_1_fu_3597_p2 : i_rd_req_ranking_0_1_reg_1280);

assign select_ln119_fu_2629_p0 = rankings_read_addr_V_full_n;

assign select_ln119_fu_2629_p3 = ((select_ln119_fu_2629_p0[0:0] === 1'b1) ? add_ln121_fu_2623_p2 : i_rd_req_ranking_0_0_reg_783);

assign select_ln137_1_fu_3625_p3 = ((full_n_471_1_reg_4229[0:0] === 1'b1) ? add_ln138_1_fu_3612_p2 : i_rd_resp_0_1_reg_1030);

assign select_ln137_fu_2651_p3 = ((full_n_s_reg_4176[0:0] === 1'b1) ? add_ln138_fu_2638_p2 : i_rd_resp_0_0_reg_533);

assign select_ln56_fu_3738_p0 = tmps_read_addr_V_full_n;

assign select_ln56_fu_3738_p3 = ((select_ln56_fu_3738_p0[0:0] === 1'b1) ? i_req_fu_3732_p2 : i_req_0_reg_1500);

assign select_ln72_fu_4060_p3 = ((ap_phi_mux_ready_1_4_phi_fu_1550_p4[0:0] === 1'b1) ? i_resp_fu_4046_p2 : i_resp_0_reg_1456);

assign tmp_10_fu_3774_p4 = {{p_Val2_s_fu_290[127:96]}};

assign tmp_11_fu_3784_p4 = {{p_Val2_s_fu_290[159:128]}};

assign tmp_13_nbreadreq_fu_333_p3 = vertex_in_q_fifo_V_0_empty_n;

assign tmp_14_fu_3794_p4 = {{p_Val2_s_fu_290[191:160]}};

assign tmp_15_fu_3804_p4 = {{p_Val2_s_fu_290[223:192]}};

assign tmp_16_fu_3814_p4 = {{p_Val2_s_fu_290[255:224]}};

assign tmp_17_fu_3824_p4 = {{p_Val2_s_fu_290[287:256]}};

assign tmp_18_fu_3834_p4 = {{p_Val2_s_fu_290[319:288]}};

assign tmp_19_fu_3844_p4 = {{p_Val2_s_fu_290[351:320]}};

assign tmp_1_1_fu_3904_p34 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_28_fu_3894_p4}}}, {32'd0}}}, {tmp_27_fu_3884_p4}}}, {32'd0}}}, {tmp_22_fu_3874_p4}}}, {32'd0}}}, {tmp_21_fu_3864_p4}}}, {32'd0}}}, {tmp_20_fu_3854_p4}}}, {32'd0}}}, {tmp_19_fu_3844_p4}}}, {32'd0}}}, {tmp_18_fu_3834_p4}}}, {32'd0}}}, {tmp_17_fu_3824_p4}}}, {32'd0}}}, {tmp_16_fu_3814_p4}}}, {32'd0}}}, {tmp_15_fu_3804_p4}}}, {32'd0}}}, {tmp_14_fu_3794_p4}}}, {32'd0}}}, {tmp_11_fu_3784_p4}}}, {32'd0}}}, {tmp_10_fu_3774_p4}}}, {32'd0}}}, {tmp_9_fu_3764_p4}}}, {32'd0}}}, {tmp_7_fu_3754_p4}}}, {32'd0}}}, {empty_221_fu_3750_p1}}}, {32'd0}};

assign tmp_1_2_fu_3975_p34 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_28_fu_3894_p4}}}, {32'd0}}}, {tmp_27_fu_3884_p4}}}, {32'd0}}}, {tmp_22_fu_3874_p4}}}, {32'd0}}}, {tmp_21_fu_3864_p4}}}, {32'd0}}}, {tmp_20_fu_3854_p4}}}, {32'd0}}}, {tmp_19_fu_3844_p4}}}, {32'd0}}}, {tmp_18_fu_3834_p4}}}, {32'd0}}}, {tmp_17_fu_3824_p4}}}, {32'd0}}}, {tmp_16_fu_3814_p4}}}, {32'd0}}}, {tmp_15_fu_3804_p4}}}, {32'd0}}}, {tmp_14_fu_3794_p4}}}, {32'd0}}}, {tmp_11_fu_3784_p4}}}, {32'd0}}}, {tmp_10_fu_3774_p4}}}, {32'd0}}}, {tmp_9_fu_3764_p4}}}, {32'd0}}}, {tmp_7_fu_3754_p4}}}, {32'd0}}}, {empty_221_fu_3750_p1}}}, {32'd0}};

assign tmp_1_fu_2548_p4 = {{add_ln112_fu_2543_p2[31:4]}};

assign tmp_20_fu_3854_p4 = {{p_Val2_s_fu_290[383:352]}};

assign tmp_21_fu_3864_p4 = {{p_Val2_s_fu_290[415:384]}};

assign tmp_22_fu_3874_p4 = {{p_Val2_s_fu_290[447:416]}};

assign tmp_23_fu_3522_p4 = {{add_ln112_1_fu_3517_p2[31:4]}};

assign tmp_24_fu_3582_p4 = {{add_ln119_1_fu_3577_p2[31:4]}};

assign tmp_25_fu_2495_p4 = {{add_ln154_fu_2490_p2[31:4]}};

assign tmp_26_fu_3469_p4 = {{add_ln154_1_fu_3464_p2[31:4]}};

assign tmp_27_fu_3884_p4 = {{p_Val2_s_fu_290[479:448]}};

assign tmp_28_fu_3894_p4 = {{p_Val2_s_fu_290[511:480]}};

assign tmp_29_fu_3532_p1 = tmp_23_fu_3522_p4;

assign tmp_30_fu_3592_p1 = tmp_24_fu_3582_p4;

assign tmp_31_fu_2505_p1 = tmp_25_fu_2495_p4;

assign tmp_32_fu_3479_p1 = tmp_26_fu_3469_p4;

assign tmp_3_1_fu_2031_p34 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {p_Result_3_0_14_fu_2015_p4}}}, {p_Result_2_0_14_fu_2005_p4}}}, {p_Result_3_0_13_fu_1995_p4}}}, {p_Result_2_0_13_fu_1985_p4}}}, {p_Result_3_0_12_fu_1975_p4}}}, {p_Result_2_0_12_fu_1965_p4}}}, {p_Result_3_0_11_fu_1955_p4}}}, {p_Result_2_0_11_fu_1945_p4}}}, {p_Result_3_0_10_fu_1935_p4}}}, {p_Result_2_0_10_fu_1925_p4}}}, {p_Result_3_0_s_fu_1915_p4}}}, {p_Result_2_0_s_fu_1905_p4}}}, {p_Result_3_0_9_fu_1895_p4}}}, {p_Result_2_0_9_fu_1885_p4}}}, {p_Result_3_0_8_fu_1875_p4}}}, {p_Result_2_0_8_fu_1865_p4}}}, {p_Result_3_0_7_fu_1855_p4}}}, {p_Result_2_0_7_fu_1845_p4}}}, {p_Result_3_0_6_fu_1835_p4}}}, {p_Result_2_0_6_fu_1825_p4}}}, {p_Result_3_0_5_fu_1815_p4}}}, {p_Result_2_0_5_fu_1805_p4}}}, {p_Result_3_0_4_fu_1795_p4}}}, {p_Result_2_0_4_fu_1785_p4}}}, {p_Result_3_0_3_fu_1775_p4}}}, {p_Result_2_0_3_fu_1765_p4}}}, {p_Result_3_0_2_fu_1755_p4}}}, {p_Result_2_0_2_fu_1745_p4}}}, {p_Result_3_0_1_fu_1735_p4}}}, {p_Result_2_0_1_fu_1725_p4}}}, {trunc_ln647_1_fu_1721_p1}}}, {trunc_ln647_fu_1717_p1}};

assign tmp_3_2_fu_3005_p34 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {p_Result_3_1_14_fu_2989_p4}}}, {p_Result_2_1_14_fu_2979_p4}}}, {p_Result_3_1_13_fu_2969_p4}}}, {p_Result_2_1_13_fu_2959_p4}}}, {p_Result_3_1_12_fu_2949_p4}}}, {p_Result_2_1_12_fu_2939_p4}}}, {p_Result_3_1_11_fu_2929_p4}}}, {p_Result_2_1_11_fu_2919_p4}}}, {p_Result_3_1_10_fu_2909_p4}}}, {p_Result_2_1_10_fu_2899_p4}}}, {p_Result_3_1_s_fu_2889_p4}}}, {p_Result_2_1_s_fu_2879_p4}}}, {p_Result_3_1_9_fu_2869_p4}}}, {p_Result_2_1_9_fu_2859_p4}}}, {p_Result_3_1_8_fu_2849_p4}}}, {p_Result_2_1_8_fu_2839_p4}}}, {p_Result_3_1_7_fu_2829_p4}}}, {p_Result_2_1_7_fu_2819_p4}}}, {p_Result_3_1_6_fu_2809_p4}}}, {p_Result_2_1_6_fu_2799_p4}}}, {p_Result_3_1_5_fu_2789_p4}}}, {p_Result_2_1_5_fu_2779_p4}}}, {p_Result_3_1_4_fu_2769_p4}}}, {p_Result_2_1_4_fu_2759_p4}}}, {p_Result_3_1_3_fu_2749_p4}}}, {p_Result_2_1_3_fu_2739_p4}}}, {p_Result_3_1_2_fu_2729_p4}}}, {p_Result_2_1_2_fu_2719_p4}}}, {p_Result_3_1_1_fu_2709_p4}}}, {p_Result_2_1_1_fu_2699_p4}}}, {trunc_ln647_3_fu_2695_p1}}}, {trunc_ln647_2_fu_2691_p1}};

assign tmp_3_fu_2608_p4 = {{add_ln119_fu_2603_p2[31:4]}};

assign tmp_4_fu_2618_p1 = tmp_3_fu_2608_p4;

assign tmp_674_1_nbreadreq_fu_408_p3 = vertex_in_q_fifo_V_1_empty_n;

assign tmp_7_fu_3754_p4 = {{p_Val2_s_fu_290[63:32]}};

assign tmp_9_fu_3764_p4 = {{p_Val2_s_fu_290[95:64]}};

assign tmp_data_V_5_fu_2416_p17 = {{{{{{{{{{{{{{{{val_assign_0_14_fu_2396_p4}, {val_assign_0_13_fu_2376_p4}}, {val_assign_0_12_fu_2356_p4}}, {val_assign_0_11_fu_2336_p4}}, {val_assign_0_10_fu_2316_p4}}, {val_assign_0_s_fu_2296_p4}}, {val_assign_0_9_fu_2276_p4}}, {val_assign_0_8_fu_2256_p4}}, {val_assign_0_7_fu_2236_p4}}, {val_assign_0_6_fu_2216_p4}}, {val_assign_0_5_fu_2196_p4}}, {val_assign_0_4_fu_2176_p4}}, {val_assign_0_3_fu_2156_p4}}, {val_assign_0_2_fu_2136_p4}}, {val_assign_0_1_fu_2116_p4}}, {trunc_ln106_fu_2102_p1}};

assign tmp_data_V_6_fu_3390_p17 = {{{{{{{{{{{{{{{{val_assign_190_14_fu_3370_p4}, {val_assign_190_13_fu_3350_p4}}, {val_assign_190_12_fu_3330_p4}}, {val_assign_190_11_fu_3310_p4}}, {val_assign_190_10_fu_3290_p4}}, {val_assign_190_s_fu_3270_p4}}, {val_assign_190_9_fu_3250_p4}}, {val_assign_190_8_fu_3230_p4}}, {val_assign_190_7_fu_3210_p4}}, {val_assign_190_6_fu_3190_p4}}, {val_assign_190_5_fu_3170_p4}}, {val_assign_190_4_fu_3150_p4}}, {val_assign_190_3_fu_3130_p4}}, {val_assign_190_2_fu_3110_p4}}, {val_assign_190_1_fu_3090_p4}}, {trunc_ln106_31_fu_3076_p1}};

assign tmp_data_V_7_fu_2453_p17 = {{{{{{{{{{{{{{{{trunc_ln106_14_fu_2406_p4}, {trunc_ln106_13_fu_2386_p4}}, {trunc_ln106_12_fu_2366_p4}}, {trunc_ln106_11_fu_2346_p4}}, {trunc_ln106_10_fu_2326_p4}}, {trunc_ln106_s_fu_2306_p4}}, {trunc_ln106_9_fu_2286_p4}}, {trunc_ln106_8_fu_2266_p4}}, {trunc_ln106_7_fu_2246_p4}}, {trunc_ln106_6_fu_2226_p4}}, {trunc_ln106_5_fu_2206_p4}}, {trunc_ln106_4_fu_2186_p4}}, {trunc_ln106_3_fu_2166_p4}}, {trunc_ln106_2_fu_2146_p4}}, {trunc_ln106_1_fu_2126_p4}}, {trunc_ln_fu_2106_p4}};

assign tmp_data_V_8_fu_3427_p17 = {{{{{{{{{{{{{{{{trunc_ln106_30_fu_3380_p4}, {trunc_ln106_29_fu_3360_p4}}, {trunc_ln106_28_fu_3340_p4}}, {trunc_ln106_27_fu_3320_p4}}, {trunc_ln106_26_fu_3300_p4}}, {trunc_ln106_25_fu_3280_p4}}, {trunc_ln106_24_fu_3260_p4}}, {trunc_ln106_23_fu_3240_p4}}, {trunc_ln106_22_fu_3220_p4}}, {trunc_ln106_21_fu_3200_p4}}, {trunc_ln106_20_fu_3180_p4}}, {trunc_ln106_19_fu_3160_p4}}, {trunc_ln106_18_fu_3140_p4}}, {trunc_ln106_17_fu_3120_p4}}, {trunc_ln106_16_fu_3100_p4}}, {trunc_ln106_15_fu_3080_p4}};

assign tmp_fu_2558_p1 = tmp_1_fu_2548_p4;

assign tmps_read_addr_V_din = addr_assign_fu_3717_p4;

assign tmps_read_nbread_fu_428_p2_0 = tmps_read_data_V_data_V_empty_n;

assign trunc_ln106_10_fu_2326_p4 = {{vertex_in_q_peek_val_0[767:736]}};

assign trunc_ln106_11_fu_2346_p4 = {{vertex_in_q_peek_val_0[831:800]}};

assign trunc_ln106_12_fu_2366_p4 = {{vertex_in_q_peek_val_0[895:864]}};

assign trunc_ln106_13_fu_2386_p4 = {{vertex_in_q_peek_val_0[959:928]}};

assign trunc_ln106_14_fu_2406_p4 = {{vertex_in_q_peek_val_0[1023:992]}};

assign trunc_ln106_15_fu_3080_p4 = {{vertex_in_q_peek_val_1[63:32]}};

assign trunc_ln106_16_fu_3100_p4 = {{vertex_in_q_peek_val_1[127:96]}};

assign trunc_ln106_17_fu_3120_p4 = {{vertex_in_q_peek_val_1[191:160]}};

assign trunc_ln106_18_fu_3140_p4 = {{vertex_in_q_peek_val_1[255:224]}};

assign trunc_ln106_19_fu_3160_p4 = {{vertex_in_q_peek_val_1[319:288]}};

assign trunc_ln106_1_fu_2126_p4 = {{vertex_in_q_peek_val_0[127:96]}};

assign trunc_ln106_20_fu_3180_p4 = {{vertex_in_q_peek_val_1[383:352]}};

assign trunc_ln106_21_fu_3200_p4 = {{vertex_in_q_peek_val_1[447:416]}};

assign trunc_ln106_22_fu_3220_p4 = {{vertex_in_q_peek_val_1[511:480]}};

assign trunc_ln106_23_fu_3240_p4 = {{vertex_in_q_peek_val_1[575:544]}};

assign trunc_ln106_24_fu_3260_p4 = {{vertex_in_q_peek_val_1[639:608]}};

assign trunc_ln106_25_fu_3280_p4 = {{vertex_in_q_peek_val_1[703:672]}};

assign trunc_ln106_26_fu_3300_p4 = {{vertex_in_q_peek_val_1[767:736]}};

assign trunc_ln106_27_fu_3320_p4 = {{vertex_in_q_peek_val_1[831:800]}};

assign trunc_ln106_28_fu_3340_p4 = {{vertex_in_q_peek_val_1[895:864]}};

assign trunc_ln106_29_fu_3360_p4 = {{vertex_in_q_peek_val_1[959:928]}};

assign trunc_ln106_2_fu_2146_p4 = {{vertex_in_q_peek_val_0[191:160]}};

assign trunc_ln106_30_fu_3380_p4 = {{vertex_in_q_peek_val_1[1023:992]}};

assign trunc_ln106_31_fu_3076_p1 = vertex_in_q_peek_val_1[31:0];

assign trunc_ln106_3_fu_2166_p4 = {{vertex_in_q_peek_val_0[255:224]}};

assign trunc_ln106_4_fu_2186_p4 = {{vertex_in_q_peek_val_0[319:288]}};

assign trunc_ln106_5_fu_2206_p4 = {{vertex_in_q_peek_val_0[383:352]}};

assign trunc_ln106_6_fu_2226_p4 = {{vertex_in_q_peek_val_0[447:416]}};

assign trunc_ln106_7_fu_2246_p4 = {{vertex_in_q_peek_val_0[511:480]}};

assign trunc_ln106_8_fu_2266_p4 = {{vertex_in_q_peek_val_0[575:544]}};

assign trunc_ln106_9_fu_2286_p4 = {{vertex_in_q_peek_val_0[639:608]}};

assign trunc_ln106_fu_2102_p1 = vertex_in_q_peek_val_0[31:0];

assign trunc_ln106_s_fu_2306_p4 = {{vertex_in_q_peek_val_0[703:672]}};

assign trunc_ln166_1_fu_2667_p1 = vertex_req_q_fifo_V_1_dout[31:0];

assign trunc_ln166_fu_1685_p1 = vertex_req_q_fifo_V_0_dout[31:0];

assign trunc_ln647_1_fu_1721_p1 = ap_phi_mux_p_Val2_3_0_phi_fu_559_p4[31:0];

assign trunc_ln647_2_fu_2691_p1 = ap_phi_mux_p_Val2_2_1_phi_fu_1078_p4[31:0];

assign trunc_ln647_3_fu_2695_p1 = ap_phi_mux_p_Val2_3_1_phi_fu_1056_p4[31:0];

assign trunc_ln647_fu_1717_p1 = ap_phi_mux_p_Val2_2_0_phi_fu_581_p4[31:0];

assign trunc_ln_fu_2106_p4 = {{vertex_in_q_peek_val_0[63:32]}};

assign val_assign_0_10_fu_2316_p4 = {{vertex_in_q_peek_val_0[735:704]}};

assign val_assign_0_11_fu_2336_p4 = {{vertex_in_q_peek_val_0[799:768]}};

assign val_assign_0_12_fu_2356_p4 = {{vertex_in_q_peek_val_0[863:832]}};

assign val_assign_0_13_fu_2376_p4 = {{vertex_in_q_peek_val_0[927:896]}};

assign val_assign_0_14_fu_2396_p4 = {{vertex_in_q_peek_val_0[991:960]}};

assign val_assign_0_1_fu_2116_p4 = {{vertex_in_q_peek_val_0[95:64]}};

assign val_assign_0_2_fu_2136_p4 = {{vertex_in_q_peek_val_0[159:128]}};

assign val_assign_0_3_fu_2156_p4 = {{vertex_in_q_peek_val_0[223:192]}};

assign val_assign_0_4_fu_2176_p4 = {{vertex_in_q_peek_val_0[287:256]}};

assign val_assign_0_5_fu_2196_p4 = {{vertex_in_q_peek_val_0[351:320]}};

assign val_assign_0_6_fu_2216_p4 = {{vertex_in_q_peek_val_0[415:384]}};

assign val_assign_0_7_fu_2236_p4 = {{vertex_in_q_peek_val_0[479:448]}};

assign val_assign_0_8_fu_2256_p4 = {{vertex_in_q_peek_val_0[543:512]}};

assign val_assign_0_9_fu_2276_p4 = {{vertex_in_q_peek_val_0[607:576]}};

assign val_assign_0_s_fu_2296_p4 = {{vertex_in_q_peek_val_0[671:640]}};

assign val_assign_190_10_fu_3290_p4 = {{vertex_in_q_peek_val_1[735:704]}};

assign val_assign_190_11_fu_3310_p4 = {{vertex_in_q_peek_val_1[799:768]}};

assign val_assign_190_12_fu_3330_p4 = {{vertex_in_q_peek_val_1[863:832]}};

assign val_assign_190_13_fu_3350_p4 = {{vertex_in_q_peek_val_1[927:896]}};

assign val_assign_190_14_fu_3370_p4 = {{vertex_in_q_peek_val_1[991:960]}};

assign val_assign_190_1_fu_3090_p4 = {{vertex_in_q_peek_val_1[95:64]}};

assign val_assign_190_2_fu_3110_p4 = {{vertex_in_q_peek_val_1[159:128]}};

assign val_assign_190_3_fu_3130_p4 = {{vertex_in_q_peek_val_1[223:192]}};

assign val_assign_190_4_fu_3150_p4 = {{vertex_in_q_peek_val_1[287:256]}};

assign val_assign_190_5_fu_3170_p4 = {{vertex_in_q_peek_val_1[351:320]}};

assign val_assign_190_6_fu_3190_p4 = {{vertex_in_q_peek_val_1[415:384]}};

assign val_assign_190_7_fu_3210_p4 = {{vertex_in_q_peek_val_1[479:448]}};

assign val_assign_190_8_fu_3230_p4 = {{vertex_in_q_peek_val_1[543:512]}};

assign val_assign_190_9_fu_3250_p4 = {{vertex_in_q_peek_val_1[607:576]}};

assign val_assign_190_s_fu_3270_p4 = {{vertex_in_q_peek_val_1[671:640]}};

assign vertex_req_q_fifo_V_0_read_nbread_fu_308_p2_0 = vertex_req_q_fifo_V_0_empty_n;

assign vertex_req_q_fifo_V_1_read_nbread_fu_395_p2_0 = vertex_req_q_fifo_V_1_empty_n;

assign xor_ln137_1_fu_3618_p2 = (full_n_471_1_reg_4229 ^ 1'd1);

assign xor_ln137_fu_2644_p2 = (full_n_s_reg_4176 ^ 1'd1);

assign xor_ln49_fu_3651_p2 = (phi_ln49_reg_1444 ^ 1'd1);

assign xor_ln72_fu_4052_p2 = (ap_phi_mux_ready_1_4_phi_fu_1550_p4 ^ 1'd1);

assign zext_ln109_1_fu_2527_p1 = i_rd_resp_0_0_reg_533;

assign zext_ln109_2_fu_3497_p1 = i_rd_req_degree_0_1_reg_1269;

assign zext_ln109_3_fu_3501_p1 = i_rd_resp_0_1_reg_1030;

assign zext_ln109_fu_2523_p1 = i_rd_req_degree_0_0_reg_772;

assign zext_ln116_1_fu_2587_p1 = i_rd_resp_0_0_reg_533;

assign zext_ln116_2_fu_3557_p1 = i_rd_req_ranking_0_1_reg_1280;

assign zext_ln116_3_fu_3561_p1 = i_rd_resp_0_1_reg_1030;

assign zext_ln116_fu_2583_p1 = i_rd_req_ranking_0_0_reg_783;

assign zext_ln54_1_fu_3696_p1 = i_resp_0_reg_1456;

assign zext_ln54_fu_3692_p1 = i_req_0_reg_1500;

endmodule //VertexMem_VertexMem
