Added

* Add support for specifying a numeric value as the default value for :ref:`field_bit_vector`.
* Add synchronous reset support to generated VHDL AXI-Lite register file.

Internal updates

* Simplify dependencies of generated VHDL code.
