#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-Mupdate' 'testbench.sv' '-o' 'salida' '-full64' '-debug_acc+all' '-debug_region+cell+encrypt' '-sverilog' '-l' 'log_test' '-ntb_opts' 'uvm' '+lint=TFIPC-L' '-cm' 'line+tgl+cond+fsm+branch+assert' 2>&1
