// Seed: 3729611217
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  for (id_3 = 1 == id_3; 1; id_3 = 1) begin : LABEL_0
    wire id_4 = 1;
  end
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output wand id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri0 id_7,
    output tri1 id_8,
    output wor id_9,
    input tri id_10,
    output tri1 id_11,
    input tri0 id_12,
    output wor id_13
);
  wire id_15;
  wor  id_16 = 1'b0;
  module_0 modCall_1 (
      id_16,
      id_15
  );
  assign id_4 = id_10;
endmodule
