#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008DB2A8 .scope module, "dff" "dff" 2 8;
 .timescale 0 0;
v008DFC90_0 .net "clk", 0 0, C4<z>; 0 drivers
v008DFCE8_0 .net "d", 0 0, C4<z>; 0 drivers
v008DFD40_0 .var "q", 0 0;
v008DDBD0_0 .var "qnot", 0 0;
E_002F3380 .event posedge, v008DFC90_0;
S_008DB220 .scope module, "principal" "principal" 3 25;
 .timescale 0 0;
v0032FBF8_0 .var "clear", 0 0;
v0032FC50_0 .net "clk", 0 0, v0032FBA0_0; 1 drivers
v0032FCA8_0 .var "d", 0 0;
v0032FD00_0 .var "preset", 4 0;
S_008DB6E8 .scope module, "clk1" "clock" 3 30, 4 9, S_008DB220;
 .timescale 0 0;
v0032FBA0_0 .var "clk", 0 0;
S_008DB3B8 .scope module, "anel" "rightrotateRegister" 3 31, 3 8, S_008DB220;
 .timescale 0 0;
L_00303278 .functor OR 1, v00303618_0, v0032FCA8_0, C4<0>, C4<0>;
v0032F678_0 .net "clear", 0 0, v0032FBF8_0; 1 drivers
v0032F6D0_0 .alias "clk", 0 0, v0032FC50_0;
v0032F728_0 .net "d", 0 0, v0032FCA8_0; 1 drivers
v0032F780_0 .net "preset", 4 0, v0032FD00_0; 1 drivers
v0032F7D8_0 .net "q1", 0 0, v0032F5C8_0; 1 drivers
v0032F830_0 .net "q2", 0 0, v0032F3B8_0; 1 drivers
v0032F888_0 .net "q3", 0 0, v0032F1A8_0; 1 drivers
v0032F8E0_0 .net "q4", 0 0, v008D4BF8_0; 1 drivers
v0032F938_0 .net "q5", 0 0, v00303618_0; 1 drivers
v0032F990_0 .net "qnot1", 0 0, v0032F620_0; 1 drivers
v0032F9E8_0 .net "qnot2", 0 0, v0032F410_0; 1 drivers
v0032FA40_0 .net "qnot3", 0 0, v0032F200_0; 1 drivers
v0032FA98_0 .net "qnot4", 0 0, v0032EFF0_0; 1 drivers
v0032FAF0_0 .net "qnot5", 0 0, v00304DE8_0; 1 drivers
v0032FB48_0 .net "w0", 0 0, L_00303278; 1 drivers
E_002F3580 .event posedge, v008DDC80_0;
L_003300A0 .part v0032FD00_0, 0, 1;
L_003300F8 .part v0032FD00_0, 1, 1;
L_00330150 .part v0032FD00_0, 2, 1;
L_003301A8 .part v0032FD00_0, 3, 1;
L_00330200 .part v0032FD00_0, 4, 1;
S_008DB660 .scope module, "flip1" "dff2" 3 13, 2 17, S_008DB3B8;
 .timescale 0 0;
v0032F468_0 .alias "clear", 0 0, v0032F678_0;
v0032F4C0_0 .alias "clk", 0 0, v0032FC50_0;
v0032F518_0 .alias "d", 0 0, v0032FB48_0;
v0032F570_0 .net "preset", 0 0, L_003300A0; 1 drivers
v0032F5C8_0 .var "q", 0 0;
v0032F620_0 .var "qnot", 0 0;
E_002F7A00 .event posedge, v0032F570_0, v008DDC28_0, v008DDC80_0;
S_008DB5D8 .scope module, "flip2" "dff2" 3 14, 2 17, S_008DB3B8;
 .timescale 0 0;
v0032F258_0 .alias "clear", 0 0, v0032F678_0;
v0032F2B0_0 .alias "clk", 0 0, v0032FC50_0;
v0032F308_0 .alias "d", 0 0, v0032F7D8_0;
v0032F360_0 .net "preset", 0 0, L_003300F8; 1 drivers
v0032F3B8_0 .var "q", 0 0;
v0032F410_0 .var "qnot", 0 0;
E_002F7960 .event posedge, v0032F360_0, v008DDC28_0, v008DDC80_0;
S_008DB550 .scope module, "flip3" "dff2" 3 15, 2 17, S_008DB3B8;
 .timescale 0 0;
v0032F048_0 .alias "clear", 0 0, v0032F678_0;
v0032F0A0_0 .alias "clk", 0 0, v0032FC50_0;
v0032F0F8_0 .alias "d", 0 0, v0032F830_0;
v0032F150_0 .net "preset", 0 0, L_00330150; 1 drivers
v0032F1A8_0 .var "q", 0 0;
v0032F200_0 .var "qnot", 0 0;
E_002F7980 .event posedge, v0032F150_0, v008DDC28_0, v008DDC80_0;
S_008DB4C8 .scope module, "flip4" "dff2" 3 16, 2 17, S_008DB3B8;
 .timescale 0 0;
v00304E40_0 .alias "clear", 0 0, v0032F678_0;
v00304E98_0 .alias "clk", 0 0, v0032FC50_0;
v008D4B48_0 .alias "d", 0 0, v0032F888_0;
v008D4BA0_0 .net "preset", 0 0, L_003301A8; 1 drivers
v008D4BF8_0 .var "q", 0 0;
v0032EFF0_0 .var "qnot", 0 0;
E_002F3560 .event posedge, v008D4BA0_0, v008DDC28_0, v008DDC80_0;
S_008DB440 .scope module, "flip5" "dff2" 3 17, 2 17, S_008DB3B8;
 .timescale 0 0;
v008DDC28_0 .alias "clear", 0 0, v0032F678_0;
v008DDC80_0 .alias "clk", 0 0, v0032FC50_0;
v00303568_0 .alias "d", 0 0, v0032F8E0_0;
v003035C0_0 .net "preset", 0 0, L_00330200; 1 drivers
v00303618_0 .var "q", 0 0;
v00304DE8_0 .var "qnot", 0 0;
E_002F33A0 .event posedge, v003035C0_0, v008DDC28_0, v008DDC80_0;
S_008DB198 .scope module, "srff" "srff" 2 46;
 .timescale 0 0;
v0032FD58_0 .net "clk", 0 0, C4<z>; 0 drivers
v0032FDB0_0 .var "q", 0 0;
v0032FE08_0 .var "qnot", 0 0;
v0032FE60_0 .net "r", 0 0, C4<z>; 0 drivers
v0032FEB8_0 .net "s", 0 0, C4<z>; 0 drivers
E_002F7B40 .event posedge, v0032FD58_0;
S_008DB110 .scope module, "tff" "tff" 2 70;
 .timescale 0 0;
v0032FF10_0 .net "clock", 0 0, C4<z>; 0 drivers
v0032FF68_0 .var "q", 0 0;
v0032FFF0_0 .var "qnot", 0 0;
v00330048_0 .net "t", 0 0, C4<z>; 0 drivers
E_002F7B80 .event posedge, v0032FF10_0;
    .scope S_008DB2A8;
T_0 ;
    %wait E_002F3380;
    %load/v 8, v008DFCE8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008DFD40_0, 0, 8;
    %load/v 8, v008DFCE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008DDBD0_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_008DB6E8;
T_1 ;
    %set/v v0032FBA0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_008DB6E8;
T_2 ;
    %delay 5, 0;
    %load/v 8, v0032FBA0_0, 1;
    %inv 8, 1;
    %set/v v0032FBA0_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_008DB660;
T_3 ;
    %wait E_002F7A00;
    %load/v 8, v0032F468_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0032F5C8_0, 0, 1;
    %set/v v0032F620_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0032F570_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v0032F5C8_0, 1, 1;
    %set/v v0032F620_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0032F518_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F5C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F620_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F5C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F620_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_008DB5D8;
T_4 ;
    %wait E_002F7960;
    %load/v 8, v0032F258_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0032F3B8_0, 0, 1;
    %set/v v0032F410_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0032F360_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v0032F3B8_0, 1, 1;
    %set/v v0032F410_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0032F308_0, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F3B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F410_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F3B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F410_0, 0, 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_008DB550;
T_5 ;
    %wait E_002F7980;
    %load/v 8, v0032F048_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0032F1A8_0, 0, 1;
    %set/v v0032F200_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0032F150_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v0032F1A8_0, 1, 1;
    %set/v v0032F200_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0032F0F8_0, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F1A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F200_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F1A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0032F200_0, 0, 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_008DB4C8;
T_6 ;
    %wait E_002F3560;
    %load/v 8, v00304E40_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v008D4BF8_0, 0, 1;
    %set/v v0032EFF0_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v008D4BA0_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v008D4BF8_0, 1, 1;
    %set/v v0032EFF0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v008D4B48_0, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D4BF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032EFF0_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v008D4BF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0032EFF0_0, 0, 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_008DB440;
T_7 ;
    %wait E_002F33A0;
    %load/v 8, v008DDC28_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v00303618_0, 0, 1;
    %set/v v00304DE8_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v003035C0_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v00303618_0, 1, 1;
    %set/v v00304DE8_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v00303568_0, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00303618_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00304DE8_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00303618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00304DE8_0, 0, 1;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_008DB3B8;
T_8 ;
    %wait E_002F3580;
    %vpi_call 3 21 "$display", "%d %b %b %b %b %b", $time, v0032F7D8_0, v0032F830_0, v0032F888_0, v0032F8E0_0, v0032F7D8_0;
    %jmp T_8;
    .thread T_8;
    .scope S_008DB220;
T_9 ;
    %vpi_call 3 34 "$display", "Extra01 - Ana Cristina - 427385";
    %vpi_call 3 35 "$display", "rightrotateRegister";
    %vpi_call 3 36 "$display", "\011\011   t a b c d e";
    %set/v v0032FBF8_0, 1, 1;
    %set/v v0032FD00_0, 0, 5;
    %set/v v0032FCA8_0, 0, 1;
    %delay 1, 0;
    %set/v v0032FBF8_0, 0, 1;
    %delay 1, 0;
    %set/v v0032FD00_0, 1, 5;
    %delay 1, 0;
    %set/v v0032FD00_0, 0, 5;
    %delay 12, 0;
    %set/v v0032FCA8_0, 1, 1;
    %delay 10, 0;
    %set/v v0032FCA8_0, 0, 1;
    %delay 20, 0;
    %set/v v0032FCA8_0, 1, 1;
    %delay 20, 0;
    %vpi_call 3 46 "$finish";
    %end;
    .thread T_9;
    .scope S_008DB198;
T_10 ;
    %wait E_002F7B40;
    %load/v 8, v0032FEB8_0, 1;
    %load/v 9, v0032FE60_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032FDB0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032FE08_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0032FEB8_0, 1;
    %inv 8, 1;
    %load/v 9, v0032FE60_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032FDB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0032FE08_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0032FEB8_0, 1;
    %load/v 9, v0032FE60_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0032FDB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0032FE08_0, 0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_008DB110;
T_11 ;
    %wait E_002F7B80;
    %load/v 8, v00330048_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v00330048_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032FF68_0, 0, 8;
    %load/v 8, v0032FFF0_0, 1;
    %inv 8, 1;
    %set/v v0032FFF0_0, 8, 1;
    %jmp T_11.1;
T_11.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0032FF68_0, 0, 0;
    %load/v 8, v0032FF68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0032FFF0_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflops.v";
    "G:\2-2012\arq\guia08\Extra01.v";
    "./clock.v";
