<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_burst_adapter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_burst_adapter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_burst_adapter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_burst_adapter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_burst_adapter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_burst_adapter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_burst_adapter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_burst_adapter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_burst_adapter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_burst_adapter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="VROOM_0_avalon_master_limiter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="VROOM_0_avalon_master_limiter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="VROOM_0_avalon_master_limiter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="VROOM_0_avalon_master_limiter" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="DRAM_s1_agent_rsp_fifo" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_agent" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_agent" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="VROOM_0_avalon_master_agent" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="DRAM_s1_translator" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="VROOM_0_avalon_master_translator" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/interrupt_connections.v"
   type="VERILOG"
   library="interrupt_connections_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/CoreWrapper.sv"
   type="SYSTEM_VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/LSIC.sv"
   type="SYSTEM_VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/BRAM1.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/BRAM1BE.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/FIFO1.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/FIFO2.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/RegFile.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/RevertReg.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/SizedFIFO.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/SyncFIFO.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/mkCache32.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/mkICache.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/mkVROOM.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/SimDebugSlave.v"
   type="VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/UART_rx.sv"
   type="SYSTEM_VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/UART_tx.sv"
   type="SYSTEM_VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/queue.sv"
   type="SYSTEM_VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/spart.sv"
   type="SYSTEM_VERILOG"
   library="VROOM_0" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_ROM.v"
   type="VERILOG"
   library="ROM" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_DRAM.hex"
   type="HEX"
   library="DRAM" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_DRAM.v"
   type="VERILOG"
   library="DRAM" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="sim_system_inst_reset_bfm" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="sim_system_inst_clk_bfm" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/submodules/sim_system.v"
   type="VERILOG"
   library="sim_system_inst" />
 <file
   path="sim_system/testbench/sim_system_tb/simulation/sim_system_tb.v"
   type="VERILOG" />
 <topLevel name="sim_system_tb" />
 <deviceFamily name="stratixv" />
 <modelMap
   controllerPath="sim_system_tb.sim_system_inst.DRAM"
   modelPath="sim_system_tb.sim_system_inst.DRAM" />
 <modelMap
   controllerPath="sim_system_tb.sim_system_inst.ROM"
   modelPath="sim_system_tb.sim_system_inst.ROM" />
</simPackage>
