--
--	Conversion of DelSig_16Channel01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Jan 07 02:11:29 2022
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \Start_Reg:clk\ : bit;
SIGNAL \Start_Reg:rst\ : bit;
SIGNAL Net_958 : bit;
SIGNAL \Start_Reg:control_out_0\ : bit;
SIGNAL Net_997 : bit;
SIGNAL \Start_Reg:control_out_1\ : bit;
SIGNAL Net_998 : bit;
SIGNAL \Start_Reg:control_out_2\ : bit;
SIGNAL Net_999 : bit;
SIGNAL \Start_Reg:control_out_3\ : bit;
SIGNAL Net_1000 : bit;
SIGNAL \Start_Reg:control_out_4\ : bit;
SIGNAL Net_1001 : bit;
SIGNAL \Start_Reg:control_out_5\ : bit;
SIGNAL Net_1002 : bit;
SIGNAL \Start_Reg:control_out_6\ : bit;
SIGNAL Net_1003 : bit;
SIGNAL \Start_Reg:control_out_7\ : bit;
SIGNAL \Start_Reg:control_7\ : bit;
SIGNAL \Start_Reg:control_6\ : bit;
SIGNAL \Start_Reg:control_5\ : bit;
SIGNAL \Start_Reg:control_4\ : bit;
SIGNAL \Start_Reg:control_3\ : bit;
SIGNAL \Start_Reg:control_2\ : bit;
SIGNAL \Start_Reg:control_1\ : bit;
SIGNAL \Start_Reg:control_0\ : bit;
SIGNAL tmpOE__Vin0_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__Vin0_net_0 : bit;
TERMINAL Net_1005 : bit;
SIGNAL tmpIO_0__Vin0_net_0 : bit;
TERMINAL tmpSIOVREF__Vin0_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Vin0_net_0 : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL tmpOE__Vin2_net_0 : bit;
SIGNAL tmpFB_0__Vin2_net_0 : bit;
TERMINAL Net_1006 : bit;
SIGNAL tmpIO_0__Vin2_net_0 : bit;
TERMINAL tmpSIOVREF__Vin2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vin2_net_0 : bit;
SIGNAL AMuxHw_ADCP_Decoder_enable : bit;
SIGNAL AMuxHw_ADCP_Decoder_is_active : bit;
ATTRIBUTE soft of AMuxHw_ADCP_Decoder_is_active:SIGNAL IS '1';
SIGNAL cmp_vv_vv_MODGEN_1 : bit;
SIGNAL Net_918 : bit;
SIGNAL AMuxHw_ADCP_Decoder_old_id_3 : bit;
SIGNAL Count_3 : bit;
SIGNAL AMuxHw_ADCP_Decoder_old_id_2 : bit;
SIGNAL Count_2 : bit;
SIGNAL AMuxHw_ADCP_Decoder_old_id_1 : bit;
SIGNAL Count_1 : bit;
SIGNAL AMuxHw_ADCP_Decoder_old_id_0 : bit;
SIGNAL Count_0 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_0 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_1 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_2 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_3 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_4 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_5 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_6 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_7 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_8 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_9 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_10 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_11 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_12 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_13 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_14 : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_15 : bit;
TERMINAL Net_1013 : bit;
TERMINAL Net_1012 : bit;
TERMINAL Net_1011 : bit;
TERMINAL Net_1010 : bit;
TERMINAL Net_1009 : bit;
TERMINAL Net_1008 : bit;
TERMINAL Net_1020 : bit;
TERMINAL Net_1019 : bit;
TERMINAL Net_1018 : bit;
TERMINAL Net_1017 : bit;
TERMINAL Net_1016 : bit;
TERMINAL Net_1015 : bit;
TERMINAL Net_1014 : bit;
TERMINAL Net_1007 : bit;
TERMINAL Net_965 : bit;
SIGNAL tmpOE__EOCpin_net_0 : bit;
SIGNAL eoc : bit;
SIGNAL tmpFB_0__EOCpin_net_0 : bit;
SIGNAL tmpIO_0__EOCpin_net_0 : bit;
TERMINAL tmpSIOVREF__EOCpin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EOCpin_net_0 : bit;
SIGNAL tmpOE__SOCpin_net_0 : bit;
SIGNAL ADC_SOC : bit;
SIGNAL tmpFB_0__SOCpin_net_0 : bit;
SIGNAL tmpIO_0__SOCpin_net_0 : bit;
TERMINAL tmpSIOVREF__SOCpin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SOCpin_net_0 : bit;
SIGNAL \LUT:tmp__LUT_ins_3\ : bit;
SIGNAL \LUT:tmp__LUT_ins_2\ : bit;
SIGNAL \LUT:tmp__LUT_ins_1\ : bit;
SIGNAL \LUT:tmp__LUT_ins_0\ : bit;
SIGNAL Net_976 : bit;
SIGNAL \LUT:tmp__LUT_reg_3\ : bit;
SIGNAL \LUT:tmp__LUT_reg_2\ : bit;
SIGNAL \LUT:tmp__LUT_reg_1\ : bit;
SIGNAL \LUT:tmp__LUT_reg_0\ : bit;
SIGNAL tmpOE__Vin6_net_0 : bit;
SIGNAL tmpFB_0__Vin6_net_0 : bit;
SIGNAL tmpIO_0__Vin6_net_0 : bit;
TERMINAL tmpSIOVREF__Vin6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vin6_net_0 : bit;
SIGNAL Net_1026 : bit;
SIGNAL Net_1028 : bit;
SIGNAL tmpOE__Count0_net_0 : bit;
SIGNAL tmpFB_0__Count0_net_0 : bit;
SIGNAL tmpIO_0__Count0_net_0 : bit;
TERMINAL tmpSIOVREF__Count0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Count0_net_0 : bit;
SIGNAL tmpOE__ChannelSelect_net_0 : bit;
SIGNAL Net_1030 : bit;
SIGNAL tmpIO_0__ChannelSelect_net_0 : bit;
TERMINAL tmpSIOVREF__ChannelSelect_net_0 : bit;
TERMINAL Net_1029 : bit;
SIGNAL tmpINTERRUPT_0__ChannelSelect_net_0 : bit;
SIGNAL Net_967 : bit;
SIGNAL tmpOE__Vin5_net_0 : bit;
SIGNAL tmpFB_0__Vin5_net_0 : bit;
SIGNAL tmpIO_0__Vin5_net_0 : bit;
TERMINAL tmpSIOVREF__Vin5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vin5_net_0 : bit;
SIGNAL tmpOE__Vin4_net_0 : bit;
SIGNAL tmpFB_0__Vin4_net_0 : bit;
SIGNAL tmpIO_0__Vin4_net_0 : bit;
TERMINAL tmpSIOVREF__Vin4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vin4_net_0 : bit;
SIGNAL tmpOE__Vin3_net_0 : bit;
SIGNAL tmpFB_0__Vin3_net_0 : bit;
SIGNAL tmpIO_0__Vin3_net_0 : bit;
TERMINAL tmpSIOVREF__Vin3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vin3_net_0 : bit;
SIGNAL tmpOE__Vin7_net_0 : bit;
SIGNAL tmpFB_0__Vin7_net_0 : bit;
SIGNAL tmpIO_0__Vin7_net_0 : bit;
TERMINAL tmpSIOVREF__Vin7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vin7_net_0 : bit;
SIGNAL tmpOE__Vin8_net_0 : bit;
SIGNAL tmpFB_0__Vin8_net_0 : bit;
SIGNAL tmpIO_0__Vin8_net_0 : bit;
TERMINAL tmpSIOVREF__Vin8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vin8_net_0 : bit;
SIGNAL tmpOE__Vin9_net_0 : bit;
SIGNAL tmpFB_0__Vin9_net_0 : bit;
SIGNAL tmpIO_0__Vin9_net_0 : bit;
TERMINAL tmpSIOVREF__Vin9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vin9_net_0 : bit;
SIGNAL tmpOE__VinA_net_0 : bit;
SIGNAL tmpFB_0__VinA_net_0 : bit;
SIGNAL tmpIO_0__VinA_net_0 : bit;
TERMINAL tmpSIOVREF__VinA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VinA_net_0 : bit;
SIGNAL tmpOE__VinB_net_0 : bit;
SIGNAL tmpFB_0__VinB_net_0 : bit;
SIGNAL tmpIO_0__VinB_net_0 : bit;
TERMINAL tmpSIOVREF__VinB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VinB_net_0 : bit;
SIGNAL tmpOE__VinC_net_0 : bit;
SIGNAL tmpFB_0__VinC_net_0 : bit;
SIGNAL tmpIO_0__VinC_net_0 : bit;
TERMINAL tmpSIOVREF__VinC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VinC_net_0 : bit;
SIGNAL \Delay_PWM:PWMUDB:km_run\ : bit;
SIGNAL \Delay_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Delay_PWM:PWMUDB:control_7\ : bit;
SIGNAL \Delay_PWM:PWMUDB:control_6\ : bit;
SIGNAL \Delay_PWM:PWMUDB:control_5\ : bit;
SIGNAL \Delay_PWM:PWMUDB:control_4\ : bit;
SIGNAL \Delay_PWM:PWMUDB:control_3\ : bit;
SIGNAL \Delay_PWM:PWMUDB:control_2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:control_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:control_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \Delay_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \Delay_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \Delay_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \Delay_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \Delay_PWM:PWMUDB:trig_last\ : bit;
SIGNAL Net_900 : bit;
SIGNAL \Delay_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \Delay_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \Delay_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \Delay_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \Delay_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \Delay_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Delay_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Delay_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \Delay_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Delay_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Delay_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Delay_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \Delay_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \Delay_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \Delay_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \Delay_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \Delay_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Delay_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Delay_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Delay_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Delay_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \Delay_PWM:PWMUDB:status_6\ : bit;
SIGNAL \Delay_PWM:PWMUDB:status_5\ : bit;
SIGNAL \Delay_PWM:PWMUDB:status_4\ : bit;
SIGNAL \Delay_PWM:PWMUDB:status_3\ : bit;
SIGNAL \Delay_PWM:PWMUDB:status_2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:status_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:status_0\ : bit;
SIGNAL \Delay_PWM:Net_55\ : bit;
SIGNAL \Delay_PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Delay_PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Delay_PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Delay_PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Delay_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Delay_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Delay_PWM:PWMUDB:compare1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:compare2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Delay_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \Delay_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Delay_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \Delay_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Delay_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \Delay_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Delay_PWM:Net_101\ : bit;
SIGNAL \Delay_PWM:Net_96\ : bit;
SIGNAL Net_1039 : bit;
SIGNAL Net_1040 : bit;
SIGNAL \Delay_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_938 : bit;
SIGNAL Net_1035 : bit;
SIGNAL Net_1041 : bit;
SIGNAL \Delay_PWM:Net_113\ : bit;
SIGNAL \Delay_PWM:Net_107\ : bit;
SIGNAL \Delay_PWM:Net_114\ : bit;
SIGNAL tmpOE__Count3_net_0 : bit;
SIGNAL tmpFB_0__Count3_net_0 : bit;
SIGNAL tmpIO_0__Count3_net_0 : bit;
TERMINAL tmpSIOVREF__Count3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Count3_net_0 : bit;
SIGNAL tmpOE__Count2_net_0 : bit;
SIGNAL tmpFB_0__Count2_net_0 : bit;
SIGNAL tmpIO_0__Count2_net_0 : bit;
TERMINAL tmpSIOVREF__Count2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Count2_net_0 : bit;
SIGNAL tmpOE__Count1_net_0 : bit;
SIGNAL tmpFB_0__Count1_net_0 : bit;
SIGNAL tmpIO_0__Count1_net_0 : bit;
TERMINAL tmpSIOVREF__Count1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Count1_net_0 : bit;
SIGNAL tmpOE__Vin1_net_0 : bit;
SIGNAL tmpFB_0__Vin1_net_0 : bit;
SIGNAL tmpIO_0__Vin1_net_0 : bit;
TERMINAL tmpSIOVREF__Vin1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vin1_net_0 : bit;
SIGNAL tmpOE__VinD_net_0 : bit;
SIGNAL tmpFB_0__VinD_net_0 : bit;
SIGNAL tmpIO_0__VinD_net_0 : bit;
TERMINAL tmpSIOVREF__VinD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VinD_net_0 : bit;
SIGNAL tmpOE__VinE_net_0 : bit;
SIGNAL tmpFB_0__VinE_net_0 : bit;
SIGNAL tmpIO_0__VinE_net_0 : bit;
TERMINAL tmpSIOVREF__VinE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VinE_net_0 : bit;
SIGNAL tmpOE__VinF_net_0 : bit;
SIGNAL tmpFB_0__VinF_net_0 : bit;
SIGNAL tmpIO_0__VinF_net_0 : bit;
TERMINAL tmpSIOVREF__VinF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VinF_net_0 : bit;
TERMINAL Net_1042 : bit;
TERMINAL \ADC:Net_244\ : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
TERMINAL \ADC:Net_20\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
SIGNAL Net_974 : bit;
SIGNAL \EdgeDetect:last\ : bit;
SIGNAL \MODULE_2:g1:a0:newa_3\ : bit;
SIGNAL MODIN2_3 : bit;
SIGNAL \MODULE_2:g1:a0:newa_2\ : bit;
SIGNAL MODIN2_2 : bit;
SIGNAL \MODULE_2:g1:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \MODULE_2:g1:a0:newb_3\ : bit;
SIGNAL MODIN3_3 : bit;
SIGNAL \MODULE_2:g1:a0:newb_2\ : bit;
SIGNAL MODIN3_2 : bit;
SIGNAL \MODULE_2:g1:a0:newb_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \MODULE_2:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_2:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_2:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_2:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_2:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_2:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_2:neq\:SIGNAL IS 2;
SIGNAL AMuxHw_ADCP_Decoder_old_id_3D : bit;
SIGNAL AMuxHw_ADCP_Decoder_old_id_2D : bit;
SIGNAL AMuxHw_ADCP_Decoder_old_id_1D : bit;
SIGNAL AMuxHw_ADCP_Decoder_old_id_0D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_0D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_1D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_2D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_3D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_4D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_5D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_6D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_7D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_8D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_9D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_10D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_11D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_12D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_13D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_14D : bit;
SIGNAL AMuxHw_ADCP_Decoder_one_hot_15D : bit;
SIGNAL \LUT:tmp__LUT_reg_3\\D\ : bit;
SIGNAL \LUT:tmp__LUT_reg_2\\D\ : bit;
SIGNAL \LUT:tmp__LUT_reg_1\\D\ : bit;
SIGNAL \LUT:tmp__LUT_reg_0\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Delay_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \EdgeDetect:last\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Vin0_net_0 <=  ('1') ;

AMuxHw_ADCP_Decoder_is_active <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0));

AMuxHw_ADCP_Decoder_one_hot_0D <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not AMuxHw_ADCP_Decoder_old_id_0 and AMuxHw_ADCP_Decoder_is_active));

AMuxHw_ADCP_Decoder_one_hot_1D <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not AMuxHw_ADCP_Decoder_old_id_1 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_0));

AMuxHw_ADCP_Decoder_one_hot_2D <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not AMuxHw_ADCP_Decoder_old_id_0 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_1));

AMuxHw_ADCP_Decoder_one_hot_3D <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not AMuxHw_ADCP_Decoder_old_id_2 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_1 and AMuxHw_ADCP_Decoder_old_id_0));

AMuxHw_ADCP_Decoder_one_hot_4D <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not AMuxHw_ADCP_Decoder_old_id_1 and not AMuxHw_ADCP_Decoder_old_id_0 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_2));

AMuxHw_ADCP_Decoder_one_hot_5D <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not AMuxHw_ADCP_Decoder_old_id_1 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_2 and AMuxHw_ADCP_Decoder_old_id_0));

AMuxHw_ADCP_Decoder_one_hot_6D <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not AMuxHw_ADCP_Decoder_old_id_0 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_2 and AMuxHw_ADCP_Decoder_old_id_1));

AMuxHw_ADCP_Decoder_one_hot_7D <= ((not AMuxHw_ADCP_Decoder_old_id_3 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_2 and AMuxHw_ADCP_Decoder_old_id_1 and AMuxHw_ADCP_Decoder_old_id_0));

AMuxHw_ADCP_Decoder_one_hot_8D <= ((not AMuxHw_ADCP_Decoder_old_id_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not AMuxHw_ADCP_Decoder_old_id_0 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_3));

AMuxHw_ADCP_Decoder_one_hot_9D <= ((not AMuxHw_ADCP_Decoder_old_id_2 and not AMuxHw_ADCP_Decoder_old_id_1 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_3 and AMuxHw_ADCP_Decoder_old_id_0));

AMuxHw_ADCP_Decoder_one_hot_10D <= ((not AMuxHw_ADCP_Decoder_old_id_2 and not AMuxHw_ADCP_Decoder_old_id_0 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_3 and AMuxHw_ADCP_Decoder_old_id_1));

AMuxHw_ADCP_Decoder_one_hot_11D <= ((not AMuxHw_ADCP_Decoder_old_id_2 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_3 and AMuxHw_ADCP_Decoder_old_id_1 and AMuxHw_ADCP_Decoder_old_id_0));

AMuxHw_ADCP_Decoder_one_hot_12D <= ((not AMuxHw_ADCP_Decoder_old_id_1 and not AMuxHw_ADCP_Decoder_old_id_0 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_3 and AMuxHw_ADCP_Decoder_old_id_2));

AMuxHw_ADCP_Decoder_one_hot_13D <= ((not AMuxHw_ADCP_Decoder_old_id_1 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_3 and AMuxHw_ADCP_Decoder_old_id_2 and AMuxHw_ADCP_Decoder_old_id_0));

AMuxHw_ADCP_Decoder_one_hot_14D <= ((not AMuxHw_ADCP_Decoder_old_id_0 and AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_3 and AMuxHw_ADCP_Decoder_old_id_2 and AMuxHw_ADCP_Decoder_old_id_1));

AMuxHw_ADCP_Decoder_one_hot_15D <= ((AMuxHw_ADCP_Decoder_is_active and AMuxHw_ADCP_Decoder_old_id_3 and AMuxHw_ADCP_Decoder_old_id_2 and AMuxHw_ADCP_Decoder_old_id_1 and AMuxHw_ADCP_Decoder_old_id_0));

\LUT:tmp__LUT_reg_3\\D\ <= ((not Count_3 and Count_2 and Count_1 and Count_0)
	OR (not Count_0 and Count_3)
	OR (not Count_1 and Count_3)
	OR (not Count_2 and Count_3));

\LUT:tmp__LUT_reg_2\\D\ <= ((not Count_2 and Count_1 and Count_0)
	OR (not Count_0 and Count_2)
	OR (not Count_1 and Count_2));

\LUT:tmp__LUT_reg_1\\D\ <= ((not Count_0 and Count_1)
	OR (not Count_1 and Count_0));

\LUT:tmp__LUT_reg_0\\D\ <= (not Count_0);

\Delay_PWM:PWMUDB:runmode_enable\\D\ <= ((not \Delay_PWM:PWMUDB:trig_last\ and not \EdgeDetect:last\ and Net_958 and \Delay_PWM:PWMUDB:control_7\)
	OR (not \Delay_PWM:PWMUDB:tc_i\ and \Delay_PWM:PWMUDB:control_7\ and \Delay_PWM:PWMUDB:runmode_enable\)
	OR (not \Delay_PWM:PWMUDB:trig_last\ and Net_976 and \Delay_PWM:PWMUDB:control_7\));

\Delay_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \Delay_PWM:PWMUDB:tc_i\);

\Delay_PWM:PWMUDB:dith_count_1\\D\ <= ((not \Delay_PWM:PWMUDB:dith_count_1\ and \Delay_PWM:PWMUDB:tc_i\ and \Delay_PWM:PWMUDB:dith_count_0\)
	OR (not \Delay_PWM:PWMUDB:dith_count_0\ and \Delay_PWM:PWMUDB:dith_count_1\)
	OR (not \Delay_PWM:PWMUDB:tc_i\ and \Delay_PWM:PWMUDB:dith_count_1\));

\Delay_PWM:PWMUDB:dith_count_0\\D\ <= ((not \Delay_PWM:PWMUDB:dith_count_0\ and \Delay_PWM:PWMUDB:tc_i\)
	OR (not \Delay_PWM:PWMUDB:tc_i\ and \Delay_PWM:PWMUDB:dith_count_0\));

\Delay_PWM:PWMUDB:cmp1_status\ <= ((not \Delay_PWM:PWMUDB:prevCompare1\ and \Delay_PWM:PWMUDB:cmp1_less\)
	OR (not \Delay_PWM:PWMUDB:prevCompare1\ and \Delay_PWM:PWMUDB:cmp1_eq\));

\Delay_PWM:PWMUDB:status_2\ <= ((\Delay_PWM:PWMUDB:runmode_enable\ and \Delay_PWM:PWMUDB:tc_i\));

\Delay_PWM:PWMUDB:pwm_i\ <= ((\Delay_PWM:PWMUDB:runmode_enable\ and \Delay_PWM:PWMUDB:cmp1_less\)
	OR (\Delay_PWM:PWMUDB:runmode_enable\ and \Delay_PWM:PWMUDB:cmp1_eq\));

\Delay_PWM:PWMUDB:cmp1\ <= (\Delay_PWM:PWMUDB:cmp1_less\
	OR \Delay_PWM:PWMUDB:cmp1_eq\);

ADC_SOC <= ((Net_958 and Net_938));

Net_900 <= ((not \EdgeDetect:last\ and Net_958)
	OR Net_976);

\MODULE_2:g1:a0:gx:u0:lt_2\ <= ((not Count_2 and not Count_1 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_0)
	OR (not Count_1 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and AMuxHw_ADCP_Decoder_old_id_0)
	OR (not Count_2 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_1 and AMuxHw_ADCP_Decoder_old_id_0)
	OR (not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and AMuxHw_ADCP_Decoder_old_id_1 and AMuxHw_ADCP_Decoder_old_id_0)
	OR (not Count_2 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_1)
	OR (not Count_1 and AMuxHw_ADCP_Decoder_old_id_2 and AMuxHw_ADCP_Decoder_old_id_1)
	OR (not Count_2 and AMuxHw_ADCP_Decoder_old_id_2));

\MODULE_2:g1:a0:gx:u0:gt_2\ <= ((not AMuxHw_ADCP_Decoder_old_id_0 and Count_2 and Count_1 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not AMuxHw_ADCP_Decoder_old_id_0 and Count_1 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not AMuxHw_ADCP_Decoder_old_id_0 and Count_2 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and Count_2 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and Count_2));

\Start_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Start_Reg:control_7\, \Start_Reg:control_6\, \Start_Reg:control_5\, \Start_Reg:control_4\,
			\Start_Reg:control_3\, \Start_Reg:control_2\, \Start_Reg:control_1\, Net_958));
Vin0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vin0_net_0),
		analog=>Net_1005,
		io=>(tmpIO_0__Vin0_net_0),
		siovref=>(tmpSIOVREF__Vin0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vin0_net_0);
\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0f6eebfb-6c50-4532-bc17-39da53aeffaa/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(tmpOE__Vin0_net_0, tmpOE__Vin0_net_0, tmpOE__Vin0_net_0, tmpOE__Vin0_net_0,
			tmpOE__Vin0_net_0, tmpOE__Vin0_net_0, tmpOE__Vin0_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
Vin2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d815016-1d4f-4eb0-952e-dcec7dfed9fa",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vin2_net_0),
		analog=>Net_1006,
		io=>(tmpIO_0__Vin2_net_0),
		siovref=>(tmpSIOVREF__Vin2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vin2_net_0);
AMuxHw_ADCP:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>16,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1013, Net_1012, Net_1011, Net_1010,
			Net_1009, Net_1008, Net_1020, Net_1019,
			Net_1018, Net_1017, Net_1016, Net_1015,
			Net_1014, Net_1006, Net_1007, Net_1005),
		hw_ctrl_en=>(AMuxHw_ADCP_Decoder_one_hot_15, AMuxHw_ADCP_Decoder_one_hot_14, AMuxHw_ADCP_Decoder_one_hot_13, AMuxHw_ADCP_Decoder_one_hot_12,
			AMuxHw_ADCP_Decoder_one_hot_11, AMuxHw_ADCP_Decoder_one_hot_10, AMuxHw_ADCP_Decoder_one_hot_9, AMuxHw_ADCP_Decoder_one_hot_8,
			AMuxHw_ADCP_Decoder_one_hot_7, AMuxHw_ADCP_Decoder_one_hot_6, AMuxHw_ADCP_Decoder_one_hot_5, AMuxHw_ADCP_Decoder_one_hot_4,
			AMuxHw_ADCP_Decoder_one_hot_3, AMuxHw_ADCP_Decoder_one_hot_2, AMuxHw_ADCP_Decoder_one_hot_1, AMuxHw_ADCP_Decoder_one_hot_0),
		vout=>Net_965);
EOCpin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ecee880f-b522-455d-bb44-1411818a6777",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>eoc,
		fb=>(tmpFB_0__EOCpin_net_0),
		analog=>(open),
		io=>(tmpIO_0__EOCpin_net_0),
		siovref=>(tmpSIOVREF__EOCpin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EOCpin_net_0);
SOCpin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>ADC_SOC,
		fb=>(tmpFB_0__SOCpin_net_0),
		analog=>(open),
		io=>(tmpIO_0__SOCpin_net_0),
		siovref=>(tmpSIOVREF__SOCpin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SOCpin_net_0);
Vin6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ab7113b7-7c28-4d86-bb7b-1019d1bcdb93",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vin6_net_0),
		analog=>Net_1017,
		io=>(tmpIO_0__Vin6_net_0),
		siovref=>(tmpSIOVREF__Vin6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vin6_net_0);
DMA_1:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>eoc,
		trq=>zero,
		nrq=>Net_1026);
Count0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df0c0118-e202-4cbd-8651-03c8fe0920d1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>Count_0,
		fb=>(tmpFB_0__Count0_net_0),
		analog=>(open),
		io=>(tmpIO_0__Count0_net_0),
		siovref=>(tmpSIOVREF__Count0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Count0_net_0);
ChannelSelect:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>Net_1030,
		analog=>(open),
		io=>(tmpIO_0__ChannelSelect_net_0),
		siovref=>(tmpSIOVREF__ChannelSelect_net_0),
		annotation=>Net_1029,
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ChannelSelect_net_0);
\Sync_2:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_967,
		sc_in=>eoc,
		sc_out=>Net_976);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"383c8cd5-dc56-40c4-95a9-ffd0f400200c",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_918,
		dig_domain_out=>open);
Vin5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0914f7c7-10a5-4bf6-9c81-2c74d51098df",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vin5_net_0),
		analog=>Net_1016,
		io=>(tmpIO_0__Vin5_net_0),
		siovref=>(tmpSIOVREF__Vin5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vin5_net_0);
Vin4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"763024c5-c842-458f-a06d-dcb399104b3f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vin4_net_0),
		analog=>Net_1015,
		io=>(tmpIO_0__Vin4_net_0),
		siovref=>(tmpSIOVREF__Vin4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vin4_net_0);
Vin3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dcfa6e67-e140-4e4f-82c3-bc9b350ac1b8",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vin3_net_0),
		analog=>Net_1014,
		io=>(tmpIO_0__Vin3_net_0),
		siovref=>(tmpSIOVREF__Vin3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vin3_net_0);
Vin7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"13cd2e26-e0e1-4d1d-ab00-1f774adf1748",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vin7_net_0),
		analog=>Net_1018,
		io=>(tmpIO_0__Vin7_net_0),
		siovref=>(tmpSIOVREF__Vin7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vin7_net_0);
Vin8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ef92030a-37c2-4c48-aee8-9bee1629e79f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vin8_net_0),
		analog=>Net_1019,
		io=>(tmpIO_0__Vin8_net_0),
		siovref=>(tmpSIOVREF__Vin8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vin8_net_0);
Vin9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c4e787f9-9169-4171-a572-09a5cea7d47a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vin9_net_0),
		analog=>Net_1020,
		io=>(tmpIO_0__Vin9_net_0),
		siovref=>(tmpSIOVREF__Vin9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vin9_net_0);
VinA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1161678f-c357-435c-b904-da1d5b52f624",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VinA_net_0),
		analog=>Net_1008,
		io=>(tmpIO_0__VinA_net_0),
		siovref=>(tmpSIOVREF__VinA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VinA_net_0);
VinB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8afb1bcc-0ae9-43ad-8604-670c1598ea11",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VinB_net_0),
		analog=>Net_1009,
		io=>(tmpIO_0__VinB_net_0),
		siovref=>(tmpSIOVREF__VinB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VinB_net_0);
VinC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"27c81c12-69d3-4eaf-95d6-ca6e5691c6d1",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VinC_net_0),
		analog=>Net_1010,
		io=>(tmpIO_0__VinC_net_0),
		siovref=>(tmpSIOVREF__VinC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VinC_net_0);
\Delay_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_967,
		enable=>tmpOE__Vin0_net_0,
		clock_out=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\);
\Delay_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Delay_PWM:PWMUDB:control_7\, \Delay_PWM:PWMUDB:control_6\, \Delay_PWM:PWMUDB:control_5\, \Delay_PWM:PWMUDB:control_4\,
			\Delay_PWM:PWMUDB:control_3\, \Delay_PWM:PWMUDB:control_2\, \Delay_PWM:PWMUDB:control_1\, \Delay_PWM:PWMUDB:control_0\));
\Delay_PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Delay_PWM:PWMUDB:status_5\, zero, \Delay_PWM:PWMUDB:status_3\,
			\Delay_PWM:PWMUDB:status_2\, \Delay_PWM:PWMUDB:status_1\, \Delay_PWM:PWMUDB:status_0\),
		interrupt=>\Delay_PWM:Net_55\);
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Delay_PWM:PWMUDB:tc_i\, \Delay_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Delay_PWM:PWMUDB:cmp1_eq\,
		cl0=>\Delay_PWM:PWMUDB:cmp1_less\,
		z0=>\Delay_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Delay_PWM:PWMUDB:cmp2_eq\,
		cl1=>\Delay_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Delay_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Delay_PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Count3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"41988c94-c347-4293-a420-ab7d608688d4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>Count_3,
		fb=>(tmpFB_0__Count3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Count3_net_0),
		siovref=>(tmpSIOVREF__Count3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Count3_net_0);
Count2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c941715d-2b96-4d3d-ad76-870f113fa3b6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>Count_2,
		fb=>(tmpFB_0__Count2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Count2_net_0),
		siovref=>(tmpSIOVREF__Count2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Count2_net_0);
Count1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"050be963-1116-4a00-a0a3-31f83df53082",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>Count_1,
		fb=>(tmpFB_0__Count1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Count1_net_0),
		siovref=>(tmpSIOVREF__Count1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Count1_net_0);
Vin1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"65871a1e-9d41-4770-bebe-ca3a3b91a835",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vin1_net_0),
		analog=>Net_1007,
		io=>(tmpIO_0__Vin1_net_0),
		siovref=>(tmpSIOVREF__Vin1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vin1_net_0);
VinD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"469589cb-e6d5-40d1-9b01-8426544127b3",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VinD_net_0),
		analog=>Net_1011,
		io=>(tmpIO_0__VinD_net_0),
		siovref=>(tmpSIOVREF__VinD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VinD_net_0);
VinE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a2cbaf52-5828-4598-858d-130e46409b32",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VinE_net_0),
		analog=>Net_1012,
		io=>(tmpIO_0__VinE_net_0),
		siovref=>(tmpSIOVREF__VinE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VinE_net_0);
VinF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bbc80266-fe7a-406e-8123-8b94aec3577f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Vin0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VinF_net_0),
		analog=>Net_1013,
		io=>(tmpIO_0__VinF_net_0),
		siovref=>(tmpSIOVREF__VinF_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Vin0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Vin0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VinF_net_0);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_1042);
SW2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1029, Net_1042));
\ADC:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_244\);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC:Net_690\, \ADC:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC:Net_20\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>17)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_965,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"50877d18-95bf-455a-a5cc-db32345bfc21/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>\ADC:Net_20\);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>eoc);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"50877d18-95bf-455a-a5cc-db32345bfc21/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"325520833.333333",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>ADC_SOC,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>eoc);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e432812c-1bea-4f6c-b845-fede0d1d69d7",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_967,
		dig_domain_out=>open);
\MODULE_2:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_2:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_2:g1:a0:gx:u0:lti_0\);
\MODULE_2:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_2:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_2:g1:a0:gx:u0:gti_0\);
AMuxHw_ADCP_Decoder_old_id_3:cy_dff
	PORT MAP(d=>Count_3,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_old_id_3);
AMuxHw_ADCP_Decoder_old_id_2:cy_dff
	PORT MAP(d=>Count_2,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_old_id_2);
AMuxHw_ADCP_Decoder_old_id_1:cy_dff
	PORT MAP(d=>Count_1,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_old_id_1);
AMuxHw_ADCP_Decoder_old_id_0:cy_dff
	PORT MAP(d=>Count_0,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_old_id_0);
AMuxHw_ADCP_Decoder_one_hot_0:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_0D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_0);
AMuxHw_ADCP_Decoder_one_hot_1:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_1D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_1);
AMuxHw_ADCP_Decoder_one_hot_2:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_2D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_2);
AMuxHw_ADCP_Decoder_one_hot_3:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_3D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_3);
AMuxHw_ADCP_Decoder_one_hot_4:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_4D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_4);
AMuxHw_ADCP_Decoder_one_hot_5:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_5D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_5);
AMuxHw_ADCP_Decoder_one_hot_6:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_6D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_6);
AMuxHw_ADCP_Decoder_one_hot_7:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_7D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_7);
AMuxHw_ADCP_Decoder_one_hot_8:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_8D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_8);
AMuxHw_ADCP_Decoder_one_hot_9:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_9D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_9);
AMuxHw_ADCP_Decoder_one_hot_10:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_10D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_10);
AMuxHw_ADCP_Decoder_one_hot_11:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_11D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_11);
AMuxHw_ADCP_Decoder_one_hot_12:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_12D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_12);
AMuxHw_ADCP_Decoder_one_hot_13:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_13D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_13);
AMuxHw_ADCP_Decoder_one_hot_14:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_14D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_14);
AMuxHw_ADCP_Decoder_one_hot_15:cy_dff
	PORT MAP(d=>AMuxHw_ADCP_Decoder_one_hot_15D,
		clk=>Net_918,
		q=>AMuxHw_ADCP_Decoder_one_hot_15);
\LUT:tmp__LUT_reg_3\:cy_dff
	PORT MAP(d=>\LUT:tmp__LUT_reg_3\\D\,
		clk=>Net_976,
		q=>Count_3);
\LUT:tmp__LUT_reg_2\:cy_dff
	PORT MAP(d=>\LUT:tmp__LUT_reg_2\\D\,
		clk=>Net_976,
		q=>Count_2);
\LUT:tmp__LUT_reg_1\:cy_dff
	PORT MAP(d=>\LUT:tmp__LUT_reg_1\\D\,
		clk=>Net_976,
		q=>Count_1);
\LUT:tmp__LUT_reg_0\:cy_dff
	PORT MAP(d=>\LUT:tmp__LUT_reg_0\\D\,
		clk=>Net_976,
		q=>Count_0);
\Delay_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Vin0_net_0,
		s=>zero,
		r=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:min_kill_reg\);
\Delay_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:prevCapture\);
\Delay_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_900,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:trig_last\);
\Delay_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Delay_PWM:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:runmode_enable\);
\Delay_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Delay_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:sc_kill_tmp\);
\Delay_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Vin0_net_0,
		s=>zero,
		r=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:ltch_kill_reg\);
\Delay_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Delay_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:dith_count_1\);
\Delay_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Delay_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:dith_count_0\);
\Delay_PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Delay_PWM:PWMUDB:cmp1\,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:prevCompare1\);
\Delay_PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Delay_PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:status_0\);
\Delay_PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:status_1\);
\Delay_PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:status_5\);
\Delay_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Delay_PWM:PWMUDB:pwm_i\,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_938);
\Delay_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:pwm1_i_reg\);
\Delay_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:pwm2_i_reg\);
\Delay_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Delay_PWM:PWMUDB:status_2\,
		clk=>\Delay_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Delay_PWM:PWMUDB:tc_i_reg\);
\EdgeDetect:last\:cy_dff
	PORT MAP(d=>Net_958,
		clk=>Net_967,
		q=>\EdgeDetect:last\);

END R_T_L;
