#### Verilog HDL

<p align="justify">4. Write a Verilog HDL program in behavioral model for</p><ol><li>D,T and JK flip flops</li><li>shift registers</li><li>counters</li>
