<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86RegisterInfo.cpp source code [llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86RegisterInfo.cpp.html'>X86RegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86RegisterInfo.cpp - X86 Register Information --------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the X86 implementation of the TargetRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>// This file is responsible for the frame pointer elimination optimization</i></td></tr>
<tr><th id="11">11</th><td><i>// on X86.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86RegisterInfo.h.html">"X86RegisterInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86FrameLowering.h.html">"X86FrameLowering.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86MachineFunctionInfo.h.html">"X86MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="38">38</th><td><u>#include <span class='error' title="&apos;X86GenRegisterInfo.inc&apos; file not found">"X86GenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="41">41</th><td><dfn class="tu decl def" id="EnableBasePointer" title='EnableBasePointer' data-type='cl::opt&lt;bool&gt;' data-ref="EnableBasePointer">EnableBasePointer</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"x86-use-base-pointer"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="42">42</th><td>          <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable use of a base pointer for complex stack frames"</q>));</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE" title='llvm::X86RegisterInfo::X86RegisterInfo' data-ref="_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE">X86RegisterInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col1 decl" id="1TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1TT">TT</dfn>)</td></tr>
<tr><th id="45">45</th><td>    : X86GenRegisterInfo((TT.isArch64Bit() ? X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span> : X86::<span class='error' title="no member named &apos;EIP&apos; in namespace &apos;llvm::X86&apos;">EIP</span>),</td></tr>
<tr><th id="46">46</th><td>                         X86_MC::getDwarfRegFlavour(TT, <b>false</b>),</td></tr>
<tr><th id="47">47</th><td>                         X86_MC::getDwarfRegFlavour(TT, <b>true</b>),</td></tr>
<tr><th id="48">48</th><td>                         (TT.isArch64Bit() ? X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span> : X86::<span class='error' title="no member named &apos;EIP&apos; in namespace &apos;llvm::X86&apos;">EIP</span>)) {</td></tr>
<tr><th id="49">49</th><td>  X86_MC::initLLVMToSEHAndCVRegMapping(<span class='error' title="cannot initialize a parameter of type &apos;llvm::MCRegisterInfo *&apos; with an rvalue of type &apos;llvm::X86RegisterInfo *&apos;"><b>this</b></span>);</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i>// Cache some information.</i></td></tr>
<tr><th id="52">52</th><td>  <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a> = <a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isArch64BitEv" title='llvm::Triple::isArch64Bit' data-ref="_ZNK4llvm6Triple11isArch64BitEv">isArch64Bit</a>();</td></tr>
<tr><th id="53">53</th><td>  <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64">IsWin64</a> = <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a> &amp;&amp; <a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSWindowsEv" title='llvm::Triple::isOSWindows' data-ref="_ZNK4llvm6Triple11isOSWindowsEv">isOSWindows</a>();</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <i>// Use a callee-saved register as the base pointer.  These registers must</i></td></tr>
<tr><th id="56">56</th><td><i>  // not conflict with any ABI requirements.  For example, in 32-bit mode PIC</i></td></tr>
<tr><th id="57">57</th><td><i>  // requires GOT in the EBX register before function calls via PLT GOT pointer.</i></td></tr>
<tr><th id="58">58</th><td>  <b>if</b> (<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="59">59</th><td>    <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::SlotSize" title='llvm::X86RegisterInfo::SlotSize' data-ref="llvm::X86RegisterInfo::SlotSize">SlotSize</a> = <var>8</var>;</td></tr>
<tr><th id="60">60</th><td>    <i>// This matches the simplified 32-bit pointer code in the data layout</i></td></tr>
<tr><th id="61">61</th><td><i>    // computation.</i></td></tr>
<tr><th id="62">62</th><td><i>    // FIXME: Should use the data layout?</i></td></tr>
<tr><th id="63">63</th><td>    <em>bool</em> <dfn class="local col2 decl" id="2Use64BitReg" title='Use64BitReg' data-type='bool' data-ref="2Use64BitReg">Use64BitReg</dfn> = <a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() != <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::GNUX32" title='llvm::Triple::EnvironmentType::GNUX32' data-ref="llvm::Triple::EnvironmentType::GNUX32">GNUX32</a>;</td></tr>
<tr><th id="64">64</th><td>    StackPtr = Use64BitReg ? X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span> : X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span>;</td></tr>
<tr><th id="65">65</th><td>    FramePtr = Use64BitReg ? X86::<span class='error' title="no member named &apos;RBP&apos; in namespace &apos;llvm::X86&apos;">RBP</span> : X86::<span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;">EBP</span>;</td></tr>
<tr><th id="66">66</th><td>    BasePtr = Use64BitReg ? X86::<span class='error' title="no member named &apos;RBX&apos; in namespace &apos;llvm::X86&apos;">RBX</span> : X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>;</td></tr>
<tr><th id="67">67</th><td>  } <b>else</b> {</td></tr>
<tr><th id="68">68</th><td>    <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::SlotSize" title='llvm::X86RegisterInfo::SlotSize' data-ref="llvm::X86RegisterInfo::SlotSize">SlotSize</a> = <var>4</var>;</td></tr>
<tr><th id="69">69</th><td>    <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::StackPtr" title='llvm::X86RegisterInfo::StackPtr' data-ref="llvm::X86RegisterInfo::StackPtr">StackPtr</a> = <span class="namespace"><span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;N86::ESP&apos;?">X86</span>::<a class="enum" href="MCTargetDesc/X86MCTargetDesc.h.html#llvm::N86::ESP" title='llvm::N86::ESP' data-ref="llvm::N86::ESP">ESP</a></span>;</td></tr>
<tr><th id="70">70</th><td>    <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::FramePtr" title='llvm::X86RegisterInfo::FramePtr' data-ref="llvm::X86RegisterInfo::FramePtr">FramePtr</a> = <span class="namespace"><span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;N86::EBP&apos;?">X86</span>::<a class="enum" href="MCTargetDesc/X86MCTargetDesc.h.html#llvm::N86::EBP" title='llvm::N86::EBP' data-ref="llvm::N86::EBP">EBP</a></span>;</td></tr>
<tr><th id="71">71</th><td>    <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::BasePtr" title='llvm::X86RegisterInfo::BasePtr' data-ref="llvm::X86RegisterInfo::BasePtr">BasePtr</a> = <span class="namespace"><span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;N86::ESI&apos;?">X86</span>::<a class="enum" href="MCTargetDesc/X86MCTargetDesc.h.html#llvm::N86::ESI" title='llvm::N86::ESI' data-ref="llvm::N86::ESI">ESI</a></span>;</td></tr>
<tr><th id="72">72</th><td>  }</td></tr>
<tr><th id="73">73</th><td>}</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><em>bool</em></td></tr>
<tr><th id="76">76</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::trackLivenessAfterRegAlloc' data-ref="_ZNK4llvm15X86RegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE">trackLivenessAfterRegAlloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="77">77</th><td>  <i>// ExecutionDomainFix, BreakFalseDeps and PostRAScheduler require liveness.</i></td></tr>
<tr><th id="78">78</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="79">79</th><td>}</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><em>int</em></td></tr>
<tr><th id="82">82</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo12getSEHRegNumEj" title='llvm::X86RegisterInfo::getSEHRegNum' data-ref="_ZNK4llvm15X86RegisterInfo12getSEHRegNumEj">getSEHRegNum</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4i" title='i' data-type='unsigned int' data-ref="4i">i</dfn>) <em>const</em> {</td></tr>
<tr><th id="83">83</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;getEncodingValue&apos;">getEncodingValue</span>(i);</td></tr>
<tr><th id="84">84</th><td>}</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="87">87</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::X86RegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="5RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="5RC">RC</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                       <em>unsigned</em> <dfn class="local col6 decl" id="6Idx" title='Idx' data-type='unsigned int' data-ref="6Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="89">89</th><td>  <i>// The sub_8bit sub-register index is more constrained in 32-bit mode.</i></td></tr>
<tr><th id="90">90</th><td><i>  // It behaves just like the sub_8bit_hi index.</i></td></tr>
<tr><th id="91">91</th><td>  <b>if</b> (!Is64Bit &amp;&amp; Idx == X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>)</td></tr>
<tr><th id="92">92</th><td>    Idx = X86::<span class='error' title="no member named &apos;sub_8bit_hi&apos; in namespace &apos;llvm::X86&apos;">sub_8bit_hi</span>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i>// Forward to TableGen's default version.</i></td></tr>
<tr><th id="95">95</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;X86GenRegisterInfo&apos;; did you mean &apos;X86RegisterInfo&apos;?"><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86GenRegisterInfo</a></span>::<a class="member" href="#_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::X86RegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col5 ref" href="#5RC" title='RC' data-ref="5RC">RC</a>, <a class="local col6 ref" href="#6Idx" title='Idx' data-ref="6Idx">Idx</a>);</td></tr>
<tr><th id="96">96</th><td>}</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="99">99</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::X86RegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm15X86RegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="7A" title='A' data-type='const llvm::TargetRegisterClass *' data-ref="7A">A</dfn>,</td></tr>
<tr><th id="100">100</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="8B" title='B' data-type='const llvm::TargetRegisterClass *' data-ref="8B">B</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                          <em>unsigned</em> <dfn class="local col9 decl" id="9SubIdx" title='SubIdx' data-type='unsigned int' data-ref="9SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="102">102</th><td>  <i>// The sub_8bit sub-register index is more constrained in 32-bit mode.</i></td></tr>
<tr><th id="103">103</th><td>  <b>if</b> (!Is64Bit &amp;&amp; SubIdx == X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>) {</td></tr>
<tr><th id="104">104</th><td>    A = <span class='error' title="use of undeclared identifier &apos;X86GenRegisterInfo&apos;; did you mean &apos;X86RegisterInfo&apos;?">X86GenRegisterInfo</span>::getSubClassWithSubReg(A, X86::<span class='error' title="no member named &apos;sub_8bit_hi&apos; in namespace &apos;llvm::X86&apos;">sub_8bit_hi</span>);</td></tr>
<tr><th id="105">105</th><td>    <b>if</b> (!<a class="local col7 ref" href="#7A" title='A' data-ref="7A">A</a>)</td></tr>
<tr><th id="106">106</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="107">107</th><td>  }</td></tr>
<tr><th id="108">108</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;X86GenRegisterInfo&apos;; did you mean &apos;X86RegisterInfo&apos;?"><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86GenRegisterInfo</a></span>::<a class="member" href="#_ZNK4llvm15X86RegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::X86RegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm15X86RegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col7 ref" href="#7A" title='A' data-ref="7A">A</a>, <a class="local col8 ref" href="#8B" title='B' data-ref="8B">B</a>, <a class="local col9 ref" href="#9SubIdx" title='SubIdx' data-ref="9SubIdx">SubIdx</a>);</td></tr>
<tr><th id="109">109</th><td>}</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="112">112</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="10RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="10RC">RC</dfn>,</td></tr>
<tr><th id="113">113</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="11MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="114">114</th><td>  <i>// Don't allow super-classes of GR8_NOREX.  This class is only used after</i></td></tr>
<tr><th id="115">115</th><td><i>  // extracting sub_8bit_hi sub-registers.  The H sub-registers cannot be copied</i></td></tr>
<tr><th id="116">116</th><td><i>  // to the full GR8 register class in 64-bit mode, so we cannot allow the</i></td></tr>
<tr><th id="117">117</th><td><i>  // reigster class inflation.</i></td></tr>
<tr><th id="118">118</th><td><i>  //</i></td></tr>
<tr><th id="119">119</th><td><i>  // The GR8_NOREX class is always used in a way that won't be constrained to a</i></td></tr>
<tr><th id="120">120</th><td><i>  // sub-class, so sub-classes like GR8_ABCD_L are allowed to expand to the</i></td></tr>
<tr><th id="121">121</th><td><i>  // full GR8 class.</i></td></tr>
<tr><th id="122">122</th><td>  <b>if</b> (RC == &amp;X86::<span class='error' title="no member named &apos;GR8_NOREXRegClass&apos; in namespace &apos;llvm::X86&apos;">GR8_NOREXRegClass</span>)</td></tr>
<tr><th id="123">123</th><td>    <b>return</b> <a class="local col0 ref" href="#10RC" title='RC' data-ref="10RC">RC</a>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col2 decl" id="12Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="12Subtarget">Subtarget</dfn> = <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="13Super" title='Super' data-type='const llvm::TargetRegisterClass *' data-ref="13Super">Super</dfn> = <a class="local col0 ref" href="#10RC" title='RC' data-ref="10RC">RC</a>;</td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>::<a class="typedef" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::sc_iterator" title='llvm::TargetRegisterClass::sc_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterClass::sc_iterator">sc_iterator</a> <dfn class="local col4 decl" id="14I" title='I' data-type='TargetRegisterClass::sc_iterator' data-ref="14I">I</dfn> = <a class="local col0 ref" href="#10RC" title='RC' data-ref="10RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15getSuperClassesEv" title='llvm::TargetRegisterClass::getSuperClasses' data-ref="_ZNK4llvm19TargetRegisterClass15getSuperClassesEv">getSuperClasses</a>();</td></tr>
<tr><th id="129">129</th><td>  <b>do</b> {</td></tr>
<tr><th id="130">130</th><td>    <b>switch</b> (<a class="local col3 ref" href="#13Super" title='Super' data-ref="13Super">Super</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="131">131</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;FR32RegClassID&apos; in namespace &apos;llvm::X86&apos;">FR32RegClassID</span>:</td></tr>
<tr><th id="132">132</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;FR64RegClassID&apos; in namespace &apos;llvm::X86&apos;">FR64RegClassID</span>:</td></tr>
<tr><th id="133">133</th><td>      <i>// If AVX-512 isn't supported we should only inflate to these classes.</i></td></tr>
<tr><th id="134">134</th><td>      <b>if</b> (!Subtarget.hasAVX512() &amp;&amp;</td></tr>
<tr><th id="135">135</th><td>          <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;; did you mean &apos;APFloatBase::getSizeInBits&apos;?">getRegSizeInBits</span>(<span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterClass&apos; to incomplete type &apos;const llvm::fltSemantics&apos;">*</span>Super) == <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;; did you mean &apos;APFloatBase::getSizeInBits&apos;?">getRegSizeInBits</span>(<span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterClass&apos; to incomplete type &apos;const llvm::fltSemantics&apos;">*</span>RC))</td></tr>
<tr><th id="136">136</th><td>        <b>return</b> Super;</td></tr>
<tr><th id="137">137</th><td>      <b>break</b>;</td></tr>
<tr><th id="138">138</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VR128RegClassID&apos; in namespace &apos;llvm::X86&apos;">VR128RegClassID</span>:</td></tr>
<tr><th id="139">139</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VR256RegClassID&apos; in namespace &apos;llvm::X86&apos;">VR256RegClassID</span>:</td></tr>
<tr><th id="140">140</th><td>      <i>// If VLX isn't supported we should only inflate to these classes.</i></td></tr>
<tr><th id="141">141</th><td>      <b>if</b> (!Subtarget.hasVLX() &amp;&amp;</td></tr>
<tr><th id="142">142</th><td>          <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;; did you mean &apos;APFloatBase::getSizeInBits&apos;?">getRegSizeInBits</span>(<span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterClass&apos; to incomplete type &apos;const llvm::fltSemantics&apos;">*</span>Super) == <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;; did you mean &apos;APFloatBase::getSizeInBits&apos;?">getRegSizeInBits</span>(<span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterClass&apos; to incomplete type &apos;const llvm::fltSemantics&apos;">*</span>RC))</td></tr>
<tr><th id="143">143</th><td>        <b>return</b> Super;</td></tr>
<tr><th id="144">144</th><td>      <b>break</b>;</td></tr>
<tr><th id="145">145</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VR128XRegClassID&apos; in namespace &apos;llvm::X86&apos;">VR128XRegClassID</span>:</td></tr>
<tr><th id="146">146</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VR256XRegClassID&apos; in namespace &apos;llvm::X86&apos;">VR256XRegClassID</span>:</td></tr>
<tr><th id="147">147</th><td>      <i>// If VLX isn't support we shouldn't inflate to these classes.</i></td></tr>
<tr><th id="148">148</th><td>      <b>if</b> (Subtarget.hasVLX() &amp;&amp;</td></tr>
<tr><th id="149">149</th><td>          <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;; did you mean &apos;APFloatBase::getSizeInBits&apos;?">getRegSizeInBits</span>(<span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterClass&apos; to incomplete type &apos;const llvm::fltSemantics&apos;">*</span>Super) == <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;; did you mean &apos;APFloatBase::getSizeInBits&apos;?">getRegSizeInBits</span>(<span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterClass&apos; to incomplete type &apos;const llvm::fltSemantics&apos;">*</span>RC))</td></tr>
<tr><th id="150">150</th><td>        <b>return</b> Super;</td></tr>
<tr><th id="151">151</th><td>      <b>break</b>;</td></tr>
<tr><th id="152">152</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;FR32XRegClassID&apos; in namespace &apos;llvm::X86&apos;">FR32XRegClassID</span>:</td></tr>
<tr><th id="153">153</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;FR64XRegClassID&apos; in namespace &apos;llvm::X86&apos;">FR64XRegClassID</span>:</td></tr>
<tr><th id="154">154</th><td>      <i>// If AVX-512 isn't support we shouldn't inflate to these classes.</i></td></tr>
<tr><th id="155">155</th><td>      <b>if</b> (Subtarget.hasAVX512() &amp;&amp;</td></tr>
<tr><th id="156">156</th><td>          <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;; did you mean &apos;APFloatBase::getSizeInBits&apos;?">getRegSizeInBits</span>(<span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterClass&apos; to incomplete type &apos;const llvm::fltSemantics&apos;">*</span>Super) == <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;; did you mean &apos;APFloatBase::getSizeInBits&apos;?">getRegSizeInBits</span>(<span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterClass&apos; to incomplete type &apos;const llvm::fltSemantics&apos;">*</span>RC))</td></tr>
<tr><th id="157">157</th><td>        <b>return</b> Super;</td></tr>
<tr><th id="158">158</th><td>      <b>break</b>;</td></tr>
<tr><th id="159">159</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;GR8RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR8RegClassID</span>:</td></tr>
<tr><th id="160">160</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;GR16RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR16RegClassID</span>:</td></tr>
<tr><th id="161">161</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;GR32RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR32RegClassID</span>:</td></tr>
<tr><th id="162">162</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;GR64RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR64RegClassID</span>:</td></tr>
<tr><th id="163">163</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;RFP32RegClassID&apos; in namespace &apos;llvm::X86&apos;">RFP32RegClassID</span>:</td></tr>
<tr><th id="164">164</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;RFP64RegClassID&apos; in namespace &apos;llvm::X86&apos;">RFP64RegClassID</span>:</td></tr>
<tr><th id="165">165</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;RFP80RegClassID&apos; in namespace &apos;llvm::X86&apos;">RFP80RegClassID</span>:</td></tr>
<tr><th id="166">166</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VR512_0_15RegClassID&apos; in namespace &apos;llvm::X86&apos;">VR512_0_15RegClassID</span>:</td></tr>
<tr><th id="167">167</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VR512RegClassID&apos; in namespace &apos;llvm::X86&apos;">VR512RegClassID</span>:</td></tr>
<tr><th id="168">168</th><td>      <i>// Don't return a super-class that would shrink the spill size.</i></td></tr>
<tr><th id="169">169</th><td><i>      // That can happen with the vector and float classes.</i></td></tr>
<tr><th id="170">170</th><td>      <b>if</b> (<span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;; did you mean &apos;APFloatBase::getSizeInBits&apos;?">getRegSizeInBits</span>(<span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterClass&apos; to incomplete type &apos;const llvm::fltSemantics&apos;">*</span>Super) == <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;; did you mean &apos;APFloatBase::getSizeInBits&apos;?">getRegSizeInBits</span>(<span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterClass&apos; to incomplete type &apos;const llvm::fltSemantics&apos;">*</span>RC))</td></tr>
<tr><th id="171">171</th><td>        <b>return</b> Super;</td></tr>
<tr><th id="172">172</th><td>    }</td></tr>
<tr><th id="173">173</th><td>    <a class="local col3 ref" href="#13Super" title='Super' data-ref="13Super">Super</a> = *<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>++;</td></tr>
<tr><th id="174">174</th><td>  } <b>while</b> (<a class="local col3 ref" href="#13Super" title='Super' data-ref="13Super">Super</a>);</td></tr>
<tr><th id="175">175</th><td>  <b>return</b> <a class="local col0 ref" href="#10RC" title='RC' data-ref="10RC">RC</a>;</td></tr>
<tr><th id="176">176</th><td>}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="179">179</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::X86RegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm15X86RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="15MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="15MF">MF</dfn>,</td></tr>
<tr><th id="180">180</th><td>                                    <em>unsigned</em> <dfn class="local col6 decl" id="16Kind" title='Kind' data-type='unsigned int' data-ref="16Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="181">181</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col7 decl" id="17Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="17Subtarget">Subtarget</dfn> = <a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="182">182</th><td>  <b>switch</b> (<a class="local col6 ref" href="#16Kind" title='Kind' data-ref="16Kind">Kind</a>) {</td></tr>
<tr><th id="183">183</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected Kind in getPointerRegClass!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterInfo.cpp&quot;, 183)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected Kind in getPointerRegClass!"</q>);</td></tr>
<tr><th id="184">184</th><td>  <b>case</b> <var>0</var>: <i>// Normal GPRs.</i></td></tr>
<tr><th id="185">185</th><td>    <b>if</b> (Subtarget.isTarget64BitLP64())</td></tr>
<tr><th id="186">186</th><td>      <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>;</td></tr>
<tr><th id="187">187</th><td>    <i>// If the target is 64bit but we have been told to use 32bit addresses,</i></td></tr>
<tr><th id="188">188</th><td><i>    // we can still use 64-bit register as long as we know the high bits</i></td></tr>
<tr><th id="189">189</th><td><i>    // are zeros.</i></td></tr>
<tr><th id="190">190</th><td><i>    // Reflect that in the returned register class.</i></td></tr>
<tr><th id="191">191</th><td>    <b>if</b> (<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="192">192</th><td>      <i>// When the target also allows 64-bit frame pointer and we do have a</i></td></tr>
<tr><th id="193">193</th><td><i>      // frame, this is fine to use it for the address accesses as well.</i></td></tr>
<tr><th id="194">194</th><td>      <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering">X86FrameLowering</a> *<dfn class="local col8 decl" id="18TFI" title='TFI' data-type='const llvm::X86FrameLowering *' data-ref="18TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="195">195</th><td>      <b>return</b> TFI-&gt;hasFP(MF) &amp;&amp; TFI-&gt;Uses64BitFramePtr</td></tr>
<tr><th id="196">196</th><td>                 ? &amp;X86::<span class='error' title="no member named &apos;LOW32_ADDR_ACCESS_RBPRegClass&apos; in namespace &apos;llvm::X86&apos;">LOW32_ADDR_ACCESS_RBPRegClass</span></td></tr>
<tr><th id="197">197</th><td>                 : &amp;X86::<span class='error' title="no member named &apos;LOW32_ADDR_ACCESSRegClass&apos; in namespace &apos;llvm::X86&apos;">LOW32_ADDR_ACCESSRegClass</span>;</td></tr>
<tr><th id="198">198</th><td>    }</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>;</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> <var>1</var>: <i>// Normal GPRs except the stack pointer (for encoding reasons).</i></td></tr>
<tr><th id="201">201</th><td>    <b>if</b> (Subtarget.isTarget64BitLP64())</td></tr>
<tr><th id="202">202</th><td>      <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR64_NOSPRegClass&apos; in namespace &apos;llvm::X86&apos;">GR64_NOSPRegClass</span>;</td></tr>
<tr><th id="203">203</th><td>    <i>// NOSP does not contain RIP, so no special case here.</i></td></tr>
<tr><th id="204">204</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR32_NOSPRegClass&apos; in namespace &apos;llvm::X86&apos;">GR32_NOSPRegClass</span>;</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> <var>2</var>: <i>// NOREX GPRs.</i></td></tr>
<tr><th id="206">206</th><td>    <b>if</b> (Subtarget.isTarget64BitLP64())</td></tr>
<tr><th id="207">207</th><td>      <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR64_NOREXRegClass&apos; in namespace &apos;llvm::X86&apos;">GR64_NOREXRegClass</span>;</td></tr>
<tr><th id="208">208</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR32_NOREXRegClass&apos; in namespace &apos;llvm::X86&apos;">GR32_NOREXRegClass</span>;</td></tr>
<tr><th id="209">209</th><td>  <b>case</b> <var>3</var>: <i>// NOREX GPRs except the stack pointer (for encoding reasons).</i></td></tr>
<tr><th id="210">210</th><td>    <b>if</b> (Subtarget.isTarget64BitLP64())</td></tr>
<tr><th id="211">211</th><td>      <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR64_NOREX_NOSPRegClass&apos; in namespace &apos;llvm::X86&apos;">GR64_NOREX_NOSPRegClass</span>;</td></tr>
<tr><th id="212">212</th><td>    <i>// NOSP does not contain RIP, so no special case here.</i></td></tr>
<tr><th id="213">213</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR32_NOREX_NOSPRegClass&apos; in namespace &apos;llvm::X86&apos;">GR32_NOREX_NOSPRegClass</span>;</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> <var>4</var>: <i>// Available for tailcall (not callee-saved GPRs).</i></td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getGPRsForTailCall' data-ref="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE">getGPRsForTailCall</a>(<a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>);</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td>}</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><em>bool</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" title='llvm::X86RegisterInfo::shouldRewriteCopySrc' data-ref="_ZNK4llvm15X86RegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j">shouldRewriteCopySrc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="19DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="19DefRC">DefRC</dfn>,</td></tr>
<tr><th id="220">220</th><td>                                           <em>unsigned</em> <dfn class="local col0 decl" id="20DefSubReg" title='DefSubReg' data-type='unsigned int' data-ref="20DefSubReg">DefSubReg</dfn>,</td></tr>
<tr><th id="221">221</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="21SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="21SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="222">222</th><td>                                           <em>unsigned</em> <dfn class="local col2 decl" id="22SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="22SrcSubReg">SrcSubReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="223">223</th><td>  <i>// Prevent rewriting a copy where the destination size is larger than the</i></td></tr>
<tr><th id="224">224</th><td><i>  // input size. See PR41619.</i></td></tr>
<tr><th id="225">225</th><td><i>  // FIXME: Should this be factored into the base implementation somehow.</i></td></tr>
<tr><th id="226">226</th><td>  <b>if</b> (DefRC-&gt;hasSuperClassEq(&amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>) &amp;&amp; DefSubReg == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="227">227</th><td>      SrcRC-&gt;hasSuperClassEq(&amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>) &amp;&amp; SrcSubReg == X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>)</td></tr>
<tr><th id="228">228</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <b>return</b> TargetRegisterInfo::<span class='error' title="call to non-static member function without an object argument">shouldRewriteCopySrc</span>(DefRC, DefSubReg,</td></tr>
<tr><th id="231">231</th><td>                                                  SrcRC, SrcSubReg);</td></tr>
<tr><th id="232">232</th><td>}</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="235">235</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getGPRsForTailCall' data-ref="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE">getGPRsForTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="23MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="23MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="236">236</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col4 decl" id="24F" title='F' data-type='const llvm::Function &amp;' data-ref="24F">F</dfn> = <a class="local col3 ref" href="#23MF" title='MF' data-ref="23MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="237">237</th><td>  <b>if</b> (IsWin64 || (F.getCallingConv() == CallingConv::Win64))</td></tr>
<tr><th id="238">238</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR64_TCW64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64_TCW64RegClass</span>;</td></tr>
<tr><th id="239">239</th><td>  <b>else</b> <b>if</b> (Is64Bit)</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR64_TCRegClass&apos; in namespace &apos;llvm::X86&apos;">GR64_TCRegClass</span>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <em>bool</em> <dfn class="local col5 decl" id="25hasHipeCC" title='hasHipeCC' data-type='bool' data-ref="25hasHipeCC">hasHipeCC</dfn> = (<a class="local col4 ref" href="#24F" title='F' data-ref="24F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::HiPE" title='llvm::CallingConv::HiPE' data-ref="llvm::CallingConv::HiPE">HiPE</a>);</td></tr>
<tr><th id="243">243</th><td>  <b>if</b> (hasHipeCC)</td></tr>
<tr><th id="244">244</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>;</td></tr>
<tr><th id="245">245</th><td>  <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR32_TCRegClass&apos; in namespace &apos;llvm::X86&apos;">GR32_TCRegClass</span>;</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="249">249</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::X86RegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm15X86RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="26RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="26RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="250">250</th><td>  <b>if</b> (RC == &amp;X86::<span class='error' title="no member named &apos;CCRRegClass&apos; in namespace &apos;llvm::X86&apos;">CCRRegClass</span>) {</td></tr>
<tr><th id="251">251</th><td>    <b>if</b> (Is64Bit)</td></tr>
<tr><th id="252">252</th><td>      <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>;</td></tr>
<tr><th id="253">253</th><td>    <b>else</b></td></tr>
<tr><th id="254">254</th><td>      <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>;</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td>  <b>return</b> <a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>;</td></tr>
<tr><th id="257">257</th><td>}</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><em>unsigned</em></td></tr>
<tr><th id="260">260</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm15X86RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="27RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="27RC">RC</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="28MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="28MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="262">262</th><td>  <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering">X86FrameLowering</a> *<dfn class="local col9 decl" id="29TFI" title='TFI' data-type='const llvm::X86FrameLowering *' data-ref="29TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30FPDiff" title='FPDiff' data-type='unsigned int' data-ref="30FPDiff">FPDiff</dfn> = <a class="local col9 ref" href="#29TFI" title='TFI' data-ref="29TFI">TFI</a>-&gt;<a class="virtual ref" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::X86FrameLowering::hasFP' data-ref="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#28MF" title='MF' data-ref="28MF">MF</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="265">265</th><td>  <b>switch</b> (<a class="local col7 ref" href="#27RC" title='RC' data-ref="27RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="266">266</th><td>  <b>default</b>:</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="268">268</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;GR32RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR32RegClassID</span>:</td></tr>
<tr><th id="269">269</th><td>    <b>return</b> <var>4</var> - FPDiff;</td></tr>
<tr><th id="270">270</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;GR64RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR64RegClassID</span>:</td></tr>
<tr><th id="271">271</th><td>    <b>return</b> <var>12</var> - FPDiff;</td></tr>
<tr><th id="272">272</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VR128RegClassID&apos; in namespace &apos;llvm::X86&apos;">VR128RegClassID</span>:</td></tr>
<tr><th id="273">273</th><td>    <b>return</b> Is64Bit ? <var>10</var> : <var>4</var>;</td></tr>
<tr><th id="274">274</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VR64RegClassID&apos; in namespace &apos;llvm::X86&apos;">VR64RegClassID</span>:</td></tr>
<tr><th id="275">275</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="276">276</th><td>  }</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="280">280</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm15X86RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="31MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="31MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="281">281</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF &amp;&amp; &quot;MachineFunction required&quot;) ? void (0) : __assert_fail (&quot;MF &amp;&amp; \&quot;MachineFunction required\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterInfo.cpp&quot;, 281, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a> &amp;&amp; <q>"MachineFunction required"</q>);</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col2 decl" id="32Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="32Subtarget">Subtarget</dfn> = <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="284">284</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col3 decl" id="33F" title='F' data-type='const llvm::Function &amp;' data-ref="33F">F</dfn> = <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="285">285</th><td>  <em>bool</em> <dfn class="local col4 decl" id="34HasSSE" title='HasSSE' data-type='bool' data-ref="34HasSSE">HasSSE</dfn> = <a class="local col2 ref" href="#32Subtarget" title='Subtarget' data-ref="32Subtarget">Subtarget</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>();</td></tr>
<tr><th id="286">286</th><td>  <em>bool</em> <dfn class="local col5 decl" id="35HasAVX" title='HasAVX' data-type='bool' data-ref="35HasAVX">HasAVX</dfn> = <a class="local col2 ref" href="#32Subtarget" title='Subtarget' data-ref="32Subtarget">Subtarget</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="287">287</th><td>  <em>bool</em> <dfn class="local col6 decl" id="36HasAVX512" title='HasAVX512' data-type='bool' data-ref="36HasAVX512">HasAVX512</dfn> = <a class="local col2 ref" href="#32Subtarget" title='Subtarget' data-ref="32Subtarget">Subtarget</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="288">288</th><td>  <em>bool</em> <dfn class="local col7 decl" id="37CallsEHReturn" title='CallsEHReturn' data-type='bool' data-ref="37CallsEHReturn">CallsEHReturn</dfn> = <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13callsEHReturnEv" title='llvm::MachineFunction::callsEHReturn' data-ref="_ZNK4llvm15MachineFunction13callsEHReturnEv">callsEHReturn</a>();</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col8 decl" id="38CC" title='CC' data-type='CallingConv::ID' data-ref="38CC">CC</dfn> = <a class="local col3 ref" href="#33F" title='F' data-ref="33F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i>// If attribute NoCallerSavedRegisters exists then we set X86_INTR calling</i></td></tr>
<tr><th id="293">293</th><td><i>  // convention because it has the CSR list.</i></td></tr>
<tr><th id="294">294</th><td>  <b>if</b> (<a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"no_caller_saved_registers"</q>))</td></tr>
<tr><th id="295">295</th><td>    <a class="local col8 ref" href="#38CC" title='CC' data-ref="38CC">CC</a> = <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_INTR" title='llvm::CallingConv::X86_INTR' data-ref="llvm::CallingConv::X86_INTR">X86_INTR</a>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <b>switch</b> (<a class="local col8 ref" href="#38CC" title='CC' data-ref="38CC">CC</a>) {</td></tr>
<tr><th id="298">298</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC">GHC</a>:</td></tr>
<tr><th id="299">299</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::HiPE" title='llvm::CallingConv::HiPE' data-ref="llvm::CallingConv::HiPE">HiPE</a>:</td></tr>
<tr><th id="300">300</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_NoRegs_SaveList&apos;">CSR_NoRegs_SaveList</span>;</td></tr>
<tr><th id="301">301</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AnyReg" title='llvm::CallingConv::AnyReg' data-ref="llvm::CallingConv::AnyReg">AnyReg</a>:</td></tr>
<tr><th id="302">302</th><td>    <b>if</b> (HasAVX)</td></tr>
<tr><th id="303">303</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_AVX_SaveList&apos;">CSR_64_AllRegs_AVX_SaveList</span>;</td></tr>
<tr><th id="304">304</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_SaveList&apos;">CSR_64_AllRegs_SaveList</span>;</td></tr>
<tr><th id="305">305</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveMost" title='llvm::CallingConv::PreserveMost' data-ref="llvm::CallingConv::PreserveMost">PreserveMost</a>:</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_RT_MostRegs_SaveList&apos;">CSR_64_RT_MostRegs_SaveList</span>;</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveAll" title='llvm::CallingConv::PreserveAll' data-ref="llvm::CallingConv::PreserveAll">PreserveAll</a>:</td></tr>
<tr><th id="308">308</th><td>    <b>if</b> (HasAVX)</td></tr>
<tr><th id="309">309</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_RT_AllRegs_AVX_SaveList&apos;">CSR_64_RT_AllRegs_AVX_SaveList</span>;</td></tr>
<tr><th id="310">310</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_RT_AllRegs_SaveList&apos;">CSR_64_RT_AllRegs_SaveList</span>;</td></tr>
<tr><th id="311">311</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CXX_FAST_TLS" title='llvm::CallingConv::CXX_FAST_TLS' data-ref="llvm::CallingConv::CXX_FAST_TLS">CXX_FAST_TLS</a>:</td></tr>
<tr><th id="312">312</th><td>    <b>if</b> (Is64Bit)</td></tr>
<tr><th id="313">313</th><td>      <b>return</b> MF-&gt;getInfo&lt;X86MachineFunctionInfo&gt;()-&gt;isSplitCSR() ?</td></tr>
<tr><th id="314">314</th><td>             <span class='error' title="use of undeclared identifier &apos;CSR_64_CXX_TLS_Darwin_PE_SaveList&apos;">CSR_64_CXX_TLS_Darwin_PE_SaveList</span> : <span class='error' title="use of undeclared identifier &apos;CSR_64_TLS_Darwin_SaveList&apos;">CSR_64_TLS_Darwin_SaveList</span>;</td></tr>
<tr><th id="315">315</th><td>    <b>break</b>;</td></tr>
<tr><th id="316">316</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Intel_OCL_BI" title='llvm::CallingConv::Intel_OCL_BI' data-ref="llvm::CallingConv::Intel_OCL_BI">Intel_OCL_BI</a>: {</td></tr>
<tr><th id="317">317</th><td>    <b>if</b> (HasAVX512 &amp;&amp; IsWin64)</td></tr>
<tr><th id="318">318</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_Win64_Intel_OCL_BI_AVX512_SaveList&apos;">CSR_Win64_Intel_OCL_BI_AVX512_SaveList</span>;</td></tr>
<tr><th id="319">319</th><td>    <b>if</b> (HasAVX512 &amp;&amp; Is64Bit)</td></tr>
<tr><th id="320">320</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_Intel_OCL_BI_AVX512_SaveList&apos;">CSR_64_Intel_OCL_BI_AVX512_SaveList</span>;</td></tr>
<tr><th id="321">321</th><td>    <b>if</b> (HasAVX &amp;&amp; IsWin64)</td></tr>
<tr><th id="322">322</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_Win64_Intel_OCL_BI_AVX_SaveList&apos;">CSR_Win64_Intel_OCL_BI_AVX_SaveList</span>;</td></tr>
<tr><th id="323">323</th><td>    <b>if</b> (HasAVX &amp;&amp; Is64Bit)</td></tr>
<tr><th id="324">324</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_Intel_OCL_BI_AVX_SaveList&apos;">CSR_64_Intel_OCL_BI_AVX_SaveList</span>;</td></tr>
<tr><th id="325">325</th><td>    <b>if</b> (!HasAVX &amp;&amp; !IsWin64 &amp;&amp; Is64Bit)</td></tr>
<tr><th id="326">326</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_Intel_OCL_BI_SaveList&apos;">CSR_64_Intel_OCL_BI_SaveList</span>;</td></tr>
<tr><th id="327">327</th><td>    <b>break</b>;</td></tr>
<tr><th id="328">328</th><td>  }</td></tr>
<tr><th id="329">329</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::HHVM" title='llvm::CallingConv::HHVM' data-ref="llvm::CallingConv::HHVM">HHVM</a>:</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_HHVM_SaveList&apos;">CSR_64_HHVM_SaveList</span>;</td></tr>
<tr><th id="331">331</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_RegCall" title='llvm::CallingConv::X86_RegCall' data-ref="llvm::CallingConv::X86_RegCall">X86_RegCall</a>:</td></tr>
<tr><th id="332">332</th><td>    <b>if</b> (<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="333">333</th><td>      <b>if</b> (<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64">IsWin64</a>) {</td></tr>
<tr><th id="334">334</th><td>        <b>return</b> (HasSSE ? <span class='error' title="use of undeclared identifier &apos;CSR_Win64_RegCall_SaveList&apos;">CSR_Win64_RegCall_SaveList</span> :</td></tr>
<tr><th id="335">335</th><td>                         <span class='error' title="use of undeclared identifier &apos;CSR_Win64_RegCall_NoSSE_SaveList&apos;">CSR_Win64_RegCall_NoSSE_SaveList</span>);</td></tr>
<tr><th id="336">336</th><td>      } <b>else</b> {</td></tr>
<tr><th id="337">337</th><td>        <b>return</b> (HasSSE ? <span class='error' title="use of undeclared identifier &apos;CSR_SysV64_RegCall_SaveList&apos;">CSR_SysV64_RegCall_SaveList</span> :</td></tr>
<tr><th id="338">338</th><td>                         <span class='error' title="use of undeclared identifier &apos;CSR_SysV64_RegCall_NoSSE_SaveList&apos;">CSR_SysV64_RegCall_NoSSE_SaveList</span>);</td></tr>
<tr><th id="339">339</th><td>      }</td></tr>
<tr><th id="340">340</th><td>    } <b>else</b> {</td></tr>
<tr><th id="341">341</th><td>      <b>return</b> (HasSSE ? <span class='error' title="use of undeclared identifier &apos;CSR_32_RegCall_SaveList&apos;">CSR_32_RegCall_SaveList</span> :</td></tr>
<tr><th id="342">342</th><td>                       <span class='error' title="use of undeclared identifier &apos;CSR_32_RegCall_NoSSE_SaveList&apos;">CSR_32_RegCall_NoSSE_SaveList</span>);</td></tr>
<tr><th id="343">343</th><td>    }</td></tr>
<tr><th id="344">344</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Cold" title='llvm::CallingConv::Cold' data-ref="llvm::CallingConv::Cold">Cold</a>:</td></tr>
<tr><th id="345">345</th><td>    <b>if</b> (Is64Bit)</td></tr>
<tr><th id="346">346</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_MostRegs_SaveList&apos;">CSR_64_MostRegs_SaveList</span>;</td></tr>
<tr><th id="347">347</th><td>    <b>break</b>;</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Win64" title='llvm::CallingConv::Win64' data-ref="llvm::CallingConv::Win64">Win64</a>:</td></tr>
<tr><th id="349">349</th><td>    <b>if</b> (!HasSSE)</td></tr>
<tr><th id="350">350</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_Win64_NoSSE_SaveList&apos;">CSR_Win64_NoSSE_SaveList</span>;</td></tr>
<tr><th id="351">351</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_Win64_SaveList&apos;">CSR_Win64_SaveList</span>;</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_64_SysV" title='llvm::CallingConv::X86_64_SysV' data-ref="llvm::CallingConv::X86_64_SysV">X86_64_SysV</a>:</td></tr>
<tr><th id="353">353</th><td>    <b>if</b> (CallsEHReturn)</td></tr>
<tr><th id="354">354</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64EHRet_SaveList&apos;">CSR_64EHRet_SaveList</span>;</td></tr>
<tr><th id="355">355</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_SaveList&apos;">CSR_64_SaveList</span>;</td></tr>
<tr><th id="356">356</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_INTR" title='llvm::CallingConv::X86_INTR' data-ref="llvm::CallingConv::X86_INTR">X86_INTR</a>:</td></tr>
<tr><th id="357">357</th><td>    <b>if</b> (<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="358">358</th><td>      <b>if</b> (HasAVX512)</td></tr>
<tr><th id="359">359</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_AVX512_SaveList&apos;">CSR_64_AllRegs_AVX512_SaveList</span>;</td></tr>
<tr><th id="360">360</th><td>      <b>if</b> (HasAVX)</td></tr>
<tr><th id="361">361</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_AVX_SaveList&apos;">CSR_64_AllRegs_AVX_SaveList</span>;</td></tr>
<tr><th id="362">362</th><td>      <b>if</b> (HasSSE)</td></tr>
<tr><th id="363">363</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_SaveList&apos;">CSR_64_AllRegs_SaveList</span>;</td></tr>
<tr><th id="364">364</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_NoSSE_SaveList&apos;">CSR_64_AllRegs_NoSSE_SaveList</span>;</td></tr>
<tr><th id="365">365</th><td>    } <b>else</b> {</td></tr>
<tr><th id="366">366</th><td>      <b>if</b> (HasAVX512)</td></tr>
<tr><th id="367">367</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_32_AllRegs_AVX512_SaveList&apos;">CSR_32_AllRegs_AVX512_SaveList</span>;</td></tr>
<tr><th id="368">368</th><td>      <b>if</b> (HasAVX)</td></tr>
<tr><th id="369">369</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_32_AllRegs_AVX_SaveList&apos;">CSR_32_AllRegs_AVX_SaveList</span>;</td></tr>
<tr><th id="370">370</th><td>      <b>if</b> (HasSSE)</td></tr>
<tr><th id="371">371</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_32_AllRegs_SSE_SaveList&apos;">CSR_32_AllRegs_SSE_SaveList</span>;</td></tr>
<tr><th id="372">372</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_32_AllRegs_SaveList&apos;">CSR_32_AllRegs_SaveList</span>;</td></tr>
<tr><th id="373">373</th><td>    }</td></tr>
<tr><th id="374">374</th><td>  <b>default</b>:</td></tr>
<tr><th id="375">375</th><td>    <b>break</b>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <b>if</b> (<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="379">379</th><td>    <em>bool</em> <dfn class="local col9 decl" id="39IsSwiftCC" title='IsSwiftCC' data-type='bool' data-ref="39IsSwiftCC">IsSwiftCC</dfn> = Subtarget.getTargetLowering()-&gt;supportSwiftError() &amp;&amp;</td></tr>
<tr><th id="380">380</th><td>                     F.getAttributes().hasAttrSomewhere(Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>);</td></tr>
<tr><th id="381">381</th><td>    <b>if</b> (IsSwiftCC)</td></tr>
<tr><th id="382">382</th><td>      <b>return</b> IsWin64 ? <span class='error' title="use of undeclared identifier &apos;CSR_Win64_SwiftError_SaveList&apos;">CSR_Win64_SwiftError_SaveList</span></td></tr>
<tr><th id="383">383</th><td>                     : <span class='error' title="use of undeclared identifier &apos;CSR_64_SwiftError_SaveList&apos;">CSR_64_SwiftError_SaveList</span>;</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>    <b>if</b> (IsWin64)</td></tr>
<tr><th id="386">386</th><td>      <b>return</b> HasSSE ? <span class='error' title="use of undeclared identifier &apos;CSR_Win64_SaveList&apos;">CSR_Win64_SaveList</span> : <span class='error' title="use of undeclared identifier &apos;CSR_Win64_NoSSE_SaveList&apos;">CSR_Win64_NoSSE_SaveList</span>;</td></tr>
<tr><th id="387">387</th><td>    <b>if</b> (CallsEHReturn)</td></tr>
<tr><th id="388">388</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64EHRet_SaveList&apos;">CSR_64EHRet_SaveList</span>;</td></tr>
<tr><th id="389">389</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_SaveList&apos;">CSR_64_SaveList</span>;</td></tr>
<tr><th id="390">390</th><td>  }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <b>return</b> CallsEHReturn ? <span class='error' title="use of undeclared identifier &apos;CSR_32EHRet_SaveList&apos;">CSR_32EHRet_SaveList</span> : <span class='error' title="use of undeclared identifier &apos;CSR_32_SaveList&apos;">CSR_32_SaveList</span>;</td></tr>
<tr><th id="393">393</th><td>}</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm15X86RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn>(</td></tr>
<tr><th id="396">396</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="40MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="40MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="397">397</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF &amp;&amp; &quot;Invalid MachineFunction pointer.&quot;) ? void (0) : __assert_fail (&quot;MF &amp;&amp; \&quot;Invalid MachineFunction pointer.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterInfo.cpp&quot;, 397, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a> &amp;&amp; <q>"Invalid MachineFunction pointer."</q>);</td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (MF-&gt;getFunction().getCallingConv() == CallingConv::CXX_FAST_TLS &amp;&amp;</td></tr>
<tr><th id="399">399</th><td>      MF-&gt;getInfo&lt;X86MachineFunctionInfo&gt;()-&gt;isSplitCSR())</td></tr>
<tr><th id="400">400</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_CXX_TLS_Darwin_ViaCopy_SaveList&apos;">CSR_64_CXX_TLS_Darwin_ViaCopy_SaveList</span>;</td></tr>
<tr><th id="401">401</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="402">402</th><td>}</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="405">405</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::X86RegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="41MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="41MF">MF</dfn>,</td></tr>
<tr><th id="406">406</th><td>                                      <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="42CC" title='CC' data-type='CallingConv::ID' data-ref="42CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="407">407</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col3 decl" id="43Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="43Subtarget">Subtarget</dfn> = <a class="local col1 ref" href="#41MF" title='MF' data-ref="41MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="408">408</th><td>  <em>bool</em> <dfn class="local col4 decl" id="44HasSSE" title='HasSSE' data-type='bool' data-ref="44HasSSE">HasSSE</dfn> = <a class="local col3 ref" href="#43Subtarget" title='Subtarget' data-ref="43Subtarget">Subtarget</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>();</td></tr>
<tr><th id="409">409</th><td>  <em>bool</em> <dfn class="local col5 decl" id="45HasAVX" title='HasAVX' data-type='bool' data-ref="45HasAVX">HasAVX</dfn> = <a class="local col3 ref" href="#43Subtarget" title='Subtarget' data-ref="43Subtarget">Subtarget</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="410">410</th><td>  <em>bool</em> <dfn class="local col6 decl" id="46HasAVX512" title='HasAVX512' data-type='bool' data-ref="46HasAVX512">HasAVX512</dfn> = <a class="local col3 ref" href="#43Subtarget" title='Subtarget' data-ref="43Subtarget">Subtarget</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <b>switch</b> (<a class="local col2 ref" href="#42CC" title='CC' data-ref="42CC">CC</a>) {</td></tr>
<tr><th id="413">413</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC">GHC</a>:</td></tr>
<tr><th id="414">414</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::HiPE" title='llvm::CallingConv::HiPE' data-ref="llvm::CallingConv::HiPE">HiPE</a>:</td></tr>
<tr><th id="415">415</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_NoRegs_RegMask&apos;">CSR_NoRegs_RegMask</span>;</td></tr>
<tr><th id="416">416</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AnyReg" title='llvm::CallingConv::AnyReg' data-ref="llvm::CallingConv::AnyReg">AnyReg</a>:</td></tr>
<tr><th id="417">417</th><td>    <b>if</b> (HasAVX)</td></tr>
<tr><th id="418">418</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_AVX_RegMask&apos;">CSR_64_AllRegs_AVX_RegMask</span>;</td></tr>
<tr><th id="419">419</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_RegMask&apos;">CSR_64_AllRegs_RegMask</span>;</td></tr>
<tr><th id="420">420</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveMost" title='llvm::CallingConv::PreserveMost' data-ref="llvm::CallingConv::PreserveMost">PreserveMost</a>:</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_RT_MostRegs_RegMask&apos;">CSR_64_RT_MostRegs_RegMask</span>;</td></tr>
<tr><th id="422">422</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveAll" title='llvm::CallingConv::PreserveAll' data-ref="llvm::CallingConv::PreserveAll">PreserveAll</a>:</td></tr>
<tr><th id="423">423</th><td>    <b>if</b> (HasAVX)</td></tr>
<tr><th id="424">424</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_RT_AllRegs_AVX_RegMask&apos;">CSR_64_RT_AllRegs_AVX_RegMask</span>;</td></tr>
<tr><th id="425">425</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_RT_AllRegs_RegMask&apos;">CSR_64_RT_AllRegs_RegMask</span>;</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CXX_FAST_TLS" title='llvm::CallingConv::CXX_FAST_TLS' data-ref="llvm::CallingConv::CXX_FAST_TLS">CXX_FAST_TLS</a>:</td></tr>
<tr><th id="427">427</th><td>    <b>if</b> (Is64Bit)</td></tr>
<tr><th id="428">428</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_TLS_Darwin_RegMask&apos;">CSR_64_TLS_Darwin_RegMask</span>;</td></tr>
<tr><th id="429">429</th><td>    <b>break</b>;</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Intel_OCL_BI" title='llvm::CallingConv::Intel_OCL_BI' data-ref="llvm::CallingConv::Intel_OCL_BI">Intel_OCL_BI</a>: {</td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (HasAVX512 &amp;&amp; IsWin64)</td></tr>
<tr><th id="432">432</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_Win64_Intel_OCL_BI_AVX512_RegMask&apos;">CSR_Win64_Intel_OCL_BI_AVX512_RegMask</span>;</td></tr>
<tr><th id="433">433</th><td>    <b>if</b> (HasAVX512 &amp;&amp; Is64Bit)</td></tr>
<tr><th id="434">434</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_Intel_OCL_BI_AVX512_RegMask&apos;">CSR_64_Intel_OCL_BI_AVX512_RegMask</span>;</td></tr>
<tr><th id="435">435</th><td>    <b>if</b> (HasAVX &amp;&amp; IsWin64)</td></tr>
<tr><th id="436">436</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_Win64_Intel_OCL_BI_AVX_RegMask&apos;">CSR_Win64_Intel_OCL_BI_AVX_RegMask</span>;</td></tr>
<tr><th id="437">437</th><td>    <b>if</b> (HasAVX &amp;&amp; Is64Bit)</td></tr>
<tr><th id="438">438</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_Intel_OCL_BI_AVX_RegMask&apos;">CSR_64_Intel_OCL_BI_AVX_RegMask</span>;</td></tr>
<tr><th id="439">439</th><td>    <b>if</b> (!HasAVX &amp;&amp; !IsWin64 &amp;&amp; Is64Bit)</td></tr>
<tr><th id="440">440</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_Intel_OCL_BI_RegMask&apos;">CSR_64_Intel_OCL_BI_RegMask</span>;</td></tr>
<tr><th id="441">441</th><td>    <b>break</b>;</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::HHVM" title='llvm::CallingConv::HHVM' data-ref="llvm::CallingConv::HHVM">HHVM</a>:</td></tr>
<tr><th id="444">444</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_HHVM_RegMask&apos;">CSR_64_HHVM_RegMask</span>;</td></tr>
<tr><th id="445">445</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_RegCall" title='llvm::CallingConv::X86_RegCall' data-ref="llvm::CallingConv::X86_RegCall">X86_RegCall</a>:</td></tr>
<tr><th id="446">446</th><td>    <b>if</b> (<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="447">447</th><td>      <b>if</b> (<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64">IsWin64</a>) {</td></tr>
<tr><th id="448">448</th><td>        <b>return</b> (HasSSE ? <span class='error' title="use of undeclared identifier &apos;CSR_Win64_RegCall_RegMask&apos;">CSR_Win64_RegCall_RegMask</span> :</td></tr>
<tr><th id="449">449</th><td>                         <span class='error' title="use of undeclared identifier &apos;CSR_Win64_RegCall_NoSSE_RegMask&apos;">CSR_Win64_RegCall_NoSSE_RegMask</span>);</td></tr>
<tr><th id="450">450</th><td>      } <b>else</b> {</td></tr>
<tr><th id="451">451</th><td>        <b>return</b> (HasSSE ? <span class='error' title="use of undeclared identifier &apos;CSR_SysV64_RegCall_RegMask&apos;">CSR_SysV64_RegCall_RegMask</span> :</td></tr>
<tr><th id="452">452</th><td>                         <span class='error' title="use of undeclared identifier &apos;CSR_SysV64_RegCall_NoSSE_RegMask&apos;">CSR_SysV64_RegCall_NoSSE_RegMask</span>);</td></tr>
<tr><th id="453">453</th><td>      }</td></tr>
<tr><th id="454">454</th><td>    } <b>else</b> {</td></tr>
<tr><th id="455">455</th><td>      <b>return</b> (HasSSE ? <span class='error' title="use of undeclared identifier &apos;CSR_32_RegCall_RegMask&apos;">CSR_32_RegCall_RegMask</span> :</td></tr>
<tr><th id="456">456</th><td>                       <span class='error' title="use of undeclared identifier &apos;CSR_32_RegCall_NoSSE_RegMask&apos;">CSR_32_RegCall_NoSSE_RegMask</span>);</td></tr>
<tr><th id="457">457</th><td>    }</td></tr>
<tr><th id="458">458</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Cold" title='llvm::CallingConv::Cold' data-ref="llvm::CallingConv::Cold">Cold</a>:</td></tr>
<tr><th id="459">459</th><td>    <b>if</b> (Is64Bit)</td></tr>
<tr><th id="460">460</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_MostRegs_RegMask&apos;">CSR_64_MostRegs_RegMask</span>;</td></tr>
<tr><th id="461">461</th><td>    <b>break</b>;</td></tr>
<tr><th id="462">462</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Win64" title='llvm::CallingConv::Win64' data-ref="llvm::CallingConv::Win64">Win64</a>:</td></tr>
<tr><th id="463">463</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_Win64_RegMask&apos;">CSR_Win64_RegMask</span>;</td></tr>
<tr><th id="464">464</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_64_SysV" title='llvm::CallingConv::X86_64_SysV' data-ref="llvm::CallingConv::X86_64_SysV">X86_64_SysV</a>:</td></tr>
<tr><th id="465">465</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_RegMask&apos;">CSR_64_RegMask</span>;</td></tr>
<tr><th id="466">466</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_INTR" title='llvm::CallingConv::X86_INTR' data-ref="llvm::CallingConv::X86_INTR">X86_INTR</a>:</td></tr>
<tr><th id="467">467</th><td>    <b>if</b> (<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="468">468</th><td>      <b>if</b> (HasAVX512)</td></tr>
<tr><th id="469">469</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_AVX512_RegMask&apos;">CSR_64_AllRegs_AVX512_RegMask</span>;</td></tr>
<tr><th id="470">470</th><td>      <b>if</b> (HasAVX)</td></tr>
<tr><th id="471">471</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_AVX_RegMask&apos;">CSR_64_AllRegs_AVX_RegMask</span>;</td></tr>
<tr><th id="472">472</th><td>      <b>if</b> (HasSSE)</td></tr>
<tr><th id="473">473</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_RegMask&apos;">CSR_64_AllRegs_RegMask</span>;</td></tr>
<tr><th id="474">474</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_NoSSE_RegMask&apos;">CSR_64_AllRegs_NoSSE_RegMask</span>;</td></tr>
<tr><th id="475">475</th><td>    } <b>else</b> {</td></tr>
<tr><th id="476">476</th><td>      <b>if</b> (HasAVX512)</td></tr>
<tr><th id="477">477</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_32_AllRegs_AVX512_RegMask&apos;">CSR_32_AllRegs_AVX512_RegMask</span>;</td></tr>
<tr><th id="478">478</th><td>      <b>if</b> (HasAVX)</td></tr>
<tr><th id="479">479</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_32_AllRegs_AVX_RegMask&apos;">CSR_32_AllRegs_AVX_RegMask</span>;</td></tr>
<tr><th id="480">480</th><td>      <b>if</b> (HasSSE)</td></tr>
<tr><th id="481">481</th><td>        <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_32_AllRegs_SSE_RegMask&apos;">CSR_32_AllRegs_SSE_RegMask</span>;</td></tr>
<tr><th id="482">482</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_32_AllRegs_RegMask&apos;">CSR_32_AllRegs_RegMask</span>;</td></tr>
<tr><th id="483">483</th><td>    }</td></tr>
<tr><th id="484">484</th><td>  <b>default</b>:</td></tr>
<tr><th id="485">485</th><td>    <b>break</b>;</td></tr>
<tr><th id="486">486</th><td>  }</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <i>// Unlike getCalleeSavedRegs(), we don't have MMI so we can't check</i></td></tr>
<tr><th id="489">489</th><td><i>  // callsEHReturn().</i></td></tr>
<tr><th id="490">490</th><td>  <b>if</b> (<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="491">491</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col7 decl" id="47F" title='F' data-type='const llvm::Function &amp;' data-ref="47F">F</dfn> = <a class="local col1 ref" href="#41MF" title='MF' data-ref="41MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="492">492</th><td>    <em>bool</em> <dfn class="local col8 decl" id="48IsSwiftCC" title='IsSwiftCC' data-type='bool' data-ref="48IsSwiftCC">IsSwiftCC</dfn> = Subtarget.getTargetLowering()-&gt;supportSwiftError() &amp;&amp;</td></tr>
<tr><th id="493">493</th><td>                     F.getAttributes().hasAttrSomewhere(Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>);</td></tr>
<tr><th id="494">494</th><td>    <b>if</b> (IsSwiftCC)</td></tr>
<tr><th id="495">495</th><td>      <b>return</b> IsWin64 ? <span class='error' title="use of undeclared identifier &apos;CSR_Win64_SwiftError_RegMask&apos;">CSR_Win64_SwiftError_RegMask</span> : <span class='error' title="use of undeclared identifier &apos;CSR_64_SwiftError_RegMask&apos;">CSR_64_SwiftError_RegMask</span>;</td></tr>
<tr><th id="496">496</th><td>    <b>return</b> IsWin64 ? <span class='error' title="use of undeclared identifier &apos;CSR_Win64_RegMask&apos;">CSR_Win64_RegMask</span> : <span class='error' title="use of undeclared identifier &apos;CSR_64_RegMask&apos;">CSR_64_RegMask</span>;</td></tr>
<tr><th id="497">497</th><td>  }</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_32_RegMask&apos;">CSR_32_RegMask</span>;</td></tr>
<tr><th id="500">500</th><td>}</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>*</td></tr>
<tr><th id="503">503</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo18getNoPreservedMaskEv" title='llvm::X86RegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm15X86RegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="504">504</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_NoRegs_RegMask&apos;">CSR_NoRegs_RegMask</span>;</td></tr>
<tr><th id="505">505</th><td>}</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo29getDarwinTLSCallPreservedMaskEv" title='llvm::X86RegisterInfo::getDarwinTLSCallPreservedMask' data-ref="_ZNK4llvm15X86RegisterInfo29getDarwinTLSCallPreservedMaskEv">getDarwinTLSCallPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="508">508</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_TLS_Darwin_RegMask&apos;">CSR_64_TLS_Darwin_RegMask</span>;</td></tr>
<tr><th id="509">509</th><td>}</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getReservedRegs' data-ref="_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="49MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="49MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="512">512</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col0 decl" id="50Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="50Reserved">Reserved</dfn>(<span class='error' title="use of undeclared identifier &apos;getNumRegs&apos;">getNumRegs</span>());</td></tr>
<tr><th id="513">513</th><td>  <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering">X86FrameLowering</a> *<dfn class="local col1 decl" id="51TFI" title='TFI' data-type='const llvm::X86FrameLowering *' data-ref="51TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <i>// Set the floating point control register as reserved.</i></td></tr>
<tr><th id="516">516</th><td>  Reserved.set(X86::<span class='error' title="no member named &apos;FPCW&apos; in namespace &apos;llvm::X86&apos;">FPCW</span>);</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <i>// Set the stack-pointer register and its aliases as reserved.</i></td></tr>
<tr><th id="519">519</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col2 decl" id="52I" title='I' data-type='llvm::MCSubRegIterator' data-ref="52I">I</dfn>(X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>, <b>this</b>, <i>/*IncludeSelf=*/</i><b>true</b>); <a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="520">520</th><td>       <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>)</td></tr>
<tr><th id="521">521</th><td>    <a class="local col0 ref" href="#50Reserved" title='Reserved' data-ref="50Reserved">Reserved</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>);</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <i>// Set the Shadow Stack Pointer as reserved.</i></td></tr>
<tr><th id="524">524</th><td>  Reserved.set(X86::<span class='error' title="no member named &apos;SSP&apos; in namespace &apos;llvm::X86&apos;">SSP</span>);</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <i>// Set the instruction pointer register and its aliases as reserved.</i></td></tr>
<tr><th id="527">527</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col3 decl" id="53I" title='I' data-type='llvm::MCSubRegIterator' data-ref="53I">I</dfn>(X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>, <b>this</b>, <i>/*IncludeSelf=*/</i><b>true</b>); <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="528">528</th><td>       <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>)</td></tr>
<tr><th id="529">529</th><td>    <a class="local col0 ref" href="#50Reserved" title='Reserved' data-ref="50Reserved">Reserved</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>);</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <i>// Set the frame-pointer register and its aliases as reserved if needed.</i></td></tr>
<tr><th id="532">532</th><td>  <b>if</b> (<a class="local col1 ref" href="#51TFI" title='TFI' data-ref="51TFI">TFI</a>-&gt;<a class="virtual ref" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::X86FrameLowering::hasFP' data-ref="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a>)) {</td></tr>
<tr><th id="533">533</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col4 decl" id="54I" title='I' data-type='llvm::MCSubRegIterator' data-ref="54I">I</dfn>(X86::<span class='error' title="no member named &apos;RBP&apos; in namespace &apos;llvm::X86&apos;">RBP</span>, <b>this</b>, <i>/*IncludeSelf=*/</i><b>true</b>); <a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="534">534</th><td>         <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a>)</td></tr>
<tr><th id="535">535</th><td>      <a class="local col0 ref" href="#50Reserved" title='Reserved' data-ref="50Reserved">Reserved</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a>);</td></tr>
<tr><th id="536">536</th><td>  }</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <i>// Set the base-pointer register and its aliases as reserved if needed.</i></td></tr>
<tr><th id="539">539</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::hasBasePointer' data-ref="_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a>)) {</td></tr>
<tr><th id="540">540</th><td>    <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="55CC" title='CC' data-type='CallingConv::ID' data-ref="55CC">CC</dfn> = <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="541">541</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col6 decl" id="56RegMask" title='RegMask' data-type='const uint32_t *' data-ref="56RegMask">RegMask</dfn> = <a class="member" href="#_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::X86RegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(<a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a>, <a class="local col5 ref" href="#55CC" title='CC' data-ref="55CC">CC</a>);</td></tr>
<tr><th id="542">542</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(<a class="local col6 ref" href="#56RegMask" title='RegMask' data-ref="56RegMask">RegMask</a>, <a class="member" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv" title='llvm::X86RegisterInfo::getBaseRegister' data-ref="_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv">getBaseRegister</a>()))</td></tr>
<tr><th id="543">543</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="544">544</th><td>        <q>"Stack realignment in presence of dynamic allocas is not supported with"</q></td></tr>
<tr><th id="545">545</th><td>        <q>"this calling convention."</q>);</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="57BasePtr" title='BasePtr' data-type='unsigned int' data-ref="57BasePtr">BasePtr</dfn> = <a class="ref" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterEjjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterEjjb">getX86SubSuperRegister</a>(<a class="member" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv" title='llvm::X86RegisterInfo::getBaseRegister' data-ref="_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv">getBaseRegister</a>(), <var>64</var>);</td></tr>
<tr><th id="548">548</th><td>    <b>for</b> (MCSubRegIterator <span class='error' title="no matching constructor for initialization of &apos;llvm::MCSubRegIterator&apos;">I</span>(BasePtr, <b>this</b>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="549">549</th><td>         I.isValid(); ++I)</td></tr>
<tr><th id="550">550</th><td>      Reserved.set(*I);</td></tr>
<tr><th id="551">551</th><td>  }</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <i>// Mark the segment registers as reserved.</i></td></tr>
<tr><th id="554">554</th><td>  Reserved.set(X86::<span class='error' title="no member named &apos;CS&apos; in namespace &apos;llvm::X86&apos;">CS</span>);</td></tr>
<tr><th id="555">555</th><td>  Reserved.set(X86::<span class='error' title="no member named &apos;SS&apos; in namespace &apos;llvm::X86&apos;">SS</span>);</td></tr>
<tr><th id="556">556</th><td>  Reserved.set(X86::<span class='error' title="no member named &apos;DS&apos; in namespace &apos;llvm::X86&apos;">DS</span>);</td></tr>
<tr><th id="557">557</th><td>  Reserved.set(X86::<span class='error' title="no member named &apos;ES&apos; in namespace &apos;llvm::X86&apos;">ES</span>);</td></tr>
<tr><th id="558">558</th><td>  Reserved.set(X86::<span class='error' title="no member named &apos;FS&apos; in namespace &apos;llvm::X86&apos;">FS</span>);</td></tr>
<tr><th id="559">559</th><td>  Reserved.set(X86::<span class='error' title="no member named &apos;GS&apos; in namespace &apos;llvm::X86&apos;">GS</span>);</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <i>// Mark the floating point stack registers as reserved.</i></td></tr>
<tr><th id="562">562</th><td>  <b>for</b> (<em>unsigned</em> n = <var>0</var>; n != <var>8</var>; ++n)</td></tr>
<tr><th id="563">563</th><td>    Reserved.set(X86::<span class='error' title="no member named &apos;ST0&apos; in namespace &apos;llvm::X86&apos;">ST0</span> + n);</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <i>// Reserve the registers that only exist in 64-bit mode.</i></td></tr>
<tr><th id="566">566</th><td>  <b>if</b> (!<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="567">567</th><td>    <i>// These 8-bit registers are part of the x86-64 extension even though their</i></td></tr>
<tr><th id="568">568</th><td><i>    // super-registers are old 32-bits.</i></td></tr>
<tr><th id="569">569</th><td>    Reserved.set(X86::<span class='error' title="no member named &apos;SIL&apos; in namespace &apos;llvm::X86&apos;">SIL</span>);</td></tr>
<tr><th id="570">570</th><td>    Reserved.set(X86::<span class='error' title="no member named &apos;DIL&apos; in namespace &apos;llvm::X86&apos;">DIL</span>);</td></tr>
<tr><th id="571">571</th><td>    Reserved.set(X86::<span class='error' title="no member named &apos;BPL&apos; in namespace &apos;llvm::X86&apos;">BPL</span>);</td></tr>
<tr><th id="572">572</th><td>    Reserved.set(X86::<span class='error' title="no member named &apos;SPL&apos; in namespace &apos;llvm::X86&apos;">SPL</span>);</td></tr>
<tr><th id="573">573</th><td>    Reserved.set(X86::<span class='error' title="no member named &apos;SIH&apos; in namespace &apos;llvm::X86&apos;">SIH</span>);</td></tr>
<tr><th id="574">574</th><td>    Reserved.set(X86::<span class='error' title="no member named &apos;DIH&apos; in namespace &apos;llvm::X86&apos;">DIH</span>);</td></tr>
<tr><th id="575">575</th><td>    Reserved.set(X86::<span class='error' title="no member named &apos;BPH&apos; in namespace &apos;llvm::X86&apos;">BPH</span>);</td></tr>
<tr><th id="576">576</th><td>    Reserved.set(X86::<span class='error' title="no member named &apos;SPH&apos; in namespace &apos;llvm::X86&apos;">SPH</span>);</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="58n" title='n' data-type='unsigned int' data-ref="58n">n</dfn> = <var>0</var>; <a class="local col8 ref" href="#58n" title='n' data-ref="58n">n</a> != <var>8</var>; ++<a class="local col8 ref" href="#58n" title='n' data-ref="58n">n</a>) {</td></tr>
<tr><th id="579">579</th><td>      <i>// R8, R9, ...</i></td></tr>
<tr><th id="580">580</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col9 decl" id="59AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="59AI">AI</dfn>(X86::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::X86&apos;">R8</span> + n, <b>this</b>, <b>true</b>); <a class="local col9 ref" href="#59AI" title='AI' data-ref="59AI">AI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col9 ref" href="#59AI" title='AI' data-ref="59AI">AI</a>)</td></tr>
<tr><th id="581">581</th><td>        <a class="local col0 ref" href="#50Reserved" title='Reserved' data-ref="50Reserved">Reserved</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col9 ref" href="#59AI" title='AI' data-ref="59AI">AI</a>);</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>      <i>// XMM8, XMM9, ...</i></td></tr>
<tr><th id="584">584</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col0 decl" id="60AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="60AI">AI</dfn>(X86::<span class='error' title="no member named &apos;XMM8&apos; in namespace &apos;llvm::X86&apos;">XMM8</span> + n, <b>this</b>, <b>true</b>); <a class="local col0 ref" href="#60AI" title='AI' data-ref="60AI">AI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col0 ref" href="#60AI" title='AI' data-ref="60AI">AI</a>)</td></tr>
<tr><th id="585">585</th><td>        <a class="local col0 ref" href="#50Reserved" title='Reserved' data-ref="50Reserved">Reserved</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col0 ref" href="#60AI" title='AI' data-ref="60AI">AI</a>);</td></tr>
<tr><th id="586">586</th><td>    }</td></tr>
<tr><th id="587">587</th><td>  }</td></tr>
<tr><th id="588">588</th><td>  <b>if</b> (!<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a> || !<a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;().<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>()) {</td></tr>
<tr><th id="589">589</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="61n" title='n' data-type='unsigned int' data-ref="61n">n</dfn> = <var>16</var>; <a class="local col1 ref" href="#61n" title='n' data-ref="61n">n</a> != <var>32</var>; ++<a class="local col1 ref" href="#61n" title='n' data-ref="61n">n</a>) {</td></tr>
<tr><th id="590">590</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col2 decl" id="62AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="62AI">AI</dfn>(X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span> + n, <b>this</b>, <b>true</b>); <a class="local col2 ref" href="#62AI" title='AI' data-ref="62AI">AI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col2 ref" href="#62AI" title='AI' data-ref="62AI">AI</a>)</td></tr>
<tr><th id="591">591</th><td>        <a class="local col0 ref" href="#50Reserved" title='Reserved' data-ref="50Reserved">Reserved</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col2 ref" href="#62AI" title='AI' data-ref="62AI">AI</a>);</td></tr>
<tr><th id="592">592</th><td>    }</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkAllSuperRegsMarked(Reserved, {X86::SIL, X86::DIL, X86::BPL, X86::SPL, X86::SIH, X86::DIH, X86::BPH, X86::SPH})) ? void (0) : __assert_fail (&quot;checkAllSuperRegsMarked(Reserved, {X86::SIL, X86::DIL, X86::BPL, X86::SPL, X86::SIH, X86::DIH, X86::BPH, X86::SPH})&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterInfo.cpp&quot;, 597, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(checkAllSuperRegsMarked(Reserved,</td></tr>
<tr><th id="596">596</th><td>                                 {X86::<span class='error' title="no member named &apos;SIL&apos; in namespace &apos;llvm::X86&apos;">SIL</span>, X86::<span class='error' title="no member named &apos;DIL&apos; in namespace &apos;llvm::X86&apos;">DIL</span>, X86::<span class='error' title="no member named &apos;BPL&apos; in namespace &apos;llvm::X86&apos;">BPL</span>, X86::<span class='error' title="no member named &apos;SPL&apos; in namespace &apos;llvm::X86&apos;">SPL</span>,</td></tr>
<tr><th id="597">597</th><td>                                  X86::<span class='error' title="no member named &apos;SIH&apos; in namespace &apos;llvm::X86&apos;">SIH</span>, X86::<span class='error' title="no member named &apos;DIH&apos; in namespace &apos;llvm::X86&apos;">DIH</span>, X86::<span class='error' title="no member named &apos;BPH&apos; in namespace &apos;llvm::X86&apos;">BPH</span>, X86::<span class='error' title="no member named &apos;SPH&apos; in namespace &apos;llvm::X86&apos;">SPH</span>}));</td></tr>
<tr><th id="598">598</th><td>  <b>return</b> <a class="local col0 ref" href="#50Reserved" title='Reserved' data-ref="50Reserved">Reserved</a>;</td></tr>
<tr><th id="599">599</th><td>}</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><em>void</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo25adjustStackMapLiveOutMaskEPj" title='llvm::X86RegisterInfo::adjustStackMapLiveOutMask' data-ref="_ZNK4llvm15X86RegisterInfo25adjustStackMapLiveOutMaskEPj">adjustStackMapLiveOutMask</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="63Mask" title='Mask' data-type='uint32_t *' data-ref="63Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="602">602</th><td>  <i>// Check if the EFLAGS register is marked as live-out. This shouldn't happen,</i></td></tr>
<tr><th id="603">603</th><td><i>  // because the calling convention defines the EFLAGS register as NOT</i></td></tr>
<tr><th id="604">604</th><td><i>  // preserved.</i></td></tr>
<tr><th id="605">605</th><td><i>  //</i></td></tr>
<tr><th id="606">606</th><td><i>  // Unfortunatelly the EFLAGS show up as live-out after branch folding. Adding</i></td></tr>
<tr><th id="607">607</th><td><i>  // an assert to track this and clear the register afterwards to avoid</i></td></tr>
<tr><th id="608">608</th><td><i>  // unnecessary crashes during release builds.</i></td></tr>
<tr><th id="609">609</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(Mask[X86::EFLAGS / 32] &amp; (1U &lt;&lt; (X86::EFLAGS % 32))) &amp;&amp; &quot;EFLAGS are not live-out from a patchpoint.&quot;) ? void (0) : __assert_fail (&quot;!(Mask[X86::EFLAGS / 32] &amp; (1U &lt;&lt; (X86::EFLAGS % 32))) &amp;&amp; \&quot;EFLAGS are not live-out from a patchpoint.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterInfo.cpp&quot;, 610, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(Mask[X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span> / <var>32</var>] &amp; (<var>1U</var> &lt;&lt; (X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span> % <var>32</var>))) &amp;&amp;</td></tr>
<tr><th id="610">610</th><td>         <q>"EFLAGS are not live-out from a patchpoint."</q>);</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <i>// Also clean other registers that don't need preserving (IP).</i></td></tr>
<tr><th id="613">613</th><td>  <b>for</b> (<em>auto</em> Reg : {X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>, X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>, X86::<span class='error' title="no member named &apos;EIP&apos; in namespace &apos;llvm::X86&apos;">EIP</span>, X86::<span class='error' title="no member named &apos;IP&apos; in namespace &apos;llvm::X86&apos;">IP</span>})</td></tr>
<tr><th id="614">614</th><td>    Mask[Reg / <var>32</var>] &amp;= ~(<var>1U</var> &lt;&lt; (Reg % <var>32</var>));</td></tr>
<tr><th id="615">615</th><td>}</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><i  data-doc="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="618">618</th><td><i  data-doc="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">// Stack Frame Processing methods</i></td></tr>
<tr><th id="619">619</th><td><i  data-doc="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE" title='CantUseSP' data-type='bool CantUseSP(const llvm::MachineFrameInfo &amp; MFI)' data-ref="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">CantUseSP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="64MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="64MFI">MFI</dfn>) {</td></tr>
<tr><th id="622">622</th><td>  <b>return</b> <a class="local col4 ref" href="#64MFI" title='MFI' data-ref="64MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() || <a class="local col4 ref" href="#64MFI" title='MFI' data-ref="64MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo21hasOpaqueSPAdjustmentEv" title='llvm::MachineFrameInfo::hasOpaqueSPAdjustment' data-ref="_ZNK4llvm16MachineFrameInfo21hasOpaqueSPAdjustmentEv">hasOpaqueSPAdjustment</a>();</td></tr>
<tr><th id="623">623</th><td>}</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><em>bool</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::hasBasePointer' data-ref="_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="65MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="65MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="626">626</th><td>   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="66MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="66MFI">MFI</dfn> = <a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>   <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableBasePointer" title='EnableBasePointer' data-use='m' data-ref="EnableBasePointer">EnableBasePointer</a>)</td></tr>
<tr><th id="629">629</th><td>     <b>return</b> <b>false</b>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>   <i>// When we need stack realignment, we can't address the stack from the frame</i></td></tr>
<tr><th id="632">632</th><td><i>   // pointer.  When we have dynamic allocas or stack-adjusting inline asm, we</i></td></tr>
<tr><th id="633">633</th><td><i>   // can't address variables from the stack pointer.  MS inline asm can</i></td></tr>
<tr><th id="634">634</th><td><i>   // reference locals while also adjusting the stack pointer.  When we can't</i></td></tr>
<tr><th id="635">635</th><td><i>   // use both the SP and the FP, we need a separate base pointer register.</i></td></tr>
<tr><th id="636">636</th><td>   <em>bool</em> <dfn class="local col7 decl" id="67CantUseFP" title='CantUseFP' data-type='bool' data-ref="67CantUseFP">CantUseFP</dfn> = <span class='error' title="use of undeclared identifier &apos;needsStackRealignment&apos;">needsStackRealignment</span>(MF);</td></tr>
<tr><th id="637">637</th><td>   <b>return</b> <a class="local col7 ref" href="#67CantUseFP" title='CantUseFP' data-ref="67CantUseFP">CantUseFP</a> &amp;&amp; <a class="tu ref" href="#_ZL9CantUseSPRKN4llvm16MachineFrameInfoE" title='CantUseSP' data-use='c' data-ref="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">CantUseSP</a>(<a class="local col6 ref" href="#66MFI" title='MFI' data-ref="66MFI">MFI</a>);</td></tr>
<tr><th id="638">638</th><td>}</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td><em>bool</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::canRealignStack' data-ref="_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="68MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="68MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="641">641</th><td>  <b>if</b> (!TargetRegisterInfo::<span class='error' title="call to non-static member function without an object argument">canRealignStack</span>(MF))</td></tr>
<tr><th id="642">642</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="69MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="69MFI">MFI</dfn> = <a class="local col8 ref" href="#68MF" title='MF' data-ref="68MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="645">645</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="70MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="70MRI">MRI</dfn> = &amp;<a class="local col8 ref" href="#68MF" title='MF' data-ref="68MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <i>// Stack realignment requires a frame pointer.  If we already started</i></td></tr>
<tr><th id="648">648</th><td><i>  // register allocation with frame pointer elimination, it is too late now.</i></td></tr>
<tr><th id="649">649</th><td>  <b>if</b> (!<a class="local col0 ref" href="#70MRI" title='MRI' data-ref="70MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13canReserveRegEj" title='llvm::MachineRegisterInfo::canReserveReg' data-ref="_ZNK4llvm19MachineRegisterInfo13canReserveRegEj">canReserveReg</a>(<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::FramePtr" title='llvm::X86RegisterInfo::FramePtr' data-ref="llvm::X86RegisterInfo::FramePtr">FramePtr</a>))</td></tr>
<tr><th id="650">650</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>  <i>// If a base pointer is necessary.  Check that it isn't too late to reserve</i></td></tr>
<tr><th id="653">653</th><td><i>  // it.</i></td></tr>
<tr><th id="654">654</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL9CantUseSPRKN4llvm16MachineFrameInfoE" title='CantUseSP' data-use='c' data-ref="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">CantUseSP</a>(<a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI">MFI</a>))</td></tr>
<tr><th id="655">655</th><td>    <b>return</b> <a class="local col0 ref" href="#70MRI" title='MRI' data-ref="70MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13canReserveRegEj" title='llvm::MachineRegisterInfo::canReserveReg' data-ref="_ZNK4llvm19MachineRegisterInfo13canReserveRegEj">canReserveReg</a>(<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::BasePtr" title='llvm::X86RegisterInfo::BasePtr' data-ref="llvm::X86RegisterInfo::BasePtr">BasePtr</a>);</td></tr>
<tr><th id="656">656</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="657">657</th><td>}</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><em>bool</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionEjRi" title='llvm::X86RegisterInfo::hasReservedSpillSlot' data-ref="_ZNK4llvm15X86RegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionEjRi">hasReservedSpillSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="71MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="71MF">MF</dfn>,</td></tr>
<tr><th id="660">660</th><td>                                           <em>unsigned</em> <dfn class="local col2 decl" id="72Reg" title='Reg' data-type='unsigned int' data-ref="72Reg">Reg</dfn>, <em>int</em> &amp;<dfn class="local col3 decl" id="73FrameIdx" title='FrameIdx' data-type='int &amp;' data-ref="73FrameIdx">FrameIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="661">661</th><td>  <i>// Since X86 defines assignCalleeSavedSpillSlots which always return true</i></td></tr>
<tr><th id="662">662</th><td><i>  // this function neither used nor tested.</i></td></tr>
<tr><th id="663">663</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unused function on X86. Otherwise need a test case.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterInfo.cpp&quot;, 663)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unused function on X86. Otherwise need a test case."</q>);</td></tr>
<tr><th id="664">664</th><td>}</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td><i  data-doc="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">// tryOptimizeLEAtoMOV - helper function that tries to replace a LEA instruction</i></td></tr>
<tr><th id="667">667</th><td><i  data-doc="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">// of the form 'lea (%esp), %ebx' --&gt; 'mov %esp, %ebx'.</i></td></tr>
<tr><th id="668">668</th><td><i  data-doc="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">// TODO: In this case we should be really trying first to entirely eliminate</i></td></tr>
<tr><th id="669">669</th><td><i  data-doc="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">// this instruction which is a plain copy.</i></td></tr>
<tr><th id="670">670</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='tryOptimizeLEAtoMOV' data-type='bool tryOptimizeLEAtoMOV(MachineBasicBlock::iterator II)' data-ref="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">tryOptimizeLEAtoMOV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="74II" title='II' data-type='MachineBasicBlock::iterator' data-ref="74II">II</dfn>) {</td></tr>
<tr><th id="671">671</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="75MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#74II" title='II' data-ref="74II">II</a>;</td></tr>
<tr><th id="672">672</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="76Opc" title='Opc' data-type='unsigned int' data-ref="76Opc">Opc</dfn> = <a class="local col4 ref" href="#74II" title='II' data-ref="74II">II</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="673">673</th><td>  <i>// Check if this is a LEA of the form 'lea (%esp), %ebx'</i></td></tr>
<tr><th id="674">674</th><td>  <b>if</b> ((Opc != X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span> &amp;&amp; Opc != X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span> &amp;&amp; Opc != X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>) ||</td></tr>
<tr><th id="675">675</th><td>      MI.getOperand(<var>2</var>).getImm() != <var>1</var> ||</td></tr>
<tr><th id="676">676</th><td>      MI.getOperand(<var>3</var>).getReg() != X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span> ||</td></tr>
<tr><th id="677">677</th><td>      MI.getOperand(<var>4</var>).getImm() != <var>0</var> ||</td></tr>
<tr><th id="678">678</th><td>      MI.getOperand(<var>5</var>).getReg() != X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>)</td></tr>
<tr><th id="679">679</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="680">680</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="77BasePtr" title='BasePtr' data-type='unsigned int' data-ref="77BasePtr">BasePtr</dfn> = <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="681">681</th><td>  <i>// In X32 mode, ensure the base-pointer is a 32-bit operand, so the LEA will</i></td></tr>
<tr><th id="682">682</th><td><i>  // be replaced with a 32-bit operand MOV which will zero extend the upper</i></td></tr>
<tr><th id="683">683</th><td><i>  // 32-bits of the super register.</i></td></tr>
<tr><th id="684">684</th><td>  <b>if</b> (Opc == X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>)</td></tr>
<tr><th id="685">685</th><td>    <a class="local col7 ref" href="#77BasePtr" title='BasePtr' data-ref="77BasePtr">BasePtr</a> = <a class="ref" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterEjjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterEjjb">getX86SubSuperRegister</a>(<a class="local col7 ref" href="#77BasePtr" title='BasePtr' data-ref="77BasePtr">BasePtr</a>, <var>32</var>);</td></tr>
<tr><th id="686">686</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="78NewDestReg" title='NewDestReg' data-type='unsigned int' data-ref="78NewDestReg">NewDestReg</dfn> = <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="687">687</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> *<dfn class="local col9 decl" id="79TII" title='TII' data-type='const llvm::X86InstrInfo *' data-ref="79TII">TII</dfn> =</td></tr>
<tr><th id="688">688</th><td>      <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;().<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="689">689</th><td>  <a class="local col9 ref" href="#79TII" title='TII' data-ref="79TII">TII</a>-&gt;<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::X86InstrInfo::copyPhysReg' data-ref="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</a>(<span class='refarg'>*<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#74II" title='II' data-ref="74II">II</a>, <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col8 ref" href="#78NewDestReg" title='NewDestReg' data-ref="78NewDestReg">NewDestReg</a>, <a class="local col7 ref" href="#77BasePtr" title='BasePtr' data-ref="77BasePtr">BasePtr</a>,</td></tr>
<tr><th id="690">690</th><td>                   <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="691">691</th><td>  <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="692">692</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="693">693</th><td>}</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><em>void</em></td></tr>
<tr><th id="696">696</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::X86RegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm15X86RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="80II" title='II' data-type='MachineBasicBlock::iterator' data-ref="80II">II</dfn>,</td></tr>
<tr><th id="697">697</th><td>                                     <em>int</em> <dfn class="local col1 decl" id="81SPAdj" title='SPAdj' data-type='int' data-ref="81SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="82FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="82FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="698">698</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col3 decl" id="83RS" title='RS' data-type='llvm::RegScavenger *' data-ref="83RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="699">699</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="84MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#80II" title='II' data-ref="80II">II</a>;</td></tr>
<tr><th id="700">700</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="85MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="85MF">MF</dfn> = *<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="701">701</th><td>  <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering">X86FrameLowering</a> *<dfn class="local col6 decl" id="86TFI" title='TFI' data-type='const llvm::X86FrameLowering *' data-ref="86TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="702">702</th><td>  <em>int</em> <dfn class="local col7 decl" id="87FrameIndex" title='FrameIndex' data-type='int' data-ref="87FrameIndex">FrameIndex</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82FIOperandNum" title='FIOperandNum' data-ref="82FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <i>// Determine base register and offset.</i></td></tr>
<tr><th id="705">705</th><td>  <em>int</em> <dfn class="local col8 decl" id="88FIOffset" title='FIOffset' data-type='int' data-ref="88FIOffset">FIOffset</dfn>;</td></tr>
<tr><th id="706">706</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="89BasePtr" title='BasePtr' data-type='unsigned int' data-ref="89BasePtr">BasePtr</dfn>;</td></tr>
<tr><th id="707">707</th><td>  <b>if</b> (<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>()) {</td></tr>
<tr><th id="708">708</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!needsStackRealignment(MF) || MF.getFrameInfo().isFixedObjectIndex(FrameIndex)) &amp;&amp; &quot;Return instruction can only reference SP relative frame objects&quot;) ? void (0) : __assert_fail (&quot;(!needsStackRealignment(MF) || MF.getFrameInfo().isFixedObjectIndex(FrameIndex)) &amp;&amp; \&quot;Return instruction can only reference SP relative frame objects\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterInfo.cpp&quot;, 710, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<span class='error' title="use of undeclared identifier &apos;needsStackRealignment&apos;">needsStackRealignment</span>(MF) ||</td></tr>
<tr><th id="709">709</th><td>           MF.getFrameInfo().isFixedObjectIndex(FrameIndex)) &amp;&amp;</td></tr>
<tr><th id="710">710</th><td>           <q>"Return instruction can only reference SP relative frame objects"</q>);</td></tr>
<tr><th id="711">711</th><td>    <a class="local col8 ref" href="#88FIOffset" title='FIOffset' data-ref="88FIOffset">FIOffset</a> = <a class="local col6 ref" href="#86TFI" title='TFI' data-ref="86TFI">TFI</a>-&gt;<a class="ref" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering24getFrameIndexReferenceSPERKNS_15MachineFunctionEiRji" title='llvm::X86FrameLowering::getFrameIndexReferenceSP' data-ref="_ZNK4llvm16X86FrameLowering24getFrameIndexReferenceSPERKNS_15MachineFunctionEiRji">getFrameIndexReferenceSP</a>(<a class="local col5 ref" href="#85MF" title='MF' data-ref="85MF">MF</a>, <a class="local col7 ref" href="#87FrameIndex" title='FrameIndex' data-ref="87FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col9 ref" href="#89BasePtr" title='BasePtr' data-ref="89BasePtr">BasePtr</a></span>, <var>0</var>);</td></tr>
<tr><th id="712">712</th><td>  } <b>else</b> {</td></tr>
<tr><th id="713">713</th><td>    <a class="local col8 ref" href="#88FIOffset" title='FIOffset' data-ref="88FIOffset">FIOffset</a> = <a class="local col6 ref" href="#86TFI" title='TFI' data-ref="86TFI">TFI</a>-&gt;<a class="virtual ref" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj" title='llvm::X86FrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm16X86FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj">getFrameIndexReference</a>(<a class="local col5 ref" href="#85MF" title='MF' data-ref="85MF">MF</a>, <a class="local col7 ref" href="#87FrameIndex" title='FrameIndex' data-ref="87FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col9 ref" href="#89BasePtr" title='BasePtr' data-ref="89BasePtr">BasePtr</a></span>);</td></tr>
<tr><th id="714">714</th><td>  }</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <i>// LOCAL_ESCAPE uses a single offset, with no register. It only works in the</i></td></tr>
<tr><th id="717">717</th><td><i>  // simple FP case, and doesn't work with stack realignment. On 32-bit, the</i></td></tr>
<tr><th id="718">718</th><td><i>  // offset is from the traditional base pointer location.  On 64-bit, the</i></td></tr>
<tr><th id="719">719</th><td><i>  // offset is from the SP at the end of the prologue, not the FP location. This</i></td></tr>
<tr><th id="720">720</th><td><i>  // matches the behavior of llvm.frameaddress.</i></td></tr>
<tr><th id="721">721</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="90Opc" title='Opc' data-type='unsigned int' data-ref="90Opc">Opc</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="722">722</th><td>  <b>if</b> (<a class="local col0 ref" href="#90Opc" title='Opc' data-ref="90Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#139" title='llvm::TargetOpcode::LOCAL_ESCAPE' data-ref="llvm::TargetOpcode::LOCAL_ESCAPE">LOCAL_ESCAPE</a>) {</td></tr>
<tr><th id="723">723</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="91FI" title='FI' data-type='llvm::MachineOperand &amp;' data-ref="91FI">FI</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82FIOperandNum" title='FIOperandNum' data-ref="82FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="724">724</th><td>    <a class="local col1 ref" href="#91FI" title='FI' data-ref="91FI">FI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col8 ref" href="#88FIOffset" title='FIOffset' data-ref="88FIOffset">FIOffset</a>);</td></tr>
<tr><th id="725">725</th><td>    <b>return</b>;</td></tr>
<tr><th id="726">726</th><td>  }</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <i>// For LEA64_32r when BasePtr is 32-bits (X32) we can use full-size 64-bit</i></td></tr>
<tr><th id="729">729</th><td><i>  // register as source operand, semantic is the same and destination is</i></td></tr>
<tr><th id="730">730</th><td><i>  // 32-bits. It saves one byte per lea in code since 0x67 prefix is avoided.</i></td></tr>
<tr><th id="731">731</th><td><i>  // Don't change BasePtr since it is used later for stack adjustment.</i></td></tr>
<tr><th id="732">732</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="92MachineBasePtr" title='MachineBasePtr' data-type='unsigned int' data-ref="92MachineBasePtr">MachineBasePtr</dfn> = <a class="local col9 ref" href="#89BasePtr" title='BasePtr' data-ref="89BasePtr">BasePtr</a>;</td></tr>
<tr><th id="733">733</th><td>  <b>if</b> (Opc == X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span> &amp;&amp; X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>.contains(BasePtr))</td></tr>
<tr><th id="734">734</th><td>    <a class="local col2 ref" href="#92MachineBasePtr" title='MachineBasePtr' data-ref="92MachineBasePtr">MachineBasePtr</a> = <a class="ref" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterEjjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterEjjb">getX86SubSuperRegister</a>(<a class="local col9 ref" href="#89BasePtr" title='BasePtr' data-ref="89BasePtr">BasePtr</a>, <var>64</var>);</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <i>// This must be part of a four operand memory reference.  Replace the</i></td></tr>
<tr><th id="737">737</th><td><i>  // FrameIndex with base register.  Add an offset to the offset.</i></td></tr>
<tr><th id="738">738</th><td>  <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82FIOperandNum" title='FIOperandNum' data-ref="82FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col2 ref" href="#92MachineBasePtr" title='MachineBasePtr' data-ref="92MachineBasePtr">MachineBasePtr</a>, <b>false</b>);</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>  <b>if</b> (<a class="local col9 ref" href="#89BasePtr" title='BasePtr' data-ref="89BasePtr">BasePtr</a> == <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::StackPtr" title='llvm::X86RegisterInfo::StackPtr' data-ref="llvm::X86RegisterInfo::StackPtr">StackPtr</a>)</td></tr>
<tr><th id="741">741</th><td>    <a class="local col8 ref" href="#88FIOffset" title='FIOffset' data-ref="88FIOffset">FIOffset</a> += <a class="local col1 ref" href="#81SPAdj" title='SPAdj' data-ref="81SPAdj">SPAdj</a>;</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <i>// The frame index format for stackmaps and patchpoints is different from the</i></td></tr>
<tr><th id="744">744</th><td><i>  // X86 format. It only has a FI and an offset.</i></td></tr>
<tr><th id="745">745</th><td>  <b>if</b> (<a class="local col0 ref" href="#90Opc" title='Opc' data-ref="90Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a> || <a class="local col0 ref" href="#90Opc" title='Opc' data-ref="90Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>) {</td></tr>
<tr><th id="746">746</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BasePtr == FramePtr &amp;&amp; &quot;Expected the FP as base register&quot;) ? void (0) : __assert_fail (&quot;BasePtr == FramePtr &amp;&amp; \&quot;Expected the FP as base register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterInfo.cpp&quot;, 746, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#89BasePtr" title='BasePtr' data-ref="89BasePtr">BasePtr</a> == <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::FramePtr" title='llvm::X86RegisterInfo::FramePtr' data-ref="llvm::X86RegisterInfo::FramePtr">FramePtr</a> &amp;&amp; <q>"Expected the FP as base register"</q>);</td></tr>
<tr><th id="747">747</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="93Offset" title='Offset' data-type='int64_t' data-ref="93Offset">Offset</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82FIOperandNum" title='FIOperandNum' data-ref="82FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col8 ref" href="#88FIOffset" title='FIOffset' data-ref="88FIOffset">FIOffset</a>;</td></tr>
<tr><th id="748">748</th><td>    <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82FIOperandNum" title='FIOperandNum' data-ref="82FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col3 ref" href="#93Offset" title='Offset' data-ref="93Offset">Offset</a>);</td></tr>
<tr><th id="749">749</th><td>    <b>return</b>;</td></tr>
<tr><th id="750">750</th><td>  }</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <b>if</b> (<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82FIOperandNum" title='FIOperandNum' data-ref="82FIOperandNum">FIOperandNum</a>+<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="753">753</th><td>    <i>// Offset is a 32-bit integer.</i></td></tr>
<tr><th id="754">754</th><td>    <em>int</em> <dfn class="local col4 decl" id="94Imm" title='Imm' data-type='int' data-ref="94Imm">Imm</dfn> = (<em>int</em>)(<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82FIOperandNum" title='FIOperandNum' data-ref="82FIOperandNum">FIOperandNum</a> + <var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="755">755</th><td>    <em>int</em> <dfn class="local col5 decl" id="95Offset" title='Offset' data-type='int' data-ref="95Offset">Offset</dfn> = <a class="local col8 ref" href="#88FIOffset" title='FIOffset' data-ref="88FIOffset">FIOffset</a> + <a class="local col4 ref" href="#94Imm" title='Imm' data-ref="94Imm">Imm</a>;</td></tr>
<tr><th id="756">756</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!Is64Bit || isInt&lt;32&gt;((long long)FIOffset + Imm)) &amp;&amp; &quot;Requesting 64-bit offset in 32-bit immediate!&quot;) ? void (0) : __assert_fail (&quot;(!Is64Bit || isInt&lt;32&gt;((long long)FIOffset + Imm)) &amp;&amp; \&quot;Requesting 64-bit offset in 32-bit immediate!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterInfo.cpp&quot;, 757, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</a> || <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;((<em>long</em> <em>long</em>)<a class="local col8 ref" href="#88FIOffset" title='FIOffset' data-ref="88FIOffset">FIOffset</a> + <a class="local col4 ref" href="#94Imm" title='Imm' data-ref="94Imm">Imm</a>)) &amp;&amp;</td></tr>
<tr><th id="757">757</th><td>           <q>"Requesting 64-bit offset in 32-bit immediate!"</q>);</td></tr>
<tr><th id="758">758</th><td>    <b>if</b> (<a class="local col5 ref" href="#95Offset" title='Offset' data-ref="95Offset">Offset</a> != <var>0</var> || !<a class="tu ref" href="#_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='tryOptimizeLEAtoMOV' data-use='c' data-ref="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">tryOptimizeLEAtoMOV</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#80II" title='II' data-ref="80II">II</a>))</td></tr>
<tr><th id="759">759</th><td>      <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82FIOperandNum" title='FIOperandNum' data-ref="82FIOperandNum">FIOperandNum</a> + <var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col5 ref" href="#95Offset" title='Offset' data-ref="95Offset">Offset</a>);</td></tr>
<tr><th id="760">760</th><td>  } <b>else</b> {</td></tr>
<tr><th id="761">761</th><td>    <i>// Offset is symbolic. This is extremely rare.</i></td></tr>
<tr><th id="762">762</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="96Offset" title='Offset' data-type='uint64_t' data-ref="96Offset">Offset</dfn> = <a class="local col8 ref" href="#88FIOffset" title='FIOffset' data-ref="88FIOffset">FIOffset</a> +</td></tr>
<tr><th id="763">763</th><td>      (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82FIOperandNum" title='FIOperandNum' data-ref="82FIOperandNum">FIOperandNum</a>+<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>();</td></tr>
<tr><th id="764">764</th><td>    <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82FIOperandNum" title='FIOperandNum' data-ref="82FIOperandNum">FIOperandNum</a> + <var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<a class="local col6 ref" href="#96Offset" title='Offset' data-ref="96Offset">Offset</a>);</td></tr>
<tr><th id="765">765</th><td>  }</td></tr>
<tr><th id="766">766</th><td>}</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><em>unsigned</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="97MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="97MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="769">769</th><td>  <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering">X86FrameLowering</a> *<dfn class="local col8 decl" id="98TFI" title='TFI' data-type='const llvm::X86FrameLowering *' data-ref="98TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="770">770</th><td>  <b>return</b> <a class="local col8 ref" href="#98TFI" title='TFI' data-ref="98TFI">TFI</a>-&gt;<a class="virtual ref" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::X86FrameLowering::hasFP' data-ref="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col7 ref" href="#97MF" title='MF' data-ref="97MF">MF</a>) ? <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::FramePtr" title='llvm::X86RegisterInfo::FramePtr' data-ref="llvm::X86RegisterInfo::FramePtr">FramePtr</a> : <a class="member" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::StackPtr" title='llvm::X86RegisterInfo::StackPtr' data-ref="llvm::X86RegisterInfo::StackPtr">StackPtr</a>;</td></tr>
<tr><th id="771">771</th><td>}</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td><em>unsigned</em></td></tr>
<tr><th id="774">774</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo24getPtrSizedFrameRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getPtrSizedFrameRegister' data-ref="_ZNK4llvm15X86RegisterInfo24getPtrSizedFrameRegisterERKNS_15MachineFunctionE">getPtrSizedFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="99MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="99MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="775">775</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col0 decl" id="100Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="100Subtarget">Subtarget</dfn> = <a class="local col9 ref" href="#99MF" title='MF' data-ref="99MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="776">776</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="101FrameReg" title='FrameReg' data-type='unsigned int' data-ref="101FrameReg">FrameReg</dfn> = <a class="member" href="#_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col9 ref" href="#99MF" title='MF' data-ref="99MF">MF</a>);</td></tr>
<tr><th id="777">777</th><td>  <b>if</b> (<a class="local col0 ref" href="#100Subtarget" title='Subtarget' data-ref="100Subtarget">Subtarget</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev" title='llvm::X86Subtarget::isTarget64BitILP32' data-ref="_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev">isTarget64BitILP32</a>())</td></tr>
<tr><th id="778">778</th><td>    <a class="local col1 ref" href="#101FrameReg" title='FrameReg' data-ref="101FrameReg">FrameReg</a> = <a class="ref" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterEjjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterEjjb">getX86SubSuperRegister</a>(<a class="local col1 ref" href="#101FrameReg" title='FrameReg' data-ref="101FrameReg">FrameReg</a>, <var>32</var>);</td></tr>
<tr><th id="779">779</th><td>  <b>return</b> <a class="local col1 ref" href="#101FrameReg" title='FrameReg' data-ref="101FrameReg">FrameReg</a>;</td></tr>
<tr><th id="780">780</th><td>}</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><em>unsigned</em></td></tr>
<tr><th id="783">783</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo24getPtrSizedStackRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getPtrSizedStackRegister' data-ref="_ZNK4llvm15X86RegisterInfo24getPtrSizedStackRegisterERKNS_15MachineFunctionE">getPtrSizedStackRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="102MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="102MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="784">784</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col3 decl" id="103Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="103Subtarget">Subtarget</dfn> = <a class="local col2 ref" href="#102MF" title='MF' data-ref="102MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="785">785</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="104StackReg" title='StackReg' data-type='unsigned int' data-ref="104StackReg">StackReg</dfn> = <a class="member" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo16getStackRegisterEv" title='llvm::X86RegisterInfo::getStackRegister' data-ref="_ZNK4llvm15X86RegisterInfo16getStackRegisterEv">getStackRegister</a>();</td></tr>
<tr><th id="786">786</th><td>  <b>if</b> (<a class="local col3 ref" href="#103Subtarget" title='Subtarget' data-ref="103Subtarget">Subtarget</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev" title='llvm::X86Subtarget::isTarget64BitILP32' data-ref="_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev">isTarget64BitILP32</a>())</td></tr>
<tr><th id="787">787</th><td>    <a class="local col4 ref" href="#104StackReg" title='StackReg' data-ref="104StackReg">StackReg</a> = <a class="ref" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterEjjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterEjjb">getX86SubSuperRegister</a>(<a class="local col4 ref" href="#104StackReg" title='StackReg' data-ref="104StackReg">StackReg</a>, <var>32</var>);</td></tr>
<tr><th id="788">788</th><td>  <b>return</b> <a class="local col4 ref" href="#104StackReg" title='StackReg' data-ref="104StackReg">StackReg</a>;</td></tr>
<tr><th id="789">789</th><td>}</td></tr>
<tr><th id="790">790</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
