# RISC-V Metadata

This directory contains metadata for the RISC-V Instruction Set

|File|Description|
|:---|:----------|
|`codecs`               |Instruction encodings|
|`compression`          |Compressed instruction|
|`constraints`          |Constraint definitions|
|`csrs`                 |Control and status registers|
|`csr-fields`           |Control and status register fields|
|`enums`                |Enumerated types|
|`extensions`           |Instruction set extensions|
|`formats`              |Disassembly formats|
|`opcodes`              |Opcode encoding information|
|`opcode-classes`       |Instruction classes|
|`opcode-descriptions`  |Instruction descriptions|
|`opcode-fullnames`     |Instruction full names|
|`opcode-majors`        |Major opcodes|
|`opcode-pseudocode-c`  |Instruction pseudo code (C)|
|`opcode-pseudocode-alt`|Instruction pseudo code (Alternative)|
|`operands`             |Operand bit encodings|
|`pseudos`              |Pseudo instructions|
|`registers`            |Registers ABI definitions|
|`types`                |Instruction types|

riscv-meta is derived from [riscv-opcodes](https://github.com/riscv/riscv-opcodes)
