# Hi there, I'm Anoushka Tripathi! üëã

![Screenshot 2025-02-27 100617](https://github.com/user-attachments/assets/54e89f8a-fc54-434e-9c1f-23f4c6e2b79b)
Welcome to my GitHub profile! I'm a passionate VLSI engineer with a love for designing and optimizing digital circuits and systems.
## Presently working as FPGA Trainee at SSPL,DRDO
# DIR-V SYMPOSIUM HACKATHON WINNER 2025 : Core/SoC Enhancement
 ![WhatsApp Image 2025-03-08 at 7 57 38 AM (1)](https://github.com/user-attachments/assets/26a4e306-e1d0-4e9a-858b-ae8955332a70)


![](https://komarev.com/ghpvc/?username=AnoushkaTripathi&color=green)


## üõ†Ô∏è Technologies & Tools

![FPGA](https://img.shields.io/badge/-FPGA-333?style=flat&logo=fpga)
![VIVADO HLS](https://img.shields.io/badge/-VIVADO_HLS-333?style=flat&logo=xilinx)
![Machine Learning](https://img.shields.io/badge/-Machine_Learning-333?style=flat&logo=machine-learning)
![Verilog](https://img.shields.io/badge/-Verilog-333?style=flat&logo=verilog)
![RISC-V](https://img.shields.io/badge/-OpenLane_RISC_V-333?style=flat&logo=risc-v)
![Python](https://img.shields.io/badge/-Python-333?style=flat&logo=python)
![Git](https://img.shields.io/badge/-Git-333?style=flat&logo=git)
![C](https://img.shields.io/badge/-C-333?style=flat&logo=c)
![C++](https://img.shields.io/badge/-C++-333?style=flat&logo=c%2B%2B)



## üöÄ Projects

- **[Jeevayu (Google Solution Challenge 2022)](https://github.com/adarshnagrikar14/jeevayu-gsc-22)**: Jeevayu is a team project for the Google Solution Challenge 2022.
- **[DIR-V Symposium Hackathon 2025 ](https://github.com/AnoushkaTripathi/DIR_V_HACKATHON)**: SoC/Core enhancement
- **[NIELIT Internship on HLS Programming](https://github.com/AnoushkaTripathi/NIELIT-INTERNSHIP-ON-HLS-PROGRAMMING)**: Exploration of topics such as HLS programming, combinational circuits, sequential circuits, and a capstone project.
- **[Universal-Asynchronous-Receiver-Transmitter](https://github.com/AnoushkaTripathi/Universal-Asynchronous-Receiver-Transmitter)**: UART on ARTIX 7
- **[NASSCOM VSD SoC Design Program](https://github.com/AnoushkaTripathi/NASSCOM-VSD-SoC-design-Program)**: A deep dive into the process of designing an ASIC from RTL to GDS.
- **[NASSCOM RISC-V Based MYTH PROGRAM](https://github.com/AnoushkaTripathi/NASSCOM-RISC-V-based-MYTH-program)**: Building RISC-V CPU with TL-Verilog
 




## üí¨ Get in Touch

- [LinkedIn](in/anoushkastripathi)
- [Personal Website](https://yourwebsite.com)

