Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Wed Aug 12 23:08:29 2020
| Host              : prflow-compute-0-3 running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file zcu102_wrapper_timing_summary_routed.rpt -pb zcu102_wrapper_timing_summary_routed.pb -rpx zcu102_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : zcu102_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.856        0.000                      0                29321        0.011        0.000                      0                29321        3.498        0.000                       0                 10665  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_pl_0                         {0.000 5.001}      10.001          99.990          
zcu102_i/clk_wiz_0/inst/clk_in1  {0.000 5.001}      10.001          99.990          
  clk_out2_zcu102_clk_wiz_0_0    {0.000 5.001}      10.001          99.990          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
zcu102_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out2_zcu102_clk_wiz_0_0          3.856        0.000                      0                29153        0.011        0.000                      0                29153        3.498        0.000                       0                 10664  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out2_zcu102_clk_wiz_0_0  clk_out2_zcu102_clk_wiz_0_0        8.453        0.000                      0                  168        0.130        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  zcu102_i/clk_wiz_0/inst/clk_in1
  To Clock:  zcu102_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zcu102_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { zcu102_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.001      8.930      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.551      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zcu102_clk_wiz_0_0
  To Clock:  clk_out2_zcu102_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_8/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 3.161ns (56.924%)  route 2.392ns (43.076%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.552 - 10.001 ) 
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.713ns (routing 1.503ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.336ns (routing 1.368ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.713     4.364    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     5.507 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.543    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_n_34
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.753 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_n_34
    RAMB36_X8Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_n_34
    RAMB36_X8Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_n_34
    RAMB36_X8Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13_n_34
    RAMB36_X8Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14_n_34
    RAMB36_X8Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_n_34
    RAMB36_X8Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.136 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16/DOUTADOUT[1]
                         net (fo=2, routed)           0.507     7.643    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16_n_98
    SLICE_X60Y104        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     7.741 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_13/O
                         net (fo=1, routed)           0.204     7.945    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_q1[1]
    SLICE_X59Y104        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     8.094 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5/O
                         net (fo=1, routed)           0.180     8.274    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5_n_0
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.187     8.461 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.164     8.625    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/CO[0]
    SLICE_X59Y99         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.660 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_i_41/O
                         net (fo=16, routed)          0.311     8.971    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_we0
    SLICE_X60Y92         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     9.044 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_8_i_3__0/O
                         net (fo=1, routed)           0.200     9.244    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_8_i_3__0_n_0
    SLICE_X60Y92         LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.099     9.343 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_8_ENBWREN_cooolgate_en_gate_61/O
                         net (fo=1, routed)           0.574     9.917    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_8_ENBWREN_cooolgate_en_sig_31
    RAMB36_X7Y21         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.336    14.552    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X7Y21         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_8/CLKBWRCLK
                         clock pessimism             -0.369    14.183    
                         clock uncertainty           -0.068    14.115    
    RAMB36_X7Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    13.773    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 3.129ns (56.348%)  route 2.424ns (43.652%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 14.571 - 10.001 ) 
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.713ns (routing 1.503ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.368ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.713     4.364    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     5.507 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.543    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_n_34
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.753 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_n_34
    RAMB36_X8Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_n_34
    RAMB36_X8Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_n_34
    RAMB36_X8Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13_n_34
    RAMB36_X8Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14_n_34
    RAMB36_X8Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_n_34
    RAMB36_X8Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.136 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16/DOUTADOUT[1]
                         net (fo=2, routed)           0.507     7.643    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16_n_98
    SLICE_X60Y104        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     7.741 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_13/O
                         net (fo=1, routed)           0.204     7.945    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_q1[1]
    SLICE_X59Y104        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     8.094 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5/O
                         net (fo=1, routed)           0.180     8.274    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5_n_0
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.187     8.461 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.164     8.625    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/CO[0]
    SLICE_X59Y99         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.660 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_i_41/O
                         net (fo=16, routed)          0.329     8.989    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_we0
    SLICE_X60Y91         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     9.039 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_i_2__0/O
                         net (fo=1, routed)           0.253     9.292    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_i_2__0_n_0
    SLICE_X60Y81         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     9.382 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_ENBWREN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.535     9.917    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_ENBWREN_cooolgate_en_sig_18
    RAMB36_X8Y15         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.355    14.571    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y15         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10/CLKBWRCLK
                         clock pessimism             -0.323    14.248    
                         clock uncertainty           -0.068    14.180    
    RAMB36_X8Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    13.838    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 3.136ns (56.915%)  route 2.374ns (43.085%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.565ns = ( 14.566 - 10.001 ) 
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.713ns (routing 1.503ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.350ns (routing 1.368ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.713     4.364    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     5.507 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.543    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_n_34
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.753 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_n_34
    RAMB36_X8Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_n_34
    RAMB36_X8Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_n_34
    RAMB36_X8Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13_n_34
    RAMB36_X8Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14_n_34
    RAMB36_X8Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_n_34
    RAMB36_X8Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.136 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16/DOUTADOUT[1]
                         net (fo=2, routed)           0.507     7.643    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16_n_98
    SLICE_X60Y104        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     7.741 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_13/O
                         net (fo=1, routed)           0.204     7.945    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_q1[1]
    SLICE_X59Y104        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     8.094 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5/O
                         net (fo=1, routed)           0.180     8.274    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5_n_0
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.187     8.461 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.164     8.625    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/CO[0]
    SLICE_X59Y99         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.660 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_i_41/O
                         net (fo=16, routed)          0.284     8.944    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_we0
    SLICE_X60Y94         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     8.994 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_i_2__0/O
                         net (fo=1, routed)           0.286     9.280    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_i_2__0_n_0
    SLICE_X60Y82         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     9.377 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_ENBWREN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.497     9.874    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_ENBWREN_cooolgate_en_sig_19
    RAMB36_X8Y16         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.350    14.566    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y16         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11/CLKBWRCLK
                         clock pessimism             -0.323    14.243    
                         clock uncertainty           -0.068    14.175    
    RAMB36_X8Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    13.833    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/quot_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1/inst/fragment_z_V_U/a0_rendering_fragmeng8j_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.051ns (37.730%)  route 3.385ns (62.270%))
  Logic Levels:           18  (CARRY8=8 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.465 - 10.001 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.503ns, distribution 1.034ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.368ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.537     4.188    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/ap_clk
    SLICE_X46Y79         FDRE                                         r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/quot_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.266 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/quot_reg[1]__0/Q
                         net (fo=6, routed)           0.501     4.767    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/ram_reg_bram_0
    SLICE_X49Y88         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     4.855 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/ram_reg_bram_0_i_11/O
                         net (fo=2, routed)           0.054     4.909    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/ram_reg_bram_0_i_11_n_0
    SLICE_X49Y88         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     5.054 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/ram_reg_bram_0_i_5/O
                         net (fo=7, routed)           0.187     5.241    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/DI[1]
    SLICE_X48Y89         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.340 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_i_27/O
                         net (fo=1, routed)           0.009     5.349    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/lhs_V_14_reg_494_reg[7][3]
    SLICE_X48Y89         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.529 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/m__0_carry_i_16__1/O[5]
                         net (fo=18, routed)          0.448     5.977    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/lhs_V_14_reg_494_reg[0][5]
    SLICE_X46Y92         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.099 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_i_20__1/O
                         net (fo=1, routed)           0.213     6.312    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_i_20__1_n_0
    SLICE_X47Y91         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.347 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_i_10__1/O
                         net (fo=1, routed)           0.011     6.358    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_i_10__1_n_0
    SLICE_X47Y91         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.513 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.539    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_n_0
    SLICE_X47Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     6.606 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry__0/O[2]
                         net (fo=4, routed)           0.305     6.911    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry__0_n_13
    SLICE_X49Y91         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     7.060 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry_i_16__1/O
                         net (fo=1, routed)           0.195     7.255    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry_i_16__1_n_0
    SLICE_X48Y93         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.345 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry_i_8__1/O
                         net (fo=1, routed)           0.010     7.355    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry_i_8__1_n_0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.470 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry/CO[7]
                         net (fo=1, routed)           0.026     7.496    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry_n_0
    SLICE_X48Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.578 f  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry__0/O[3]
                         net (fo=1, routed)           0.209     7.787    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry__0_n_12
    SLICE_X47Y94         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.910 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/p_carry__0_i_12__0/O
                         net (fo=1, routed)           0.011     7.921    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/p_carry__0_i_12__0_n_0
    SLICE_X47Y94         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     8.048 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/p_carry__0_i_9__0/O[6]
                         net (fo=1, routed)           0.192     8.240    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/rhs_V_8_reg_534_reg[1]_2[6]
    SLICE_X46Y95         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.392 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/p_carry__0_i_1__0/O
                         net (fo=1, routed)           0.015     8.407    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/p_carry__0_i_1__0_n_0
    SLICE_X46Y95         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     8.524 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/p_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.550    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/p_carry__0_n_0
    SLICE_X46Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     8.626 f  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/p_carry__1/O[1]
                         net (fo=3, routed)           0.418     9.044    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/grp_fu_422_p4[17]
    SLICE_X51Y99         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     9.095 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/ram_reg_bram_0_i_19/O
                         net (fo=8, routed)           0.529     9.624    zcu102_i/rendering_1/inst/fragment_z_V_U/a0_rendering_fragmeng8j_ram_U/WEA[0]
    RAMB18_X6Y37         RAMB18E2                                     r  zcu102_i/rendering_1/inst/fragment_z_V_U/a0_rendering_fragmeng8j_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.249    14.465    zcu102_i/rendering_1/inst/fragment_z_V_U/a0_rendering_fragmeng8j_ram_U/ap_clk
    RAMB18_X6Y37         RAMB18E2                                     r  zcu102_i/rendering_1/inst/fragment_z_V_U/a0_rendering_fragmeng8j_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.378    14.087    
                         clock uncertainty           -0.068    14.019    
    RAMB18_X6Y37         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_WEA[0])
                                                     -0.394    13.625    zcu102_i/rendering_1/inst/fragment_z_V_U/a0_rendering_fragmeng8j_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         13.625    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/quot_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1/inst/fragment_y_V_U/a0_rendering_fragmeng8j_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 2.051ns (37.772%)  route 3.379ns (62.228%))
  Logic Levels:           18  (CARRY8=8 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 14.460 - 10.001 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.503ns, distribution 1.034ns)
  Clock Net Delay (Destination): 2.244ns (routing 1.368ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.537     4.188    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/ap_clk
    SLICE_X46Y79         FDRE                                         r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/quot_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.266 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/quot_reg[1]__0/Q
                         net (fo=6, routed)           0.501     4.767    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/ram_reg_bram_0
    SLICE_X49Y88         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     4.855 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/ram_reg_bram_0_i_11/O
                         net (fo=2, routed)           0.054     4.909    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/ram_reg_bram_0_i_11_n_0
    SLICE_X49Y88         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     5.054 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/ram_reg_bram_0_i_5/O
                         net (fo=7, routed)           0.187     5.241    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/DI[1]
    SLICE_X48Y89         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.340 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_i_27/O
                         net (fo=1, routed)           0.009     5.349    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/lhs_V_14_reg_494_reg[7][3]
    SLICE_X48Y89         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.529 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_udiv_16eOg_U36/a0_rendering_udiv_16eOg_div_U/m__0_carry_i_16__1/O[5]
                         net (fo=18, routed)          0.448     5.977    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/lhs_V_14_reg_494_reg[0][5]
    SLICE_X46Y92         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.099 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_i_20__1/O
                         net (fo=1, routed)           0.213     6.312    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_i_20__1_n_0
    SLICE_X47Y91         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.347 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_i_10__1/O
                         net (fo=1, routed)           0.011     6.358    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_i_10__1_n_0
    SLICE_X47Y91         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.513 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.539    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry_n_0
    SLICE_X47Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     6.606 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry__0/O[2]
                         net (fo=4, routed)           0.305     6.911    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__0_carry__0_n_13
    SLICE_X49Y91         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     7.060 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry_i_16__1/O
                         net (fo=1, routed)           0.195     7.255    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry_i_16__1_n_0
    SLICE_X48Y93         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.345 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry_i_8__1/O
                         net (fo=1, routed)           0.010     7.355    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry_i_8__1_n_0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.470 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry/CO[7]
                         net (fo=1, routed)           0.026     7.496    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry_n_0
    SLICE_X48Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.578 f  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry__0/O[3]
                         net (fo=1, routed)           0.209     7.787    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/m__108_carry__0_n_12
    SLICE_X47Y94         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.910 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/p_carry__0_i_12__0/O
                         net (fo=1, routed)           0.011     7.921    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/p_carry__0_i_12__0_n_0
    SLICE_X47Y94         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     8.048 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_am_submbkb_U40/a0_rendering_am_submbkb_DSP48_0_U/p_carry__0_i_9__0/O[6]
                         net (fo=1, routed)           0.192     8.240    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/rhs_V_8_reg_534_reg[1]_2[6]
    SLICE_X46Y95         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.392 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/p_carry__0_i_1__0/O
                         net (fo=1, routed)           0.015     8.407    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/p_carry__0_i_1__0_n_0
    SLICE_X46Y95         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     8.524 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/p_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.550    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/p_carry__0_n_0
    SLICE_X46Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     8.626 f  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/p_carry__1/O[1]
                         net (fo=3, routed)           0.418     9.044    zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/grp_fu_422_p4[17]
    SLICE_X51Y99         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     9.095 r  zcu102_i/rendering_1/inst/grp_rasterization2_fu_3202/rendering_ama_subfYi_U39/a0_rendering_ama_subfYi_DSP48_2_U/ram_reg_bram_0_i_19/O
                         net (fo=8, routed)           0.523     9.618    zcu102_i/rendering_1/inst/fragment_y_V_U/a0_rendering_fragmeng8j_ram_U/WEA[0]
    RAMB18_X6Y36         RAMB18E2                                     r  zcu102_i/rendering_1/inst/fragment_y_V_U/a0_rendering_fragmeng8j_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.244    14.460    zcu102_i/rendering_1/inst/fragment_y_V_U/a0_rendering_fragmeng8j_ram_U/ap_clk
    RAMB18_X6Y36         RAMB18E2                                     r  zcu102_i/rendering_1/inst/fragment_y_V_U/a0_rendering_fragmeng8j_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.378    14.082    
                         clock uncertainty           -0.068    14.014    
    RAMB18_X6Y36         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.394    13.620    zcu102_i/rendering_1/inst/fragment_y_V_U/a0_rendering_fragmeng8j_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 3.091ns (56.457%)  route 2.384ns (43.543%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 14.575 - 10.001 ) 
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.713ns (routing 1.503ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.368ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.713     4.364    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     5.507 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.543    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_n_34
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.753 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_n_34
    RAMB36_X8Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_n_34
    RAMB36_X8Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_n_34
    RAMB36_X8Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13_n_34
    RAMB36_X8Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14_n_34
    RAMB36_X8Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_n_34
    RAMB36_X8Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.136 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16/DOUTADOUT[1]
                         net (fo=2, routed)           0.507     7.643    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16_n_98
    SLICE_X60Y104        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     7.741 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_13/O
                         net (fo=1, routed)           0.204     7.945    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_q1[1]
    SLICE_X59Y104        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     8.094 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5/O
                         net (fo=1, routed)           0.180     8.274    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5_n_0
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.187     8.461 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.164     8.625    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/CO[0]
    SLICE_X59Y99         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.660 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_i_41/O
                         net (fo=16, routed)          0.329     8.989    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_we0
    SLICE_X60Y91         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     9.055 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_i_2/O
                         net (fo=1, routed)           0.130     9.185    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_i_2_n_0
    SLICE_X60Y88         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     9.221 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_ENBWREN_cooolgate_en_gate_63/O
                         net (fo=1, routed)           0.618     9.839    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_ENBWREN_cooolgate_en_sig_32
    RAMB36_X8Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.359    14.575    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKBWRCLK
                         clock pessimism             -0.313    14.262    
                         clock uncertainty           -0.068    14.194    
    RAMB36_X8Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    13.852    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 3.167ns (58.228%)  route 2.272ns (41.772%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 14.559 - 10.001 ) 
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.713ns (routing 1.503ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.368ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.713     4.364    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     5.507 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.543    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_n_34
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.753 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_n_34
    RAMB36_X8Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_n_34
    RAMB36_X8Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_n_34
    RAMB36_X8Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13_n_34
    RAMB36_X8Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14_n_34
    RAMB36_X8Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_n_34
    RAMB36_X8Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.136 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16/DOUTADOUT[1]
                         net (fo=2, routed)           0.507     7.643    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16_n_98
    SLICE_X60Y104        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     7.741 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_13/O
                         net (fo=1, routed)           0.204     7.945    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_q1[1]
    SLICE_X59Y104        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     8.094 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5/O
                         net (fo=1, routed)           0.180     8.274    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5_n_0
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.187     8.461 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.164     8.625    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/CO[0]
    SLICE_X59Y99         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.660 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_i_41/O
                         net (fo=16, routed)          0.279     8.939    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_we0
    SLICE_X60Y93         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     9.027 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_i_2__0/O
                         net (fo=1, routed)           0.294     9.321    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_i_2__0_n_0
    SLICE_X62Y87         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     9.411 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_ENBWREN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.392     9.803    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_ENBWREN_cooolgate_en_sig_20
    RAMB36_X8Y17         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.343    14.559    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y17         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12/CLKBWRCLK
                         clock pessimism             -0.323    14.236    
                         clock uncertainty           -0.068    14.168    
    RAMB36_X8Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    13.826    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 3.179ns (59.056%)  route 2.204ns (40.944%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 14.554 - 10.001 ) 
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.713ns (routing 1.503ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.368ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.713     4.364    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     5.507 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.543    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_n_34
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.753 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_n_34
    RAMB36_X8Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_n_34
    RAMB36_X8Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_n_34
    RAMB36_X8Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13_n_34
    RAMB36_X8Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14_n_34
    RAMB36_X8Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_n_34
    RAMB36_X8Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.136 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16/DOUTADOUT[1]
                         net (fo=2, routed)           0.507     7.643    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16_n_98
    SLICE_X60Y104        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     7.741 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_13/O
                         net (fo=1, routed)           0.204     7.945    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_q1[1]
    SLICE_X59Y104        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     8.094 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5/O
                         net (fo=1, routed)           0.180     8.274    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5_n_0
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.187     8.461 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.164     8.625    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/CO[0]
    SLICE_X59Y99         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.660 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_i_41/O
                         net (fo=16, routed)          0.291     8.951    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_we0
    SLICE_X60Y93         LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     9.018 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_2_i_4/O
                         net (fo=1, routed)           0.120     9.138    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_2_i_4_n_0
    SLICE_X60Y92         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     9.261 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_2_ENBWREN_cooolgate_en_gate_49/O
                         net (fo=1, routed)           0.486     9.747    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_2_ENBWREN_cooolgate_en_sig_25
    RAMB36_X7Y15         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.338    14.554    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X7Y15         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_2/CLKBWRCLK
                         clock pessimism             -0.369    14.185    
                         clock uncertainty           -0.068    14.117    
    RAMB36_X7Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    13.775    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 3.137ns (58.385%)  route 2.236ns (41.615%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 14.558 - 10.001 ) 
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.713ns (routing 1.503ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.342ns (routing 1.368ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.713     4.364    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     5.507 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.543    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_n_34
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.753 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_n_34
    RAMB36_X8Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_n_34
    RAMB36_X8Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_n_34
    RAMB36_X8Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13_n_34
    RAMB36_X8Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14_n_34
    RAMB36_X8Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_n_34
    RAMB36_X8Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.136 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16/DOUTADOUT[1]
                         net (fo=2, routed)           0.507     7.643    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16_n_98
    SLICE_X60Y104        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     7.741 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_13/O
                         net (fo=1, routed)           0.204     7.945    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_q1[1]
    SLICE_X59Y104        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     8.094 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5/O
                         net (fo=1, routed)           0.180     8.274    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5_n_0
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.187     8.461 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.164     8.625    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/CO[0]
    SLICE_X59Y99         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.660 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_i_41/O
                         net (fo=16, routed)          0.311     8.971    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_we0
    SLICE_X60Y92         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     9.022 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_i_2/O
                         net (fo=1, routed)           0.045     9.067    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_i_2_n_0
    SLICE_X60Y92         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     9.164 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_ENBWREN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.573     9.737    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_ENBWREN_cooolgate_en_sig_17
    RAMB36_X7Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.342    14.558    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X7Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1/CLKBWRCLK
                         clock pessimism             -0.369    14.189    
                         clock uncertainty           -0.068    14.121    
    RAMB36_X7Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    13.779    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 3.091ns (57.464%)  route 2.288ns (42.536%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns = ( 14.565 - 10.001 ) 
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.713ns (routing 1.503ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.349ns (routing 1.368ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.713     4.364    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y14         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     5.507 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.543    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_9_n_34
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.753 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_10_n_34
    RAMB36_X8Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_11_n_34
    RAMB36_X8Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_12_n_34
    RAMB36_X8Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_13_n_34
    RAMB36_X8Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_14_n_34
    RAMB36_X8Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_n_34
    RAMB36_X8Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.136 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16/DOUTADOUT[1]
                         net (fo=2, routed)           0.507     7.643    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_16_n_98
    SLICE_X60Y104        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     7.741 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_13/O
                         net (fo=1, routed)           0.204     7.945    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_q1[1]
    SLICE_X59Y104        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     8.094 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5/O
                         net (fo=1, routed)           0.180     8.274    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796[0]_i_5_n_0
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.187     8.461 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/tmp_8_reg_6796_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.164     8.625    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/CO[0]
    SLICE_X59Y99         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.660 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_1_i_41/O
                         net (fo=16, routed)          0.282     8.942    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/z_buffer_V_we0
    SLICE_X60Y93         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     8.993 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_i_2__0/O
                         net (fo=1, routed)           0.298     9.291    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_i_2__0_n_0
    SLICE_X65Y97         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     9.342 r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_ENBWREN_cooolgate_en_gate_45/O
                         net (fo=1, routed)           0.401     9.743    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15_ENBWREN_cooolgate_en_sig_23
    RAMB36_X8Y20         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.349    14.565    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ap_clk
    RAMB36_X8Y20         RAMB36E2                                     r  zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15/CLKBWRCLK
                         clock pessimism             -0.369    14.196    
                         clock uncertainty           -0.068    14.128    
    RAMB36_X8Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    13.786    zcu102_i/rendering_1/inst/grp_zculling_fu_3222/z_buffer_V_U/a0_zculling_z_buffer_V_ram_U/ram_reg_bram_15
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  4.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.058ns (23.967%)  route 0.184ns (76.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Net Delay (Source):      2.231ns (routing 1.368ns, distribution 0.863ns)
  Clock Net Delay (Destination): 2.568ns (routing 1.503ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.231     4.446    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X40Y68         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.504 r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.184     4.688    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/DIB0
    SLICE_X41Y69         RAMD32                                       r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.568     4.219    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X41Y69         RAMD32                                       r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/CLK
                         clock pessimism              0.380     4.599    
    SLICE_X41Y69         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     4.677    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           4.688    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.185ns
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Net Delay (Source):      2.242ns (routing 1.368ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.534ns (routing 1.503ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.242     4.457    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X40Y24         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.515 r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.120     4.635    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[21]
    SLICE_X41Y23         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.534     4.185    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X41Y23         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                         clock pessimism              0.377     4.562    
    SLICE_X41Y23         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     4.624    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.624    
                         arrival time                           4.635    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.059ns (28.922%)  route 0.145ns (71.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.158ns
    Source Clock Delay      (SCD):    4.453ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Net Delay (Source):      2.238ns (routing 1.368ns, distribution 0.870ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.503ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.238     4.453    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X36Y59         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.512 r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=2, routed)           0.145     4.657    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_araddr[39]
    SLICE_X38Y63         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.507     4.158    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X38Y63         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[39]/C
                         clock pessimism              0.425     4.583    
    SLICE_X38Y63         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.645    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -4.645    
                         arrival time                           4.657    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.059ns (32.961%)  route 0.120ns (67.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.172ns
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Net Delay (Source):      2.232ns (routing 1.368ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.503ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.232     4.447    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y67         FDCE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.506 r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=5, routed)           0.120     4.626    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X42Y67         FDCE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.521     4.172    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y67         FDCE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.380     4.552    
    SLICE_X42Y67         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.614    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.614    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    4.435ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      2.220ns (routing 1.368ns, distribution 0.852ns)
  Clock Net Delay (Destination): 2.504ns (routing 1.503ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.220     4.435    zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X43Y97         FDRE                                         r  zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.496 r  zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[35]/Q
                         net (fo=1, routed)           0.113     4.609    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/D[35]
    SLICE_X41Y98         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.504     4.155    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/aclk
    SLICE_X41Y98         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[35]/C
                         clock pessimism              0.379     4.534    
    SLICE_X41Y98         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.596    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -4.596    
                         arrival time                           4.609    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu102_i/rendering_1/inst/ap_CS_fsm_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1/inst/ap_CS_fsm_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.060ns (37.267%)  route 0.101ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Net Delay (Source):      2.229ns (routing 1.368ns, distribution 0.861ns)
  Clock Net Delay (Destination): 2.501ns (routing 1.503ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.229     4.444    zcu102_i/rendering_1/inst/ap_clk
    SLICE_X44Y112        FDRE                                         r  zcu102_i/rendering_1/inst/ap_CS_fsm_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.504 r  zcu102_i/rendering_1/inst/ap_CS_fsm_reg[90]/Q
                         net (fo=12, routed)          0.101     4.605    zcu102_i/rendering_1/inst/ap_CS_fsm_pp0_stage78
    SLICE_X46Y112        FDRE                                         r  zcu102_i/rendering_1/inst/ap_CS_fsm_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.501     4.152    zcu102_i/rendering_1/inst/ap_clk
    SLICE_X46Y112        FDRE                                         r  zcu102_i/rendering_1/inst/ap_CS_fsm_reg[91]/C
                         clock pessimism              0.380     4.532    
    SLICE_X46Y112        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.592    zcu102_i/rendering_1/inst/ap_CS_fsm_reg[91]
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           4.605    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      2.218ns (routing 1.368ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.506ns (routing 1.503ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.218     4.433    zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X43Y96         FDRE                                         r  zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.491 r  zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.121     4.612    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/D[8]
    SLICE_X41Y98         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.506     4.157    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/aclk
    SLICE_X41Y98         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[8]/C
                         clock pessimism              0.379     4.536    
    SLICE_X41Y98         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     4.598    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.598    
                         arrival time                           4.612    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.059ns (30.729%)  route 0.133ns (69.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Net Delay (Source):      2.243ns (routing 1.368ns, distribution 0.875ns)
  Clock Net Delay (Destination): 2.639ns (routing 1.503ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.243     4.458    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X40Y19         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.517 r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.133     4.650    zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[55]
    RAMB36_X5Y3          RAMB36E2                                     r  zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.639     4.290    zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y3          RAMB36E2                                     r  zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.374     4.664    
    RAMB36_X5Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[23])
                                                     -0.028     4.636    zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -4.636    
                         arrival time                           4.650    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    4.479ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      2.264ns (routing 1.368ns, distribution 0.896ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.503ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.264     4.479    zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y47         FDRE                                         r  zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     4.539 r  zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           0.069     4.608    zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[3]
    SLICE_X51Y48         FDRE                                         r  zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.551     4.202    zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X51Y48         FDRE                                         r  zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.330     4.532    
    SLICE_X51Y48         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.594    zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.594    
                         arrival time                           4.608    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axis_dwc_dm_0_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Net Delay (Source):      2.263ns (routing 1.368ns, distribution 0.895ns)
  Clock Net Delay (Destination): 2.546ns (routing 1.503ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.263     4.478    zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X45Y1          FDRE                                         r  zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.536 r  zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[54]/Q
                         net (fo=1, routed)           0.114     4.650    zcu102_i/axis_dwc_dm_0_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[54]
    SLICE_X47Y3          FDRE                                         r  zcu102_i/axis_dwc_dm_0_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.546     4.197    zcu102_i/axis_dwc_dm_0_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X47Y3          FDRE                                         r  zcu102_i/axis_dwc_dm_0_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[54]/C
                         clock pessimism              0.377     4.574    
    SLICE_X47Y3          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     4.636    zcu102_i/axis_dwc_dm_0_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[54]
  -------------------------------------------------------------------
                         required time                         -4.636    
                         arrival time                           4.650    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zcu102_clk_wiz_0_0
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB36_X5Y15  zcu102_i/rendering_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.001      8.432      RAMB36_X5Y15  zcu102_i/rendering_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB36_X5Y22  zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].bram2axis_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.001      8.432      RAMB36_X5Y22  zcu102_i/rendering_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].bram2axis_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB36_X5Y16  zcu102_i/rendering_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_2/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_zcu102_clk_wiz_0_0
  To Clock:  clk_out2_zcu102_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.169ns (13.339%)  route 1.098ns (86.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.434 - 10.001 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.503ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.218ns (routing 1.368ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.504     4.155    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X38Y22         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.234 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.189     4.423    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X38Y22         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.513 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.909     5.422    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y76         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.218    14.434    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X36Y76         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.425    14.009    
                         clock uncertainty           -0.068    13.941    
    SLICE_X36Y76         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    13.875    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  8.453    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.169ns (13.339%)  route 1.098ns (86.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.434 - 10.001 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.503ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.218ns (routing 1.368ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.504     4.155    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X38Y22         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.234 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.189     4.423    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X38Y22         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.513 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.909     5.422    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y76         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.218    14.434    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X36Y76         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.425    14.009    
                         clock uncertainty           -0.068    13.941    
    SLICE_X36Y76         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    13.875    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  8.453    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.169ns (13.339%)  route 1.098ns (86.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.434 - 10.001 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.503ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.218ns (routing 1.368ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.504     4.155    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X38Y22         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.234 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.189     4.423    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X38Y22         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.513 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.909     5.422    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y76         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.218    14.434    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X36Y76         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.425    14.009    
                         clock uncertainty           -0.068    13.941    
    SLICE_X36Y76         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066    13.875    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  8.453    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.169ns (13.339%)  route 1.098ns (86.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.434 - 10.001 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.503ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.218ns (routing 1.368ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.504     4.155    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X38Y22         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.234 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.189     4.423    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X38Y22         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.513 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.909     5.422    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y76         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.218    14.434    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X36Y76         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.425    14.009    
                         clock uncertainty           -0.068    13.941    
    SLICE_X36Y76         FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.066    13.875    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  8.453    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.230ns (17.829%)  route 1.060ns (82.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.416 - 10.001 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.503ns (routing 1.503ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.368ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.503     4.154    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y86         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.235 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.375     4.610    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y90         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.759 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.685     5.444    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y93         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.200    14.416    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X36Y93         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.379    14.037    
                         clock uncertainty           -0.068    13.969    
    SLICE_X36Y93         FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066    13.903    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.230ns (17.829%)  route 1.060ns (82.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.416 - 10.001 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.503ns (routing 1.503ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.368ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.503     4.154    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y86         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.235 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.375     4.610    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y90         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.759 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.685     5.444    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y93         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.200    14.416    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X36Y93         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.379    14.037    
                         clock uncertainty           -0.068    13.969    
    SLICE_X36Y93         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066    13.903    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.230ns (17.829%)  route 1.060ns (82.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.416 - 10.001 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.503ns (routing 1.503ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.368ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.503     4.154    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y86         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.235 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.375     4.610    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y90         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.759 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.685     5.444    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y93         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.200    14.416    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X36Y93         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.379    14.037    
                         clock uncertainty           -0.068    13.969    
    SLICE_X36Y93         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.066    13.903    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.461ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.230ns (17.843%)  route 1.059ns (82.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.418 - 10.001 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.503ns (routing 1.503ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.202ns (routing 1.368ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.503     4.154    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y86         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.235 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.375     4.610    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y90         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.759 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.684     5.443    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y93         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.202    14.418    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X36Y93         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.379    14.039    
                         clock uncertainty           -0.068    13.970    
    SLICE_X36Y93         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    13.904    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  8.461    

Slack (MET) :             8.461ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.230ns (17.843%)  route 1.059ns (82.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.418 - 10.001 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.503ns (routing 1.503ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.202ns (routing 1.368ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.503     4.154    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y86         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.235 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.375     4.610    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y90         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.759 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.684     5.443    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y93         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.202    14.418    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X36Y93         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/C
                         clock pessimism             -0.379    14.039    
                         clock uncertainty           -0.068    13.970    
    SLICE_X36Y93         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    13.904    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  8.461    

Slack (MET) :             8.461ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.230ns (17.843%)  route 1.059ns (82.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.418 - 10.001 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.503ns (routing 1.503ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.202ns (routing 1.368ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.503     4.154    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y86         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.235 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.375     4.610    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y90         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.759 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.684     5.443    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y93         FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       2.202    14.418    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X36Y93         FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.379    14.039    
                         clock uncertainty           -0.068    13.970    
    SLICE_X36Y93         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    13.904    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  8.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      1.363ns (routing 0.818ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.910ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.363     2.579    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y23         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.619 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.100     2.719    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y22         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.549     2.361    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X38Y22         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.248     2.609    
    SLICE_X38Y22         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     2.589    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      1.363ns (routing 0.818ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.910ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.363     2.579    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y23         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.619 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.100     2.719    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y22         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.549     2.361    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X38Y22         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.248     2.609    
    SLICE_X38Y22         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.589    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      1.363ns (routing 0.818ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.910ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.363     2.579    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y23         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.619 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.100     2.719    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y22         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.549     2.361    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X38Y22         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.248     2.609    
    SLICE_X38Y22         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.589    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.053ns (29.609%)  route 0.126ns (70.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      1.377ns (routing 0.818ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.910ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.377     2.593    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y66         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.632 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.688    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y66         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.702 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.070     2.772    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.546     2.358    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y66         FDCE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.246     2.604    
    SLICE_X42Y66         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.584    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.053ns (29.609%)  route 0.126ns (70.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      1.377ns (routing 0.818ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.910ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.377     2.593    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y66         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.632 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.688    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y66         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.702 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.070     2.772    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.546     2.358    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y66         FDCE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.246     2.604    
    SLICE_X42Y66         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.584    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.053ns (29.609%)  route 0.126ns (70.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      1.377ns (routing 0.818ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.910ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.377     2.593    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y66         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.632 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.688    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y66         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.702 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.070     2.772    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.546     2.358    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y66         FDCE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.246     2.604    
    SLICE_X42Y66         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.584    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.053ns (29.609%)  route 0.126ns (70.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      1.377ns (routing 0.818ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.910ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.377     2.593    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y66         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.632 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.688    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y66         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.702 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.070     2.772    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.546     2.358    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y66         FDCE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.246     2.604    
    SLICE_X42Y66         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.584    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.053ns (29.609%)  route 0.126ns (70.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      1.377ns (routing 0.818ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.910ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.377     2.593    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y66         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.632 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.688    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y66         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.702 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.070     2.772    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.546     2.358    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y66         FDCE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.246     2.604    
    SLICE_X42Y66         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.584    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.053ns (29.609%)  route 0.126ns (70.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      1.377ns (routing 0.818ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.910ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.377     2.593    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y66         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.632 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.688    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y66         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.702 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.070     2.772    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.546     2.358    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y66         FDCE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.246     2.604    
    SLICE_X42Y66         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.584    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.053ns (28.649%)  route 0.132ns (71.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      1.377ns (routing 0.818ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.910ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.377     2.593    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y66         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.632 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.688    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y66         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.702 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     2.778    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X41Y66         FDPE                                         f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=10662, routed)       1.549     2.361    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y66         FDPE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.246     2.607    
    SLICE_X41Y66         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.587    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.191    





