Time resolution is 1 ps
$stop called at time : 150 ns : File "/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.srcs/sim_1/new/AES_tb.v" Line 24
