Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 01:35:38 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -hierarchical -file hier_utilization.txt
| Design       : wrapper
| Device       : xcvu9pflgc2104-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------+-----------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
|      Instance     |                        Module                       | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+-------------------+-----------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
| wrapper           |                                               (top) |      20014 |      20014 |       0 |    0 | 13233 |      0 |      0 |    0 |            0 |
|   (wrapper)       |                                               (top) |         70 |         70 |       0 |    0 |   860 |      0 |      0 |    0 |            0 |
|   lsfr_1          |                                                lfsr |          1 |          1 |       0 |    0 |   513 |      0 |      0 |    0 |            0 |
|   muon_sorter_1   | muon_sorter_I032_O016_D000-freq160retfan10000_rev_1 |      19859 |      19859 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|   reducer_1       |                                             reducer |         85 |         85 |       0 |    0 |   340 |      0 |      0 |    0 |            0 |
|   shift_reg_tap_i |                                 shift_reg_tap_512_4 |          0 |          0 |       0 |    0 |  7680 |      0 |      0 |    0 |            0 |
|   shift_reg_tap_o |                                 shift_reg_tap_256_4 |          0 |          0 |       0 |    0 |  3840 |      0 |      0 |    0 |            0 |
+-------------------+-----------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


