V 51
K 118209874400 fpga
Y 0
D 0 0 1700 1100
Z 1
i 2463
N 1933
J 1120 655 2
J 1070 655 2
S 2 1
L 1055 655 20 0 3 0 1 0 STROBE
N 1937
J 1340 655 1
J 1240 655 2
S 2 1
L 1240 655 20 0 3 0 1 0 LSTROBE
N 1934
J 1095 585 1
J 1120 585 2
S 1 2
L 1105 585 18 0 3 0 1 0 NJR
N 1935
J 1120 615 2
J 1060 615 1
S 2 1
L 1065 615 24 0 3 0 1 0 CLK80
N 2237
J 735 600 1
J 780 600 2
S 1 2
L 740 600 10 0 3 0 1 1 SYSRST
N 2236
J 705 620 1
J 780 620 2
S 1 2
L 710 620 14 0 3 0 1 0 SOFT_RST
N 2238
J 860 610 2
J 890 610 1
S 1 2
L 845 610 15 0 3 0 1 0 VRST
N 2432
J 395 670 1
J 375 670 2
S 2 1
L 385 670 10 0 3 0 1 0 AS
N 2431
J 305 670 2
J 270 670 1
S 2 1
L 280 670 10 0 3 0 1 1 AS
N 1987
J 375 785 2
J 410 785 2
S 1 2
L 370 785 10 0 3 0 1 1 ILWORD
N 2363
J 390 745 1
J 410 745 2
S 1 2
L 400 745 10 0 3 0 1 1 AS
N 1986
J 530 785 2
J 580 785 1
S 1 2
L 520 785 10 0 3 0 1 1 LWORD
N 2461
J 740 680 1
J 790 680 2
S 1 2
L 745 680 10 0 3 0 1 0 DIAGOUT7
N 2460
J 910 680 1
J 860 680 2
S 2 1
L 870 680 10 0 3 0 1 0 BCAST
N 2408
J 1135 940 2
J 1180 940 2
S 1 2
L 1145 940 10 0 3 0 1 1 IRQ_1
N 2048
J 1265 1040 2
J 1320 1040 2
S 1 2
L 1275 1040 10 0 3 0 1 0 OTOVME
N 2457
J 1070 1030 2
J 1025 1030 1
S 2 1
L 1030 1030 10 0 3 0 1 0 MY_IRQ
N 2454
J 950 1040 1
J 860 1040 2
S 2 1
L 870 1040 10 0 3 0 1 0 MY_IRQ
N 2453
J 950 1055 1
J 860 1055 2
S 2 1
L 870 1055 10 0 3 0 1 0 LTOVME
I 2404 virtex:OPAD 1 1320 930 0 1 '
C 2405 1 1 0
I 2406 virtex2p:OBUF 1 1180 930 0 1 '
A 1220 935 5 0 3 3 IOSTANDARD=LVCMOS33
C 2405 2 1 0
C 2408 2 2 0
I 2401 virtex:OPAD 1 1320 950 0 1 '
C 2402 2 1 0
I 2403 virtex2p:OBUF 1 1180 950 0 1 '
A 1220 955 5 0 3 3 IOSTANDARD=LVCMOS33
C 2407 1 2 0
C 2402 1 1 0
N 2395
J 375 1065 2
J 445 1065 2
S 1 2
L 385 1065 10 0 3 0 1 1 INACK
N 2397
J 515 1065 2
J 580 1065 1
S 1 2
L 520 1065 10 0 3 0 1 1 IACK
I 2394 virtex:IPAD 1 285 1055 0 1 '
C 2395 1 1 0
I 2396 virtex2p:IBUF 1 445 1055 0 1 '
A 485 1060 5 0 3 3 IOSTANDARD=LVCMOS33
C 2397 1 1 0
C 2395 2 2 0
N 2164
J 965 790 9
J 1030 790 1
J 1030 800 1
J 965 800 11
J 965 810 11
J 965 925 9
J 1030 910 1
J 965 910 11
J 1030 810 1
J 1030 820 1
J 965 820 11
J 965 830 11
J 860 925 8
J 1030 900 1
J 965 900 11
J 1030 890 1
J 965 890 11
J 1030 880 1
J 965 880 11
J 1030 870 1
J 965 870 11
J 1030 860 1
J 965 860 11
J 1030 850 1
J 965 850 11
J 1030 840 1
J 965 840 11
J 1030 830 1
B 13 6
L 860 930 10 0 3 0 1 0 DEVICE[13:0]
B 5 11
S 4 3
L 975 800 10 0 3 0 1 0 DEVICE12
B 8 6
S 8 7
L 975 910 10 0 3 0 1 0 DEVICE1
S 5 9
L 975 810 10 0 3 0 1 0 DEVICE11
S 11 10
L 975 820 10 0 3 0 1 0 DEVICE10
B 12 27
B 27 25
B 15 8
S 15 14
L 975 900 10 0 3 0 1 0 DEVICE2
B 17 15
S 17 16
L 975 890 10 0 3 0 1 0 DEVICE3
B 19 17
S 19 18
L 975 880 10 0 3 0 1 0 DEVICE4
B 21 19
S 21 20
L 975 870 10 0 3 0 1 0 DEVICE5
B 23 21
S 23 22
L 975 860 10 0 3 0 1 0 DEVICE6
B 25 23
S 25 24
L 975 850 10 0 3 0 1 0 DEVICE7
S 27 26
L 975 840 10 0 3 0 1 0 DEVICE8
S 12 28
L 975 830 10 0 3 0 1 0 DEVICE9
B 11 12
B 4 5
B 1 4
S 1 2
L 975 790 10 0 3 0 1 0 DEVICE13
I 2371 IBUF_INV_33 1 405 535 0 1 '
C 2135 2 1 0
C 2136 1 2 0
N 2151
J 365 575 2
J 405 575 2
S 1 2
L 360 575 12 0 3 0 1 0 VME7
N 1946
J 445 840 2
J 375 840 2
S 2 1
L 380 840 10 0 3 0 1 0 VMECLKIN
N 1947
J 580 840 1
J 515 840 2
S 2 1
L 520 840 10 0 3 0 1 0 VMECLK
N 2269
J 1440 105 2
J 1385 105 1
S 2 1
L 1390 105 14 0 3 0 1 0 MODE6
I 2266 virtex2p:OBUF 1 1440 95 0 1 '
A 1480 100 5 0 3 3 IOSTANDARD=LVCMOS33
C 2269 1 2 0
C 2267 2 1 0
I 2268 virtex:OPAD 1 1580 95 0 1 '
C 2267 1 1 0
N 2261
J 470 525 2
J 550 525 2
S 1 2
L 480 525 14 0 3 0 1 1 EXTSOFTRST
N 2196
J 820 505 2
J 775 505 1
S 2 1
L 780 505 10 0 3 0 1 1 SYSRST
N 2138
J 790 525 2
J 820 525 2
S 1 2
L 780 525 15 0 3 0 1 0 NJR
N 2139
J 820 545 2
J 790 545 2
S 2 1
L 780 545 15 0 3 0 1 0 RST
I 2256 IPAD1PU 1 275 515 0 1 '
C 2130 2 1 0
N 2252
J 860 980 2
J 950 980 1
S 1 2
L 870 980 10 0 3 0 1 0 VME_PEN0
N 2249
J 860 1010 2
J 950 1010 1
S 1 2
L 865 1010 10 0 3 0 1 0 VME_DATA_CE
N 2250
J 950 995 1
J 860 995 2
S 2 1
L 860 995 10 0 3 0 1 0 LVME_DATA_CE
N 2186
J 645 990 1
J 700 990 2
S 1 2
L 655 990 10 0 3 0 1 1 BERR
N 2193
J 700 915 2
J 645 915 1
S 2 1
L 655 915 10 0 3 0 1 1 WRITE
N 2192
J 645 930 1
J 700 930 2
S 1 2
L 655 930 10 0 3 0 1 1 LWORD
N 2194
J 645 900 1
J 700 900 2
S 1 2
L 655 900 10 0 3 0 1 1 IACK
N 2191
J 700 945 2
J 645 945 1
S 2 1
L 655 945 10 0 3 0 1 1 DS1
N 2188
J 645 960 1
J 700 960 2
S 1 2
L 655 960 10 0 3 0 1 1 DS0
N 2187
J 700 975 2
J 645 975 1
S 2 1
L 655 975 10 0 3 0 1 1 AS
N 2190
J 700 885 2
J 645 885 1
S 2 1
L 655 885 10 0 3 0 1 1 SYSFAIL
N 472
J 645 840 7
J 700 840 8
B 1 2
L 650 845 10 0 3 0 1 1 GA[5:0]
N 2239
J 915 900 7
J 860 900 8
B 2 1
L 855 905 10 0 3 0 1 0 COMMAND[9:0]
N 473
J 700 865 8
J 645 865 7
B 2 1
L 650 870 10 0 3 0 1 0 AM[5:0]
N 474
J 700 815 8
J 645 815 7
B 2 1
L 650 820 10 0 3 0 1 0 VMEA[23:1]
N 718
J 630 775 7
J 700 775 8
B 1 2
L 635 780 10 0 3 0 1 0 VMED[15:0]
N 2241
J 860 760 2
J 905 760 1
S 1 2
L 855 760 10 0 3 0 1 0 SLOWCLK
N 2242
J 860 740 2
J 905 740 1
S 1 2
L 855 740 10 0 3 0 1 0 SLOWCLK2
N 2246
J 915 860 7
J 860 860 8
B 2 1
L 855 865 10 0 3 0 1 0 DIAGOUT[15:0]
N 1585
J 700 795 2
J 640 795 1
S 2 1
L 645 795 14 0 3 0 1 0 CLK80
N 2243
J 860 840 8
J 930 840 7
B 1 2
L 855 845 10 0 3 0 1 0 DIAG1OUT[15:0]
N 2177
J 935 945 7
J 860 945 8
B 2 1
L 855 950 12 0 3 0 1 0 VME_DEV[15:0]
N 2176
J 950 965 1
J 860 965 2
S 2 1
L 850 965 10 0 3 0 1 0 VME_ADR_CHANGED
N 2189
J 645 1020 1
J 700 1020 2
S 1 2
L 650 1020 12 0 3 0 1 0 CMD_DONE
I 2228 virtex2p:IBUF 1 430 150 0 1 '
A 470 155 5 0 3 3 IOSTANDARD=LVCMOS33
C 1942 2 2 0
C 2383 4 1 0
I 2229 virtex2p:IBUF 1 430 170 0 1 '
A 470 175 5 0 3 3 IOSTANDARD=LVCMOS33
C 2383 5 1 0
C 1943 2 2 0
I 2226 virtex2p:IBUF 1 430 110 0 1 '
A 470 115 5 0 3 3 IOSTANDARD=LVCMOS33
C 2383 2 1 0
C 1940 2 2 0
I 2227 virtex2p:IBUF 1 430 130 0 1 '
A 470 135 5 0 3 3 IOSTANDARD=LVCMOS33
C 1941 2 2 0
C 2383 3 1 0
I 2225 virtex2p:IBUF 1 430 90 0 1 '
A 470 95 5 0 3 3 IOSTANDARD=LVCMOS33
C 2383 1 1 0
C 1939 2 2 0
I 2220 virtex2p:IBUF 1 445 900 0 1 '
A 485 905 5 0 3 3 IOSTANDARD=LVCMOS33
C 1991 2 2 0
C 2010 1 1 0
I 2221 virtex2p:IBUF 1 445 880 0 1 '
A 485 885 5 0 3 3 IOSTANDARD=LVCMOS33
C 1993 1 1 0
C 1992 2 2 0
I 2215 virtex2p:IBUF 1 445 1015 0 1 '
A 485 1020 5 0 3 3 IOSTANDARD=LVCMOS33
C 1994 2 2 0
C 1995 1 1 0
N 2147
J 665 585 1
J 600 585 2
S 2 1
L 595 585 12 0 3 0 1 0 DDU_SRDY
N 2123
J 1140 135 7
J 1045 135 8
B 2 1
L 1040 140 15 0 3 0 1 0 DMB14STAT[3:0]
N 2120
J 1045 175 8
J 1140 175 7
B 1 2
L 1040 180 15 0 3 0 1 0 DMB13STAT[3:0]
N 2117
J 880 215 8
J 975 215 8
B 1 2
L 870 220 15 0 3 0 1 0 DMB_STAT[51:48]
N 2116
J 1140 215 7
J 1045 215 8
B 2 1
L 1040 220 15 0 3 0 1 0 DMB12STAT[3:0]
N 2113
J 975 175 8
J 880 175 8
B 2 1
L 870 180 15 0 3 0 1 0 DMB_STAT[55:52]
N 2112
J 880 135 8
J 975 135 8
B 1 2
L 870 140 15 0 3 0 1 0 DMB_STAT[59:56]
N 2090
J 975 415 8
J 880 415 8
B 2 1
L 870 420 15 0 3 0 1 0 DMB_STAT[31:28]
N 2073
J 405 355 8
J 310 355 8
B 2 1
L 305 360 15 0 3 0 1 0 DMB_STAT[11:8]
N 2069
J 310 395 8
J 405 395 8
B 1 2
L 305 400 15 0 3 0 1 0 DMB_STAT[7:4]
N 2067
J 475 435 8
J 570 435 7
B 1 2
L 470 440 15 0 3 0 1 0 DMB0STAT[3:0]
N 2066
J 405 435 8
J 310 435 8
B 2 1
L 305 440 15 0 3 0 1 0 DMB_STAT[3:0]
N 2068
J 570 395 7
J 475 395 8
B 2 1
L 470 400 15 0 3 0 1 0 DMB1STAT[3:0]
N 2072
J 475 355 8
J 570 355 7
B 1 2
L 470 360 15 0 3 0 1 0 DMB2STAT[3:0]
N 2087
J 570 235 7
J 475 235 8
B 2 1
L 470 240 15 0 3 0 1 0 DMB5STAT[3:0]
N 2084
J 475 275 8
J 570 275 7
B 1 2
L 470 280 15 0 3 0 1 0 DMB4STAT[3:0]
N 2081
J 310 315 8
J 405 315 8
B 1 2
L 305 320 15 0 3 0 1 0 DMB_STAT[15:12]
N 2080
J 570 315 7
J 475 315 8
B 2 1
L 470 320 15 0 3 0 1 0 DMB3STAT[3:0]
N 2077
J 405 275 8
J 310 275 8
B 2 1
L 305 280 15 0 3 0 1 0 DMB_STAT[19:16]
N 2076
J 310 235 8
J 405 235 8
B 1 2
L 305 240 15 0 3 0 1 0 DMB_STAT[23:20]
N 2111
J 975 255 8
J 880 255 8
B 2 1
L 870 260 15 0 3 0 1 0 DMB_STAT[47:44]
N 2110
J 880 295 8
J 975 295 8
B 1 2
L 870 300 15 0 3 0 1 0 DMB_STAT[43:40]
N 2107
J 1045 335 8
J 1140 335 7
B 1 2
L 1040 340 15 0 3 0 1 0 DMB9STAT[3:0]
N 2106
J 975 335 8
J 880 335 8
B 2 1
L 870 340 15 0 3 0 1 0 DMB_STAT[39:36]
N 2103
J 1140 295 7
J 1045 295 8
B 2 1
L 1040 300 15 0 3 0 1 0 DMB10STAT[3:0]
N 2100
J 1045 255 8
J 1140 255 7
B 1 2
L 1040 260 15 0 3 0 1 0 DMB11STAT[3:0]
N 2099
J 1140 375 7
J 1045 375 8
B 2 1
L 1040 380 15 0 3 0 1 0 DMB8STAT[3:0]
N 2097
J 1045 415 8
J 1140 415 7
B 1 2
L 1040 420 15 0 3 0 1 0 DMB7STAT[3:0]
N 2094
J 880 455 8
J 975 455 8
B 1 2
L 870 460 15 0 3 0 1 0 DMB_STAT[27:24]
N 2093
J 1140 455 7
J 1045 455 8
B 2 1
L 1040 460 15 0 3 0 1 0 DMB6STAT[3:0]
N 2089
J 880 375 8
J 975 375 8
B 1 2
L 870 380 15 0 3 0 1 0 DMB_STAT[35:32]
I 2114 IPAD4PD 1 780 205 0 1 '
C 2117 1 1 0
I 2115 IPAD4PD 1 780 165 0 1 '
C 2113 2 1 0
I 2118 IBUF4_BUS 1 975 205 0 1 '
C 2117 2 2 0
C 2116 2 1 0
I 2119 IBUF4_BUS 1 975 165 0 1 '
C 2120 1 1 0
C 2113 1 2 0
I 2122 IBUF4_BUS 1 975 125 0 1 '
C 2112 2 2 0
C 2123 2 1 0
I 2088 IPAD4PD 1 780 365 0 1 '
C 2089 1 1 0
I 2091 IPAD4PD 1 780 445 0 1 '
C 2094 1 1 0
I 2092 IPAD4PD 1 780 405 0 1 '
C 2090 2 1 0
I 2095 IBUF4_BUS 1 975 445 0 1 '
C 2094 2 2 0
C 2093 2 1 0
I 2096 IBUF4_BUS 1 975 405 0 1 '
C 2097 1 1 0
C 2090 1 2 0
I 2098 IBUF4_BUS 1 975 365 0 1 '
C 2089 2 2 0
C 2099 2 1 0
I 2101 IBUF4_BUS 1 975 245 0 1 '
C 2100 1 1 0
C 2111 1 2 0
I 2104 IBUF4_BUS 1 975 285 0 1 '
C 2110 2 2 0
C 2103 2 1 0
I 2105 IBUF4_BUS 1 975 325 0 1 '
C 2107 1 1 0
C 2106 1 2 0
I 2108 IPAD4PD 1 780 285 0 1 '
C 2110 1 1 0
I 2109 IPAD4PD 1 780 325 0 1 '
C 2106 2 1 0
I 2078 IPAD4PD 1 210 305 0 1 '
C 2081 1 1 0
I 2079 IPAD4PD 1 210 265 0 1 '
C 2077 2 1 0
I 2082 IBUF4_BUS 1 405 305 0 1 '
C 2081 2 2 0
C 2080 2 1 0
I 2083 IBUF4_BUS 1 405 265 0 1 '
C 2084 1 1 0
C 2077 1 2 0
I 2085 IPAD4PD 1 210 225 0 1 '
C 2076 1 1 0
I 2086 IBUF4_BUS 1 405 225 0 1 '
C 2076 2 2 0
C 2087 2 1 0
I 2074 IBUF4_BUS 1 405 345 0 1 '
C 2072 1 1 0
C 2073 1 2 0
I 2070 IBUF4_BUS 1 405 385 0 1 '
C 2069 2 2 0
C 2068 2 1 0
N 2046
J 1160 1065 2
J 1195 1065 2
S 1 2
N 1938
J 395 80 2
J 430 80 2
S 1 2
L 400 80 10 0 3 0 1 0 IGAP
N 1939
J 395 100 2
J 430 100 2
S 1 2
L 400 100 10 0 3 0 1 0 IGA4
N 1940
J 395 120 2
J 430 120 2
S 1 2
L 400 120 10 0 3 0 1 0 IGA3
N 1941
J 395 140 2
J 430 140 2
S 1 2
L 400 140 10 0 3 0 1 0 IGA2
N 1942
J 395 160 2
J 430 160 2
S 1 2
L 400 160 10 0 3 0 1 0 IGA1
N 1943
J 395 180 2
J 430 180 2
S 1 2
L 400 180 10 0 3 0 1 0 IGA0
N 1944
J 445 870 2
J 400 870 2
S 2 1
L 400 870 10 0 3 0 1 1 ISYSRESET
N 1988
J 375 985 2
J 445 985 2
S 1 2
L 385 985 10 0 3 0 1 1 IDS0
N 1989
J 375 965 2
J 445 965 2
S 1 2
L 385 965 10 0 3 0 1 1 IDS1
N 1990
J 375 1005 2
J 445 1005 2
S 1 2
L 385 1005 10 0 3 0 1 1 IAS
N 1991
J 375 910 2
J 445 910 2
S 1 2
L 385 910 10 0 3 0 1 1 IWRITE
N 1992
J 375 890 2
J 445 890 2
S 1 2
L 385 890 10 0 3 0 1 1 ISYSFAIL
N 1994
J 375 1025 2
J 445 1025 2
S 1 2
L 385 1025 10 0 3 0 1 1 IBERR
N 2037
J 255 525 7
J 190 525 9
J 115 515 2
J 190 515 11
J 115 495 2
J 190 495 11
J 115 475 2
J 190 475 11
J 115 455 2
J 190 455 11
J 115 435 2
J 190 435 11
J 115 415 2
J 190 415 11
J 115 395 2
J 190 395 11
J 115 375 2
J 190 375 11
J 115 355 2
J 190 355 11
J 115 335 2
J 190 335 11
J 115 315 2
J 190 315 11
J 115 295 2
J 190 295 11
J 115 275 2
J 190 275 11
J 115 255 2
J 190 255 11
J 115 135 2
J 115 115 2
J 115 95 2
J 115 75 2
J 190 75 9
J 190 95 11
J 190 115 11
J 190 135 11
J 115 155 2
J 190 155 11
J 115 175 2
J 190 175 11
J 115 195 2
J 190 195 11
J 115 215 2
J 190 215 11
J 190 235 11
J 115 235 2
B 2 1
L 190 530 15 0 3 0 1 0 VMEA[23:1]
B 4 2
S 3 4
L 125 515 15 0 3 0 1 0 VMEA1
B 6 4
S 5 6
L 125 495 15 0 3 0 1 0 VMEA2
B 8 6
S 7 8
L 125 475 15 0 3 0 1 0 VMEA3
B 10 8
S 9 10
L 125 455 15 0 3 0 1 0 VMEA4
B 12 10
S 11 12
L 125 435 15 0 3 0 1 0 VMEA5
B 14 12
S 13 14
L 125 415 15 0 3 0 1 0 VMEA6
B 16 14
S 15 16
L 125 395 15 0 3 0 1 0 VMEA7
B 18 16
S 17 18
L 125 375 15 0 3 0 1 0 VMEA8
B 20 18
S 19 20
L 125 355 15 0 3 0 1 0 VMEA9
B 22 20
S 21 22
L 125 335 15 0 3 0 1 0 VMEA10
B 24 22
S 23 24
L 125 315 15 0 3 0 1 0 VMEA11
B 26 24
S 25 26
L 125 295 15 0 3 0 1 0 VMEA12
B 28 26
S 27 28
L 125 275 15 0 3 0 1 0 VMEA13
B 30 28
S 29 30
L 125 255 15 0 3 0 1 0 VMEA14
B 47 30
S 31 38
L 125 135 15 0 3 0 1 0 VMEA20
S 32 37
L 125 115 15 0 3 0 1 0 VMEA21
S 33 36
L 125 95 15 0 3 0 1 0 VMEA22
S 34 35
L 125 75 15 0 3 0 1 0 VMEA23
B 35 36
B 36 37
B 37 38
B 38 40
S 39 40
L 125 155 15 0 3 0 1 0 VMEA19
B 40 42
S 41 42
L 125 175 15 0 3 0 1 0 VMEA18
B 42 44
S 43 44
L 125 195 15 0 3 0 1 0 VMEA17
B 44 46
S 45 46
L 125 215 15 0 3 0 1 0 VMEA16
B 46 47
S 48 47
L 125 235 15 0 3 0 1 0 VMEA15
I 1950 IPAD1PU 1 25 65 0 1 '
C 2037 34 1 0
I 1951 IPAD1PU 1 25 145 0 1 '
C 2037 39 1 0
I 1952 IPAD1PU 1 25 225 0 1 '
C 2037 48 1 0
I 1953 IPAD1PU 1 25 245 0 1 '
C 2037 29 1 0
I 1954 IPAD1PU 1 25 265 0 1 '
C 2037 27 1 0
I 1955 IPAD1PU 1 25 285 0 1 '
C 2037 25 1 0
I 1956 IPAD1PU 1 25 305 0 1 '
C 2037 23 1 0
I 1957 IPAD1PU 1 25 325 0 1 '
C 2037 21 1 0
I 1958 IPAD1PU 1 25 445 0 1 '
C 2037 9 1 0
I 1959 IPAD1PU 1 25 425 0 1 '
C 2037 11 1 0
I 1960 IPAD1PU 1 25 405 0 1 '
C 2037 13 1 0
I 1961 IPAD1PU 1 25 465 0 1 '
C 2037 7 1 0
I 1962 IPAD1PU 1 305 110 0 1 '
C 1940 1 1 0
I 1963 IPAD1PU 1 305 130 0 1 '
C 1941 1 1 0
I 1964 IPAD1PU 1 305 90 0 1 '
C 1939 1 1 0
I 1965 virtex:IOPAD 1 20 1060 0 1 '
C 2038 3 1 0
I 1966 virtex:IOPAD 1 20 860 0 1 '
C 2038 14 1 0
I 1967 virtex:IOPAD 1 20 840 0 1 '
C 2038 12 1 0
I 1968 virtex:IOPAD 1 20 960 0 1 '
C 2038 24 1 0
I 1969 virtex:IOPAD 1 20 980 0 1 '
C 2038 26 1 0
I 1970 virtex:IOPAD 1 20 1000 0 1 '
C 2038 28 1 0
I 1971 virtex:IOPAD 1 20 1020 0 1 '
C 2038 30 1 0
I 1972 virtex:IOPAD 1 20 880 0 1 '
C 2038 16 1 0
I 1973 virtex:IOPAD 1 20 900 0 1 '
C 2038 18 1 0
I 1974 virtex:IOPAD 1 20 920 0 1 '
C 2038 20 1 0
I 1975 virtex:IOPAD 1 20 940 0 1 '
C 2038 22 1 0
I 1976 virtex:IOPAD 1 20 820 0 1 '
C 2038 10 1 0
I 1977 virtex:IOPAD 1 20 1040 0 1 '
C 2038 32 1 0
I 1978 virtex:IOPAD 1 20 780 0 1 '
C 2038 6 1 0
I 1979 virtex:IOPAD 1 20 760 0 1 '
C 2038 4 1 0
I 1980 virtex:IOPAD 1 20 800 0 1 '
C 2038 8 1 0
I 1998 virtex:IPAD 1 285 975 0 1 '
C 1988 1 1 0
I 1999 virtex:IPAD 1 285 995 0 1 '
C 1990 1 1 0
I 2002 virtex:IPAD 1 285 955 0 1 '
C 1989 1 1 0
I 2004 virtex:IPAD 1 285 900 0 1 '
C 1991 1 1 0
I 2005 virtex:IPAD 1 285 1015 0 1 '
C 1994 1 1 0
I 2012 virtex:IPAD 1 285 880 0 1 '
C 1992 1 1 0
I 2013 IPAD1PU 1 25 385 0 1 '
C 2037 15 1 0
I 2014 IPAD1PU 1 25 365 0 1 '
C 2037 17 1 0
I 2015 IPAD1PU 1 25 345 0 1 '
C 2037 19 1 0
I 2016 IPAD1PU 1 25 205 0 1 '
C 2037 45 1 0
I 2017 IPAD1PU 1 25 185 0 1 '
C 2037 43 1 0
I 2018 IPAD1PU 1 25 165 0 1 '
C 2037 41 1 0
I 2019 IPAD1PU 1 25 105 0 1 '
C 2037 32 1 0
I 2020 IPAD1PU 1 25 125 0 1 '
C 2037 31 1 0
I 2022 IPAD1PU 1 305 170 0 1 '
C 1943 1 1 0
I 2023 IPAD1PU 1 305 150 0 1 '
C 1942 1 1 0
I 2024 IPAD1PU 1 25 505 0 1 '
C 2037 3 1 0
I 2025 IPAD1PU 1 25 485 0 1 '
C 2037 5 1 0
I 2027 virtex:IPAD 1 25 675 0 1 '
C 2035 2 1 0
I 2028 virtex:IPAD 1 25 655 0 1 '
C 2035 3 1 0
I 2029 virtex:IPAD 1 25 635 0 1 '
C 2035 4 1 0
I 2030 virtex:IPAD 1 25 615 0 1 '
C 2035 5 1 0
I 2031 virtex:IPAD 1 25 595 0 1 '
C 2035 6 1 0
I 2032 IPAD1PU 1 305 70 0 1 '
C 1938 1 1 0
I 2036 IPAD1PU 1 25 85 0 1 '
C 2037 33 1 0
I 2043 virtex:IPAD 1 285 830 0 1 '
C 1946 2 1 0
I 111 PAGE 1 0 0 0 1 '
N 2038
J 110 745 7
J 190 745 9
J 120 1070 2
J 120 770 2
J 190 770 11
J 120 790 2
J 190 790 11
J 120 810 2
J 190 810 11
J 120 830 2
J 190 830 11
J 120 850 2
J 190 850 11
J 120 870 2
J 190 870 11
J 120 890 2
J 190 890 11
J 120 910 2
J 190 910 11
J 120 930 2
J 190 930 11
J 120 950 2
J 190 950 11
J 120 970 2
J 190 970 11
J 120 990 2
J 190 990 11
J 120 1010 2
J 190 1010 11
J 120 1030 2
J 190 1030 11
J 120 1050 2
J 190 1050 11
J 190 1070 11
J 190 1075 7
S 3 34
L 110 1070 15 0 3 0 1 0 VMED0
B 2 5
S 4 5
L 110 770 15 0 3 0 1 0 VMED15
B 5 7
S 6 7
L 110 790 15 0 3 0 1 0 VMED14
B 7 9
S 8 9
L 110 810 15 0 3 0 1 0 VMED13
B 9 11
S 10 11
L 110 830 15 0 3 0 1 0 VMED12
B 11 13
S 12 13
L 110 850 15 0 3 0 1 0 VMED11
B 13 15
S 14 15
L 110 870 15 0 3 0 1 0 VMED10
B 15 17
S 16 17
L 110 890 15 0 3 0 1 0 VMED9
B 17 19
S 18 19
L 110 910 15 0 3 0 1 0 VMED8
B 19 21
S 20 21
L 110 930 15 0 3 0 1 0 VMED7
B 21 23
S 22 23
L 110 950 15 0 3 0 1 0 VMED6
B 23 25
S 24 25
L 110 970 15 0 3 0 1 0 VMED5
B 25 27
S 26 27
L 110 990 15 0 3 0 1 0 VMED4
B 27 29
S 28 29
L 110 1010 15 0 3 0 1 0 VMED3
B 29 31
S 30 31
L 110 1030 15 0 3 0 1 0 VMED2
B 31 33
S 32 33
L 110 1050 15 0 3 0 1 0 VMED1
B 33 34
B 34 35
B 1 2
L 110 750 15 0 3 0 1 0 VMED[15:0]
I 2071 IPAD4PD 1 210 385 0 1 '
C 2069 1 1 0
I 2063 IPAD4PD 1 210 425 0 1 '
C 2066 2 1 0
I 2075 IPAD4PD 1 210 345 0 1 '
C 2073 2 1 0
I 2102 IPAD4PD 1 780 245 0 1 '
C 2111 2 1 0
I 2121 IPAD4PD 1 780 125 0 1 '
C 2112 1 1 0
N 2035
J 115 705 2
J 115 685 2
J 115 665 2
J 115 645 2
J 115 625 2
J 115 605 2
J 165 605 9
J 165 625 11
J 165 645 11
J 165 665 11
J 165 685 11
J 165 705 11
J 165 715 9
J 225 715 7
S 2 11
L 105 685 15 0 3 0 1 0 AM1
S 3 10
L 105 665 15 0 3 0 1 0 AM2
S 4 9
L 105 645 15 0 3 0 1 0 AM3
S 5 8
L 105 625 15 0 3 0 1 0 AM4
S 6 7
L 105 605 15 0 3 0 1 0 AM5
B 7 8
B 8 9
B 9 10
B 10 11
B 11 12
B 12 13
B 13 14
L 175 720 15 0 3 0 1 0 AM[5:0]
S 1 12
L 105 705 15 0 3 0 1 0 AM0
N 2130
J 400 525 2
J 365 525 2
S 2 1
L 355 525 14 0 3 0 1 1 SOFTRST
N 2136
J 405 545 2
J 365 545 2
S 2 1
L 355 545 14 0 3 0 1 1 SYNCRST
I 2026 virtex:IPAD 1 25 695 0 1 '
C 2035 1 1 0
I 2224 virtex2p:IBUF 1 430 70 0 1 '
A 470 75 5 0 3 3 IOSTANDARD=LVCMOS33
C 1938 2 2 0
C 2383 14 1 0
I 2157 virtex2p:AND2 1 520 555 0 1 '
C 2153 1 19 0
C 2146 2 18 0
C 2147 2 20 0
I 2255 IPAD1PU 1 275 535 0 1 '
C 2136 2 1 0
N 2153
J 520 575 2
J 475 575 2
S 2 1
L 470 575 12 0 3 0 1 0 LD_RDY
I 2260 virtex2p:OR2B1 1 550 545 6 1 '
C 2258 2 10 0
C 2257 1 9 0
C 2261 2 7 0
N 2257
J 550 505 2
J 470 505 1
S 2 1
L 475 505 14 0 3 0 1 0 PWR-ON-RST
I 2137 virtex2p:BUF 1 720 515 0 1 '
C 2258 4 2 0
C 2138 1 1 0
I 2195 virtex2p:OR3B1 1 820 485 0 1 '
C 2197 1 5 0
C 2139 1 3 0
C 2138 2 4 0
C 2196 1 2 0
N 2267
J 1580 105 2
J 1510 105 2
S 2 1
L 1535 105 10 0 3 0 1 0 VME5
N 2240
J 860 780 8
J 920 780 7
B 1 2
L 855 785 10 0 3 0 1 0 INDATA[15:0]
N 719
J 700 755 8
J 630 755 7
B 2 1
L 635 760 10 0 3 0 1 0 OUTDATA[15:0]
N 1984
J 515 985 2
J 580 985 1
S 1 2
L 520 985 10 0 3 0 1 1 DS0
N 1985
J 515 965 2
J 580 965 1
S 1 2
L 520 965 10 0 3 0 1 1 DS1
N 2010
J 515 910 2
J 580 910 1
S 1 2
L 520 910 10 0 3 0 1 1 WRITE
N 1993
J 515 890 2
J 580 890 1
S 1 2
L 520 890 10 0 3 0 1 1 SYSFAIL
N 2042
J 515 870 2
J 580 870 1
S 1 2
L 520 870 10 0 3 0 1 1 SYSRST
N 1995
J 515 1025 2
J 580 1025 1
S 1 2
L 520 1025 10 0 3 0 1 1 BERR
N 2248
J 950 1025 1
J 860 1025 2
S 2 1
L 870 1025 10 0 3 0 1 0 VME_SEN
N 2355
J 860 800 2
J 930 800 1
S 1 2
L 855 800 10 0 3 0 1 0 VME_SADR_EN
I 2217 virtex2p:IBUF 1 445 975 0 1 '
A 485 980 5 0 3 3 IOSTANDARD=LVCMOS33
C 1984 1 1 0
C 1988 2 2 0
I 2357 virtex2p:IBUF 1 445 955 0 1 '
A 485 960 5 0 3 3 IOSTANDARD=LVCMOS33
C 1989 2 2 0
C 1985 1 1 0
I 2216 virtex2p:IBUF 1 445 995 0 1 '
A 485 1000 5 0 3 3 IOSTANDARD=LVCMOS33
C 1990 2 2 0
C 1983 1 1 0
N 1983
J 515 1005 2
J 580 1005 1
S 1 2
L 520 1005 10 0 3 0 1 1 AS
N 1543
J 640 735 1
J 700 735 2
S 1 2
L 645 735 10 0 3 0 1 0 SCLK
I 2223 virtex2p:IBUF 1 445 830 0 1 '
A 485 835 5 0 3 3 IOSTANDARD=LVCMOS33
C 1946 1 2 0
C 1947 2 1 0
N 2146
J 455 595 1
J 520 595 2
S 1 2
L 460 595 14 0 3 0 1 0 VME_RDY+4
I 2150 virtex:IPAD 1 275 565 0 1 '
C 2151 1 1 0
I 2234 IBUF_INV_33 1 405 565 0 1 '
C 2151 2 2 0
C 2153 2 1 0
I 2372 virtex2p:IBUF 1 400 515 0 1 '
A 440 520 5 0 3 3 IOSTANDARD=LVCMOS33
C 2130 1 2 0
C 2261 1 1 0
I 2064 IBUF4_BUS 1 405 425 0 1 '
C 2067 1 1 0
C 2066 1 2 0
I 2382 virtex2p:GND 1 1120 1085 3 1 '
C 2046 1 4 0
I 2034 virtex:IPAD 1 285 1035 0 1 '
C 1945 2 1 0
N 1945
J 445 1045 2
J 375 1045 2
S 2 1
L 385 1045 10 0 3 0 1 1 IACKIN
I 2204 virtex2p:IBUF 1 445 1035 0 1 '
A 485 1040 5 0 3 3 IOSTANDARD=LVCMOS33
C 1949 2 1 0
C 1945 1 2 0
I 2230 virtex2p:OBUF 1 1195 1055 0 1 '
A 1235 1060 5 0 3 3 IOSTANDARD=LVCMOS33
C 2045 1 1 0
C 2046 2 2 0
N 2045
J 1265 1065 2
J 1320 1065 2
S 1 2
L 1290 1065 10 0 3 0 1 1 DOE
I 2058 virtex:OPAD 1 1320 1055 0 1 '
C 2045 2 1 0
I 2232 virtex2p:OBUF 1 1180 985 0 1 '
A 1220 990 5 0 3 3 IOSTANDARD=LVCMOS33
C 2049 2 1 0
C 2458 2 2 0
N 2049
J 1320 995 2
J 1250 995 2
S 2 1
L 1260 995 10 0 3 0 1 1 ODTACK
I 2050 virtex:OPAD 1 1320 985 0 1 '
C 2049 1 1 0
N 2402
J 1250 960 2
J 1320 960 2
S 1 2
L 1260 960 10 0 3 0 1 1 IACKOUT
N 2405
J 1320 940 2
J 1250 940 2
S 2 1
L 1275 940 10 0 3 0 1 1 IRQ1
N 1949
J 580 1045 1
J 515 1045 2
S 2 1
L 520 1045 10 0 3 0 1 1 IACK_IN
I 2140 virtex2p:BUF 1 720 535 0 1 '
C 2139 2 1 0
C 2135 1 2 0
N 2407
J 1180 960 2
J 1135 960 1
S 2 1
L 1145 960 10 0 3 0 1 1 IACK_OUT
N 2409
J 645 1035 1
J 700 1035 2
S 1 2
L 655 1035 10 0 3 0 1 1 IACK_IN
N 2413
J 860 880 2
J 920 880 1
S 1 2
L 860 880 10 0 3 0 1 1 IACK_OUT
N 2414
J 700 1050 2
J 645 1050 1
S 2 1
L 655 1050 10 0 3 0 1 1 IRQ_1
N 2244
J 1000 655 2
J 860 820 8
J 950 820 9
J 950 655 9
B 2 3
L 855 825 10 0 3 0 1 0 DIAG2OUT[15:0]
B 4 3
S 4 1
L 960 655 10 0 3 0 1 0 DIAG2OUT15
N 2135
J 720 545 2
J 475 545 2
S 2 1
L 645 545 14 0 3 0 1 0 SYNC_RST
N 2258
J 710 525 3
J 630 515 2
J 710 515 3
J 720 525 2
S 1 4
S 3 1
S 2 3
L 630 515 14 0 3 0 1 0 SOFT_RST
N 2197
J 900 525 2
J 965 525 1
S 1 2
L 890 525 20 0 3 0 1 0 RESET
I 2040 IPAD1PU 1 310 860 0 1 '
C 1944 2 1 0
I 2222 virtex2p:IBUF 1 445 860 0 1 '
A 485 865 5 0 3 3 IOSTANDARD=LVCMOS33
C 2042 1 1 0
C 1944 1 2 0
N 2438
J 630 1010 1
J 600 1010 1
S 2 1
L 610 1010 10 0 3 0 1 0 NJR
N 2185
J 645 1005 1
J 700 1005 2
S 1 2
L 660 1005 10 0 3 0 1 0 VRST
N 2452
J 860 1070 2
J 950 1070 1
S 1 2
L 870 1070 10 0 3 0 1 0 TOVME
N 2456
J 1025 1050 1
J 1070 1050 2
S 1 2
L 1030 1050 10 0 3 0 1 0 TOVME
I 2051 virtex:OPAD 1 1320 1030 0 1 '
C 2048 2 1 0
N 2458
J 1135 995 2
J 1180 995 2
S 1 2
L 1145 995 10 0 3 0 1 1 DTACK
I 2047 virtex:PULLUP 1 1135 975 1 1 '
C 2458 1 1 0
I 2455 virtex2p:OR2 1 1070 1010 0 1 '
C 2054 2 10 0
C 2456 2 9 0
C 2457 1 7 0
I 2231 virtex2p:OBUF 1 1195 1030 0 1 '
A 1235 1035 5 0 3 3 IOSTANDARD=LVCMOS33
C 2054 1 2 0
C 2048 1 1 0
N 2383
J 500 100 2
J 500 120 2
J 500 140 2
J 500 160 2
J 500 180 2
J 595 185 7
J 545 185 9
J 545 180 11
J 545 160 11
J 545 140 11
J 545 120 11
J 545 100 11
J 545 80 9
J 500 80 2
S 1 12
L 505 100 15 0 3 0 1 1 GA4
S 2 11
L 505 120 15 0 3 0 1 1 GA3
S 3 10
L 505 140 15 0 3 0 1 1 GA2
S 4 9
L 505 160 15 0 3 0 1 1 GA1
S 5 8
L 505 180 15 0 3 0 1 1 GA0
B 8 7
B 9 8
B 10 9
B 11 10
B 12 11
B 13 12
S 14 13
L 505 80 15 0 3 0 1 1 GA5
B 7 6
L 550 190 15 0 3 0 1 1 GA[5:0]
N 2054
J 1195 1040 2
J 1150 1040 2
S 2 1
L 1155 1040 10 0 3 0 1 0 O_TOVME
I 2428 virtex:PULLUP 1 1135 920 1 1 '
C 2408 1 1 0
I 2411 virtex2p:BUF 1 1000 645 0 1 '
C 2244 1 2 0
C 1933 2 1 0
I 2001 virtex:IPAD 1 285 775 0 1 '
C 1987 1 1 0
I 2462 virtex2p:BUF 1 790 670 0 1 '
C 2460 2 1 0
C 2461 2 2 0
I 2362 ILD1 1 410 705 0 1 '
C 1986 1 3 0
C 1987 2 15 0
C 2363 2 2 0
I 717 COMMAND 1 700 725 0 1 '
C 2454 2 252 0
C 2414 1 251 0
C 2409 2 250 0
C 2355 1 248 0
C 2252 1 247 0
C 2189 2 246 0
C 2453 2 245 0
C 2250 2 244 0
C 2176 2 243 0
C 2249 1 242 0
C 2248 2 241 0
C 2177 2 240 0
C 2244 2 239 0
C 2243 1 238 0
C 1543 2 237 0
C 1585 1 229 0
C 2246 2 236 0
C 2242 1 234 0
C 2241 1 231 0
C 718 2 221 0
C 719 1 222 0
C 2240 1 223 0
C 2185 2 220 0
C 474 1 111 0
C 473 1 178 0
C 2413 1 219 0
C 2239 2 213 0
C 472 2 179 0
C 2190 1 211 0
C 2452 1 163 0
C 2164 13 214 0
C 2187 1 137 0
C 2188 2 140 0
C 2191 1 138 0
C 2194 2 184 0
C 2192 2 139 0
C 2193 1 148 0
C 2186 2 149 0
I 2430 virtex:INV 1 305 660 0 1 '
C 2431 1 2 0
C 2432 2 1 0
I 2235 virtex2p:OR2B1 1 780 580 0 1 '
C 2238 1 10 0
C 2236 2 9 0
C 2237 2 7 0
T 1645 300 20 0 9 N/A
Q 14 0 0
T 1645 280 20 0 9 N/A
Q 14 0 0
T 560 75 20 0 3 GAP
T 310 870 10 0 8 VME Power-on Reset
Q 14 0 0
T 1065 785 20 0 3 SLOWCLK2: 1.25MHZ
Q 11 0 0
T 630 0 20 0 3 CMS CSC Electronics
Q 11 0 0
T 1295 35 25 0 3 1
Q 11 0 0
T 1149 30 25 0 3 JRG
Q 11 0 0
T 630 20 20 0 3 DDU VME Controller Logic
Q 11 0 0
T 630 40 20 0 3 VME Communication Interface
Q 11 0 0
T 1065 835 20 0 3 SCLK: 10MHz =  MIDCLK (max serial speed for FIFOs)
Q 11 0 0
T 1065 740 20 0 3 PROMs (max 2 MHz) use SlowClk2, Virtex2 (max 33MHz) use MidClk
+ 
Q 11 0 0
T 1065 720 20 0 3 Serial Flash PROM (max 20 MHz) use MidClk or SlowClk2
Q 11 0 0
T 1065 760 20 0 3 CLK is in phase with MidClk, but they are not in phase with Sl
+ owClk
Q 11 0 0
T 400 585 14 0 9 ~LD_RDY
Q 14 0 0
T 1065 860 20 0 3 CLK: 40MHz
Q 11 0 0
T 1645 450 20 0 9 dvc1
Q 14 0 0
T 1645 410 20 0 9 dvc4
Q 14 0 0
T 1645 370 20 0 9 dvc2
Q 14 0 0
T 1645 350 20 0 9 dvc3
Q 14 0 0
T 1645 470 20 0 9 dvc7
Q 14 0 0
T 1350 390 20 0 3 5: DDU_Ctrl FPGA
Q 14 0 0
T 1350 410 20 0 3 4: InCtrl Prom 1 & 0
Q 14 0 0
T 1350 430 20 0 3 3: DDU_Ctrl Prom 1 & 0
Q 14 0 0
T 1350 450 20 0 3 2: VME_Ctrl Prom
Q 14 0 0
T 1350 470 20 0 3 1: Output FIFO
Q 14 0 0
T 1645 25 25 0 7 2A
Q 11 0 0
T 1065 695 20 0 3 VMECLK: Not Used
Q 11 0 0
T 1485 70 20 0 3 ~AutoSLD_EN for DDU_Ctrl
Q 11 0 0
T 1065 810 20 0 3 SLOWCLK: 2.5MHz (used for Serial ADC)
Q 11 0 0
T 1350 350 20 0 3 7: InCtrl FPGA 1
Q 14 0 0
T 1350 370 20 0 3 6: InCtrl FPGA 0
Q 14 0 0
T 1645 260 20 0 9 N/A
Q 14 0 0
T 1350 330 20 0 3 8: SLINK JTAG
Q 14 0 0
T 1645 330 20 0 9 dvc5
Q 14 0 0
T 1350 300 20 0 3 9: VME Parallel (...not JTAG...)
Q 14 0 0
T 1350 280 20 0 3 10: VME Serial (...not JTAG...)
Q 14 0 0
T 1535 30 25 0 3 D785
Q 11 0 0
T 1330 485 35 0 3 JTAG "Device" List
Q 14 0 0
T 780 705 24 0 6 Page 3
Q 14 0 0
T 1350 260 20 0 3 13: Serial ADC (...not JTAG...)
Q 14 0 0
T 1350 230 20 0 3 15: Emergency Load for VME_Ctrl Prom
Q 14 0 0
T 1415 1045 10 0 3 TOVME (DMB): low from PCB to VME, high from VME to PCB
Q 14 0 0
T 1415 1035 10 0 3 TOVME (DDU2,3): high from PCB to VME, low from VME to PCB
Q 14 0 0
T 1440 1025 10 0 3 --->TOVME = VME Read,  ~TOVME = VME Write
Q 14 0 0
T 1645 430 20 0 9 dvc6
Q 14 0 0
T 1645 390 20 0 9 dvc8
Q 14 0 0
U 1350 0 20 0 9 3 @DATETIME=3-25-2008_9:51
U 1530 0 20 0 9 3 @NAME=VMECNTRL
U 1550 0 20 0 3 3 @SHEET=1
I 1936 virtex:FDC 1 1120 575 0 1 '
C 1935 1 3 0
C 1934 2 6 0
C 1933 1 1 0
C 1937 2 4 0
E
