#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May  5 16:05:39 2021
# Process ID: 13020
# Current directory: C:/Xilinx/FPGA/lab7/OExp05_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2700 C:\Xilinx\FPGA\lab7\OExp05_CPU\OExp05_CPU.xpr
# Log file: C:/Xilinx/FPGA/lab7/OExp05_CPU/vivado.log
# Journal file: C:/Xilinx/FPGA/lab7/OExp05_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/FPGA/lab7/OExp05_CPU/OExp05_CPU.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Xilinx/FPGA/lab7/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/RSCPU9/RSCU9.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Xilinx/FPGA/lab7/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/RSCPU9/RSCU9.edf] -no_script -reset -force -quiet
remove_files  {C:/Xilinx/FPGA/lab7/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/RSCPU9/RSCU9.v C:/Xilinx/FPGA/lab7/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/RSCPU9/RSCU9.edf}
file delete -force C:/Xilinx/FPGA/lab7/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/RSCPU9/RSCU9.v C:/Xilinx/FPGA/lab7/OExp05_CPU/OExp05_CPU.srcs/sources_1/imports/OExp05_CPU/RSCPU9/RSCU9.edf
close [ open C:/Xilinx/FPGA/lab7/OExp05_CPU/OExp05_CPU.srcs/sources_1/new/RSCU9.v w ]
add_files C:/Xilinx/FPGA/lab7/OExp05_CPU/OExp05_CPU.srcs/sources_1/new/RSCU9.v
update_compile_order -fileset sources_1
