<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
<title>Conferences</title>
<meta name="GENERATOR" content="Microsoft FrontPage 5.0">
<meta name="ProgId" content="FrontPage.Editor.Document">
<meta name="Microsoft Theme" content="none, default">
<meta name="Microsoft Border" content="none, default">
</head>

<body>

<div align="left" style="width: 695; height: 117">

<div align="left">
<table border="1" cellspacing="1" style="border-collapse: collapse; border: 1px solid #000080" bordercolor="#111111" width="701" id="AutoNumber6">
  <tr>
    <td width="699">
    <img border="0" src="images/Architectures.jpg" width="695" height="67"></td>
  </tr>
</table>
</div>

<div align="left" style="width: 717; height: 44">
  <!--webbot CLIENTSIDE 
bot="Ws4FpEx" MODULEID="'navbars (Project)\bar1_off.xws'" PREVIEW="&lt;img src='images/navbar/bar1.gif?0F40C860' editor='Webstyle4' border='0'&gt;" startspan  --><script src="xaramenu.js"></script><script Webstyle4 src="images/navbar/bar1.js"></script><noscript><img src="images/navbar/bar1.gif?0F40C860" editor="Webstyle4"></noscript><!--webbot 
bot="Ws4FpEx" endspan  --></div>

</div>

<table border="2" cellpadding="4" cellspacing="4" style="border:1px solid #000080; border-collapse: collapse" width="701" id="AutoNumber3">
  <tr>
    <td width="100%" bgcolor="#000080">
    <p align="center">
    <b><font size="2" face="Arial" color="#FFCC00">Conferences</font></b></tr>
  <tr>
    <td width="100%">
    <table border="0" cellpadding="0" cellspacing="0" style="border-collapse: collapse" bordercolor="#111111" width="100%" id="AutoNumber7">
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C1</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">D.D. 
    Gajski, N.D. Dutt and B.M. Pangrle, �Silicon Compilation: A Tutorial<i>,� 
    Proceedings of the IEEE Custom Integrated Circuits Conference</i>, 
    Rochester, NY, May 1986. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C2</span></font></td>
        <td width="600" align="justify"><font face="Arial" style="font-size: 9pt">N.D. 
    Dutt and D.D. Gajski, �Designer Controlled Behavioral Synthesis<i>,� 
    Proceedings of the ACM/IEEE 26th Design Automation Conference</i>, Las 
    Vegas, NV, June 1989, pp. 754-757.</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C3</span></font></td>
        <td width="600" align="justify"><span style="font-family: Arial"><span style="font-size: 9pt">
    N.D. Dutt and D.D. Gajski, �EXEL: A Language for Interactive Behavioral 
    Synthesis<i>,� Proceedings of the IFIP/ACM Ninth International Symposium on 
    Computer Hardware Description Languages (CHDL 89), </i>Washington DC, 
    June&nbsp;1989, pp. 3-17. </span><b><span style="font-size: 9pt">BEST PAPER 
        AWARD</span></b></span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C4</span></font></td>
        <td width="600" align="justify"><font face="Arial" style="font-size: 9pt">N.D. 
    Dutt, �LEGEND: A Language for Generic Component Library Description<i>,� 
    Proceedings of the IEEE 1990 International Conference on Computer Languages</i>, 
        March 1990, pp. 198-207.</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C5</span></font></td>
        <td width="600" align="justify"><font face="Arial" style="font-size: 9pt">N.D. 
    Dutt, T. Hadley and D.D. Gajski, �An Intermediate Representation for 
    Behavioral Synthesis,� <i>Proceedings of the ACM/IEEE 27th Design Automation 
    Conference</i>, June 1990, pp. 14-19.&nbsp; </font>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C6</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. Dutt, 
    �Generic Component Library Characterization for High Level Synthesis,� <i>
    VLSI Design 91, The Fourth CSI/IEEE International Symposium on VLSI Design</i>, 
    New Delhi, India, January 1991, pp. 5-10. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C7</span></font></td>
        <td width="600" align="justify"><span style="font-family: Arial"><span style="font-size: 9pt">
    N.D. Dutt, J. Cho and T. Hadley, �A User Interface for Behavioral VHDL 
    Modeling,� <i>Proceedings of the IFIP/ACM Tenth International Symposium on 
    Computer Hardware Description Languages (CHDL 91</i>), Marseille, France, 
    April&nbsp;1991, pp.&nbsp;375-390. </span><b><span style="font-size: 9pt">BEST PAPER 
    AWARD</span></b></span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C8</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. Dutt and 
    J.R. Kipps, �Bridging High Level Synthesis to RTL Technology Libraries,� <i>
    Proceedings of the ACM/IEEE 28th Design Automation Conference</i>, June 
    1991, pp. 526-529. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C9</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">H. Wang, N.D. 
    Dutt and A. Nicolau, �Harmonic Scheduling of Linear Recurrences in Digital 
    Filter Design,� <i>Proceedings of the 1st European Design Automation 
    Conference</i>, September 1992, pp. 396-401. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C10</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">D.D. 
    Gajski and N.D. Dutt, �Benchmarking and the Art of Synthesis Tool Comparison<i>,� 
    Proceedings IFIP Workshop on Control-Dominated Synthesis from a 
    Register-Transfer Level Description</i>, September 1992, pp. 439-453. <i>
    (Invited Paper)</i>. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C11</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">R. Ang and N.D. 
    Dutt, �Equivalent Design Representations and Transformations for Interactive 
    Rescheduling,� <i>Proceedings of International Conference on Computer-Aided 
    Design (ICCAD-92)</i>, November 1992, pp. 332-335. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C12</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. Capitanio, 
    N.D. Dutt and A. Nicolau, �Partitioned Register Files for VLIWs: A 
    Preliminary Analysis of Tradeoffs,� <i>MICRO-25: The 25th Annual 
    International Symposium on Microarchitecture</i>, Portland, OR, December 
    1992. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C13</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">H. Wang, N.D. 
    Dutt and A. Nicolau, �Optimal Scheduling of Recursive Digital Filters with 
    Resource Constraints,� <i>Proceedings of 1992 International Computer </i>
    </span><span style="font-size: 9pt"><i><span style="font-family: Arial">
    Symposium</span></i></span><span style="font-size: 9pt; font-family: Arial">, 
    Taiwan, December 1992.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C14</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">H. Wang, N.D. 
    Dutt and A. Nicolau, �Harmonic Scheduling: A Technique for Scheduling Beyond 
    Loop-Carried Dependencies,� <i>Proceedings of VLSI Design 1993</i>, January 
    1993, pp. 198-201. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C15</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">R. Ang and N.D. 
    Dutt, �A Representation for the Binding of RT-Component Functionality to HDL 
    Behavior,� <i>Proceedings of the IFIP/ACM Eleventh International Conference 
    on Hardware Description Languages (CHDL 93</i>), Ottawa, Canada, April 1993, 
    pp. 263-280.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C16</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">H. Wang, N.D. 
    Dutt, A. Nicolau and K.S. Siu, �High-Level Synthesis of Scalable 
    Architectures for IIR Filters Using Multichip Modules,� <i>Proceedings of 
    the ACM/IEEE 30th Design Automation Conference</i>, June 1993, pp. 336-342. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C17</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">H. Wang, N.D. 
    Dutt and A. Nicolau, �MCM-Based Architectural Synthesis of IIR Digital 
    Filters,� <i>Proceedings of the Conference on CAD/Graphics 93</i>, Beijing, 
    China, 1993. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C18</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">H. Wang, N.D. 
    Dutt and A. Nicolau, �Regular Schedules for Scalable Design of IIR Filters,�
    <i>Proceedings of the 2nd European Design Automation Conference</i>, 
    September 1993. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C19</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">C. Ramachandran, 
    P.K. Jha, F. Kurdahi and N.D. Dutt, �Towards More Realistic Physical Design 
    Models for High-Level Synthesis,� <i>Proceedings of ICVC-93</i>, November 
    1993. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C20</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. Dutt and 
    P.K. Jha, �RT Component Sets for High-Level Design Applications,� <i>The 1st 
    IEEE Asia Pacific Conference on Hardware Description Languages, Standards 
    and Applications</i>, Brisbane, Australia, December 1993, pp. 43-54. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C21</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">D. Kolson, N.D. 
    Dutt and A. Nicolau, �Ultra-Fine Grain Template Driven Synthesis,� <i>
    Proceedings of VLSI Design 1994</i>, January 1994, pp. 25-28.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C22</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.K. 
    Jha and N.D. Dutt, �Rapid Technology Projection for High-Level Synthesis,�
    <i>Proceedings of VLSI Design 1994</i>, January 1994, pp. 155-158.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C23</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.K. 
    Jha, C. Ramachandran, N.D. Dutt and F. Kurdahi, �An Empirical Study in the 
    Effects of Physical Design in High-Level Synthesis<i>,� Proceedings of VLSI 
    Design 1994</i>, January 1994, pp. 11-16.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C24</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">R. Ang and N.D. 
    Dutt, �An Algorithm for the Allocation of Functional Units from Realistic 
    Libraries<i>,� Proceedings of the Seventh International Symposium on 
    High-Level Synthesis (HLSS94)</i>, May 1994, pp. 164-169. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C25</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">S. Parameswaran, 
    P.K. Jha and N.D. Dutt, �Resynthesizing Controllers for Minimum Execution 
    Time<i>,� The 2nd </i></span><span style="font-size: 9pt"><i>
    <span style="font-family: Arial">Asia Pacific Conference on Hardware 
    Description Languages</span></i></span><span style="font-size: 9pt; font-family: Arial">, 
    Toyohashi, Japan, October 1994. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C26</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">D. Kolson, N.D. 
    Dutt and A. Nicolau, �Minimization of Memory Traffic in High-Level Synthesis<i>,� 
    Proceedings of the 31st ACM/IEEE Design Automation Conference</i>, June 
        1994, pp. 149-154.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C27</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. Capitanio, 
    N.D. Dutt and A. Nicolau, �Allocation of Multiple Register Files for VLIW 
    Architectures<i>,� Proceedings of the 1994 International Conference on 
    Parallel Processing</i>, August 1994. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C28</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">D. Kolson, A. 
    Nicolau and N.D. Dutt, �Integrating Program Transformations in the 
    Memory-Based Synthesis of Image and Video Algorithms,� <i>Proceedings of the 
    1994 International Conference on Computer-Aided Design (ICCAD-94</i>), 
    November 1994, pp. 27-30.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C29</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">S. Oum, F. 
    Kurdahi and N.D. Dutt, �Comprehensive Lower Bound Estimation from Behavioral 
    Descriptions,�&nbsp; <i>Proceedings of the 1994 International Conference on 
    Computer-Aided Design (ICCAD-94)</i>, November 1994, pp.&nbsp;182&#8209;187.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C30</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Conradi and 
    N.D. Dutt, �A Compound Information Model for High-Level Synthesis<i>,� 
    Proceedings of the 4th International IFIP 10.5 Working Conference on 
    Electronic Design Automation Frameworks (EDAF-94)</i>, December&nbsp;1994, pp. 
    189-198. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C31</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">F. Onion,&nbsp; A. 
    Nicolau and N.D. Dutt, �Incorporating Compiler Feedback into the Design of 
    ASIPs,� <i>Proceedings of the 1995 European Design and Test Conference (ED&amp;TC 
    1995)</i>, March 1995, pp. 508-513.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C32</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.K. 
    Jha and N.D. Dutt, �Design Reuse through High-Level Library Mapping<i>,� 
    Proceedings of the 1995 European Design and Test Conference (ED&amp;TC 1995)</i>, 
    March 1995, pp. 345-350.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C33</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">S. Parameswaran, 
    P.K. Jha and N.D. Dutt, �Reclocking for High-Level Synthesis,� <i>The First 
    Asia-Pacific Design Automation Conference (ASPDAC-95)</i>, Tokyo, Japan, 
    August 1995. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C34</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">D. Kolson, A. 
    Nicolau, N.D. Dutt and K. Kennedy, �Optimal Register Assignment to Loops for 
    Embedded Code Generation,� <i>Proceedings of the 1995 International 
    Symposium on System Synthesis</i>, September 1995.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C35</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">F. Kurdahi, S. 
    Ohm, N.D. Dutt and M. Xu, �A Comprehensive Estimation Technique for 
    High-Level Synthesis,�&nbsp; <i>Proceedings of the 1995 International Symposium 
    on System Synthesis</i>, September 1995, pp. 122-127. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C36</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.R. 
    Panda and N.D. Dutt, �The 1995 High-Level Synthesis Design Repository,� <i>
    Proceedings of the 1995 International Symposium on System Synthesis</i>, 
    September 1995, pp. 170-174. <i>Invited Paper</i>.&nbsp;&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C37</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.R. 
    Panda and N.D. Dutt, �Reducing Address Bus Transitions for Low Power Memory 
    Mapping<i>,� Proceedings of the 1996 European Design &amp; Test Conference (ED&amp;TC</i>), 
    March 1996.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C38</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">D. Kolson, A. 
    Nicolau, N.D. Dutt and K. Kennedy, �A Method for Register Allocation to 
    Loops in Multiple Register File Architectures,� <i>Proceedings of the 1996 
    International Conference on Parallel Processing (IPPS�96)</i>, April 1996.&nbsp;&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C39</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">T. Hironaka, A. 
    Halambi, A. Nicolau and N.D. Dutt, �Speculative Execution by Compiler 
    Supported Hardware Branch Prediction,� <i>Proceedings of 1996 IPSJ ARC, 
    Proceedings of CPSY�96</i>, Ritsumeikan, Japan, May 1996.&nbsp;&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C40</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.R. 
    Panda and N.D. Dutt, �Low-Power Mapping of Behavioral Arrays to Multiple 
    Memories<i>,� Proceedings of the 1996 International Symposium on Low Power 
    Electronics and Design</i>, August 1996</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C41</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.R. 
    Panda, N.D. Dutt and A. Nicolau, �Memory Organization for Improved Data 
    Cache Performance in Embedded Processors,� <i>Proceedings of the 1996 
    International Symposium on System Synthesis</i>, November 1996.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C42</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.R. 
    Panda and N.D. Dutt, �Behavioral Array Mapping into Multiport Memories 
    Targeting Low Power<i>,� Proceedings of VLSI Design 1997</i>, January 1997.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C43</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.K. 
    Jha and N.D. Dutt, �Library Mapping for Memories,� <i>Proceedings of the 
    1997 European Design and Test Conference (ED&amp;TC 1997)</i>, March 1997.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C44</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.R. 
    Panda, N.D. Dutt and A. Nicolau, �Efficient Utilization of Scratch-Pad 
    Memory in Embedded Processor Applications,� <i>Proceedings of the 1997 
    European Design and Test Conference (ED&amp;TC 1997)</i>, March 1997. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C45</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Panda, H. 
    Nakamura, N.D. Dutt and A. Nicolau, �Improving Cache Performance through 
    Tiling and Data Alignment,� <i>Proceedings of the 4th International 
    Symposium on Solving Irregularly Structured Problems in Parallel</i>,�&nbsp; June 
    11-13, 1997.&nbsp; (<i>Invited Paper</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C46</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.R. 
    Panda, N.D. Dutt and A. Nicolau, �Architectural Exploration and Optimization 
    of Local Memory in Embedded Systems,� <i>Proceedings of the 1997 
    International Symposium on System Synthesis (ISSS�97)</i>, September 1997. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C47</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. Dutt, 
    �Memory Organization and Exploration for Embedded Systems-on-Silicon<i>,� 
    Proceedings of the 1997 International Conference on VLSI and CAD (ICVC�97)</i>, 
    October 1997 (<i>Invited Paper</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C48</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.R. 
    Panda, H. Nakamura, N.D. Dutt and A. Nicolau, �Data Alignment for Improved 
    Data Cache Performance,�&nbsp; <i>Proceedings of the International Conference on 
    Computer Design</i>,&nbsp; Austin, TX, October, 1997</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C49</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. Dutt, S. 
    Malik, L. Augusteijn, B. Fu, A. Nicolau and C. Polychronopoulos, �If 
    Software is King for Systems-on-Silicon, What�s New in Compilers?,� <i>
    Proceedings of the International Conference on Computer Design</i>, Austin, 
    TX, October, 1997. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C50</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.R. 
    Panda, N.D. Dutt and A. Nicolau, �Exploiting Off-Chip Memory Access Modes in 
    High-Level Synthesis,� <i>Proceedings of the 1997 International Conference 
    on Computer-Aided Design (ICCAD-97),</i> November 1997.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C51</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family:Arial">P.R. 
    Panda, N.D. Dutt and A. Nicolau, �Data Cache Sizing for Embedded Processor 
    Applications,�<i> Proceedings of the 1998 Design, Automation and Test in </i>
    </span><span style="font-size: 9pt"><i>
    <span style="font-family: Arial">Europe Conference (DATE-98)</span></i></span><span style="font-size: 9pt; font-family: Arial">, 
    February 1998.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C52</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Gr�n, F. 
    Balasa and N.D. Dutt, �Memory Size Estimation for Multimedia Applications,�
    <i>Proceedings of the 6th International Workshop on Hardware/Software 
    Co-Design (CODES/CASHE�98)</i>, Seattle, WA, March&nbsp;15&#8209;18,&nbsp;1998.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C53</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">D. Kolson, A. 
    Nicolau and N.D. Dutt, �Copy Elimination for Parallelizing Compilers,� <i>
    Proceedings of LCPC�98: The 11th International Workshop on Languages and 
    Compilers for Parallel Computing</i>, August 1998. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C54</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. Khare, P.R. 
    Panda, N.D. Dutt and A. Nicolau, �High-Level Synthesis with Synchronous 
    DRAMs,� <i>Proceedings of SASIMI�98: The Eighth Workshop on Synthesis and 
    System Integration of Mixed Technologies</i>, October 1998.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C55</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. Dutt and A. 
    Nicolau, �Supporting Architectural Exploration of Embedded Systems-on-Chip 
    through Software Toolkit Generation<i>,� Proceedings of SASIMI�98: The 
    Eighth Workshop on Synthesis and System Integration of Mixed Technologies</i>, 
    October 1998 (<i>Invited Paper</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C56</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. Halambi, P. 
    Gr�n, V. Ganesh, A. Khare, N.D. Dutt and A. Nicolau, �EXPRESSION: A Language 
    for Architectural Exploration through Compiler/Simulator Retargetability<i>,� 
    Proceedings of the 1999 Design, Automation and&nbsp; Test in Europe Conference 
    (DATE-99)</i>, March 1999.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C57</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. Khare, N. 
    Savoiu, A. Halambi, P. Gr�n, N.D. Dutt and A. Nicolau, �V-SAT: A Visual 
    Specification and Analysis Tool for System-on-Chip Exploration,� <i>
    Proceedings of the 1999 Digital System Workshop, Euromicro�99</i>, September 
    1999.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C58</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">H. Tomiyama, A. 
    Halambi, P. Gr�n, N.D. Dutt and A. Nicolau, &quot;Architectural Description 
    Languages for Systems-on-Chip Design,&quot; <i>Proceedings of the 1999 Asia 
    Pacific Conference on Chip Design Languages (APChDL'99)</i>, October 1999.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C59</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. Halambi, H. 
    Tomiyama, P. Gr�n, N.D. Dutt and A. Nicolau, �Automatic Software Toolkit 
    Generation for Embedded Systems-on-Chip,� <i>Proceedings of the 1999 
    International Conference on VLSI and CAD (ICVC�99)</i>,&nbsp; October 1999 (<i>Invited 
    Paper</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C60</span></font></td>
        <td width="600" align="justify">
    <b><span style="font-style: normal; font-variant: normal; font-weight: normal; font-size: 9pt; font-family: Arial">&nbsp;</span></b><span style="font-size: 9pt; font-family: Arial">H. Tomiyama, A. 
    Halambi, P. Gr�n, N.D. Dutt and A. Nicolau, &quot;Modeling and Verification of 
    Processor Pipelines in SOC Design Exploration,�&nbsp; <i>Proceedings of the IEEE 
    International High Level Design Validationa and Test Workshop (HLDVT'99),</i> 
    November 1999.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C61</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Gr�n, A. 
    Halambi, N.D. Dutt and A. Nicolau, �RTGEN: An Algorithm for Automatic 
    Generation of Reservation Tables from Architectural Descriptions,�<i> 
    Proceedings of the 1999 International Symposium on System Synthesis (ISSS&#8209;99)</i>, 
    November 1999.&nbsp;&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C62</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">F. Catthoor, N. 
    Dutt and C. Kozyrakis, �Hot Topic Session: How to Solve the Current Memory 
    Access and Data Transfer Bottlenecks: at the Processor Architecture or at 
    the Compiler Level?,� <i>Proceedings of the 2000 Design, Automation and&nbsp; 
    Test in </i></span><span style="font-size: 9pt"><i>
    <span style="font-family: Arial">Europe Conference (DATE-2000</span></i></span><span style="font-family: Arial"><span style="font-size: 9pt">), 
    March 2000.&nbsp; </span><b><span style="font-size: 9pt">&nbsp;(Invited Paper)</span></b></span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C63</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. Halambi, R. 
    Cornea, P. Grun, N. Dutt and A. Nicolau, �Architecture Exploration of 
    Parameterizable EPIC SOC Architectures,�<i> Proceedings of the 2000 Design, 
    Automation and&nbsp; Test in </i></span><span style="font-size: 9pt"><i>
    <span style="font-family: Arial">Europe Conference, (DATE-2000</span></i></span><span style="font-family: Arial"><span style="font-size: 9pt">), 
    March 2000.&nbsp;&nbsp; </span><b><span style="font-size: 9pt">(Poster Paper)</span></b></span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C64</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. Datta, S. 
    Choudhury, A. Basu, H. Tomiyama, and N. Dutt, �Task Layout Generation to 
    Minimize Cache Miss Penalty for Preemptive Real Time Tasks: An ILP 
    Approach,�<i>Proc. of 9th Workshop on Synthesis and System Integration of 
    Mixed Technologies (SASIMI 2000), </i>pp. 202--208, Kyoto, Japan, April 
    2000.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C65</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">H. Tomiyama and 
    N. Dutt, �Program Path Analysis to Bound Cache-Related Preemption Delay in 
    Preemptive Real-Time Systems,� <i>Proc. of the 8th International Workshop on 
    Hardware/Software Codesign (CODES2000),</i> pp. 67--71, San Diego, CA, USA, 
    May 2000.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C66</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Grun,&nbsp; N. 
    Dutt and A. Nicolau, �Memory aware compilation through accurate timing 
    extraction,� <i>Proceedings of the 37th Design Automation Conference 
    (DAC-2000</i>), June 2000.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C67</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">L. Nachtergaele, 
    V. Tiwari and N. Dutt, �System and Architecture-level Power Reduction of 
    Microprocessor-based Communication and Multi-media Applications,� embedded 
    tutorial in <i>Proceedings of the International Conference on Computer-Aided 
    Design 2000 (ICCAD-2000</i>), November 2000.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C68</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Grun, N. Dutt 
    and A. Nicolau, �MIST: An Algorithm for Memory Miss Traffic Management,� <i>
    Proceedings of the International Conference on Computer-Aided Design 2000 
    (ICCAD-2000)</i>, November 2000.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C69</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">H. Tomiyama, T. 
    Yoshino&nbsp; and N. Dutt, �Verification of In-Order Execution in Processor 
    Pipelines,� <i>Proceedings of the IEEE International High Level Design 
    Validation and Test Workshop (HLDVT'00),</i> November 2000.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C70</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Mishra, P. 
    Grun, N. Dutt and A. Nicolau, �Processor-Memory Co-Exploration,� <i>
    Proceedings of the VLSI Design 2001 Conference,</i> January 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C71</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. Datta, S. 
    Choudhury, A. Basu, H. Tomiyama, and N. Dutt, �Satisfying Timing Constraints 
    of Preemptive Real-Time Tasks through Task Layout Techniques,� <i>
    Proceedings of the VLSI Design 2001 Conference, </i>January 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C72</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N. Dutt, A. 
    Nicolau, H. Tomiyama and A. Halambi, �New Directions in Compiler Technology 
    for Embedded Systems,� <i>Proc. Asia and South Pacific Design Automation 
    Conference (ASP-DAC 2001),</i> Yokohama, Japan, January 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C73</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. Azevedo, R. 
    Cornea, I. Issenin, R. Gupta, A. Nicolau and N. Dutt, �Architectural and 
    Compiler Strategies for Dynamic Power Management in the COPPER Project,� <i>
    Proceedings of the IWIA, </i>January 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C74</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Grun, N. Dutt 
    and A. Nicolau, �Access Pattern based Local Memory Customization for Low 
    Power Embedded Systems,� <i>Proceedings of the 2001 Design, Automation and&nbsp; 
    Test in </i></span><span style="font-size: 9pt"><i>
    <span style="font-family: Arial">Europe Conference (DATE-2001),</span></i></span><span style="font-size: 9pt; font-family: Arial"> 
    March 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C75</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">S. Gupta, N. 
    Savoiu, S. Kim, N.D. Dutt, R.K. Gupta and A. Nicolau, �Speculation 
    Techniques for High-Level Synthesis of Control Intensive Designs,� <i>
    Proceedings of the 38th DAC, </i>June 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C76</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">M. Mamidipaka, 
    D. Hirschberg, N.D. Dutt, �Low Power Address Encoding using Self-Organizing 
    Lists,� <i>Proceedings of ISLPED-01</i>, August 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C77</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Grun,&nbsp; N. 
    Dutt and A. Nicolau, �APEX: Access Pattern Based Memory Exploration,� <i>
    Proceedings of the 2001 International Symposium on System Synthesis 
    (ISSS-2001)</i>, pp.&nbsp;25-32,&nbsp; October 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C78</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">S. Gupta, N. 
    Savoiu, N.D. Dutt, R.K. Gupta and A. Nicolau, �Conditional Speculation and 
    its Effects on Performance and Area for High-Level Synthesis,� <i>
    Proceedings of the 2001 International Symposium on System Synthesis 
    (ISSS-2001), </i>pp. 171-176, October 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C79</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Mishra, J. 
    Astrom, N.D. Dutt, A. Nicolau, �Functional Abstraction Driven Design Space 
    Exploration of Heterogeneous Programmable Architectures,� <i>Proceedings of 
    the 2001 International Symposium on System Synthesis (ISSS-2001),</i> pp. 
    256-261,&nbsp; October 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C80</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Mishra, F. 
    Rousseau, N. Dutt, A. Nicolau, �Architecture Description Language Driven 
    Design Space Exploration in the Presence of Coprocessors,� <i>Proceedings of 
    the 10<sup>th</sup> Workshop on Synthesis and System Integration of Mixed 
    Technologies (SASIMI 2001), </i>October 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C81</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Mishra, N. 
    Dutt, A. Nicolau, �Automatic Validation of Pipeline Specifications,� 
    Proceedings of the IEEE International High Level Design Validation and Test&nbsp; 
    Workshop (HLDVT'01), pp. 9-13, November 2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C82</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P. Mishra, H. 
    Tomiyama, A. Halambi, P. Grun, N. Dutt, A. Nicolau, �Automatic Modeling and 
    Validation of Pipeline Specifications driven by an Architecture Description 
    Language,� Proceedings of ASPDAC-2002/VLSI Design 2002, pp. 458-463,<i> </i>
    January 2002.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C83</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">P. Mishra, H. Tomiyama, N.D. Dutt and A. 
    Nicolau, �Automatic Verification of In-order Execution in Microprocessors 
    with Fragmented Pipeleines and Multicycle Functional Units,� <i>Proceedings 
    of the 2002 Design, Automation and Test in Europe Conference (DATE-2002)</i>,&nbsp; 
        pp. 36-43, March 2002.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C84</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">A. Azevedo, I. Issenin, R. Cornea, R. 
    Gupta, N. Dutt, A. Veidenbaum and A. Nicolau, �Profile-based Dynamic Voltage 
    Scheduling using Program Checkpoints,� <i>Proceedings of the 2002 Design, 
    Automation and&nbsp; Test in Europe Conference (DATE-2002),</i> pp. 168-175, 
    March 2002.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C85</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">A. Halambi, A. Shrivastava, P. Biswas, N. 
    Dutt, and A. Nicolau, �An Efficient Compiler Technique for Code Size 
    Reduction using Reduced Bit-width ISAs,� <i>Proceedings of the 2002 Design, 
    Automation and&nbsp; Test in Europe Conference (DATE-2002),</i> pp. 402-408, 
    March 2002</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C86</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">P. Gr�n, N. Dutt, and A. Nicolau, �Memory 
    System Connectivity Exploration,� <i>Proceedings of the 2002 Design, 
    Automation and&nbsp; Test in Europe Conference (DATE-2002),</i> pp. 894-901, 
    March 2002</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C87</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">S. Gupta, N. Savoiu, N.D. Dutt, R.K. 
    Gupta, A. Nicolau, T. Kam, M. Kishinevsky, S.&nbsp;Rotem, �Coordinated 
    Transformations For High-Level Synthesis Of High Performance Microprocessor Blocks,� <i>Proceedings of the 39<sup>th</sup> DAC</i>, June 2002,&nbsp; pp, 
    898-903. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C88</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">A. Halambi, A. Shrivastava, P. Biswas, N. 
    Dutt, and A. Nicolau, �A Design Space Exploration Framework for Reduced 
    Bit-width Instruction Set Architecture (rISA) Design,� <i>Proceedings of the 
    2002 International Symposium on System Synthesis (ISSS-2002)</i>, pp. 
    120-125, Kyoto, Japan, October 2002. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C89</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">M. Mamidipaka, N. Dutt, and D. Hirschberg, 
    �Efficient Power Reduction Techniques for Time Multiplexed Address Buses,�
    <i>&nbsp;&nbsp;Proceedings of the 2002 International Symposium on System Synthesis 
    (ISSS-2002)</i>, pp. 207-212, Kyoto, Japan, October 2002. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C90</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">S. Gupta, N. Savoiu, N.D. Dutt, R.K. Gupta 
    and A. Nicolau, �Dynamic Common Sub-Expression Elimination during Scheduling 
    in High-Level Synthesis,� <i>Proceedings of the 2002 International Symposium 
    on System Synthesis (ISSS-2002)</i>, pp. 261-266, Kyoto, Japan, October 
    2002.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C91</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">P. Mishra and N. Dutt,&nbsp; �Automatic 
    Functional Test Program Generation for Pipelined Processors using Model 
    Checking,� <i>Proceedings of the High Level Design Validation and Test (HLDVT</i>), 
    Cannes, France, , pp. 99-103, October, 2002.</span><font face="Arial"><span style="font-size: 9pt"> </span>
    </font>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C92</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">J. Lee, K. Choi and N.D. Dutt, �Mapping 
    Loops on Coarse-Grain Reconfigurable Architectures using Memory Operation 
    Sharing,�&nbsp; <i>Proceedings of the </i>1<sup>st</sup> <i>Workshop on 
    Application Specific Processors (WASP-1)</i>, Istanbul, Turkey, November 
    2002. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C93</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">J. Lee, K. Choi and N.D. Dutt, �Efficient 
    Instruction Encoding for Automatic Instruction Set Design of Configurable 
    ASIPs,� <i>Proceedings of the International Conference on Computer-Aided 
    Design 2002 (ICCAD-2002)</i>, pp. 649-654,<i> </i>November 2002. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C94</span></font></td>
        <td width="600" align="justify">
    <span style="font-family: Arial"><span style="font-size: 9pt">P.R. Panda and N.D. Dutt, �Memory 
    Architecture Exploration for Embedded Systems,� <i>Proceedings of the 9<sup>th</sup> 
    International Conference on High Performance Computing (HiPC02), </i>
    December 2002. </span> </span>
    <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C95</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">M. Mamidipaka, K. Khouri and N.D. Dutt, �A 
    Methodology for Accurate Modeling of Energy Dissipation in Array 
    Structures,�<i> Proceedings of VLSI Design 2003</i>, January 2003. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C96</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">S. Gupta, N.D. Dutt, R. Gupta and A. Nicolau, �SPARK: A 
    High-Level Synthesis Framework for Applying Parallelizing Compiler 
    Transformations,�<i> Proceedings of VLSI Design 2003</i>, January 2003. (<b><i>BEST PAPER AWARD</i></b>)&nbsp; </font>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C97</span></font></td>
        <td width="600" align="justify"><font face="Arial">
        <span style="font-size: 9pt; font-family: Times-Roman">M. Mamidipaka and 
    N.D. Dutt, </span></font><span style="font-size: 9pt"><span style="font-family: Arial">�</span><font face="Arial"><span style="font-family: Times-Roman">On-chip 
    Stack based Memory Organization for Low Power Embedded Architectures</span></font><span style="font-family: Arial">,�
    </span></span><font face="Arial"><span style="font-size: 9pt"><i><span style="font-family: Times-Roman">
    Proceedings of the 2003 Conference on</span></i><span style="font-family: Times-Roman">
    </span><i><span style="font-family: Times-Italic">Design Automation and Test 
    in Europe (DATE-2003),</span></i></span><span style="font-size: 9pt; font-family: Times-Roman"> 
    Germany (2003). </span></font>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C98</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">S. Gupta, N.D. Dutt,&nbsp; R. Gupta and A. 
    Nicolau, �Dynamic Conditional Branch Balancing during the High-Level 
    Synthesis of Control-Intensive Design,� <i>Proceedings of the 2003 
    Conference on Design, Automation and Test in </i></span>
        <span style="font-size: 9pt"><i>
    <span style="font-family: Arial">Europe (DATE 2003</span></i><span style="font-family: Arial">), 
    March 2003.</span></span><font face="Arial"><span style="font-size: 9pt">&nbsp;&nbsp;&nbsp;&nbsp;</span></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C99</span></font></td>
        <td width="600" align="justify"><font face="Arial">
        <span style="font-size: 9pt; font-family: Times-Roman">R. 
    Cornea, N. D. Dutt, R. K. Gupta, I. Kr�ger, A. Nicolau, D. Schmidt, S.K. 
    Shukla, </span></font><span style="font-size: 9pt"><span style="font-family: Arial">�</span><font face="Arial"><span style="font-family: Times-Roman">FORGE: 
    A Framework for Optimization of Distributed Embedded Systems Software</span></font><span style="font-family: Arial">,�
    </span><font face="Arial"><span style="font-family: Times-Roman">&nbsp;<i>Proceedings 
    of the 17th IEEE/ACM
    <a href="http://www.ipdps.org/ipdps2004/" style="color: blue; text-decoration: underline; text-underline: single">
    <span style="color: windowtext; text-decoration: none">&nbsp;International 
    Parallel and Distributed Processing Symposium</span></a> </i></span></font>
    <b><i><span style="font-family: Arial">(</span></i></b><font face="Arial"><i><span style="font-family: Times-Roman">IPDPS 
    2003)</span></i><span style="font-family: Times-Roman"> : 208</span></font></span><span style="font-size: 9pt; font-family: Arial"> </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C100</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">M. Reshadi, P. Mishra, and N.D. Dutt, 
    �Instruction Set Compiled Simulation: A Technique for Fast and Flexible 
    Instruction Set Simulation,� <i>Proceedings of Design Automation Conference 
    2003 (DAC 2003)</i> , pages xx-yy, Anaheim, USA, June 2003. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C101</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">J. Lee, K. Choi, and N.D. Dutt, �An 
    Algorithm For Mapping Loops Onto Coarse-Grained Reconfigurable 
    Architectures,� <i>Proceedings of&nbsp; the ACM 2003 Languages, Compilers, and 
    Tools for Embedded Systems (LCTES-03)</i>, pp. 183-188, <i>&nbsp;</i>San Diego, 
    USA,&nbsp; June 2003. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C102</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">P. Mishra, A. Kejariwal, and N.D. Dutt, 
    �Rapid Exploration of Pipelined Processors through Automatic Generation of 
    RTL Models,� <i>Proceedings of the IEEE 2003 Rapid Systems Prototyping 
    Workshop (RSP-2003</i>), pp. 226-232, San Diego, USA,&nbsp; June 2003. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C103</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">J. Lee, K. Choi, and N.D. Dutt, �Evaluating 
    Memory Architectures for Media Applications on Coarse-Grained Reconfigurable 
    Architectures,� <i>Proceedings of IEEE 14th International Conference on 
    Application-specific Systems, Architectures and Processors (ASAP-2003),</i> 
    The Hague, Holland, June 2003. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C104</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">J. Lee, K. Choi, and N.D. Dutt, 
    �Energy-Efficient Instruction Set Synthesis for Application Specific 
    Processors,� <i>Proceedings of the International Symposium on Low Power 
    Electronics and Design (ISLPED-2003), </i>Seoul, Korea, pp. 330-333,&nbsp; August 
    2003.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C105</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">P. Mishra and N.D. Dutt, �A Framework for 
    Validation of Programmable Embedded Systems driven by an Architecture 
    Description Language,�&nbsp; <i>Proceedings of the 4th IEEE International 
    Workshop on Microprocessor Testing and Verification (MTV-2003), </i>Austin, 
    TX, June 2003. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C106</span></font></td>
        <td width="600" align="justify">
<font face="Arial" style="font-size: 9pt">M. Reshadi, 
    N. Bansal, P. Mishra, and N.D. Dutt, <span style="font-family: Times-Bold">
    &quot;An Efficient Retargetable Framework for Instruction-Set Simulation&quot;, 
    Proceedings of the </span><i><span style="font-family: Times-BoldItalic">
    International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 
    ),</span></i><span style="font-family: Times-BoldItalic">pp. 13-18, Newport 
    Beach, California</span><i><span style="font-family: Times-BoldItalic">, 
    USA, October 1-3, 2003.</span></i><b><span style="font-family: Times-BoldItalic">(BEST 
    PAPER AWARD)</span></b></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C107</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">M. Luthra, S. Gupta, N.D. Dutt, R.K. Gupta, A. Nicolau,
        </span><font face="Arial"><span style="font-size: 9pt"><i><span style="font-family: Times-Italic">Interface Synthesis using 
    Memory Mapping for an FPGA Platform</span></i></span><span style="font-size: 9pt; font-family: Times-Roman">,�
    <i>International Conference on Computer Design (ICCD),</i> October 2003.</span></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C108</span></font></td>
        <td width="600" align="justify">
    <font face="Arial" style="font-size: 9pt">
<span style="font-family: Times-Roman">M. Reshadi and N.D. Dutt,
    </span><i><span style="font-family: Times-BoldItalic">&quot;</span></i><span style="font-family: Times-Roman">Reducing 
    Compilation Time Overhead in Compiled Simulators,�</span><i><span style="font-family: Times-BoldItalic">
    </span><span style="font-family: Times-Italic">International Conference on 
    Computer Design (ICCD), October 2003</span></i><span style="font-family: Times-Italic">.</span></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C109</span></font></td>
        <td width="600" align="justify">
    <font face="Arial" style="font-size: 9pt">
<span style="font-family: Times-Roman">P. Biswas and N.D. Dutt, 
    �Reducing Code Size for Heterogeneous-Connectivity-Based VLIW DSPs through 
    Synthesis of Instruction Set Extensions,� <i>Proc. Of the 2003 International 
    Conference on Compilers, Architectures and Synthesis for Embedded Systems 
    (CASES-2003</i>), Oct 30-Nov 1, 2003, San Jose, CA.</span></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C110</span></font></td>
        <td width="600" align="justify">
    <font face="Arial" style="font-size: 9pt">S. Mohapatra, R. Cornea,&nbsp; N.D. Dutt, A. Nicolau, and N. 
    Venkatasubramanian, &quot; Integrated Power Management for Video Streaming to 
    Mobile Handheld Devices<span style="font-family: Times-Roman">,� </span><i>
    ACM Multimedia '03 (Systems Track) (ACM&nbsp; SIGMM -03), </i>Berkeley, CA, 02-08 
    November 2003.</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C111</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">M. Mamidipaka, K. Khouri, N. D. Dutt, and M. Abadir,&quot; IDAP: A 
    Tool for High Level Power Estimation of Custom Array Structures,&quot; <i>
    <span style="font-family: Times-Italic">Proc. of Int'l Conference on 
    Computer Aided Design (ICCAD)</span></i>, San Jose, CA November 2003.</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C112</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">
    <i>S. Gupta</i>,
    M. Luthra,
    N.D. Dutt,
    R.K. Gupta,
    A. Nicolau, �<i>Hardware and Interface Synthesis of FPGA Blocks using 
    Parallelizing Code Transformations</i>
    International Conference on Parallel and Distributed Computing and Systems, 
    November 2003. (Invited Talk)</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C113</span></font></td>
        <td width="600" align="justify"><font face="Arial">
    <span style="font-size: 9pt">M. Buss, T. Givargis and N.D. Dutt, �Exploring 
    Efficient Operating Points for Voltage Scaled Embedded Processor Cores,� <i>
    Proceedings of the 24<sup>th</sup> IEEE International Real-Time Systems 
    Symposium (RTSS 2003),</i> December 3-5, 2003, Cancun, Mexico.</span></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C114</span></font></td>
        <td width="600" align="justify"><span style="font-family: Arial">
        <span style="font-size: 9pt">P. Mishra, A. Kejariwal, and N.D. Dutt,
    <a href="http://www.ics.uci.edu/~pmishra/Publications/vlsi2004.html" style="color: blue; text-decoration: underline; text-underline: single">
    <span style="color: windowtext; text-decoration: none">Synthesis-driven 
    Exploration of Pipelined Embedded Processors</span></a>, <i>Proceedings of 
    the 2004 International Conference on VLSI Design, </i>Mumbai, India, January 
    5-9, 2004</span><i><span style="font-size: 9pt">.</span></i></span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C115</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">A. Shrivastava and&nbsp; N.D. Dutt, �Energy 
    Efficient Code Generation Exploiting&nbsp; Reduced Bit-width Instruction Set 
    Architectures,� Proceedings of ASPDAC-2004,<i> </i>January 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C116</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">S. Gupta, N.D. Dutt,&nbsp; 
        R. Gupta and A. Nicolau, �Loop Shifting and Compaction for the High-Level Synthesis of 
    Designs with Complex Control Flow,� <i>Proceedings of the 2004 Conference on 
    Design, Automation and Test in </i></span><span style="font-size: 9pt"><i>
    <span style="font-family: Arial">Europe (DATE 2004</span></i></span><span style="font-size: 9pt; font-family: Arial">), 
    February 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C117</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">P. Mishra and N.D. Dutt, �Graph-Based 
    Functional Test Program Generation for Pipelined Processors,� <i>Proceedings 
    of the 2004 Conference on Design, Automation and Test in </i></span>
        <span style="font-size: 9pt"><i>
    <span style="font-family: Arial">Europe (DATE 2004</span></i><span style="font-family: Arial">), 
    February 2004.</span></span><font face="Arial"><span style="font-size: 9pt">&nbsp;&nbsp;&nbsp;
        </span> </font>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C118</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">I. Issenin, E. Brockmeyer, M. Miranda 
    and N.D. Dutt, �Data Reuse Analysis Techniques for Software-Controlled 
    Memory Hierarchies,� <i>Proceedings of the 2004 Conference on Design, 
    Automation and Test in </i></span><span style="font-size: 9pt"><i><span style="font-family: Arial">Europe 
    (DATE 2004</span></i></span><span style="font-size: 9pt; font-family: Arial">), February 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C119</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">A. Gordon-Ross, F. Vahid and N.D. Dutt, 
    �Automatic Tuning of Two-Level Caches to Embedded Applications� <i>
    Proceedings of the 2004 Conference on Design, Automation and Test in </i>
        </span><span style="font-size: 9pt"><i><span style="font-family: Arial">Europe (DATE 2004</span></i><span style="font-family: Arial">), 
    February 2004.</span></span><font face="Arial"><span style="font-size: 9pt">&nbsp;&nbsp;&nbsp;
        </span> </font>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C120</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">N. Bansal, S. Gupta,&nbsp; N.D. Dutt, R. 
    Gupta and A. Nicolau, �Towards Network Topology Exploraiton of Mesh-Based 
    Coarse-Grained Reconfigurable Architectures,� <i>Proceedings of the 2004 
    Conference on Design, Automation and Test in </i></span>
        <span style="font-size: 9pt"><i>
    <span style="font-family: Arial">Europe (DATE 2004</span></i><span style="font-family: Arial">), 
    February 2004.</span></span><font face="Arial"><span style="font-size: 9pt"> </span> </font>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C121</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">H. van Antwerpen, N.D. Dutt, R. Gupta, 
    S. Mohapatra, C. Pereira, N. Venkatasubramanian, and R. von Vignau, 
    �Energy-Aware System Design for Wireless Multimedia,� <i>Proceedings of the 
    2004 Conference on Design, Automation and Test in Europe (DATE 2004</i>), 
    February 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C122</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">S. Banerjee and N.D. Dutt, �FIFO Power 
    Optimization for On-Chip Networks,� Proceedings of the International Great 
    Lakes VLSI Conference (GLVLSI-2004), Boston, April 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C123</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">S. Pasricha, N.D. Dutt, 
        and M. Ben-Romdhane, �Extending the Transaction Level Modeling Approach 
        for Fast Communication Architecture Exploration,�<i> Proceedings of the Design 
    Automation Conference 2004 (DAC 2004)</i>,&nbsp; San Diego, CA, June 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C124</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">P. Biswas, L. Pozzi, K. Atasu, V. 
    Choudhary, P. Ienne, and N.D. Dutt, �Introduction of Local Memory Elements 
    in Instruction Set Extensions,�<i> Proceedings of the Design Automation 
    Conference 2004 (DAC 2004)</i>,&nbsp; San Diego, CA, June 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C125</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">A. Kejariwal, S. Gupta,&nbsp; N.D. Dutt, R. 
    Gupta and A. Nicolau, �Proxy-based Partitioning of Watermarking Algorithms 
    for Reducing Energy Consumption in Mobile Devices,� <i>Proceedings of the 
    Design Automation Conference 2004 (DAC 2004)</i>,&nbsp; San Diego, CA, June 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C126</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">N. Bansal, S. Gupta, N.D. Dutt, R. 
    Gupta and A. Nicolau, �Interconnect-Aware Mapping of Applications to 
    Coarse-Grained Reconfigurable Architectures,� <i>Proceedings of the 2004 
    Conference on Field Programmable Logic (FPL 2004</i>), August 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C127</span></font></td>
        <td width="600" align="justify"><span style="font-family: Arial">
        <span style="font-size: 9pt">N. Dutt and P. Mishra, �Functional 
    Validation of Processors,� <i>Proceedings of the 2004 EuroMicro Digital 
    System Design Conference (DSD 2004</i>), August 2004. <br></span> <i>
        <span style="font-size: 9pt">(Invited Keynote 
    Paper)</span></i></span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C128</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">S. Pasricha, N. Dutt, 
        M. Ben-Romdhane, �Fast Exploration of Bus-based On-chip Communication 
        Architectures�, </span><span style="font-size: 9pt">
    <font face="Arial"><span style="font-family: Times-Bold">Proceedings of the
    </span><i><span style="font-family: Times-BoldItalic">International 
    Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS
    </span></i></font></span><span style="font-size: 9pt; font-family: Arial">2004), Sep 8-10 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C129</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">M. Mamidipaka, K. Khouri, N. Dutt, and 
    M. Abadir, �Analytical Models for Leakage Power Estimation of Memory Array 
    Structures,� </span><span style="font-size: 9pt"><font face="Arial">
    <span style="font-family: Times-Bold">Proceedings of the </span><i>
    <span style="font-family: Times-BoldItalic">International Symposium on 
    Hardware/Software Codesign and System Synthesis (CODES+ISSS </span></i>
    </font></span><span style="font-size: 9pt; font-family: Arial">2004), Sep 8-10 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C130</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">S. Banerjee and N. Dutt, �Efficient 
    search space exploration for HW-SW Partitioning,� </span>
        <span style="font-size: 9pt"><font face="Arial">
    <span style="font-family: Times-Bold">Proceedings of the </span><i>
    <span style="font-family: Times-BoldItalic">International Symposium on 
    Hardware/Software Codesign and System Synthesis (CODES+ISSS </span></i>
    </font></span><span style="font-size: 9pt; font-family: Arial">2004), Sep 8-10 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C131</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">A. Shrivastava, E. Earlie, N. Dutt, A. 
    Nicolau, �Operation Tables for Scheduling in the presence of&nbsp; Incomplete 
    Bypassing,� </span><span style="font-size: 9pt"><font face="Arial"><span style="font-family: Times-Bold">
    Proceedings of the </span><i><span style="font-family: Times-BoldItalic">
    International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS
    </span></i></font></span><span style="font-size: 9pt; font-family: Arial">2004), Sep 8-10 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C132</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">P. Mishra, N. Dutt, and Y. Kashai, �Functional Verification of Pipelined 
    Processors:&nbsp; A Case Study,�&nbsp; <i>Proceedings of the 5th IEEE International 
    Workshop on Microprocessor Testing and Verification (MTV-2004), </i>Austin, 
    TX, Sep. 9-10 2004.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C133</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">J. Seo and&nbsp; N.D. Dutt, �A Generalized 
    Technique for Energy-efficient Operating Voltage Set-up in Dynamic Voltage 
    Scaled Processors,�  Proceedings of <i>ASPDAC-2005</i>,<i> </i>
    January 2005.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C134</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        S. Pasricha, N.D. Dutt, and M. Ben-Romdhane �Automated Throughput-Driven 
        Synthesis of Bus-Based Communication Architectures,� <i>
    Proceedings of ASPDAC-2005</i>,<i> </i>January 2005.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C135</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">A. Shrivastava, E. Earlie, N. 
        Dutt, A. Nicolau, &quot;PBExplore: A Framework for Compiler-in-the-Loop 
        Exploration of Partial Bypassing in Embedded Processors&quot; Proceedings of 
        the 2005 Conference on Design, Automation and Test in Europe (DATE 
        2005), March 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C136</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">Partha Biswas, Sudarshan 
        Banerjee, Nikil Dutt, Laura Pozzi, and Paolo Ienne, &quot;ISEGEN: Generation 
        of High-Quality Instruction Set Extensions by Iterative Improvement&quot;, 
        Proceedings of the 2005 Conference on Design, Automation and Test in 
        Europe (DATE 2005), March 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C137</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">P. Mishra and N.D. Dutt, 
        &quot;Functional Coverage Driven Test Generation for Validation of Pipelined 
        Processors&quot;, Proceedings of the 2005 Conference on Design, Automation 
        and Test in Europe (DATE 2005), March 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C138</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">I. Issenin and N.D. Dutt, 
        &quot;FORAY-GEN: Automatic Generation of Affine Functions for Memory 
        Optimizations&quot;, Proceedings of the 2005 Conference on Design, Automation 
        and Test in Europe (DATE 2005), March 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C139</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">M. Reshadi and N.D. Dutt, 
        &quot;Generic Pipelined Processor Modeling and High Performance 
        Cycle-Accurate Simulator Generation&quot;, Proceedings of the 2005 Conference 
        on Design, Automation and Test in Europe (DATE 2005), March 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C140</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">S. Mohapatra, R. Cornea, H. 
        Oh, K. Lee, M. Kim, N. Dutt, R.Gupta, A. Nicolau, S. Shukla, 
        N.Venkatasubramanian, &quot;A Cross-Layer Approach for Power-Performance 
        Optimization in Distributed Mobile Systems&quot;, Proceedings of the 19th 
        IEEE/ACM International Parallel and Distributed Processing Symposium (IPDPS 
        2005), April 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C141</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">A. Gordon-Ross, F. Vahid and 
        N.D. Dutt, &quot;A First Look at the Interplay of Code Reordering and 
        Configurable Caches&quot;, Proceedings of the IEEE/ACM 2005 Great Lakes 
        Symposium on VLSI (GLSVLSI 2005), April 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C142</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">M. Kim, H. Oh, N. Dutt, A. 
        Nicolau, N.Venkatasubramanian, &quot;Probability-based Power Aware Error 
        Resilient Coding&quot;, Proceedings of the First International Workshop on 
        Services and Infrastructures for the Ubiquitous and Mobile Internet 
        (SIUMI�05), June 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C143</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">S. Pasricha, N.D. Dutt, E. 
        Bozorgzadeh, and M. Ben-Romdhane, &quot;Floorplan-aware Automated Synthesis 
        of Bus-based Communication Architectures&quot;, Proceedings of the Design 
        Automation Conference 2005 (DAC 2005), Anaheim, CA, June 2005. <b>(BEST 
        PAPER AWARD NOMINATION)</b></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C144</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">S. Banerjee, E. Bozorgzadeh, 
        and N.D. Dutt, &quot;Physically-aware HW-SW Partitioning for Reconfigurable 
        Architectures with Partial Dynamic Reconfiguration&quot;, Proceedings of the 
        Design Automation Conference 2005 (DAC 2005), Anaheim, CA, June 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C145</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">K. Lee, N. Dutt, and 
        N.Venkatasubramanian, &quot;An Experimental Study on Energy Consumption of 
        Video Encryption for Mobile Handheld Devices&quot; IEEE International 
        Conference on Multimedia &amp; Expo (ICME 2005), Amsterdam, The Netherlands, 
        July 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C146</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">S. Pasricha, N.D. Dutt and M. 
        Ben-Romdhane, &quot;Using TLM for Exploring Bus-based SoC Communication 
        Architectures&quot;, Proceedings of IEEE 16th International Conference on 
        Application-specific Systems, Architectures and Processors (ASAP-2005), 
        Greece, July 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C147</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">A. Gordon-Ross, F. Vahid and 
        N.D. Dutt, &quot;Fast Configurable-Cache Tuning with a Unified Second-Level 
        Cache&quot;, Proceedings of the International Symposium on Low Power 
        Electronics and Design (ISLPED-2005), San Diego, CA, August 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C148</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">A. Shrivastava, E. Earlie, N. 
        Dutt, A. Nicolau, &quot;Aggregating Processor Free Time for Energy 
        Reduction&quot;, Proceedings of the International Symposium on 
        Hardware/Software Codesign and System Synthesis (CODES+ISSS 2005), 
        September 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C149</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">H. Oh, S. Ha and N. Dutt, 
        &quot;Shift Buffering Technique for Automatic Code Synthesis from Synchronous 
        Dataflow Graphs&quot;, Proceedings of the International Symposium on 
        Hardware/Software Codesign and System Synthesis (CODES+ISSS 2005), 
        September 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">C150</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">A. Kejariwal, S. Gupta, A. 
        Nicolau, N. Dutt, and R. Gupta, &quot;Energy Analysis of Multimedia 
        Watermarking on Mobile Handheld Devices&quot;, Proceedings of the IEEE 2005 
        3rd Workshop on Embedded Systems for Real Time Multimedia (ESTIMEDIA 
        2005), New York, September 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><span style="font-weight: 700">
        <font face="Arial" style="font-size: 9pt">C151</font></span></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">A. Shrivastava, I. Issenin and 
        N.D. Dutt, &quot;Compilation Techniques for Energy Reduction In Horizontally 
        Partitioned Cache Architectures&quot;, Proc. Of the 2005 International 
        Conference on Compilers, Architectures and Synthesis for Embedded 
        Systems (CASES-2005), San Francisco, CA, September 2005</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><span style="font-weight: 700">
        <font face="Arial" style="font-size: 9pt">C152</font></span></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">H. Oh, N. Dutt and S. Ha, 
        &quot;Single Appearance Schedule with Dynamic Loop Count for Minimum Data 
        Buffer from Synchronous Dataflow Graphs&quot;, Proc. Of the 2005 
        International Conference on Compilers, Architectures and Synthesis for 
        Embedded Systems (CASES-2005), San Francisco, CA, September 2005</font><p>&nbsp;</td>
      </tr>
    </table>
  </tr>
</table>

<table border="2" cellpadding="4" cellspacing="4" style="border:1px solid #000080; border-collapse: collapse" width="701" id="AutoNumber3">
  <tr>
    <td width="100%" bgcolor="#000080">
    <p align="center"><b><font face="Arial" size="2" color="#FFCC00">Workshops</font></b></tr>
  <tr>
    <td width="100%">
    <table border="0" cellpadding="0" cellspacing="0" style="border-collapse: collapse" bordercolor="#111111" width="100%" id="AutoNumber8">
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W1</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. 
    Dutt, �A Language for Designer Controlled Behavioral Synthesis,� <i>1989 
    ACM/IEEE Physical Design Workshop</i>, Long Beach, CA, May 2, 1989 (<i>Invitation-only 
    workshop</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W2</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. 
    Dutt, �Annotated Textual State Tables: An Intermediate Representation for 
    Synthesis,� <i>IEEE Design Automation Workshop</i>, Scottsdale, AZ, Jan 22, 
    1990 (<i>Invitation-only workshop</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W3</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. 
    Dutt and J.R. Kipps, �Bridging High Level Synthesis to RTL Technology 
    Libraries,� <i>ACM/IEEE Fifth International Workshop on High Level Synthesis</i>, 
    Buehlerhoehe, Germany, March 1991 (<i>Refereed by Program Committee</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W4</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P.K. 
    Jha and N.D. Dutt, �Rapid Estimation for Parameterized Components in 
    High-Level Synthesis<i>,� ACM/IEEE Sixth International Workshop on High 
    Level Synthesis</i>, Dana Point, CA, November 1992 (<i>Refereed by Program 
    Committee</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W5</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">P.K. 
    Jha and N.D. Dutt, �Generic Component Sets and Rapid Technology Projection 
    for High-Level Design Applications,� <i>The 4th ACM/IEEE Physical Design 
    Workshop</i>, Lake Arrowhead, CA, April 1993 (<i>Refereed by Program 
    Committee</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W6</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">C. 
    Ramachandran, P.K. Jha, F. Kurdahi and N.D. Dutt, �The Effects of Variations 
    in Component Styles and Shapes on Functional Synthesis,� <i>Proceedings of 
    The International IFIP Workshop on Logic and Architecture Synthesis</i>, 
    Grenoble, France, December 1993. (<i>Refereed by Program Committee</i>)</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W7</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. 
    Dutt, �High-Level Synthesis for Real Architectures -- An Academic HLS View<i>,� 
    1994 IEEE Winter VLSI Workshop</i>, La Jolla, CA, April 1994&nbsp; (<i>Invited 
    talk</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W8</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">S. 
    Novack, A. Nicolau and N.D. Dutt, �A Unified Code Generation Approach Using 
    Mutation Scheduling,� <i>First Workshop on Code Generation for Embedded 
    Processors</i>, Schloss Dagstuhl, Germany, August 1994 (<i>Invited talk and 
    paper</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W9</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">D. 
    Kolson, A. Nicolau and N.D. Dutt, �Register Allocation for Embedded 
    Processors with Non-Uniform Register Files,� <i>Second Workshop on Code 
    Generation for Embedded Processors</i>, Belgium, March 1996 (<i>Invited talk</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W10</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. Dutt, 
    �Software Synthesis for Embedded Systems: What�s new?,� <i>1996 Dagstuhl 
    workshop on Design Automation for Embedded Systems</i>, Schloss Dagstuhl, 
    Germany, April 1996. (<i>Invited talk</i>)</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W11</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. 
    Dutt, Position Statement at the <i>National Science Foundation Workshop on 
    Future Research Directions in CAD for Electronic Systems</i>: �Putting the 
    `D� Back in CAD,� Seattle, WA, May 13-14, 1996.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W12</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. 
    Halambi, A. Nicolau and N.D. Dutt, �Retaining Semantic Information for 
    Improved Code Generation<i>,� Third Workshop on Code Generation for Embedded 
    Processors</i>, Haus Bommerholz, Witten, Germany, March 1998 (<i>Invited 
    talk</i>). </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W13</span></font></td>
        <td width="600" align="justify"><span style="font-family: Arial"><span style="font-size: 9pt">P. 
    Gr�n, A. Nicolau &amp; N.D. Dutt, &quot;Automatic Generation of a Software Toolkit 
    from EXPRESSION,&quot; <i>Fourth Workshop on Software and Compilers for Embedded 
    Systems, </i>St. Goar, Germany, August 1999.&nbsp; </span><i>
    <span style="font-size: 9pt">(Invited talk).</span></i></span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W14</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">A. 
    Halambi, N.D. Dutt and A. Nicolau, &quot;Customizing Software Toolkits for 
    Embedded System-On-Chip,&quot; <i>International IFIP Workshop on Distributed and 
    Parallel Embedded Systems</i>(DIPES2000), Paderborn University, Germany, 
    October 2000. (<i>Refereed by Program Committee</i>)</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W15</span></font></td>
        <td width="600" align="justify"><span style="font-family: Arial"><span style="font-size: 9pt">P. 
    Grun, N.D. Dutt and A. Nicolau, &quot;Aggressive Memory-Aware Compilation,&quot; <i>
    The 2nd Workshop on Intelligent Memory Systems,</i> In conjunction with <i>
    ASPLOS-IX</i>, Boston Massachusetts, November 12, 2000 </span><i>
    <span style="font-size: 9pt">(Reviewed by Program Committee)</span></i></span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W16</span></font></td>
        <td width="600" align="justify"><span style="font-family: Arial"><span style="font-size: 9pt">A. 
    Halambi, A. Shrivastava, N.D. Dutt and A. Nicolau, &quot;A Customizable Compiler 
    Framework for Embedded Systems,&quot; <i>Fifth Workshop on Software and Compilers 
    for Embedded Systems (SCOPES 2001),</i> St. Goar, Germany, March 2001 </span>
    <i><span style="font-size: 9pt">(Reviewed by Program Committee).</span></i></span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W17</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">P. Mishra, F. Rousseau, N.D. Dutt and A. Nicolau, 
    �Architecture Description Language Driven Design Space Exploration in the 
    Presence of Coprocessors,� <i>Proceedings of the 10<sup>th</sup>&nbsp; </i>(SASIMI 
    2001), October 2001. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W18</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">P. Mishra, N. Krishnamurthy, N. Dutt and M. Abadir, �A 
    Property Checking Approach to Microprocessor Verification using Symbolic 
    Simulation,� <i>Microprocessor Test and Verification (MTV),</i> Austin, 
    Texas, June 2002. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W19</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">R.&nbsp; Cornea, S. Mohapatra, N.D. Dutt, R.K. Gupta, I. Kreuger, 
    A. Nicolau, D. Schmidt, S.K. Shukla, and N. Venkatasubramanian, �A 
    Model-Based Approach to System Specification for Distributed Real-time and 
    Embedded Systems,� <i>9th IEEE Real-time/Embedded Technology and 
    Applications Symposium Workshop on Model-Driven Embedded Systems, (RTAS 2003</i>), 
    Washington, D.C., May 2003.(<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W20</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">S. Mohapatra, R. Cornea,&nbsp; N.D. Dutt, A. Nicolau, and N. 
    Venkatasubramanian, �Power-Aware Multimedia Streaming in Heterogenous 
    Multi-User Environments,�<i> IFIP/IEEE International Workshop on&nbsp;&nbsp; 
    Concurrent Information Processing and Computing (CIPC 2003</i>)&nbsp; Sinaia, 
    Romania, July 2003. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W21</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">R. Cornea, N.D. Dutt, R. 
        Gupta, S. Mohapatra, A. Nicolau, C. Pereira, S. Shukla and N.&nbsp;Venkatasubramanian, 
        �ServiceFORGE: A Software Architecture for Power and Quality Aware 
        Services,� <i>International Workshop on Service-Based Software 
        Engineering (co-located with Formal Methods in Europe � FME)</i>, Pisa, 
        Italy, September 2003. (Refereed by Program Committee)</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W22</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">S. Pasricha, S. Mohapatra, M. Luthra, N.D. Dutt and N. 
    Venkatasubramanian, �Reducing Backlight Power Consumption for Streaming 
    Video Applications on Mobile Handheld Devices,� First Workshop on Embedded 
    Systems for Real-Time Multimedia, Newport Beach, CA, October 3-4 2003. (<i>Refereed 
    by Program Committee</i>)</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W23</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">H. Tomiyama, H. Takada and&nbsp; N.D. Dutt, �Data Organization 
    Exploration for Low Energy Address Buses,� First Workshop on Embedded 
    Systems for Real-Time Multimedia, Newport Beach, CA, October 3-4 2003. (<i>Refereed 
    by Program Committee</i>)</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W24</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">N. Bansal, S. Gupta, N.D. Dutt and A. Nicolau, �Analysis 
    of&nbsp; Coarse-Grain Reconfigurable Architectures with Different Processing 
    Element Configurations,� Second Workshop on Application-Specific Processors 
    (WASP�03), San Diego, CA, Dec. 2003. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W25</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">R. Cornea,&nbsp; S. Mohapatra, N.D. Dutt, A. Nicolau, and N. 
    Venkatasubramanian, �Managing Cross-Layer Constraints for Interactive Mobile 
    Multimedia,�<i> Workshop on&nbsp;&nbsp; Constraint-aware Embedded Software,</i>&nbsp; 
    Cancun, December 2003. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">W26</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span class="spelle">P.</span> <span class="spelle">Biswas</span>,
    <span class="spelle">S.</span> <span class="spelle">Banerjee</span>,
    <span class="spelle">N.</span> <span class="spelle">Dutt, L</span>.
    <span class="spelle">Pozzi</span>,&nbsp; and P. <span class="spelle">Ienne</span>,<i>
    </i>&nbsp;�Fast Automated Generation of High-Quality Instruction Set Extensions 
    for Processor Customization,� Third Workshop on Application-Specific 
    Processors (WASP�04), Stockholm, Sweden, September 2004. (<i>Refereed by 
    Program Committee</i>)</font></td>
      </tr>
    </table>
  </tr>
</table>

<br>
<table border="0" cellpadding="0" cellspacing="0" style="border-collapse: collapse" bordercolor="#111111" width="698" id="AutoNumber7">
  <tr>
    <td width="100%">
    <p align="center">
<font size="1" face="Arial"><a href="http://www.ics.uci.edu/~aces/index.htm">Home</a> | 
<a href="http://www.ics.uci.edu/~aces/projects.htm">Projects</a> | 
<a href="http://www.ics.uci.edu/~aces/publications.htm">Publications</a> | 
<a href="http://www.ics.uci.edu/~aces/news.htm">News &amp; Events</a> | 
<a href="http://www.ics.uci.edu/~aces/people.htm">People</a> | 
<a href="http://www.ics.uci.edu/~aces/sponsors.htm">Sponsors</a> | 
<a href="http://www.ics.uci.edu/~aces/downloads.htm">Downloads</a> | 
<a href="http://www.ics.uci.edu/~aces/links.htm">Links</a> | 
<a href="http://www.ics.uci.edu/~aces/joinaces.htm">Join ACES</a> | 
<a href="http://www.ics.uci.edu/~aces/aboutus.htm">About Us</a></font></p>
    </td>
  </tr>
</table>
<br><table border="0" cellspacing="1" width="696" id="AutoNumber2" align="left">
    <tr>
      <td width="692" align="center">
<address align="center">
<span style="font-style: normal">
<!--webbot CLIENTSIDE 
bot="Ws4FpEx" MODULEID="'navbars (Project)\ACES.xws'" PREVIEW="&lt;img src='images/ACES.gif?1935C307' editor='Webstyle4' border='0'&gt;" startspan  --><img src="images/ACES.gif?1935C307" editor="Webstyle4" border="0"><!--webbot 
bot="Ws4FpEx" endspan  --></span></address>
<address align="center">
  <font size="1">Please e-mail your comments and suggestions to Sudeep Pasricha 
  (<a href="mailto:sudeep@ics.uci.edu">sudeep@ics.uci.edu</a>) <br>
  � Copyright 1997-2004 ACES-UCI. All rights reserved </font></address>
  <!-- Begin Nedstat Basic code -->
<!-- Title: conf -->
<!-- URL: http://www.ics.uci.edu/~aces/conferences.htm -->
<script language="JavaScript" type="text/javascript" src="http://m1.nedstatbasic.net/basic.js">
</script>
<script language="JavaScript" type="text/javascript" >
<!--
nedstatbasic("ADHW8w20pjGshv/rbpYCQ8ttZA3w", 0);
// -->
</script>
<noscript>
<a target="_blank" href="http://www.nedstatbasic.net/stats?ADHW8w20pjGshv/rbpYCQ8ttZA3w"><img
src="http://m1.nedstatbasic.net/n?id=ADHW8w20pjGshv/rbpYCQ8ttZA3w"
border="0" width="18" height="18"
alt="Nedstat Basic - Free web site statistics
Personal homepage website counter"></a><br>
<a target="_blank" href="http://www.nedstatbasic.net/">Free counter</a></noscript>
<!-- End Nedstat Basic code -->
      </td>
    </tr>
  </table>

&nbsp;</body></html>
