* Name of circuit:  my_circuit.bench
* Primary inputs :
  write_enb read_enb full empty data_in_0 data_in_1 data_in_2 data_in_3 data_in_4 data_in_5 data_in_6 data_in_7 
  
* Primary outputs:
  data_out_0 data_out_1 data_out_2 data_out_3 data_out_4 data_out_5 data_out_6 data_out_7 

* Test patterns and fault free responses:

   1: 110100010110 00000000
   2: 100000110011 00000000
   3: 110010001001 10001001
   4: 111010011110 00000000
   5: 110000111111 00111111
   6: 010001001100 00000000
   7: 011010110000 00000000
   8: 010000010111 00000000
   9: 110011010100 11010100
  10: 100111111010 00000000
