source ..\abc.rc
source ..\..\abc.rc
read_verilog simple.v
synth -top simple
source abc.rc
source -x abc_script.scr
