// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_layer_norm3_Pipeline_var_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        mean,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_16_address0,
        x_16_ce0,
        x_16_q0,
        x_17_address0,
        x_17_ce0,
        x_17_q0,
        x_18_address0,
        x_18_ce0,
        x_18_q0,
        x_19_address0,
        x_19_ce0,
        x_19_q0,
        x_20_address0,
        x_20_ce0,
        x_20_q0,
        x_21_address0,
        x_21_ce0,
        x_21_q0,
        x_22_address0,
        x_22_ce0,
        x_22_q0,
        x_23_address0,
        x_23_ce0,
        x_23_q0,
        x_24_address0,
        x_24_ce0,
        x_24_q0,
        x_25_address0,
        x_25_ce0,
        x_25_q0,
        x_26_address0,
        x_26_ce0,
        x_26_q0,
        x_27_address0,
        x_27_ce0,
        x_27_q0,
        x_28_address0,
        x_28_ce0,
        x_28_q0,
        x_29_address0,
        x_29_ce0,
        x_29_q0,
        x_30_address0,
        x_30_ce0,
        x_30_q0,
        x_31_address0,
        x_31_ce0,
        x_31_q0,
        add61_3177_out,
        add61_3177_out_ap_vld,
        add61_3075_out,
        add61_3075_out_ap_vld,
        add61_2973_out,
        add61_2973_out_ap_vld,
        add61_2871_out,
        add61_2871_out_ap_vld,
        add61_2769_out,
        add61_2769_out_ap_vld,
        add61_2667_out,
        add61_2667_out_ap_vld,
        add61_2565_out,
        add61_2565_out_ap_vld,
        add61_2463_out,
        add61_2463_out_ap_vld,
        add61_2361_out,
        add61_2361_out_ap_vld,
        add61_2259_out,
        add61_2259_out_ap_vld,
        add61_2157_out,
        add61_2157_out_ap_vld,
        add61_2055_out,
        add61_2055_out_ap_vld,
        add61_1953_out,
        add61_1953_out_ap_vld,
        add61_1851_out,
        add61_1851_out_ap_vld,
        add61_1749_out,
        add61_1749_out_ap_vld,
        add61_1647_out,
        add61_1647_out_ap_vld,
        add61_1545_out,
        add61_1545_out_ap_vld,
        add61_1443_out,
        add61_1443_out_ap_vld,
        add61_1341_out,
        add61_1341_out_ap_vld,
        add61_1239_out,
        add61_1239_out_ap_vld,
        add61_1137_out,
        add61_1137_out_ap_vld,
        add61_1035_out,
        add61_1035_out_ap_vld,
        add61_933_out,
        add61_933_out_ap_vld,
        add61_831_out,
        add61_831_out_ap_vld,
        add61_729_out,
        add61_729_out_ap_vld,
        add61_627_out,
        add61_627_out_ap_vld,
        add61_525_out,
        add61_525_out_ap_vld,
        add61_423_out,
        add61_423_out_ap_vld,
        add61_321_out,
        add61_321_out_ap_vld,
        add61_219_out,
        add61_219_out_ap_vld,
        add61_117_out,
        add61_117_out_ap_vld,
        add6115_out,
        add6115_out_ap_vld,
        grp_fu_735_p_din0,
        grp_fu_735_p_din1,
        grp_fu_735_p_opcode,
        grp_fu_735_p_dout0,
        grp_fu_735_p_ce,
        grp_fu_1608_p_din0,
        grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0,
        grp_fu_1608_p_ce,
        grp_fu_1612_p_din0,
        grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0,
        grp_fu_1612_p_ce,
        grp_fu_1616_p_din0,
        grp_fu_1616_p_din1,
        grp_fu_1616_p_opcode,
        grp_fu_1616_p_dout0,
        grp_fu_1616_p_ce,
        grp_fu_1620_p_din0,
        grp_fu_1620_p_din1,
        grp_fu_1620_p_opcode,
        grp_fu_1620_p_dout0,
        grp_fu_1620_p_ce,
        grp_fu_1624_p_din0,
        grp_fu_1624_p_din1,
        grp_fu_1624_p_opcode,
        grp_fu_1624_p_dout0,
        grp_fu_1624_p_ce,
        grp_fu_1628_p_din0,
        grp_fu_1628_p_din1,
        grp_fu_1628_p_opcode,
        grp_fu_1628_p_dout0,
        grp_fu_1628_p_ce,
        grp_fu_1648_p_din0,
        grp_fu_1648_p_din1,
        grp_fu_1648_p_opcode,
        grp_fu_1648_p_dout0,
        grp_fu_1648_p_ce,
        grp_fu_1632_p_din0,
        grp_fu_1632_p_din1,
        grp_fu_1632_p_opcode,
        grp_fu_1632_p_dout0,
        grp_fu_1632_p_ce,
        grp_fu_1636_p_din0,
        grp_fu_1636_p_din1,
        grp_fu_1636_p_opcode,
        grp_fu_1636_p_dout0,
        grp_fu_1636_p_ce,
        grp_fu_1640_p_din0,
        grp_fu_1640_p_din1,
        grp_fu_1640_p_opcode,
        grp_fu_1640_p_dout0,
        grp_fu_1640_p_ce,
        grp_fu_1644_p_din0,
        grp_fu_1644_p_din1,
        grp_fu_1644_p_opcode,
        grp_fu_1644_p_dout0,
        grp_fu_1644_p_ce,
        grp_fu_1652_p_din0,
        grp_fu_1652_p_din1,
        grp_fu_1652_p_opcode,
        grp_fu_1652_p_dout0,
        grp_fu_1652_p_ce,
        grp_fu_1656_p_din0,
        grp_fu_1656_p_din1,
        grp_fu_1656_p_opcode,
        grp_fu_1656_p_dout0,
        grp_fu_1656_p_ce,
        grp_fu_1660_p_din0,
        grp_fu_1660_p_din1,
        grp_fu_1660_p_opcode,
        grp_fu_1660_p_dout0,
        grp_fu_1660_p_ce,
        grp_fu_1664_p_din0,
        grp_fu_1664_p_din1,
        grp_fu_1664_p_opcode,
        grp_fu_1664_p_dout0,
        grp_fu_1664_p_ce,
        grp_fu_1668_p_din0,
        grp_fu_1668_p_din1,
        grp_fu_1668_p_opcode,
        grp_fu_1668_p_dout0,
        grp_fu_1668_p_ce,
        grp_fu_1672_p_din0,
        grp_fu_1672_p_din1,
        grp_fu_1672_p_opcode,
        grp_fu_1672_p_dout0,
        grp_fu_1672_p_ce,
        grp_fu_1676_p_din0,
        grp_fu_1676_p_din1,
        grp_fu_1676_p_opcode,
        grp_fu_1676_p_dout0,
        grp_fu_1676_p_ce,
        grp_fu_1680_p_din0,
        grp_fu_1680_p_din1,
        grp_fu_1680_p_opcode,
        grp_fu_1680_p_dout0,
        grp_fu_1680_p_ce,
        grp_fu_1684_p_din0,
        grp_fu_1684_p_din1,
        grp_fu_1684_p_opcode,
        grp_fu_1684_p_dout0,
        grp_fu_1684_p_ce,
        grp_fu_1688_p_din0,
        grp_fu_1688_p_din1,
        grp_fu_1688_p_opcode,
        grp_fu_1688_p_dout0,
        grp_fu_1688_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
input  [31:0] mean;
output  [10:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [10:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [10:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [10:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [10:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [10:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [10:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [10:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [10:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [10:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [10:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [10:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [10:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [10:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [10:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [10:0] x_16_address0;
output   x_16_ce0;
input  [31:0] x_16_q0;
output  [10:0] x_17_address0;
output   x_17_ce0;
input  [31:0] x_17_q0;
output  [10:0] x_18_address0;
output   x_18_ce0;
input  [31:0] x_18_q0;
output  [10:0] x_19_address0;
output   x_19_ce0;
input  [31:0] x_19_q0;
output  [10:0] x_20_address0;
output   x_20_ce0;
input  [31:0] x_20_q0;
output  [10:0] x_21_address0;
output   x_21_ce0;
input  [31:0] x_21_q0;
output  [10:0] x_22_address0;
output   x_22_ce0;
input  [31:0] x_22_q0;
output  [10:0] x_23_address0;
output   x_23_ce0;
input  [31:0] x_23_q0;
output  [10:0] x_24_address0;
output   x_24_ce0;
input  [31:0] x_24_q0;
output  [10:0] x_25_address0;
output   x_25_ce0;
input  [31:0] x_25_q0;
output  [10:0] x_26_address0;
output   x_26_ce0;
input  [31:0] x_26_q0;
output  [10:0] x_27_address0;
output   x_27_ce0;
input  [31:0] x_27_q0;
output  [10:0] x_28_address0;
output   x_28_ce0;
input  [31:0] x_28_q0;
output  [10:0] x_29_address0;
output   x_29_ce0;
input  [31:0] x_29_q0;
output  [10:0] x_30_address0;
output   x_30_ce0;
input  [31:0] x_30_q0;
output  [10:0] x_31_address0;
output   x_31_ce0;
input  [31:0] x_31_q0;
output  [31:0] add61_3177_out;
output   add61_3177_out_ap_vld;
output  [31:0] add61_3075_out;
output   add61_3075_out_ap_vld;
output  [31:0] add61_2973_out;
output   add61_2973_out_ap_vld;
output  [31:0] add61_2871_out;
output   add61_2871_out_ap_vld;
output  [31:0] add61_2769_out;
output   add61_2769_out_ap_vld;
output  [31:0] add61_2667_out;
output   add61_2667_out_ap_vld;
output  [31:0] add61_2565_out;
output   add61_2565_out_ap_vld;
output  [31:0] add61_2463_out;
output   add61_2463_out_ap_vld;
output  [31:0] add61_2361_out;
output   add61_2361_out_ap_vld;
output  [31:0] add61_2259_out;
output   add61_2259_out_ap_vld;
output  [31:0] add61_2157_out;
output   add61_2157_out_ap_vld;
output  [31:0] add61_2055_out;
output   add61_2055_out_ap_vld;
output  [31:0] add61_1953_out;
output   add61_1953_out_ap_vld;
output  [31:0] add61_1851_out;
output   add61_1851_out_ap_vld;
output  [31:0] add61_1749_out;
output   add61_1749_out_ap_vld;
output  [31:0] add61_1647_out;
output   add61_1647_out_ap_vld;
output  [31:0] add61_1545_out;
output   add61_1545_out_ap_vld;
output  [31:0] add61_1443_out;
output   add61_1443_out_ap_vld;
output  [31:0] add61_1341_out;
output   add61_1341_out_ap_vld;
output  [31:0] add61_1239_out;
output   add61_1239_out_ap_vld;
output  [31:0] add61_1137_out;
output   add61_1137_out_ap_vld;
output  [31:0] add61_1035_out;
output   add61_1035_out_ap_vld;
output  [31:0] add61_933_out;
output   add61_933_out_ap_vld;
output  [31:0] add61_831_out;
output   add61_831_out_ap_vld;
output  [31:0] add61_729_out;
output   add61_729_out_ap_vld;
output  [31:0] add61_627_out;
output   add61_627_out_ap_vld;
output  [31:0] add61_525_out;
output   add61_525_out_ap_vld;
output  [31:0] add61_423_out;
output   add61_423_out_ap_vld;
output  [31:0] add61_321_out;
output   add61_321_out_ap_vld;
output  [31:0] add61_219_out;
output   add61_219_out_ap_vld;
output  [31:0] add61_117_out;
output   add61_117_out_ap_vld;
output  [31:0] add6115_out;
output   add6115_out_ap_vld;
output  [31:0] grp_fu_735_p_din0;
output  [31:0] grp_fu_735_p_din1;
output  [1:0] grp_fu_735_p_opcode;
input  [31:0] grp_fu_735_p_dout0;
output   grp_fu_735_p_ce;
output  [31:0] grp_fu_1608_p_din0;
output  [31:0] grp_fu_1608_p_din1;
output  [1:0] grp_fu_1608_p_opcode;
input  [31:0] grp_fu_1608_p_dout0;
output   grp_fu_1608_p_ce;
output  [31:0] grp_fu_1612_p_din0;
output  [31:0] grp_fu_1612_p_din1;
output  [1:0] grp_fu_1612_p_opcode;
input  [31:0] grp_fu_1612_p_dout0;
output   grp_fu_1612_p_ce;
output  [31:0] grp_fu_1616_p_din0;
output  [31:0] grp_fu_1616_p_din1;
output  [1:0] grp_fu_1616_p_opcode;
input  [31:0] grp_fu_1616_p_dout0;
output   grp_fu_1616_p_ce;
output  [31:0] grp_fu_1620_p_din0;
output  [31:0] grp_fu_1620_p_din1;
output  [1:0] grp_fu_1620_p_opcode;
input  [31:0] grp_fu_1620_p_dout0;
output   grp_fu_1620_p_ce;
output  [31:0] grp_fu_1624_p_din0;
output  [31:0] grp_fu_1624_p_din1;
output  [1:0] grp_fu_1624_p_opcode;
input  [31:0] grp_fu_1624_p_dout0;
output   grp_fu_1624_p_ce;
output  [31:0] grp_fu_1628_p_din0;
output  [31:0] grp_fu_1628_p_din1;
output  [1:0] grp_fu_1628_p_opcode;
input  [31:0] grp_fu_1628_p_dout0;
output   grp_fu_1628_p_ce;
output  [31:0] grp_fu_1648_p_din0;
output  [31:0] grp_fu_1648_p_din1;
output  [1:0] grp_fu_1648_p_opcode;
input  [31:0] grp_fu_1648_p_dout0;
output   grp_fu_1648_p_ce;
output  [31:0] grp_fu_1632_p_din0;
output  [31:0] grp_fu_1632_p_din1;
output  [1:0] grp_fu_1632_p_opcode;
input  [31:0] grp_fu_1632_p_dout0;
output   grp_fu_1632_p_ce;
output  [31:0] grp_fu_1636_p_din0;
output  [31:0] grp_fu_1636_p_din1;
output  [1:0] grp_fu_1636_p_opcode;
input  [31:0] grp_fu_1636_p_dout0;
output   grp_fu_1636_p_ce;
output  [31:0] grp_fu_1640_p_din0;
output  [31:0] grp_fu_1640_p_din1;
output  [1:0] grp_fu_1640_p_opcode;
input  [31:0] grp_fu_1640_p_dout0;
output   grp_fu_1640_p_ce;
output  [31:0] grp_fu_1644_p_din0;
output  [31:0] grp_fu_1644_p_din1;
output  [1:0] grp_fu_1644_p_opcode;
input  [31:0] grp_fu_1644_p_dout0;
output   grp_fu_1644_p_ce;
output  [31:0] grp_fu_1652_p_din0;
output  [31:0] grp_fu_1652_p_din1;
output  [1:0] grp_fu_1652_p_opcode;
input  [31:0] grp_fu_1652_p_dout0;
output   grp_fu_1652_p_ce;
output  [31:0] grp_fu_1656_p_din0;
output  [31:0] grp_fu_1656_p_din1;
output  [1:0] grp_fu_1656_p_opcode;
input  [31:0] grp_fu_1656_p_dout0;
output   grp_fu_1656_p_ce;
output  [31:0] grp_fu_1660_p_din0;
output  [31:0] grp_fu_1660_p_din1;
output  [1:0] grp_fu_1660_p_opcode;
input  [31:0] grp_fu_1660_p_dout0;
output   grp_fu_1660_p_ce;
output  [31:0] grp_fu_1664_p_din0;
output  [31:0] grp_fu_1664_p_din1;
output  [1:0] grp_fu_1664_p_opcode;
input  [31:0] grp_fu_1664_p_dout0;
output   grp_fu_1664_p_ce;
output  [31:0] grp_fu_1668_p_din0;
output  [31:0] grp_fu_1668_p_din1;
output  [1:0] grp_fu_1668_p_opcode;
input  [31:0] grp_fu_1668_p_dout0;
output   grp_fu_1668_p_ce;
output  [31:0] grp_fu_1672_p_din0;
output  [31:0] grp_fu_1672_p_din1;
output  [1:0] grp_fu_1672_p_opcode;
input  [31:0] grp_fu_1672_p_dout0;
output   grp_fu_1672_p_ce;
output  [31:0] grp_fu_1676_p_din0;
output  [31:0] grp_fu_1676_p_din1;
output  [1:0] grp_fu_1676_p_opcode;
input  [31:0] grp_fu_1676_p_dout0;
output   grp_fu_1676_p_ce;
output  [31:0] grp_fu_1680_p_din0;
output  [31:0] grp_fu_1680_p_din1;
output  [1:0] grp_fu_1680_p_opcode;
input  [31:0] grp_fu_1680_p_dout0;
output   grp_fu_1680_p_ce;
output  [31:0] grp_fu_1684_p_din0;
output  [31:0] grp_fu_1684_p_din1;
output  [1:0] grp_fu_1684_p_opcode;
input  [31:0] grp_fu_1684_p_dout0;
output   grp_fu_1684_p_ce;
output  [31:0] grp_fu_1688_p_din0;
output  [31:0] grp_fu_1688_p_din1;
output  [1:0] grp_fu_1688_p_opcode;
input  [31:0] grp_fu_1688_p_dout0;
output   grp_fu_1688_p_ce;

reg ap_idle;
reg x_0_ce0;
reg x_1_ce0;
reg x_2_ce0;
reg x_3_ce0;
reg x_4_ce0;
reg x_5_ce0;
reg x_6_ce0;
reg x_7_ce0;
reg x_8_ce0;
reg x_9_ce0;
reg x_10_ce0;
reg x_11_ce0;
reg x_12_ce0;
reg x_13_ce0;
reg x_14_ce0;
reg x_15_ce0;
reg x_16_ce0;
reg x_17_ce0;
reg x_18_ce0;
reg x_19_ce0;
reg x_20_ce0;
reg x_21_ce0;
reg x_22_ce0;
reg x_23_ce0;
reg x_24_ce0;
reg x_25_ce0;
reg x_26_ce0;
reg x_27_ce0;
reg x_28_ce0;
reg x_29_ce0;
reg x_30_ce0;
reg x_31_ce0;
reg add61_3177_out_ap_vld;
reg add61_3075_out_ap_vld;
reg add61_2973_out_ap_vld;
reg add61_2871_out_ap_vld;
reg add61_2769_out_ap_vld;
reg add61_2667_out_ap_vld;
reg add61_2565_out_ap_vld;
reg add61_2463_out_ap_vld;
reg add61_2361_out_ap_vld;
reg add61_2259_out_ap_vld;
reg add61_2157_out_ap_vld;
reg add61_2055_out_ap_vld;
reg add61_1953_out_ap_vld;
reg add61_1851_out_ap_vld;
reg add61_1749_out_ap_vld;
reg add61_1647_out_ap_vld;
reg add61_1545_out_ap_vld;
reg add61_1443_out_ap_vld;
reg add61_1341_out_ap_vld;
reg add61_1239_out_ap_vld;
reg add61_1137_out_ap_vld;
reg add61_1035_out_ap_vld;
reg add61_933_out_ap_vld;
reg add61_831_out_ap_vld;
reg add61_729_out_ap_vld;
reg add61_627_out_ap_vld;
reg add61_525_out_ap_vld;
reg add61_423_out_ap_vld;
reg add61_321_out_ap_vld;
reg add61_219_out_ap_vld;
reg add61_117_out_ap_vld;
reg add6115_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_state15_pp0_stage2_iter4;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln785_reg_2011;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln785_fu_1244_p2;
reg   [0:0] icmp_ln785_reg_2011_pp0_iter1_reg;
reg   [0:0] icmp_ln785_reg_2011_pp0_iter2_reg;
reg   [0:0] icmp_ln785_reg_2011_pp0_iter3_reg;
reg   [0:0] icmp_ln785_reg_2011_pp0_iter4_reg;
reg   [31:0] x_0_load_reg_2175;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_state14_pp0_stage1_iter4;
wire    ap_block_state17_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] x_1_load_reg_2180;
reg   [31:0] x_2_load_reg_2185;
reg   [31:0] x_3_load_reg_2190;
reg   [31:0] x_4_load_reg_2195;
reg   [31:0] x_5_load_reg_2200;
reg   [31:0] x_6_load_reg_2205;
reg   [31:0] x_7_load_reg_2210;
reg   [31:0] x_8_load_reg_2215;
reg   [31:0] x_9_load_reg_2220;
reg   [31:0] x_10_load_reg_2225;
reg   [31:0] x_11_load_reg_2230;
reg   [31:0] x_12_load_reg_2235;
reg   [31:0] x_13_load_reg_2240;
reg   [31:0] x_14_load_reg_2245;
reg   [31:0] x_15_load_reg_2250;
reg   [31:0] x_16_load_reg_2255;
reg   [31:0] x_17_load_reg_2260;
reg   [31:0] x_18_load_reg_2265;
reg   [31:0] x_19_load_reg_2270;
reg   [31:0] x_20_load_reg_2275;
reg   [31:0] x_21_load_reg_2280;
reg   [31:0] x_22_load_reg_2285;
reg   [31:0] x_23_load_reg_2290;
reg   [31:0] x_24_load_reg_2295;
reg   [31:0] x_25_load_reg_2300;
reg   [31:0] x_26_load_reg_2305;
reg   [31:0] x_27_load_reg_2310;
reg   [31:0] x_28_load_reg_2315;
reg   [31:0] x_29_load_reg_2320;
reg   [31:0] x_30_load_reg_2325;
reg   [31:0] x_31_load_reg_2330;
reg   [31:0] diff_reg_2335;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] diff_1_reg_2341;
reg   [31:0] diff_2_reg_2347;
reg   [31:0] diff_3_reg_2353;
reg   [31:0] diff_4_reg_2359;
reg   [31:0] diff_5_reg_2365;
reg   [31:0] diff_6_reg_2371;
reg   [31:0] diff_7_reg_2377;
reg   [31:0] diff_8_reg_2383;
reg   [31:0] diff_9_reg_2389;
reg   [31:0] diff_10_reg_2395;
reg   [31:0] diff_11_reg_2401;
reg   [31:0] diff_12_reg_2407;
reg   [31:0] diff_13_reg_2413;
reg   [31:0] diff_14_reg_2419;
reg   [31:0] diff_15_reg_2425;
reg   [31:0] diff_16_reg_2431;
reg   [31:0] diff_17_reg_2437;
reg   [31:0] diff_18_reg_2443;
reg   [31:0] diff_19_reg_2449;
reg   [31:0] diff_20_reg_2455;
reg   [31:0] diff_21_reg_2461;
reg   [31:0] diff_22_reg_2467;
reg   [31:0] diff_23_reg_2473;
reg   [31:0] diff_24_reg_2479;
reg   [31:0] diff_25_reg_2485;
reg   [31:0] diff_26_reg_2491;
reg   [31:0] diff_27_reg_2497;
reg   [31:0] diff_28_reg_2503;
reg   [31:0] diff_29_reg_2509;
reg   [31:0] diff_30_reg_2515;
reg   [31:0] diff_31_reg_2521;
wire   [31:0] grp_fu_1032_p2;
reg   [31:0] mul_reg_2527;
wire   [31:0] grp_fu_1036_p2;
reg   [31:0] mul_1_reg_2532;
wire   [31:0] grp_fu_1040_p2;
reg   [31:0] mul_2_reg_2537;
wire   [31:0] grp_fu_1044_p2;
reg   [31:0] mul_3_reg_2542;
wire   [31:0] grp_fu_1048_p2;
reg   [31:0] mul_4_reg_2547;
wire   [31:0] grp_fu_1052_p2;
reg   [31:0] mul_5_reg_2552;
wire   [31:0] grp_fu_1056_p2;
reg   [31:0] mul_6_reg_2557;
wire   [31:0] grp_fu_1060_p2;
reg   [31:0] mul_7_reg_2562;
wire   [31:0] grp_fu_1064_p2;
reg   [31:0] mul_8_reg_2567;
wire   [31:0] grp_fu_1068_p2;
reg   [31:0] mul_9_reg_2572;
wire   [31:0] grp_fu_1072_p2;
reg   [31:0] mul_10_reg_2577;
reg   [31:0] mul_11_reg_2637;
reg   [31:0] mul_12_reg_2642;
reg   [31:0] mul_13_reg_2647;
reg   [31:0] mul_14_reg_2652;
reg   [31:0] mul_15_reg_2657;
reg   [31:0] mul_16_reg_2662;
reg   [31:0] mul_17_reg_2667;
reg   [31:0] mul_18_reg_2672;
reg   [31:0] mul_19_reg_2677;
reg   [31:0] mul_20_reg_2682;
reg   [31:0] mul_21_reg_2687;
reg   [31:0] mul_22_reg_2747;
reg   [31:0] mul_23_reg_2752;
reg   [31:0] mul_24_reg_2757;
reg   [31:0] mul_25_reg_2762;
reg   [31:0] mul_26_reg_2767;
reg   [31:0] mul_27_reg_2772;
reg   [31:0] mul_28_reg_2777;
reg   [31:0] mul_29_reg_2782;
reg   [31:0] mul_30_reg_2787;
reg   [31:0] mul_s_reg_2792;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln792_fu_1260_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] add6115_fu_166;
reg   [31:0] ap_sig_allocacmp_add6115_load;
wire    ap_loop_init;
wire    ap_block_pp0_stage1;
reg   [31:0] add61_117_fu_170;
reg   [31:0] ap_sig_allocacmp_add61_117_load;
reg   [31:0] add61_219_fu_174;
reg   [31:0] ap_sig_allocacmp_add61_219_load;
reg   [31:0] add61_321_fu_178;
reg   [31:0] ap_sig_allocacmp_add61_321_load;
reg   [31:0] add61_423_fu_182;
reg   [31:0] ap_sig_allocacmp_add61_423_load;
reg   [31:0] add61_525_fu_186;
reg   [31:0] ap_sig_allocacmp_add61_525_load;
reg   [31:0] add61_627_fu_190;
reg   [31:0] ap_sig_allocacmp_add61_627_load;
reg   [31:0] add61_729_fu_194;
reg   [31:0] ap_sig_allocacmp_add61_729_load;
reg   [31:0] add61_831_fu_198;
reg   [31:0] ap_sig_allocacmp_add61_831_load;
reg   [31:0] add61_933_fu_202;
reg   [31:0] ap_sig_allocacmp_add61_933_load;
reg   [31:0] add61_1035_fu_206;
reg   [31:0] ap_sig_allocacmp_add61_1035_load;
reg   [31:0] add61_1137_fu_210;
reg   [31:0] ap_sig_allocacmp_add61_1137_load;
reg   [31:0] add61_1239_fu_214;
reg   [31:0] ap_sig_allocacmp_add61_1239_load;
reg   [31:0] add61_1341_fu_218;
reg   [31:0] ap_sig_allocacmp_add61_1341_load;
reg   [31:0] add61_1443_fu_222;
reg   [31:0] ap_sig_allocacmp_add61_1443_load;
reg   [31:0] add61_1545_fu_226;
reg   [31:0] ap_sig_allocacmp_add61_1545_load;
reg   [31:0] add61_1647_fu_230;
reg   [31:0] ap_sig_allocacmp_add61_1647_load;
reg   [31:0] add61_1749_fu_234;
reg   [31:0] ap_sig_allocacmp_add61_1749_load;
reg   [31:0] add61_1851_fu_238;
reg   [31:0] ap_sig_allocacmp_add61_1851_load;
reg   [31:0] add61_1953_fu_242;
reg   [31:0] ap_sig_allocacmp_add61_1953_load;
reg   [31:0] add61_2055_fu_246;
reg   [31:0] ap_sig_allocacmp_add61_2055_load;
reg   [31:0] add61_2157_fu_250;
reg   [31:0] ap_sig_allocacmp_add61_2157_load;
reg   [31:0] add61_2259_fu_254;
reg   [31:0] ap_sig_allocacmp_add61_2259_load;
reg   [31:0] add61_2361_fu_258;
reg   [31:0] ap_sig_allocacmp_add61_2361_load;
reg   [31:0] add61_2463_fu_262;
reg   [31:0] ap_sig_allocacmp_add61_2463_load;
reg   [31:0] add61_2565_fu_266;
reg   [31:0] ap_sig_allocacmp_add61_2565_load;
reg   [31:0] add61_2667_fu_270;
reg   [31:0] ap_sig_allocacmp_add61_2667_load;
reg   [31:0] add61_2769_fu_274;
reg   [31:0] ap_sig_allocacmp_add61_2769_load;
reg   [31:0] add61_2871_fu_278;
reg   [31:0] ap_sig_allocacmp_add61_2871_load;
reg   [31:0] add61_2973_fu_282;
reg   [31:0] ap_sig_allocacmp_add61_2973_load;
reg   [31:0] add61_3075_fu_286;
reg   [31:0] ap_sig_allocacmp_add61_3075_load;
reg   [31:0] add61_3177_fu_290;
reg   [31:0] ap_sig_allocacmp_add61_3177_load;
reg   [15:0] idx_fu_294;
wire   [15:0] add_ln785_fu_1296_p2;
reg   [15:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_944_p0;
reg   [31:0] grp_fu_944_p1;
wire    ap_block_pp0_stage2;
reg   [31:0] grp_fu_948_p0;
reg   [31:0] grp_fu_948_p1;
reg   [31:0] grp_fu_952_p0;
reg   [31:0] grp_fu_952_p1;
reg   [31:0] grp_fu_956_p0;
reg   [31:0] grp_fu_956_p1;
reg   [31:0] grp_fu_960_p0;
reg   [31:0] grp_fu_960_p1;
reg   [31:0] grp_fu_964_p0;
reg   [31:0] grp_fu_964_p1;
reg   [31:0] grp_fu_968_p0;
reg   [31:0] grp_fu_968_p1;
reg   [31:0] grp_fu_972_p0;
reg   [31:0] grp_fu_972_p1;
reg   [31:0] grp_fu_976_p0;
reg   [31:0] grp_fu_976_p1;
reg   [31:0] grp_fu_980_p0;
reg   [31:0] grp_fu_980_p1;
reg   [31:0] grp_fu_984_p0;
reg   [31:0] grp_fu_984_p1;
reg   [31:0] grp_fu_988_p0;
reg   [31:0] grp_fu_988_p1;
reg   [31:0] grp_fu_992_p0;
reg   [31:0] grp_fu_992_p1;
reg   [31:0] grp_fu_996_p0;
reg   [31:0] grp_fu_996_p1;
reg   [31:0] grp_fu_1000_p0;
reg   [31:0] grp_fu_1000_p1;
reg   [31:0] grp_fu_1004_p0;
reg   [31:0] grp_fu_1004_p1;
reg   [31:0] grp_fu_1008_p0;
reg   [31:0] grp_fu_1008_p1;
reg   [31:0] grp_fu_1012_p0;
reg   [31:0] grp_fu_1012_p1;
reg   [31:0] grp_fu_1016_p0;
reg   [31:0] grp_fu_1016_p1;
reg   [31:0] grp_fu_1020_p0;
reg   [31:0] grp_fu_1020_p1;
reg   [31:0] grp_fu_1024_p0;
reg   [31:0] grp_fu_1024_p1;
reg   [31:0] grp_fu_1032_p0;
reg   [31:0] grp_fu_1032_p1;
reg   [31:0] grp_fu_1036_p0;
reg   [31:0] grp_fu_1036_p1;
reg   [31:0] grp_fu_1040_p0;
reg   [31:0] grp_fu_1040_p1;
reg   [31:0] grp_fu_1044_p0;
reg   [31:0] grp_fu_1044_p1;
reg   [31:0] grp_fu_1048_p0;
reg   [31:0] grp_fu_1048_p1;
reg   [31:0] grp_fu_1052_p0;
reg   [31:0] grp_fu_1052_p1;
reg   [31:0] grp_fu_1056_p0;
reg   [31:0] grp_fu_1056_p1;
reg   [31:0] grp_fu_1060_p0;
reg   [31:0] grp_fu_1060_p1;
reg   [31:0] grp_fu_1064_p0;
reg   [31:0] grp_fu_1064_p1;
reg   [31:0] grp_fu_1068_p0;
reg   [31:0] grp_fu_1068_p1;
reg   [31:0] grp_fu_1072_p0;
reg   [31:0] grp_fu_1072_p1;
wire   [10:0] lshr_ln4_fu_1250_p4;
reg   [1:0] grp_fu_944_opcode;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage0_00001;
reg   [1:0] grp_fu_948_opcode;
reg   [1:0] grp_fu_952_opcode;
reg   [1:0] grp_fu_956_opcode;
reg   [1:0] grp_fu_960_opcode;
reg   [1:0] grp_fu_964_opcode;
reg   [1:0] grp_fu_968_opcode;
reg   [1:0] grp_fu_972_opcode;
reg   [1:0] grp_fu_976_opcode;
reg   [1:0] grp_fu_980_opcode;
reg   [1:0] grp_fu_984_opcode;
reg   [1:0] grp_fu_988_opcode;
reg   [1:0] grp_fu_992_opcode;
reg   [1:0] grp_fu_996_opcode;
reg   [1:0] grp_fu_1000_opcode;
reg   [1:0] grp_fu_1004_opcode;
reg   [1:0] grp_fu_1008_opcode;
reg   [1:0] grp_fu_1012_opcode;
reg   [1:0] grp_fu_1016_opcode;
reg   [1:0] grp_fu_1020_opcode;
reg   [1:0] grp_fu_1024_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter4_stage1;
reg    ap_idle_pp0_0to3;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1032_p0),
    .din1(grp_fu_1032_p1),
    .ce(1'b1),
    .dout(grp_fu_1032_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1036_p0),
    .din1(grp_fu_1036_p1),
    .ce(1'b1),
    .dout(grp_fu_1036_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1040_p0),
    .din1(grp_fu_1040_p1),
    .ce(1'b1),
    .dout(grp_fu_1040_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1044_p0),
    .din1(grp_fu_1044_p1),
    .ce(1'b1),
    .dout(grp_fu_1044_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1048_p0),
    .din1(grp_fu_1048_p1),
    .ce(1'b1),
    .dout(grp_fu_1048_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1052_p0),
    .din1(grp_fu_1052_p1),
    .ce(1'b1),
    .dout(grp_fu_1052_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1056_p0),
    .din1(grp_fu_1056_p1),
    .ce(1'b1),
    .dout(grp_fu_1056_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U175(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1060_p0),
    .din1(grp_fu_1060_p1),
    .ce(1'b1),
    .dout(grp_fu_1060_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1064_p0),
    .din1(grp_fu_1064_p1),
    .ce(1'b1),
    .dout(grp_fu_1064_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1068_p0),
    .din1(grp_fu_1068_p1),
    .ce(1'b1),
    .dout(grp_fu_1068_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1072_p0),
    .din1(grp_fu_1072_p1),
    .ce(1'b1),
    .dout(grp_fu_1072_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add6115_fu_166 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add6115_fu_166 <= grp_fu_1648_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add61_1035_fu_206 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add61_1035_fu_206 <= grp_fu_1628_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_1137_fu_210 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_1137_fu_210 <= grp_fu_1632_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add61_117_fu_170 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add61_117_fu_170 <= grp_fu_1680_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_1239_fu_214 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_1239_fu_214 <= grp_fu_1636_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_1341_fu_218 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_1341_fu_218 <= grp_fu_1640_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_1443_fu_222 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_1443_fu_222 <= grp_fu_1644_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_1545_fu_226 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_1545_fu_226 <= grp_fu_1652_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_1647_fu_230 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_1647_fu_230 <= grp_fu_1656_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_1749_fu_234 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_1749_fu_234 <= grp_fu_1660_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_1851_fu_238 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_1851_fu_238 <= grp_fu_1664_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_1953_fu_242 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_1953_fu_242 <= grp_fu_1668_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_2055_fu_246 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_2055_fu_246 <= grp_fu_1672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_2157_fu_250 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_2157_fu_250 <= grp_fu_1676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add61_219_fu_174 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add61_219_fu_174 <= grp_fu_1684_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_2259_fu_254 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_2259_fu_254 <= grp_fu_1680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_2361_fu_258 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_2361_fu_258 <= grp_fu_1684_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_2463_fu_262 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_2463_fu_262 <= grp_fu_1688_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_2565_fu_266 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_2565_fu_266 <= grp_fu_735_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_2667_fu_270 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_2667_fu_270 <= grp_fu_1608_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_2769_fu_274 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_2769_fu_274 <= grp_fu_1612_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_2871_fu_278 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_2871_fu_278 <= grp_fu_1616_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_2973_fu_282 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_2973_fu_282 <= grp_fu_1620_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_3075_fu_286 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_3075_fu_286 <= grp_fu_1624_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add61_3177_fu_290 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add61_3177_fu_290 <= grp_fu_1628_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add61_321_fu_178 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add61_321_fu_178 <= grp_fu_1688_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add61_423_fu_182 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add61_423_fu_182 <= grp_fu_735_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add61_525_fu_186 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add61_525_fu_186 <= grp_fu_1608_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add61_627_fu_190 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add61_627_fu_190 <= grp_fu_1612_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add61_729_fu_194 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add61_729_fu_194 <= grp_fu_1616_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add61_831_fu_198 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add61_831_fu_198 <= grp_fu_1620_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add61_933_fu_202 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add61_933_fu_202 <= grp_fu_1624_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage1) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage1) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage1) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage1) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln785_fu_1244_p2 == 1'd1))) begin
            idx_fu_294 <= add_ln785_fu_1296_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_294 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        diff_10_reg_2395 <= grp_fu_1676_p_dout0;
        diff_11_reg_2401 <= grp_fu_1680_p_dout0;
        diff_12_reg_2407 <= grp_fu_1684_p_dout0;
        diff_13_reg_2413 <= grp_fu_1688_p_dout0;
        diff_14_reg_2419 <= grp_fu_735_p_dout0;
        diff_15_reg_2425 <= grp_fu_1608_p_dout0;
        diff_16_reg_2431 <= grp_fu_1612_p_dout0;
        diff_17_reg_2437 <= grp_fu_1616_p_dout0;
        diff_18_reg_2443 <= grp_fu_1620_p_dout0;
        diff_19_reg_2449 <= grp_fu_1624_p_dout0;
        diff_1_reg_2341 <= grp_fu_1636_p_dout0;
        diff_20_reg_2455 <= grp_fu_1628_p_dout0;
        diff_2_reg_2347 <= grp_fu_1640_p_dout0;
        diff_3_reg_2353 <= grp_fu_1644_p_dout0;
        diff_4_reg_2359 <= grp_fu_1652_p_dout0;
        diff_5_reg_2365 <= grp_fu_1656_p_dout0;
        diff_6_reg_2371 <= grp_fu_1660_p_dout0;
        diff_7_reg_2377 <= grp_fu_1664_p_dout0;
        diff_8_reg_2383 <= grp_fu_1668_p_dout0;
        diff_9_reg_2389 <= grp_fu_1672_p_dout0;
        diff_reg_2335 <= grp_fu_1632_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        diff_21_reg_2461 <= grp_fu_1632_p_dout0;
        diff_22_reg_2467 <= grp_fu_1636_p_dout0;
        diff_23_reg_2473 <= grp_fu_1640_p_dout0;
        diff_24_reg_2479 <= grp_fu_1644_p_dout0;
        diff_25_reg_2485 <= grp_fu_1652_p_dout0;
        diff_26_reg_2491 <= grp_fu_1656_p_dout0;
        diff_27_reg_2497 <= grp_fu_1660_p_dout0;
        diff_28_reg_2503 <= grp_fu_1664_p_dout0;
        diff_29_reg_2509 <= grp_fu_1668_p_dout0;
        diff_30_reg_2515 <= grp_fu_1672_p_dout0;
        diff_31_reg_2521 <= grp_fu_1676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln785_reg_2011 <= icmp_ln785_fu_1244_p2;
        icmp_ln785_reg_2011_pp0_iter1_reg <= icmp_ln785_reg_2011;
        icmp_ln785_reg_2011_pp0_iter2_reg <= icmp_ln785_reg_2011_pp0_iter1_reg;
        icmp_ln785_reg_2011_pp0_iter3_reg <= icmp_ln785_reg_2011_pp0_iter2_reg;
        icmp_ln785_reg_2011_pp0_iter4_reg <= icmp_ln785_reg_2011_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_10_reg_2577 <= grp_fu_1072_p2;
        mul_1_reg_2532 <= grp_fu_1036_p2;
        mul_2_reg_2537 <= grp_fu_1040_p2;
        mul_3_reg_2542 <= grp_fu_1044_p2;
        mul_4_reg_2547 <= grp_fu_1048_p2;
        mul_5_reg_2552 <= grp_fu_1052_p2;
        mul_6_reg_2557 <= grp_fu_1056_p2;
        mul_7_reg_2562 <= grp_fu_1060_p2;
        mul_8_reg_2567 <= grp_fu_1064_p2;
        mul_9_reg_2572 <= grp_fu_1068_p2;
        mul_reg_2527 <= grp_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_11_reg_2637 <= grp_fu_1032_p2;
        mul_12_reg_2642 <= grp_fu_1036_p2;
        mul_13_reg_2647 <= grp_fu_1040_p2;
        mul_14_reg_2652 <= grp_fu_1044_p2;
        mul_15_reg_2657 <= grp_fu_1048_p2;
        mul_16_reg_2662 <= grp_fu_1052_p2;
        mul_17_reg_2667 <= grp_fu_1056_p2;
        mul_18_reg_2672 <= grp_fu_1060_p2;
        mul_19_reg_2677 <= grp_fu_1064_p2;
        mul_20_reg_2682 <= grp_fu_1068_p2;
        mul_21_reg_2687 <= grp_fu_1072_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_22_reg_2747 <= grp_fu_1032_p2;
        mul_23_reg_2752 <= grp_fu_1036_p2;
        mul_24_reg_2757 <= grp_fu_1040_p2;
        mul_25_reg_2762 <= grp_fu_1044_p2;
        mul_26_reg_2767 <= grp_fu_1048_p2;
        mul_27_reg_2772 <= grp_fu_1052_p2;
        mul_28_reg_2777 <= grp_fu_1056_p2;
        mul_29_reg_2782 <= grp_fu_1060_p2;
        mul_30_reg_2787 <= grp_fu_1064_p2;
        mul_s_reg_2792 <= grp_fu_1068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_0_load_reg_2175 <= x_0_q0;
        x_10_load_reg_2225 <= x_10_q0;
        x_11_load_reg_2230 <= x_11_q0;
        x_12_load_reg_2235 <= x_12_q0;
        x_13_load_reg_2240 <= x_13_q0;
        x_14_load_reg_2245 <= x_14_q0;
        x_15_load_reg_2250 <= x_15_q0;
        x_16_load_reg_2255 <= x_16_q0;
        x_17_load_reg_2260 <= x_17_q0;
        x_18_load_reg_2265 <= x_18_q0;
        x_19_load_reg_2270 <= x_19_q0;
        x_1_load_reg_2180 <= x_1_q0;
        x_20_load_reg_2275 <= x_20_q0;
        x_21_load_reg_2280 <= x_21_q0;
        x_22_load_reg_2285 <= x_22_q0;
        x_23_load_reg_2290 <= x_23_q0;
        x_24_load_reg_2295 <= x_24_q0;
        x_25_load_reg_2300 <= x_25_q0;
        x_26_load_reg_2305 <= x_26_q0;
        x_27_load_reg_2310 <= x_27_q0;
        x_28_load_reg_2315 <= x_28_q0;
        x_29_load_reg_2320 <= x_29_q0;
        x_2_load_reg_2185 <= x_2_q0;
        x_30_load_reg_2325 <= x_30_q0;
        x_31_load_reg_2330 <= x_31_q0;
        x_3_load_reg_2190 <= x_3_q0;
        x_4_load_reg_2195 <= x_4_q0;
        x_5_load_reg_2200 <= x_5_q0;
        x_6_load_reg_2205 <= x_6_q0;
        x_7_load_reg_2210 <= x_7_q0;
        x_8_load_reg_2215 <= x_8_q0;
        x_9_load_reg_2220 <= x_9_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add6115_out_ap_vld = 1'b1;
    end else begin
        add6115_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_1035_out_ap_vld = 1'b1;
    end else begin
        add61_1035_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_1137_out_ap_vld = 1'b1;
    end else begin
        add61_1137_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_117_out_ap_vld = 1'b1;
    end else begin
        add61_117_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_1239_out_ap_vld = 1'b1;
    end else begin
        add61_1239_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_1341_out_ap_vld = 1'b1;
    end else begin
        add61_1341_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_1443_out_ap_vld = 1'b1;
    end else begin
        add61_1443_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_1545_out_ap_vld = 1'b1;
    end else begin
        add61_1545_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_1647_out_ap_vld = 1'b1;
    end else begin
        add61_1647_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_1749_out_ap_vld = 1'b1;
    end else begin
        add61_1749_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_1851_out_ap_vld = 1'b1;
    end else begin
        add61_1851_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_1953_out_ap_vld = 1'b1;
    end else begin
        add61_1953_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_2055_out_ap_vld = 1'b1;
    end else begin
        add61_2055_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_2157_out_ap_vld = 1'b1;
    end else begin
        add61_2157_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_219_out_ap_vld = 1'b1;
    end else begin
        add61_219_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_2259_out_ap_vld = 1'b1;
    end else begin
        add61_2259_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_2361_out_ap_vld = 1'b1;
    end else begin
        add61_2361_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_2463_out_ap_vld = 1'b1;
    end else begin
        add61_2463_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_2565_out_ap_vld = 1'b1;
    end else begin
        add61_2565_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_2667_out_ap_vld = 1'b1;
    end else begin
        add61_2667_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_2769_out_ap_vld = 1'b1;
    end else begin
        add61_2769_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_2871_out_ap_vld = 1'b1;
    end else begin
        add61_2871_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_2973_out_ap_vld = 1'b1;
    end else begin
        add61_2973_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_3075_out_ap_vld = 1'b1;
    end else begin
        add61_3075_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_3177_out_ap_vld = 1'b1;
    end else begin
        add61_3177_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_321_out_ap_vld = 1'b1;
    end else begin
        add61_321_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_423_out_ap_vld = 1'b1;
    end else begin
        add61_423_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_525_out_ap_vld = 1'b1;
    end else begin
        add61_525_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_627_out_ap_vld = 1'b1;
    end else begin
        add61_627_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_729_out_ap_vld = 1'b1;
    end else begin
        add61_729_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_831_out_ap_vld = 1'b1;
    end else begin
        add61_831_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        add61_933_out_ap_vld = 1'b1;
    end else begin
        add61_933_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln785_reg_2011 == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln785_reg_2011_pp0_iter4_reg == 1'd0))) begin
        ap_condition_exit_pp0_iter4_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add6115_load = grp_fu_1648_p_dout0;
    end else begin
        ap_sig_allocacmp_add6115_load = add6115_fu_166;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add61_1035_load = grp_fu_1628_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_1035_load = add61_1035_fu_206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_1137_load = grp_fu_1632_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_1137_load = add61_1137_fu_210;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add61_117_load = grp_fu_1680_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_117_load = add61_117_fu_170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_1239_load = grp_fu_1636_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_1239_load = add61_1239_fu_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_1341_load = grp_fu_1640_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_1341_load = add61_1341_fu_218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_1443_load = grp_fu_1644_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_1443_load = add61_1443_fu_222;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_1545_load = grp_fu_1652_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_1545_load = add61_1545_fu_226;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_1647_load = grp_fu_1656_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_1647_load = add61_1647_fu_230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_1749_load = grp_fu_1660_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_1749_load = add61_1749_fu_234;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_1851_load = grp_fu_1664_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_1851_load = add61_1851_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_1953_load = grp_fu_1668_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_1953_load = add61_1953_fu_242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_2055_load = grp_fu_1672_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_2055_load = add61_2055_fu_246;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_2157_load = grp_fu_1676_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_2157_load = add61_2157_fu_250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add61_219_load = grp_fu_1684_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_219_load = add61_219_fu_174;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_2259_load = grp_fu_1680_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_2259_load = add61_2259_fu_254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_2361_load = grp_fu_1684_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_2361_load = add61_2361_fu_258;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_2463_load = grp_fu_1688_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_2463_load = add61_2463_fu_262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_2565_load = grp_fu_735_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_2565_load = add61_2565_fu_266;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_2667_load = grp_fu_1608_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_2667_load = add61_2667_fu_270;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_2769_load = grp_fu_1612_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_2769_load = add61_2769_fu_274;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_2871_load = grp_fu_1616_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_2871_load = add61_2871_fu_278;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_2973_load = grp_fu_1620_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_2973_load = add61_2973_fu_282;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_3075_load = grp_fu_1624_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_3075_load = add61_3075_fu_286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add61_3177_load = grp_fu_1628_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_3177_load = add61_3177_fu_290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add61_321_load = grp_fu_1688_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_321_load = add61_321_fu_178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add61_423_load = grp_fu_735_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_423_load = add61_423_fu_182;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add61_525_load = grp_fu_1608_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_525_load = add61_525_fu_186;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add61_627_load = grp_fu_1612_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_627_load = add61_627_fu_190;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add61_729_load = grp_fu_1616_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_729_load = add61_729_fu_194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add61_831_load = grp_fu_1620_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_831_load = add61_831_fu_198;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add61_933_load = grp_fu_1624_p_dout0;
    end else begin
        ap_sig_allocacmp_add61_933_load = add61_933_fu_202;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_294;
    end
end

always @ (*) begin
    if (((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1000_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1000_opcode = 2'd0;
    end else begin
        grp_fu_1000_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1000_p0 = ap_sig_allocacmp_add61_2565_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1000_p0 = ap_sig_allocacmp_add61_423_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1000_p0 = x_14_load_reg_2245;
    end else begin
        grp_fu_1000_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1000_p1 = mul_25_reg_2762;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1000_p1 = mul_4_reg_2547;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1000_p1 = mean;
    end else begin
        grp_fu_1000_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1004_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1004_opcode = 2'd0;
    end else begin
        grp_fu_1004_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1004_p0 = ap_sig_allocacmp_add61_2667_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1004_p0 = ap_sig_allocacmp_add61_525_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1004_p0 = x_15_load_reg_2250;
    end else begin
        grp_fu_1004_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1004_p1 = mul_26_reg_2767;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1004_p1 = mul_5_reg_2552;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1004_p1 = mean;
    end else begin
        grp_fu_1004_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1008_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1008_opcode = 2'd0;
    end else begin
        grp_fu_1008_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1008_p0 = ap_sig_allocacmp_add61_2769_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1008_p0 = ap_sig_allocacmp_add61_627_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1008_p0 = x_16_load_reg_2255;
    end else begin
        grp_fu_1008_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1008_p1 = mul_27_reg_2772;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1008_p1 = mul_6_reg_2557;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1008_p1 = mean;
    end else begin
        grp_fu_1008_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1012_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1012_opcode = 2'd0;
    end else begin
        grp_fu_1012_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1012_p0 = ap_sig_allocacmp_add61_2871_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1012_p0 = ap_sig_allocacmp_add61_729_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1012_p0 = x_17_load_reg_2260;
    end else begin
        grp_fu_1012_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1012_p1 = mul_28_reg_2777;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1012_p1 = mul_7_reg_2562;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1012_p1 = mean;
    end else begin
        grp_fu_1012_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1016_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1016_opcode = 2'd0;
    end else begin
        grp_fu_1016_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1016_p0 = ap_sig_allocacmp_add61_2973_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1016_p0 = ap_sig_allocacmp_add61_831_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1016_p0 = x_18_load_reg_2265;
    end else begin
        grp_fu_1016_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1016_p1 = mul_29_reg_2782;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1016_p1 = mul_8_reg_2567;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1016_p1 = mean;
    end else begin
        grp_fu_1016_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1020_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1020_opcode = 2'd0;
    end else begin
        grp_fu_1020_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1020_p0 = ap_sig_allocacmp_add61_3075_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1020_p0 = ap_sig_allocacmp_add61_933_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1020_p0 = x_19_load_reg_2270;
    end else begin
        grp_fu_1020_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1020_p1 = mul_30_reg_2787;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1020_p1 = mul_9_reg_2572;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1020_p1 = mean;
    end else begin
        grp_fu_1020_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1024_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1024_opcode = 2'd0;
    end else begin
        grp_fu_1024_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1024_p0 = ap_sig_allocacmp_add61_3177_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1024_p0 = ap_sig_allocacmp_add61_1035_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1024_p0 = x_20_load_reg_2275;
    end else begin
        grp_fu_1024_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1024_p1 = mul_s_reg_2792;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1024_p1 = mul_10_reg_2577;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1024_p1 = mean;
    end else begin
        grp_fu_1024_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1032_p0 = diff_22_reg_2467;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1032_p0 = diff_11_reg_2401;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1032_p0 = diff_reg_2335;
        end else begin
            grp_fu_1032_p0 = 'bx;
        end
    end else begin
        grp_fu_1032_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1032_p1 = diff_22_reg_2467;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1032_p1 = diff_11_reg_2401;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1032_p1 = diff_reg_2335;
        end else begin
            grp_fu_1032_p1 = 'bx;
        end
    end else begin
        grp_fu_1032_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1036_p0 = diff_23_reg_2473;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1036_p0 = diff_12_reg_2407;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1036_p0 = diff_1_reg_2341;
        end else begin
            grp_fu_1036_p0 = 'bx;
        end
    end else begin
        grp_fu_1036_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1036_p1 = diff_23_reg_2473;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1036_p1 = diff_12_reg_2407;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1036_p1 = diff_1_reg_2341;
        end else begin
            grp_fu_1036_p1 = 'bx;
        end
    end else begin
        grp_fu_1036_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1040_p0 = diff_24_reg_2479;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1040_p0 = diff_13_reg_2413;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1040_p0 = diff_2_reg_2347;
        end else begin
            grp_fu_1040_p0 = 'bx;
        end
    end else begin
        grp_fu_1040_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1040_p1 = diff_24_reg_2479;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1040_p1 = diff_13_reg_2413;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1040_p1 = diff_2_reg_2347;
        end else begin
            grp_fu_1040_p1 = 'bx;
        end
    end else begin
        grp_fu_1040_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1044_p0 = diff_25_reg_2485;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1044_p0 = diff_14_reg_2419;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1044_p0 = diff_3_reg_2353;
        end else begin
            grp_fu_1044_p0 = 'bx;
        end
    end else begin
        grp_fu_1044_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1044_p1 = diff_25_reg_2485;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1044_p1 = diff_14_reg_2419;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1044_p1 = diff_3_reg_2353;
        end else begin
            grp_fu_1044_p1 = 'bx;
        end
    end else begin
        grp_fu_1044_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1048_p0 = diff_26_reg_2491;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1048_p0 = diff_15_reg_2425;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1048_p0 = diff_4_reg_2359;
        end else begin
            grp_fu_1048_p0 = 'bx;
        end
    end else begin
        grp_fu_1048_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1048_p1 = diff_26_reg_2491;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1048_p1 = diff_15_reg_2425;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1048_p1 = diff_4_reg_2359;
        end else begin
            grp_fu_1048_p1 = 'bx;
        end
    end else begin
        grp_fu_1048_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1052_p0 = diff_27_reg_2497;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1052_p0 = diff_16_reg_2431;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1052_p0 = diff_5_reg_2365;
        end else begin
            grp_fu_1052_p0 = 'bx;
        end
    end else begin
        grp_fu_1052_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1052_p1 = diff_27_reg_2497;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1052_p1 = diff_16_reg_2431;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1052_p1 = diff_5_reg_2365;
        end else begin
            grp_fu_1052_p1 = 'bx;
        end
    end else begin
        grp_fu_1052_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1056_p0 = diff_28_reg_2503;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1056_p0 = diff_17_reg_2437;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1056_p0 = diff_6_reg_2371;
        end else begin
            grp_fu_1056_p0 = 'bx;
        end
    end else begin
        grp_fu_1056_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1056_p1 = diff_28_reg_2503;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1056_p1 = diff_17_reg_2437;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1056_p1 = diff_6_reg_2371;
        end else begin
            grp_fu_1056_p1 = 'bx;
        end
    end else begin
        grp_fu_1056_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1060_p0 = diff_29_reg_2509;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1060_p0 = diff_18_reg_2443;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1060_p0 = diff_7_reg_2377;
        end else begin
            grp_fu_1060_p0 = 'bx;
        end
    end else begin
        grp_fu_1060_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1060_p1 = diff_29_reg_2509;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1060_p1 = diff_18_reg_2443;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1060_p1 = diff_7_reg_2377;
        end else begin
            grp_fu_1060_p1 = 'bx;
        end
    end else begin
        grp_fu_1060_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1064_p0 = diff_30_reg_2515;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1064_p0 = diff_19_reg_2449;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1064_p0 = diff_8_reg_2383;
        end else begin
            grp_fu_1064_p0 = 'bx;
        end
    end else begin
        grp_fu_1064_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1064_p1 = diff_30_reg_2515;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1064_p1 = diff_19_reg_2449;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1064_p1 = diff_8_reg_2383;
        end else begin
            grp_fu_1064_p1 = 'bx;
        end
    end else begin
        grp_fu_1064_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1068_p0 = diff_31_reg_2521;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1068_p0 = diff_20_reg_2455;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1068_p0 = diff_9_reg_2389;
        end else begin
            grp_fu_1068_p0 = 'bx;
        end
    end else begin
        grp_fu_1068_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1068_p1 = diff_31_reg_2521;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1068_p1 = diff_20_reg_2455;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1068_p1 = diff_9_reg_2389;
        end else begin
            grp_fu_1068_p1 = 'bx;
        end
    end else begin
        grp_fu_1068_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1072_p0 = diff_21_reg_2461;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1072_p0 = diff_10_reg_2395;
        end else begin
            grp_fu_1072_p0 = 'bx;
        end
    end else begin
        grp_fu_1072_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1072_p1 = diff_21_reg_2461;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1072_p1 = diff_10_reg_2395;
        end else begin
            grp_fu_1072_p1 = 'bx;
        end
    end else begin
        grp_fu_1072_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_944_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_944_opcode = 2'd0;
    end else begin
        grp_fu_944_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_944_p0 = ap_sig_allocacmp_add61_1137_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_944_p0 = x_21_load_reg_2280;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_944_p0 = x_0_load_reg_2175;
    end else begin
        grp_fu_944_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_944_p1 = mul_11_reg_2637;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_944_p1 = mean;
    end else begin
        grp_fu_944_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_948_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_948_opcode = 2'd0;
    end else begin
        grp_fu_948_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_948_p0 = ap_sig_allocacmp_add61_1239_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_948_p0 = x_22_load_reg_2285;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_948_p0 = x_1_load_reg_2180;
    end else begin
        grp_fu_948_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_948_p1 = mul_12_reg_2642;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_948_p1 = mean;
    end else begin
        grp_fu_948_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_952_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_952_opcode = 2'd0;
    end else begin
        grp_fu_952_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_952_p0 = ap_sig_allocacmp_add61_1341_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_952_p0 = x_23_load_reg_2290;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_952_p0 = x_2_load_reg_2185;
    end else begin
        grp_fu_952_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_952_p1 = mul_13_reg_2647;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_952_p1 = mean;
    end else begin
        grp_fu_952_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_956_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_956_opcode = 2'd0;
    end else begin
        grp_fu_956_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_956_p0 = ap_sig_allocacmp_add61_1443_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_956_p0 = x_24_load_reg_2295;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_956_p0 = x_3_load_reg_2190;
    end else begin
        grp_fu_956_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_956_p1 = mul_14_reg_2652;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_956_p1 = mean;
    end else begin
        grp_fu_956_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_960_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_960_opcode = 2'd0;
    end else begin
        grp_fu_960_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_960_p0 = ap_sig_allocacmp_add61_1545_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_960_p0 = x_25_load_reg_2300;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_960_p0 = x_4_load_reg_2195;
    end else begin
        grp_fu_960_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_960_p1 = mul_15_reg_2657;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_960_p1 = mean;
    end else begin
        grp_fu_960_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_964_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_964_opcode = 2'd0;
    end else begin
        grp_fu_964_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_964_p0 = ap_sig_allocacmp_add61_1647_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_964_p0 = x_26_load_reg_2305;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_964_p0 = x_5_load_reg_2200;
    end else begin
        grp_fu_964_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_964_p1 = mul_16_reg_2662;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_964_p1 = mean;
    end else begin
        grp_fu_964_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_968_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_968_opcode = 2'd0;
    end else begin
        grp_fu_968_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_968_p0 = ap_sig_allocacmp_add61_1749_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_968_p0 = x_27_load_reg_2310;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_968_p0 = x_6_load_reg_2205;
    end else begin
        grp_fu_968_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_968_p1 = mul_17_reg_2667;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_968_p1 = mean;
    end else begin
        grp_fu_968_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_972_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_972_opcode = 2'd0;
    end else begin
        grp_fu_972_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_972_p0 = ap_sig_allocacmp_add61_1851_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_972_p0 = x_28_load_reg_2315;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_972_p0 = x_7_load_reg_2210;
    end else begin
        grp_fu_972_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_972_p1 = mul_18_reg_2672;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_972_p1 = mean;
    end else begin
        grp_fu_972_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_976_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_976_opcode = 2'd0;
    end else begin
        grp_fu_976_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_976_p0 = ap_sig_allocacmp_add61_1953_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_976_p0 = x_29_load_reg_2320;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_976_p0 = x_8_load_reg_2215;
    end else begin
        grp_fu_976_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_976_p1 = mul_19_reg_2677;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_976_p1 = mean;
    end else begin
        grp_fu_976_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_980_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_980_opcode = 2'd0;
    end else begin
        grp_fu_980_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_980_p0 = ap_sig_allocacmp_add61_2055_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_980_p0 = x_30_load_reg_2325;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_980_p0 = x_9_load_reg_2220;
    end else begin
        grp_fu_980_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_980_p1 = mul_20_reg_2682;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_980_p1 = mean;
    end else begin
        grp_fu_980_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_984_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_984_opcode = 2'd0;
    end else begin
        grp_fu_984_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_984_p0 = ap_sig_allocacmp_add61_2157_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_984_p0 = x_31_load_reg_2330;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_984_p0 = x_10_load_reg_2225;
    end else begin
        grp_fu_984_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_984_p1 = mul_21_reg_2687;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_984_p1 = mean;
    end else begin
        grp_fu_984_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_988_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_988_opcode = 2'd0;
    end else begin
        grp_fu_988_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_988_p0 = ap_sig_allocacmp_add61_2259_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_988_p0 = ap_sig_allocacmp_add61_117_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_988_p0 = x_11_load_reg_2230;
    end else begin
        grp_fu_988_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_988_p1 = mul_22_reg_2747;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_988_p1 = mul_1_reg_2532;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_988_p1 = mean;
    end else begin
        grp_fu_988_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_992_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_992_opcode = 2'd0;
    end else begin
        grp_fu_992_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_992_p0 = ap_sig_allocacmp_add61_2361_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_992_p0 = ap_sig_allocacmp_add61_219_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_992_p0 = x_12_load_reg_2235;
    end else begin
        grp_fu_992_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_992_p1 = mul_23_reg_2752;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_992_p1 = mul_2_reg_2537;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_992_p1 = mean;
    end else begin
        grp_fu_992_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln785_reg_2011 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_996_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_996_opcode = 2'd0;
    end else begin
        grp_fu_996_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_996_p0 = ap_sig_allocacmp_add61_2463_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_996_p0 = ap_sig_allocacmp_add61_321_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_996_p0 = x_13_load_reg_2240;
    end else begin
        grp_fu_996_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_996_p1 = mul_24_reg_2757;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_996_p1 = mul_3_reg_2542;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_996_p1 = mean;
    end else begin
        grp_fu_996_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_16_ce0 = 1'b1;
    end else begin
        x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_17_ce0 = 1'b1;
    end else begin
        x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_18_ce0 = 1'b1;
    end else begin
        x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_19_ce0 = 1'b1;
    end else begin
        x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_20_ce0 = 1'b1;
    end else begin
        x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_21_ce0 = 1'b1;
    end else begin
        x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_22_ce0 = 1'b1;
    end else begin
        x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_23_ce0 = 1'b1;
    end else begin
        x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_24_ce0 = 1'b1;
    end else begin
        x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_25_ce0 = 1'b1;
    end else begin
        x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_26_ce0 = 1'b1;
    end else begin
        x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_27_ce0 = 1'b1;
    end else begin
        x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_28_ce0 = 1'b1;
    end else begin
        x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_29_ce0 = 1'b1;
    end else begin
        x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_30_ce0 = 1'b1;
    end else begin
        x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_31_ce0 = 1'b1;
    end else begin
        x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter4_stage1) & (ap_idle_pp0_0to3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add6115_out = add6115_fu_166;

assign add61_1035_out = add61_1035_fu_206;

assign add61_1137_out = add61_1137_fu_210;

assign add61_117_out = add61_117_fu_170;

assign add61_1239_out = add61_1239_fu_214;

assign add61_1341_out = add61_1341_fu_218;

assign add61_1443_out = add61_1443_fu_222;

assign add61_1545_out = add61_1545_fu_226;

assign add61_1647_out = add61_1647_fu_230;

assign add61_1749_out = add61_1749_fu_234;

assign add61_1851_out = add61_1851_fu_238;

assign add61_1953_out = add61_1953_fu_242;

assign add61_2055_out = add61_2055_fu_246;

assign add61_2157_out = add61_2157_fu_250;

assign add61_219_out = add61_219_fu_174;

assign add61_2259_out = add61_2259_fu_254;

assign add61_2361_out = add61_2361_fu_258;

assign add61_2463_out = add61_2463_fu_262;

assign add61_2565_out = add61_2565_fu_266;

assign add61_2667_out = add61_2667_fu_270;

assign add61_2769_out = add61_2769_fu_274;

assign add61_2871_out = add61_2871_fu_278;

assign add61_2973_out = add61_2973_fu_282;

assign add61_3075_out = add61_3075_fu_286;

assign add61_3177_out = add61_3177_fu_290;

assign add61_321_out = add61_321_fu_178;

assign add61_423_out = add61_423_fu_182;

assign add61_525_out = add61_525_fu_186;

assign add61_627_out = add61_627_fu_190;

assign add61_729_out = add61_729_fu_194;

assign add61_831_out = add61_831_fu_198;

assign add61_933_out = add61_933_fu_202;

assign add_ln785_fu_1296_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign grp_fu_1608_p_ce = 1'b1;

assign grp_fu_1608_p_din0 = grp_fu_1004_p0;

assign grp_fu_1608_p_din1 = grp_fu_1004_p1;

assign grp_fu_1608_p_opcode = grp_fu_1004_opcode;

assign grp_fu_1612_p_ce = 1'b1;

assign grp_fu_1612_p_din0 = grp_fu_1008_p0;

assign grp_fu_1612_p_din1 = grp_fu_1008_p1;

assign grp_fu_1612_p_opcode = grp_fu_1008_opcode;

assign grp_fu_1616_p_ce = 1'b1;

assign grp_fu_1616_p_din0 = grp_fu_1012_p0;

assign grp_fu_1616_p_din1 = grp_fu_1012_p1;

assign grp_fu_1616_p_opcode = grp_fu_1012_opcode;

assign grp_fu_1620_p_ce = 1'b1;

assign grp_fu_1620_p_din0 = grp_fu_1016_p0;

assign grp_fu_1620_p_din1 = grp_fu_1016_p1;

assign grp_fu_1620_p_opcode = grp_fu_1016_opcode;

assign grp_fu_1624_p_ce = 1'b1;

assign grp_fu_1624_p_din0 = grp_fu_1020_p0;

assign grp_fu_1624_p_din1 = grp_fu_1020_p1;

assign grp_fu_1624_p_opcode = grp_fu_1020_opcode;

assign grp_fu_1628_p_ce = 1'b1;

assign grp_fu_1628_p_din0 = grp_fu_1024_p0;

assign grp_fu_1628_p_din1 = grp_fu_1024_p1;

assign grp_fu_1628_p_opcode = grp_fu_1024_opcode;

assign grp_fu_1632_p_ce = 1'b1;

assign grp_fu_1632_p_din0 = grp_fu_944_p0;

assign grp_fu_1632_p_din1 = grp_fu_944_p1;

assign grp_fu_1632_p_opcode = grp_fu_944_opcode;

assign grp_fu_1636_p_ce = 1'b1;

assign grp_fu_1636_p_din0 = grp_fu_948_p0;

assign grp_fu_1636_p_din1 = grp_fu_948_p1;

assign grp_fu_1636_p_opcode = grp_fu_948_opcode;

assign grp_fu_1640_p_ce = 1'b1;

assign grp_fu_1640_p_din0 = grp_fu_952_p0;

assign grp_fu_1640_p_din1 = grp_fu_952_p1;

assign grp_fu_1640_p_opcode = grp_fu_952_opcode;

assign grp_fu_1644_p_ce = 1'b1;

assign grp_fu_1644_p_din0 = grp_fu_956_p0;

assign grp_fu_1644_p_din1 = grp_fu_956_p1;

assign grp_fu_1644_p_opcode = grp_fu_956_opcode;

assign grp_fu_1648_p_ce = 1'b1;

assign grp_fu_1648_p_din0 = ap_sig_allocacmp_add6115_load;

assign grp_fu_1648_p_din1 = mul_reg_2527;

assign grp_fu_1648_p_opcode = 2'd0;

assign grp_fu_1652_p_ce = 1'b1;

assign grp_fu_1652_p_din0 = grp_fu_960_p0;

assign grp_fu_1652_p_din1 = grp_fu_960_p1;

assign grp_fu_1652_p_opcode = grp_fu_960_opcode;

assign grp_fu_1656_p_ce = 1'b1;

assign grp_fu_1656_p_din0 = grp_fu_964_p0;

assign grp_fu_1656_p_din1 = grp_fu_964_p1;

assign grp_fu_1656_p_opcode = grp_fu_964_opcode;

assign grp_fu_1660_p_ce = 1'b1;

assign grp_fu_1660_p_din0 = grp_fu_968_p0;

assign grp_fu_1660_p_din1 = grp_fu_968_p1;

assign grp_fu_1660_p_opcode = grp_fu_968_opcode;

assign grp_fu_1664_p_ce = 1'b1;

assign grp_fu_1664_p_din0 = grp_fu_972_p0;

assign grp_fu_1664_p_din1 = grp_fu_972_p1;

assign grp_fu_1664_p_opcode = grp_fu_972_opcode;

assign grp_fu_1668_p_ce = 1'b1;

assign grp_fu_1668_p_din0 = grp_fu_976_p0;

assign grp_fu_1668_p_din1 = grp_fu_976_p1;

assign grp_fu_1668_p_opcode = grp_fu_976_opcode;

assign grp_fu_1672_p_ce = 1'b1;

assign grp_fu_1672_p_din0 = grp_fu_980_p0;

assign grp_fu_1672_p_din1 = grp_fu_980_p1;

assign grp_fu_1672_p_opcode = grp_fu_980_opcode;

assign grp_fu_1676_p_ce = 1'b1;

assign grp_fu_1676_p_din0 = grp_fu_984_p0;

assign grp_fu_1676_p_din1 = grp_fu_984_p1;

assign grp_fu_1676_p_opcode = grp_fu_984_opcode;

assign grp_fu_1680_p_ce = 1'b1;

assign grp_fu_1680_p_din0 = grp_fu_988_p0;

assign grp_fu_1680_p_din1 = grp_fu_988_p1;

assign grp_fu_1680_p_opcode = grp_fu_988_opcode;

assign grp_fu_1684_p_ce = 1'b1;

assign grp_fu_1684_p_din0 = grp_fu_992_p0;

assign grp_fu_1684_p_din1 = grp_fu_992_p1;

assign grp_fu_1684_p_opcode = grp_fu_992_opcode;

assign grp_fu_1688_p_ce = 1'b1;

assign grp_fu_1688_p_din0 = grp_fu_996_p0;

assign grp_fu_1688_p_din1 = grp_fu_996_p1;

assign grp_fu_1688_p_opcode = grp_fu_996_opcode;

assign grp_fu_735_p_ce = 1'b1;

assign grp_fu_735_p_din0 = grp_fu_1000_p0;

assign grp_fu_735_p_din1 = grp_fu_1000_p1;

assign grp_fu_735_p_opcode = grp_fu_1000_opcode;

assign icmp_ln785_fu_1244_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln4_fu_1250_p4 = {{ap_sig_allocacmp_i[15:5]}};

assign x_0_address0 = zext_ln792_fu_1260_p1;

assign x_10_address0 = zext_ln792_fu_1260_p1;

assign x_11_address0 = zext_ln792_fu_1260_p1;

assign x_12_address0 = zext_ln792_fu_1260_p1;

assign x_13_address0 = zext_ln792_fu_1260_p1;

assign x_14_address0 = zext_ln792_fu_1260_p1;

assign x_15_address0 = zext_ln792_fu_1260_p1;

assign x_16_address0 = zext_ln792_fu_1260_p1;

assign x_17_address0 = zext_ln792_fu_1260_p1;

assign x_18_address0 = zext_ln792_fu_1260_p1;

assign x_19_address0 = zext_ln792_fu_1260_p1;

assign x_1_address0 = zext_ln792_fu_1260_p1;

assign x_20_address0 = zext_ln792_fu_1260_p1;

assign x_21_address0 = zext_ln792_fu_1260_p1;

assign x_22_address0 = zext_ln792_fu_1260_p1;

assign x_23_address0 = zext_ln792_fu_1260_p1;

assign x_24_address0 = zext_ln792_fu_1260_p1;

assign x_25_address0 = zext_ln792_fu_1260_p1;

assign x_26_address0 = zext_ln792_fu_1260_p1;

assign x_27_address0 = zext_ln792_fu_1260_p1;

assign x_28_address0 = zext_ln792_fu_1260_p1;

assign x_29_address0 = zext_ln792_fu_1260_p1;

assign x_2_address0 = zext_ln792_fu_1260_p1;

assign x_30_address0 = zext_ln792_fu_1260_p1;

assign x_31_address0 = zext_ln792_fu_1260_p1;

assign x_3_address0 = zext_ln792_fu_1260_p1;

assign x_4_address0 = zext_ln792_fu_1260_p1;

assign x_5_address0 = zext_ln792_fu_1260_p1;

assign x_6_address0 = zext_ln792_fu_1260_p1;

assign x_7_address0 = zext_ln792_fu_1260_p1;

assign x_8_address0 = zext_ln792_fu_1260_p1;

assign x_9_address0 = zext_ln792_fu_1260_p1;

assign zext_ln792_fu_1260_p1 = lshr_ln4_fu_1250_p4;

endmodule //activation_accelerator_float_layer_norm3_Pipeline_var_blocks
