
---------- Begin Simulation Statistics ----------
final_tick                               170422979000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 381020                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662176                       # Number of bytes of host memory used
host_op_rate                                   381768                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   262.45                       # Real time elapsed on the host
host_tick_rate                              649345735                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170423                       # Number of seconds simulated
sim_ticks                                170422979000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.704230                       # CPI: cycles per instruction
system.cpu.discardedOps                        191356                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37286495                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.586775                       # IPC: instructions per cycle
system.cpu.numCycles                        170422979                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133136484                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       267531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        543754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       981793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          602                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1964607                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            602                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485613                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735019                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104009                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101978                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.903470                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65402                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              419                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51037362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51037362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51037779                       # number of overall hits
system.cpu.dcache.overall_hits::total        51037779                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1033453                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1033453                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1041455                       # number of overall misses
system.cpu.dcache.overall_misses::total       1041455                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  50532158905                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  50532158905                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  50532158905                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  50532158905                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52070815                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52070815                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079234                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079234                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019847                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019847                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019998                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019998                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48896.426741                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48896.426741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48520.731962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48520.731962                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        89439                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3867                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.128782                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       872488                       # number of writebacks
system.cpu.dcache.writebacks::total            872488                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59392                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59392                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59392                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59392                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       974061                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       974061                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       982057                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       982057                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  46692215999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46692215999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  47487401998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  47487401998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018857                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018857                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47935.617994                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47935.617994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48355.036416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48355.036416                       # average overall mshr miss latency
system.cpu.dcache.replacements                 981545                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40525680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40525680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       595895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        595895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24120232997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24120232997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014491                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014491                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40477.320664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40477.320664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       591446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       591446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22699268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22699268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38379.273847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38379.273847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10511682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10511682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       437558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       437558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26411925908                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26411925908                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039962                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039962                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60362.114069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60362.114069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       382615                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       382615                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23992947999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23992947999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034944                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034944                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62707.808107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62707.808107                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    795185999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    795185999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99447.973862                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99447.973862                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.555698                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019912                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            982057                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.970359                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.555698                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53061367                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53061367                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685246                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474604                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025904                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700879                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700879                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700879                       # number of overall hits
system.cpu.icache.overall_hits::total         9700879                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          759                       # number of overall misses
system.cpu.icache.overall_misses::total           759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71219000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71219000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71219000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71219000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701638                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93832.674572                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93832.674572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93832.674572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93832.674572                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69701000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69701000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69701000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69701000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91832.674572                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91832.674572                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91832.674572                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91832.674572                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700879                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700879                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71219000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71219000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93832.674572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93832.674572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69701000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69701000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91832.674572                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91832.674572                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.840672                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12782.131752                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.840672                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.412930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9702397                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9702397                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 170422979000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               706487                       # number of demand (read+write) hits
system.l2.demand_hits::total                   706579                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  92                       # number of overall hits
system.l2.overall_hits::.cpu.data              706487                       # number of overall hits
system.l2.overall_hits::total                  706579                       # number of overall hits
system.l2.demand_misses::.cpu.inst                667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             275570                       # number of demand (read+write) misses
system.l2.demand_misses::total                 276237                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               667                       # number of overall misses
system.l2.overall_misses::.cpu.data            275570                       # number of overall misses
system.l2.overall_misses::total                276237                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65455000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29249795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29315250000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65455000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29249795000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29315250000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           982057                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               982816                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          982057                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              982816                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.878788                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.280605                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281067                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.878788                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.280605                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281067                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98133.433283                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106142.885655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106123.546085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98133.433283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106142.885655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106123.546085                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              189500                       # number of writebacks
system.l2.writebacks::total                    189500                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        275567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            276234                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       275567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           276234                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52115000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23738207000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23790322000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52115000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23738207000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23790322000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.878788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.280602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281064                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.878788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.280602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281064                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78133.433283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86143.141232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86123.800836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78133.433283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86143.141232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86123.800836                       # average overall mshr miss latency
system.l2.replacements                         268122                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       872488                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           872488                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       872488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       872488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              235                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          235                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            216072                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                216072                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          166978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              166978                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18104499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18104499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.435917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.435917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108424.457114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108424.457114                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       166978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         166978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14764939000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14764939000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.435917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.435917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88424.457114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88424.457114                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65455000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65455000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.878788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.878788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98133.433283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98133.433283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52115000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52115000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.878788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.878788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78133.433283                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78133.433283                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        490415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            490415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11145296000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11145296000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       599007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        599007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.181287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.181287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102634.595550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102634.595550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108589                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108589                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8973268000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8973268000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.181282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.181282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82635.147206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82635.147206                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8086.481913                       # Cycle average of tags in use
system.l2.tags.total_refs                     1963213                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    276314                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.105007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.591292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.365388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8052.525233                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987119                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31687770                       # Number of tag accesses
system.l2.tags.data_accesses                 31687770                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    189500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    274821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027965388500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11125                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              771759                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             178634                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      276234                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     189500                       # Number of write requests accepted
system.mem_ctrls.readBursts                    276234                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   189500                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    746                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                276234                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               189500                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  222374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.760741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.230501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.504702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11000     98.87%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           62      0.56%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           20      0.18%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.04%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           31      0.28%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.030742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.997968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.059769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5552     49.91%     49.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              202      1.82%     51.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4854     43.63%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              511      4.59%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11125                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   47744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17678976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12128000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    103.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  170422882000                       # Total gap between requests
system.mem_ctrls.avgGap                     365923.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17588544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12126784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 250482.653515873593                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 103205237.364146769047                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 71156977.017752990127                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          667                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       275567                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       189500                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17874000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9565928250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4018562881000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26797.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34713.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  21206136.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17636288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17678976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12128000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12128000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          667                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       275567                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         276234                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       189500                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        189500                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       250483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    103485387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        103735870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       250483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       250483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     71164112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        71164112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     71164112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       250483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    103485387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       174899982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               275488                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              189481                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        16973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        17723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        11995                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11423                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4418402250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1377440000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9583802250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16038.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34788.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              147064                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              95869                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       222032                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   134.024645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.849351                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   191.071927                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       168549     75.91%     75.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        27980     12.60%     88.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6021      2.71%     91.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1966      0.89%     92.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9912      4.46%     96.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          603      0.27%     96.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          395      0.18%     97.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          408      0.18%     97.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6198      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       222032                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17631232                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12126784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              103.455720                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               71.156977                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       798116340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       424193715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      985926900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     498066300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13452625680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41671386150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30350730720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   88181045805                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.424624                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  78480260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5690620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  86252099000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       787206420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       418391160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      981057420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     490998420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13452625680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41771612100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30266329920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   88168221120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.349372                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78260341000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5690620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  86472018000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       189500                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78020                       # Transaction distribution
system.membus.trans_dist::ReadExReq            166978                       # Transaction distribution
system.membus.trans_dist::ReadExResp           166978                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       819988                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 819988                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29806976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29806976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            276234                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  276234    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              276234                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1301754000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1501554000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            599766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1061988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          187679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383050                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       599007                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2945659                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2947423                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    118690880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              118755200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          268122                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12128000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1250938                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001595                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039903                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1248943     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1995      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1250938                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 170422979000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3710075000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2277000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2946173997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
