# Brain-Floating-Point-Based-Systolic-Array-Architectures-for-Convolution
The problem statement of this project is to construct systolic arrays (with processing elements as basic elements) in Verilog that can later be used for convolution in CNN(convolutional Neural Networks) in Hardware. 
