// Seed: 3691213009
module module_0;
  wire id_2;
  wire id_3;
  assign id_2 = id_2 == 1'h0;
  assign id_1 = 1;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    output wand  id_2
);
  assign id_2 = 1 < id_1;
  specify
    (id_4 => id_5) = 1;
    (id_6 => id_7[1]) = 0;
    $width(negedge id_8, 1);
  endspecify
  and primCall (id_2, id_4, id_5, id_6, id_7, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0
    , id_16,
    input wand id_1,
    output wand id_2,
    input wand id_3,
    input tri0 id_4,
    input tri id_5,
    input wire id_6,
    output tri1 id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wor id_11,
    input tri1 id_12,
    input supply0 id_13
    , id_17,
    output supply1 id_14
);
  assign id_14 = id_5;
  module_0 modCall_1 ();
endmodule
