// Seed: 1598562284
module module_0 (
    input supply1 id_0,
    input tri1 id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input wand id_4,
    input wor id_5,
    input tri1 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output tri1 id_9,
    input tri id_10,
    output tri0 id_11,
    input supply0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input tri id_17,
    input tri0 id_18,
    output supply1 id_19,
    input tri1 id_20,
    input wor id_21,
    input uwire id_22,
    output wor id_23
    , id_27,
    input wor id_24,
    output supply1 id_25
);
  pmos (1, id_3 - id_11, id_8);
  module_0 modCall_1 (
      id_20,
      id_16
  );
  assign modCall_1.id_1 = 0;
endmodule
