

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Tue Mar  7 18:09:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      416|      416|  4.160 us|  4.160 us|   73|   73|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |read_data_U0                       |read_data                       |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |Loop_Row_DCT_Loop_proc_U0          |Loop_Row_DCT_Loop_proc          |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
        |Loop_Xpose_Row_Outer_Loop_proc_U0  |Loop_Xpose_Row_Outer_Loop_proc  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |Loop_Col_DCT_Loop_proc_U0          |Loop_Col_DCT_Loop_proc          |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
        |Loop_Xpose_Col_Outer_Loop_proc_U0  |Loop_Xpose_Col_Outer_Loop_proc  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |write_data_U0                      |write_data                      |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +-----------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     74|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|     779|   1250|    -|
|Memory           |        3|    -|     256|     64|    0|
|Multiplexer      |        -|    -|       -|    144|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|   16|    1051|   1532|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    7|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Loop_Col_DCT_Loop_proc_U0          |Loop_Col_DCT_Loop_proc          |        0|   8|  319|  305|    0|
    |Loop_Row_DCT_Loop_proc_U0          |Loop_Row_DCT_Loop_proc          |        0|   8|  319|  305|    0|
    |Loop_Xpose_Col_Outer_Loop_proc_U0  |Loop_Xpose_Col_Outer_Loop_proc  |        0|   0|   40|  174|    0|
    |Loop_Xpose_Row_Outer_Loop_proc_U0  |Loop_Xpose_Row_Outer_Loop_proc  |        0|   0|   40|  160|    0|
    |read_data_U0                       |read_data                       |        0|   0|   25|  146|    0|
    |write_data_U0                      |write_data                      |        0|   0|   36|  160|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  16|  779| 1250|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_U    |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_1_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_2_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_3_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_4_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_5_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_6_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_7_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_U    |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_1_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_2_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_3_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_4_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_5_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_6_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_7_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |row_outbuf_U   |row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U   |row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U   |row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                          |        3| 256|  64|    0|   320|  304|    19|         5120|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_Col_DCT_Loop_proc_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |Loop_Row_DCT_Loop_proc_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |Loop_Xpose_Row_Outer_Loop_proc_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_1                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_2                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_3                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_4                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_5                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_6                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_7                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_1                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_2                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_3                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_4                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_5                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_6                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_7                    |       and|   0|  0|   2|           1|           1|
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |read_data_U0_ap_continue                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_1              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_2              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_3              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_4              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_5              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_6              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_7              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_1              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_2              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_3              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_4              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_5              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_6              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_7              |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  74|          37|          37|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_7  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 144|         32|   16|         32|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_7  |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 16|   0|   16|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d0         |  out|   16|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|input_r_we0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_address1   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d1         |  out|   16|   ap_memory|       input_r|         array|
|input_r_q1         |   in|   16|   ap_memory|       input_r|         array|
|input_r_we1        |  out|    1|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
|output_r_q0        |   in|   16|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_address1  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce1       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d1        |  out|   16|   ap_memory|      output_r|         array|
|output_r_q1        |   in|   16|   ap_memory|      output_r|         array|
|output_r_we1       |  out|    1|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

