// Seed: 2683938084
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output id_5,
    output logic id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    output id_10,
    input logic id_11
);
  logic id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_12;
  initial assume (1);
  logic id_13, id_14;
endmodule
