{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.2,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.2,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.05862e-06,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.1706e-07,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.32067e-07,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.1706e-07,
	"finish__design__instance__count__class:fill_cell": 174,
	"finish__design__instance__area__class:fill_cell": 468.115,
	"finish__design__instance__count__class:other": 195,
	"finish__design__instance__area__class:other": 2269.81,
	"finish__design__instance__count__class:timing_repair_buffer": 98,
	"finish__design__instance__area__class:timing_repair_buffer": 718.502,
	"finish__design__instance__count__class:inverter": 8,
	"finish__design__instance__area__class:inverter": 43.5456,
	"finish__design__instance__count__class:multi_input_combinational_cell": 237,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2523.83,
	"finish__design__instance__count": 712,
	"finish__design__instance__area": 6023.81,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 73.1397,
	"finish__timing__hold__ws": 50.2366,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.885735,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.904855,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 3.10438e-06,
	"finish__power__switching__total": 3.06162e-06,
	"finish__power__leakage__total": 1.83091e-07,
	"finish__power__total": 6.34909e-06,
	"finish__design__io": 98,
	"finish__design__die__area": 14400,
	"finish__design__core__area": 6023.81,
	"finish__design__instance__count": 538,
	"finish__design__instance__area": 5555.69,
	"finish__design__instance__count__stdcell": 538,
	"finish__design__instance__area__stdcell": 5555.69,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.922289,
	"finish__design__instance__utilization__stdcell": 0.922289,
	"finish__design__rows": 20,
	"finish__design__rows:CoreSite": 20,
	"finish__design__sites": 3320,
	"finish__design__sites:CoreSite": 3320,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}