
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={4,rS,rT,offset}                       Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= IMMU.Addr=>IAddrReg.In                                  Premise(F61)
	S6= PC.Out=>IMMU.IEA                                        Premise(F66)
	S7= IMMU.IEA=addr                                           Path(S4,S6)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F67)
	S9= IMMU.PID=pid                                            Path(S3,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S7)
	S11= IAddrReg.In={pid,addr}                                 Path(S10,S5)
	S12= CtrlPC=0                                               Premise(F108)
	S13= CtrlPCInc=0                                            Premise(F109)
	S14= PC[Out]=addr                                           PC-Hold(S1,S12,S13)
	S15= CtrlIAddrReg=1                                         Premise(F130)
	S16= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S11,S15)
	S17= CtrlIMem=0                                             Premise(F131)
	S18= IMem[{pid,addr}]={4,rS,rT,offset}                      IMem-Hold(S2,S17)

IMMU	S19= PC.Out=addr                                            PC-Out(S14)
	S20= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S16)
	S21= PC.Out=>ICache.IEA                                     Premise(F199)
	S22= ICache.IEA=addr                                        Path(S19,S21)
	S23= IMem.MEM8WordOut=>ICache.WData                         Premise(F201)
	S24= IAddrReg.Out=>IMem.RAddr                               Premise(F205)
	S25= IMem.RAddr={pid,addr}                                  Path(S20,S24)
	S26= IMem.Out={4,rS,rT,offset}                              IMem-Read(S25,S18)
	S27= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S25,S18)
	S28= ICache.WData=IMemGet8Word({pid,addr})                  Path(S27,S23)
	S29= IMem.Out=>IRMux.MemData                                Premise(F208)
	S30= IRMux.MemData={4,rS,rT,offset}                         Path(S26,S29)
	S31= IRMux.Out={4,rS,rT,offset}                             IRMux-Select2(S30)
	S32= IRMux.Out=>IR_ID.In                                    Premise(F214)
	S33= IR_ID.In={4,rS,rT,offset}                              Path(S31,S32)
	S34= CtrlPC=0                                               Premise(F245)
	S35= CtrlPCInc=1                                            Premise(F246)
	S36= PC[CIA]=addr                                           PC-Inc(S14,S34,S35)
	S37= CtrlICache=1                                           Premise(F255)
	S38= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S22,S28,S37)
	S39= CtrlIR_ID=1                                            Premise(F262)
	S40= [IR_ID]={4,rS,rT,offset}                               IR_ID-Write(S33,S39)

ID	S41= IR_ID.Out={4,rS,rT,offset}                             IR-Out(S40)
	S42= IR_ID.Out=>IR_EX.In                                    Premise(F347)
	S43= IR_EX.In={4,rS,rT,offset}                              Path(S41,S42)
	S44= CtrlPCInc=0                                            Premise(F381)
	S45= PC[CIA]=addr                                           PC-Hold(S36,S44)
	S46= CtrlICache=0                                           Premise(F390)
	S47= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S38,S46)
	S48= CtrlIR_EX=1                                            Premise(F396)
	S49= [IR_EX]={4,rS,rT,offset}                               IR_EX-Write(S43,S48)

EX	S50= PC.CIA=addr                                            PC-Out(S45)
	S51= IR_EX.Out15_0=offset                                   IR_EX-Out(S49)
	S52= PC.CIA=>ALU.A                                          Premise(F410)
	S53= ALU.A=addr                                             Path(S50,S52)
	S54= SEXT.Out=>ALU.B                                        Premise(F411)
	S55= ALU.Out=>ALUOut_MEM.In                                 Premise(F413)
	S56= IR_EX.Out15_0=>SEXT.In                                 Premise(F493)
	S57= SEXT.In=offset                                         Path(S51,S56)
	S58= SEXT.Out={14{offset[15]},offset,2{0}}                  SEXT(S57)
	S59= ALU.B={14{offset[15]},offset,2{0}}                     Path(S58,S54)
	S60= ALU.Out=addr+{14{offset[15]},offset,2{0}}              ALU(S53,S59)
	S61= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}        Path(S60,S55)
	S62= CtrlALUOut_MEM=1                                       Premise(F520)
	S63= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}         ALUOut_MEM-Write(S61,S62)
	S64= CtrlICache=0                                           Premise(F528)
	S65= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S47,S64)

MEM	S66= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Out(S63)
	S67= ALUOut_MEM.Out=>PC.In                                  Premise(F628)
	S68= PC.In=addr+{14{offset[15]},offset,2{0}}                Path(S66,S67)
	S69= CtrlPC=1                                               Premise(F654)
	S70= CtrlPCInc=0                                            Premise(F655)
	S71= PC[Out]=addr+{14{offset[15]},offset,2{0}}              PC-Write(S68,S69,S70)
	S72= CtrlICache=0                                           Premise(F664)
	S73= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S65,S72)

WB	S74= CtrlPC=0                                               Premise(F1062)
	S75= CtrlPCInc=0                                            Premise(F1063)
	S76= PC[Out]=addr+{14{offset[15]},offset,2{0}}              PC-Hold(S71,S74,S75)
	S77= CtrlICache=0                                           Premise(F1072)
	S78= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S73,S77)

POST	S76= PC[Out]=addr+{14{offset[15]},offset,2{0}}              PC-Hold(S71,S74,S75)
	S78= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S73,S77)

