{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1478930477251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1478930477251 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UnidadLogica 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"UnidadLogica\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1478930477261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478930477320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478930477320 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1478930477876 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1478930477901 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1478930477971 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 103 " "No exact pin location assignment(s) for 103 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1478930478272 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1478930487789 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478930488248 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1478930488252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478930488252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478930488254 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1478930488255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1478930488255 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1478930488255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1478930488256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1478930488256 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1478930488256 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478930488311 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UnidadLogica.sdc " "Synopsys Design Constraints File file not found: 'UnidadLogica.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1478930495436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1478930495436 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1478930495437 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1478930495438 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1478930495439 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1478930495439 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1478930495440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1478930495446 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1478930495524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478930496503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1478930498520 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1478930499517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478930499517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1478930501159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1478930507813 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1478930507813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1478930508304 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1478930508304 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1478930508304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478930508311 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1478930510083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478930510131 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478930510715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478930510716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478930511938 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478930516012 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[0\] a permanently enabled " "Pin Res\[0\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[0] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 432 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[1\] a permanently enabled " "Pin Res\[1\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[1] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 431 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[2\] a permanently enabled " "Pin Res\[2\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[2] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 430 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[3\] a permanently enabled " "Pin Res\[3\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[3] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 429 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[4\] a permanently enabled " "Pin Res\[4\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[4] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 428 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[5\] a permanently enabled " "Pin Res\[5\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[5] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 427 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[6\] a permanently enabled " "Pin Res\[6\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[6] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 426 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[7\] a permanently enabled " "Pin Res\[7\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[7] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 425 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[8\] a permanently enabled " "Pin Res\[8\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[8] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 424 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[9\] a permanently enabled " "Pin Res\[9\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[9] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 423 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[10\] a permanently enabled " "Pin Res\[10\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[10] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 422 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[11\] a permanently enabled " "Pin Res\[11\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[11] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 421 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[12\] a permanently enabled " "Pin Res\[12\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[12] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 420 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[13\] a permanently enabled " "Pin Res\[13\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[13] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 419 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[14\] a permanently enabled " "Pin Res\[14\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[14] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 418 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[15\] a permanently enabled " "Pin Res\[15\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[15] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 417 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[16\] a permanently enabled " "Pin Res\[16\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[16] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 416 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[17\] a permanently enabled " "Pin Res\[17\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[17] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 415 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[18\] a permanently enabled " "Pin Res\[18\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[18] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 414 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[19\] a permanently enabled " "Pin Res\[19\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[19] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 413 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[20\] a permanently enabled " "Pin Res\[20\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[20] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 412 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[21\] a permanently enabled " "Pin Res\[21\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[21] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 411 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[22\] a permanently enabled " "Pin Res\[22\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[22] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 410 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[23\] a permanently enabled " "Pin Res\[23\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[23] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 409 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[24\] a permanently enabled " "Pin Res\[24\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[24] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 408 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[25\] a permanently enabled " "Pin Res\[25\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[25] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 407 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[26\] a permanently enabled " "Pin Res\[26\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[26] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 406 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[27\] a permanently enabled " "Pin Res\[27\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[27] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 405 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[28\] a permanently enabled " "Pin Res\[28\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[28] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 404 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[29\] a permanently enabled " "Pin Res\[29\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[29] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 403 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[30\] a permanently enabled " "Pin Res\[30\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[30] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 402 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Res\[31\] a permanently enabled " "Pin Res\[31\] has a permanently enabled output enable" {  } { { "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/instalados/quartus/quartus/bin64/pin_planner.ppl" { Res[31] } } } { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/" { { 0 { 0 ""} 0 401 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478930516395 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1478930516395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/output_files/UnidadLogica.fit.smsg " "Generated suppressed messages file F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/output_files/UnidadLogica.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1478930516462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2819 " "Peak virtual memory: 2819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478930517310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 01:01:57 2016 " "Processing ended: Sat Nov 12 01:01:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478930517310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478930517310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478930517310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1478930517310 ""}
