#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Apr 11 14:58:08 2017
# Process ID: 70800
# Current directory: D:/Users/Shana/Desktop/EXP5/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent63552 D:\Users\Shana\Desktop\EXP5\vivado\vivado.xpr
# Log file: D:/Users/Shana/Desktop/EXP5/vivado/vivado.log
# Journal file: D:/Users/Shana/Desktop/EXP5/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/Shana/Desktop/EXP5/vivado/vivado.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Tools/XILINX/Vivado/2016.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ROM_D' is locked:
* IP definition 'Distributed Memory Generator (7.2)' for IP 'ROM_D' has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'RAM_B' is locked:
* IP definition 'Block Memory Generator (7.3)' for IP 'RAM_B' has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 762.594 ; gain = 109.586
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 11 14:59:12 2017] Launched synth_1...
Run output will be captured here: D:/Users/Shana/Desktop/EXP5/vivado/vivado.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg676-1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1149.754 ; gain = 331.051
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_MUSER_Main
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [D:/Users/Shana/Desktop/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_MUSER_Main
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.SCPU_MUSER_Main
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/xsim.dir/Main_Main_sch_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/xsim.dir/Main_Main_sch_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 11 15:02:32 2017. For additional details about this file, please refer to the WebTalk help file at D:/Tools/XILINX/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 15:02:32 2017...
run_program: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1391.281 ; gain = 231.160
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Main_sch_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_Main_sch_tb} -tclbatch {Main_Main_sch_tb.tcl} -view {D:/Users/Shana/Desktop/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config D:/Users/Shana/Desktop/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg
source Main_Main_sch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Main_sch_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:01:00 . Memory (MB): peak = 1551.148 ; gain = 732.445
run 50 us
add_wave {{/Main_Main_sch_tb/UUT/XLXI_14/dina}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1588.000 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_MUSER_Main
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [D:/Users/Shana/Desktop/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_MUSER_Main
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.SCPU_MUSER_Main
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1588.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1588.000 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 1588.000 ; gain = 0.000
run 50 us
save_wave_config {D:/Users/Shana/Desktop/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg}
set_property is_enabled false [get_files -of_objects [get_filesets sources_1] {D:/Users/Shana/Desktop/EXP5/SCPU_ctrl.ngc D:/Users/Shana/Desktop/EXP5/SCPU_ctrl.v}]
add_files -norecurse -scan_for_includes D:/Users/Shana/Desktop/EXP5/SCPU_ctrl.vf
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/Shana/Desktop/EXP5/vivado/vivado.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Apr 11 15:07:23 2017] Launched synth_1...
Run output will be captured here: D:/Users/Shana/Desktop/EXP5/vivado/vivado.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg676-1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1609.055 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [D:/Users/Shana/Desktop/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_MUSER_Main
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.SCPU_MUSER_Main
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/xsim.dir/Main_Main_sch_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/xsim.dir/Main_Main_sch_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 11 15:09:53 2017. For additional details about this file, please refer to the WebTalk help file at D:/Tools/XILINX/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 15:09:53 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1609.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Main_sch_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_Main_sch_tb} -tclbatch {Main_Main_sch_tb.tcl} -view {D:/Users/Shana/Desktop/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config D:/Users/Shana/Desktop/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg
WARNING: Simulation object /Main_Main_sch_tb/UUT/XLXI_19/XLXI_1/ALU_Control was not found in the design.
WARNING: Simulation object /Main_Main_sch_tb/UUT/XLXI_19/XLXI_1/ALU_Control was not found in the design.
source Main_Main_sch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Main_sch_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1609.055 ; gain = 0.000
run 50 us
add_wave {{/Main_Main_sch_tb/UUT/XLXI_14/douta}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1686.832 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [D:/Users/Shana/Desktop/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Shana/Desktop/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1686.832 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_MUSER_Main
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.SCPU_MUSER_Main
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1686.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1686.832 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1686.832 ; gain = 0.000
run 50 us
run 1 s
run: Time (s): cpu = 00:07:37 ; elapsed = 00:18:01 . Memory (MB): peak = 1686.832 ; gain = 0.000
save_wave_config {D:/Users/Shana/Desktop/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 11 15:37:39 2017] Launched impl_1...
Run output will be captured here: D:/Users/Shana/Desktop/EXP5/vivado/vivado.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 15:56:08 2017...
