
AD7177_H723ZG_20250612_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b478  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e68  0801b748  0801b748  0001c748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801e5b0  0801e5b0  0001f5b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801e5b8  0801e5b8  0001f5b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801e5bc  0801e5bc  0001f5bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000009c  24004984  0801e5c0  0001f984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .lwip_sec     00004983  24000000  24000000  00020000  2**2
                  ALLOC
  8 .bss          00010408  24004a20  0801e65c  0001fa20  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  24014e28  0801e65c  0001fe28  2**0
                  ALLOC
 10 .lwip_sec     00000160  30000000  30000000  00020000  2**2
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0001fa20  2**0
                  CONTENTS, READONLY
 12 .debug_info   00037c26  00000000  00000000  0001fa4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000080f3  00000000  00000000  00057674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000027b8  00000000  00000000  0005f768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001f4b  00000000  00000000  00061f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012d27  00000000  00000000  00063e6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003d80d  00000000  00000000  00076b92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00171d3a  00000000  00000000  000b439f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002260d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000adfc  00000000  00000000  0022611c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00230f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24004a20 	.word	0x24004a20
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801b730 	.word	0x0801b730

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24004a24 	.word	0x24004a24
 800030c:	0801b730 	.word	0x0801b730

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b084      	sub	sp, #16
 80003b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80003b6:	f000 feaf 	bl	8001118 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003ba:	4b4e      	ldr	r3, [pc, #312]	@ (80004f4 <main+0x144>)
 80003bc:	695b      	ldr	r3, [r3, #20]
 80003be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d11b      	bne.n	80003fe <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80003c6:	f3bf 8f4f 	dsb	sy
}
 80003ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003cc:	f3bf 8f6f 	isb	sy
}
 80003d0:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80003d2:	4b48      	ldr	r3, [pc, #288]	@ (80004f4 <main+0x144>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80003da:	f3bf 8f4f 	dsb	sy
}
 80003de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003e0:	f3bf 8f6f 	isb	sy
}
 80003e4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80003e6:	4b43      	ldr	r3, [pc, #268]	@ (80004f4 <main+0x144>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	4a42      	ldr	r2, [pc, #264]	@ (80004f4 <main+0x144>)
 80003ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003f0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80003f2:	f3bf 8f4f 	dsb	sy
}
 80003f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003f8:	f3bf 8f6f 	isb	sy
}
 80003fc:	e000      	b.n	8000400 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003fe:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000400:	4b3c      	ldr	r3, [pc, #240]	@ (80004f4 <main+0x144>)
 8000402:	695b      	ldr	r3, [r3, #20]
 8000404:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000408:	2b00      	cmp	r3, #0
 800040a:	d138      	bne.n	800047e <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800040c:	4b39      	ldr	r3, [pc, #228]	@ (80004f4 <main+0x144>)
 800040e:	2200      	movs	r2, #0
 8000410:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000414:	f3bf 8f4f 	dsb	sy
}
 8000418:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800041a:	4b36      	ldr	r3, [pc, #216]	@ (80004f4 <main+0x144>)
 800041c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000420:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	0b5b      	lsrs	r3, r3, #13
 8000426:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800042a:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	08db      	lsrs	r3, r3, #3
 8000430:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000434:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000436:	68bb      	ldr	r3, [r7, #8]
 8000438:	015a      	lsls	r2, r3, #5
 800043a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800043e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000440:	687a      	ldr	r2, [r7, #4]
 8000442:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000444:	492b      	ldr	r1, [pc, #172]	@ (80004f4 <main+0x144>)
 8000446:	4313      	orrs	r3, r2
 8000448:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	1e5a      	subs	r2, r3, #1
 8000450:	607a      	str	r2, [r7, #4]
 8000452:	2b00      	cmp	r3, #0
 8000454:	d1ef      	bne.n	8000436 <main+0x86>
    } while(sets-- != 0U);
 8000456:	68bb      	ldr	r3, [r7, #8]
 8000458:	1e5a      	subs	r2, r3, #1
 800045a:	60ba      	str	r2, [r7, #8]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d1e5      	bne.n	800042c <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000460:	f3bf 8f4f 	dsb	sy
}
 8000464:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000466:	4b23      	ldr	r3, [pc, #140]	@ (80004f4 <main+0x144>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	4a22      	ldr	r2, [pc, #136]	@ (80004f4 <main+0x144>)
 800046c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000470:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000472:	f3bf 8f4f 	dsb	sy
}
 8000476:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000478:	f3bf 8f6f 	isb	sy
}
 800047c:	e000      	b.n	8000480 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800047e:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000480:	f001 fc4c 	bl	8001d1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000484:	f000 f84a 	bl	800051c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000488:	f000 f8ba 	bl	8000600 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048c:	f000 fb2c 	bl	8000ae8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000490:	f000 faf2 	bl	8000a78 <MX_DMA_Init>
  MX_TIM2_Init();
 8000494:	f000 fa2c 	bl	80008f0 <MX_TIM2_Init>
  MX_SPI4_Init();
 8000498:	f000 f928 	bl	80006ec <MX_SPI4_Init>
  MX_TIM23_Init();
 800049c:	f000 fa9c 	bl	80009d8 <MX_TIM23_Init>
  MX_TIM1_Init();
 80004a0:	f000 f97c 	bl	800079c <MX_TIM1_Init>
  MX_SPI1_Init();
 80004a4:	f000 f8ca 	bl	800063c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	2140      	movs	r1, #64	@ 0x40
 80004ac:	4812      	ldr	r0, [pc, #72]	@ (80004f8 <main+0x148>)
 80004ae:	f005 fc35 	bl	8005d1c <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, (uint8_t*)resetSequence, 8, 50);
 80004b2:	2332      	movs	r3, #50	@ 0x32
 80004b4:	2208      	movs	r2, #8
 80004b6:	4911      	ldr	r1, [pc, #68]	@ (80004fc <main+0x14c>)
 80004b8:	4811      	ldr	r0, [pc, #68]	@ (8000500 <main+0x150>)
 80004ba:	f008 f857 	bl	800856c <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80004be:	2201      	movs	r2, #1
 80004c0:	2140      	movs	r1, #64	@ 0x40
 80004c2:	480d      	ldr	r0, [pc, #52]	@ (80004f8 <main+0x148>)
 80004c4:	f005 fc2a 	bl	8005d1c <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004c8:	f00b fbae 	bl	800bc28 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80004cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000504 <main+0x154>)
 80004ce:	2100      	movs	r1, #0
 80004d0:	480d      	ldr	r0, [pc, #52]	@ (8000508 <main+0x158>)
 80004d2:	f00b fc08 	bl	800bce6 <osThreadNew>
 80004d6:	4603      	mov	r3, r0
 80004d8:	4a0c      	ldr	r2, [pc, #48]	@ (800050c <main+0x15c>)
 80004da:	6013      	str	r3, [r2, #0]

  /* creation of ethernetTask */
  ethernetTaskHandle = osThreadNew(startEthernetTask, NULL, &ethernetTask_attributes);
 80004dc:	4a0c      	ldr	r2, [pc, #48]	@ (8000510 <main+0x160>)
 80004de:	2100      	movs	r1, #0
 80004e0:	480c      	ldr	r0, [pc, #48]	@ (8000514 <main+0x164>)
 80004e2:	f00b fc00 	bl	800bce6 <osThreadNew>
 80004e6:	4603      	mov	r3, r0
 80004e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000518 <main+0x168>)
 80004ea:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80004ec:	f00b fbc0 	bl	800bc70 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004f0:	bf00      	nop
 80004f2:	e7fd      	b.n	80004f0 <main+0x140>
 80004f4:	e000ed00 	.word	0xe000ed00
 80004f8:	58020400 	.word	0x58020400
 80004fc:	24004984 	.word	0x24004984
 8000500:	24004a3c 	.word	0x24004a3c
 8000504:	0801e334 	.word	0x0801e334
 8000508:	08000ff1 	.word	0x08000ff1
 800050c:	24004e10 	.word	0x24004e10
 8000510:	0801e358 	.word	0x0801e358
 8000514:	08001001 	.word	0x08001001
 8000518:	24004e14 	.word	0x24004e14

0800051c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b09c      	sub	sp, #112	@ 0x70
 8000520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000522:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000526:	224c      	movs	r2, #76	@ 0x4c
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f01a f9ff 	bl	801a92e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000530:	1d3b      	adds	r3, r7, #4
 8000532:	2220      	movs	r2, #32
 8000534:	2100      	movs	r1, #0
 8000536:	4618      	mov	r0, r3
 8000538:	f01a f9f9 	bl	801a92e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800053c:	2002      	movs	r0, #2
 800053e:	f005 fc21 	bl	8005d84 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000542:	2300      	movs	r3, #0
 8000544:	603b      	str	r3, [r7, #0]
 8000546:	4b2d      	ldr	r3, [pc, #180]	@ (80005fc <SystemClock_Config+0xe0>)
 8000548:	699b      	ldr	r3, [r3, #24]
 800054a:	4a2c      	ldr	r2, [pc, #176]	@ (80005fc <SystemClock_Config+0xe0>)
 800054c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000550:	6193      	str	r3, [r2, #24]
 8000552:	4b2a      	ldr	r3, [pc, #168]	@ (80005fc <SystemClock_Config+0xe0>)
 8000554:	699b      	ldr	r3, [r3, #24]
 8000556:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800055a:	603b      	str	r3, [r7, #0]
 800055c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800055e:	bf00      	nop
 8000560:	4b26      	ldr	r3, [pc, #152]	@ (80005fc <SystemClock_Config+0xe0>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000568:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800056c:	d1f8      	bne.n	8000560 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800056e:	2303      	movs	r3, #3
 8000570:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000572:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000576:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000578:	2301      	movs	r3, #1
 800057a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800057c:	2340      	movs	r3, #64	@ 0x40
 800057e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000580:	2302      	movs	r3, #2
 8000582:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000584:	2302      	movs	r3, #2
 8000586:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000588:	2304      	movs	r3, #4
 800058a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 800058c:	f240 1313 	movw	r3, #275	@ 0x113
 8000590:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000592:	2301      	movs	r3, #1
 8000594:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000596:	2304      	movs	r3, #4
 8000598:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800059a:	2302      	movs	r3, #2
 800059c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 800059e:	2304      	movs	r3, #4
 80005a0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80005a2:	2300      	movs	r3, #0
 80005a4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005ae:	4618      	mov	r0, r3
 80005b0:	f005 fc22 	bl	8005df8 <HAL_RCC_OscConfig>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80005ba:	f000 fe0f 	bl	80011dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005be:	233f      	movs	r3, #63	@ 0x3f
 80005c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c2:	2303      	movs	r3, #3
 80005c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80005ca:	2308      	movs	r3, #8
 80005cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80005ce:	2340      	movs	r3, #64	@ 0x40
 80005d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80005d2:	2340      	movs	r3, #64	@ 0x40
 80005d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 80005d6:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80005da:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80005dc:	2340      	movs	r3, #64	@ 0x40
 80005de:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80005e0:	1d3b      	adds	r3, r7, #4
 80005e2:	2103      	movs	r1, #3
 80005e4:	4618      	mov	r0, r3
 80005e6:	f005 ffe1 	bl	80065ac <HAL_RCC_ClockConfig>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 80005f0:	f000 fdf4 	bl	80011dc <Error_Handler>
  }
}
 80005f4:	bf00      	nop
 80005f6:	3770      	adds	r7, #112	@ 0x70
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	58024800 	.word	0x58024800

08000600 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b0ae      	sub	sp, #184	@ 0xb8
 8000604:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000606:	463b      	mov	r3, r7
 8000608:	22b8      	movs	r2, #184	@ 0xb8
 800060a:	2100      	movs	r1, #0
 800060c:	4618      	mov	r0, r3
 800060e:	f01a f98e 	bl	801a92e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000612:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000616:	f04f 0300 	mov.w	r3, #0
 800061a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 800061e:	2300      	movs	r3, #0
 8000620:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000622:	463b      	mov	r3, r7
 8000624:	4618      	mov	r0, r3
 8000626:	f006 fb79 	bl	8006d1c <HAL_RCCEx_PeriphCLKConfig>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 8000630:	f000 fdd4 	bl	80011dc <Error_Handler>
  }
}
 8000634:	bf00      	nop
 8000636:	37b8      	adds	r7, #184	@ 0xb8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000640:	4b28      	ldr	r3, [pc, #160]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000642:	4a29      	ldr	r2, [pc, #164]	@ (80006e8 <MX_SPI1_Init+0xac>)
 8000644:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000646:	4b27      	ldr	r3, [pc, #156]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000648:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800064c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800064e:	4b25      	ldr	r3, [pc, #148]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000650:	2200      	movs	r2, #0
 8000652:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000654:	4b23      	ldr	r3, [pc, #140]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000656:	2207      	movs	r2, #7
 8000658:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800065a:	4b22      	ldr	r3, [pc, #136]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 800065c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000660:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000662:	4b20      	ldr	r3, [pc, #128]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000664:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000668:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800066a:	4b1e      	ldr	r3, [pc, #120]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 800066c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000670:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000672:	4b1c      	ldr	r3, [pc, #112]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000674:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000678:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800067a:	4b1a      	ldr	r3, [pc, #104]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 800067c:	2200      	movs	r2, #0
 800067e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000680:	4b18      	ldr	r3, [pc, #96]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000682:	2200      	movs	r2, #0
 8000684:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000686:	4b17      	ldr	r3, [pc, #92]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000688:	2200      	movs	r2, #0
 800068a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800068c:	4b15      	ldr	r3, [pc, #84]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 800068e:	2200      	movs	r2, #0
 8000690:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000692:	4b14      	ldr	r3, [pc, #80]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000694:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000698:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800069a:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 800069c:	2200      	movs	r2, #0
 800069e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80006a0:	4b10      	ldr	r3, [pc, #64]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80006a6:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80006ac:	4b0d      	ldr	r3, [pc, #52]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80006b2:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80006b8:	4b0a      	ldr	r3, [pc, #40]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80006be:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80006c4:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80006ca:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006d0:	4804      	ldr	r0, [pc, #16]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006d2:	f007 fe27 	bl	8008324 <HAL_SPI_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_SPI1_Init+0xa4>
  {
    Error_Handler();
 80006dc:	f000 fd7e 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	24004a3c 	.word	0x24004a3c
 80006e8:	40013000 	.word	0x40013000

080006ec <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 80006f0:	4b28      	ldr	r3, [pc, #160]	@ (8000794 <MX_SPI4_Init+0xa8>)
 80006f2:	4a29      	ldr	r2, [pc, #164]	@ (8000798 <MX_SPI4_Init+0xac>)
 80006f4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80006f6:	4b27      	ldr	r3, [pc, #156]	@ (8000794 <MX_SPI4_Init+0xa8>)
 80006f8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80006fc:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80006fe:	4b25      	ldr	r3, [pc, #148]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000704:	4b23      	ldr	r3, [pc, #140]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000706:	2207      	movs	r2, #7
 8000708:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800070a:	4b22      	ldr	r3, [pc, #136]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800070c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000710:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000712:	4b20      	ldr	r3, [pc, #128]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000714:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000718:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800071a:	4b1e      	ldr	r3, [pc, #120]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800071c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000720:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000722:	4b1c      	ldr	r3, [pc, #112]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000724:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
 8000728:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800072a:	4b1a      	ldr	r3, [pc, #104]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800072c:	2200      	movs	r2, #0
 800072e:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000730:	4b18      	ldr	r3, [pc, #96]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000732:	2200      	movs	r2, #0
 8000734:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000736:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000738:	2200      	movs	r2, #0
 800073a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800073e:	2200      	movs	r2, #0
 8000740:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000742:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000744:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000748:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800074a:	4b12      	ldr	r3, [pc, #72]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800074c:	2200      	movs	r2, #0
 800074e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000750:	4b10      	ldr	r3, [pc, #64]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000752:	2200      	movs	r2, #0
 8000754:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000756:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000758:	2200      	movs	r2, #0
 800075a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800075c:	4b0d      	ldr	r3, [pc, #52]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800075e:	2200      	movs	r2, #0
 8000760:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000762:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000764:	2200      	movs	r2, #0
 8000766:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000768:	4b0a      	ldr	r3, [pc, #40]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800076a:	2200      	movs	r2, #0
 800076c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800076e:	4b09      	ldr	r3, [pc, #36]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000770:	2200      	movs	r2, #0
 8000772:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000774:	4b07      	ldr	r3, [pc, #28]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000776:	2200      	movs	r2, #0
 8000778:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800077a:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800077c:	2200      	movs	r2, #0
 800077e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000780:	4804      	ldr	r0, [pc, #16]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000782:	f007 fdcf 	bl	8008324 <HAL_SPI_Init>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_SPI4_Init+0xa4>
  {
    Error_Handler();
 800078c:	f000 fd26 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000790:	bf00      	nop
 8000792:	bd80      	pop	{r7, pc}
 8000794:	24004ac4 	.word	0x24004ac4
 8000798:	40013400 	.word	0x40013400

0800079c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b09c      	sub	sp, #112	@ 0x70
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007a2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
 80007aa:	605a      	str	r2, [r3, #4]
 80007ac:	609a      	str	r2, [r3, #8]
 80007ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007bc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
 80007c6:	609a      	str	r2, [r3, #8]
 80007c8:	60da      	str	r2, [r3, #12]
 80007ca:	611a      	str	r2, [r3, #16]
 80007cc:	615a      	str	r2, [r3, #20]
 80007ce:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007d0:	1d3b      	adds	r3, r7, #4
 80007d2:	2234      	movs	r2, #52	@ 0x34
 80007d4:	2100      	movs	r1, #0
 80007d6:	4618      	mov	r0, r3
 80007d8:	f01a f8a9 	bl	801a92e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007dc:	4b42      	ldr	r3, [pc, #264]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80007de:	4a43      	ldr	r2, [pc, #268]	@ (80008ec <MX_TIM1_Init+0x150>)
 80007e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1375-1;
 80007e2:	4b41      	ldr	r3, [pc, #260]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80007e4:	f240 525e 	movw	r2, #1374	@ 0x55e
 80007e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ea:	4b3f      	ldr	r3, [pc, #252]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80007f0:	4b3d      	ldr	r3, [pc, #244]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80007f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007f8:	4b3b      	ldr	r3, [pc, #236]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007fe:	4b3a      	ldr	r3, [pc, #232]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 8000800:	2200      	movs	r2, #0
 8000802:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000804:	4b38      	ldr	r3, [pc, #224]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 8000806:	2200      	movs	r2, #0
 8000808:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800080a:	4837      	ldr	r0, [pc, #220]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 800080c:	f009 f82d 	bl	800986a <HAL_TIM_Base_Init>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000816:	f000 fce1 	bl	80011dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800081a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800081e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000820:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000824:	4619      	mov	r1, r3
 8000826:	4830      	ldr	r0, [pc, #192]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 8000828:	f009 fcd2 	bl	800a1d0 <HAL_TIM_ConfigClockSource>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8000832:	f000 fcd3 	bl	80011dc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000836:	482c      	ldr	r0, [pc, #176]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 8000838:	f009 f972 	bl	8009b20 <HAL_TIM_OC_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8000842:	f000 fccb 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000846:	2300      	movs	r3, #0
 8000848:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800084a:	2300      	movs	r3, #0
 800084c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800084e:	2300      	movs	r3, #0
 8000850:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000852:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000856:	4619      	mov	r1, r3
 8000858:	4823      	ldr	r0, [pc, #140]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 800085a:	f00a f9f9 	bl	800ac50 <HAL_TIMEx_MasterConfigSynchronization>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8000864:	f000 fcba 	bl	80011dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000868:	2300      	movs	r3, #0
 800086a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000870:	2300      	movs	r3, #0
 8000872:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000874:	2300      	movs	r3, #0
 8000876:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000878:	2300      	movs	r3, #0
 800087a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800087c:	2300      	movs	r3, #0
 800087e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000880:	2300      	movs	r3, #0
 8000882:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000884:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000888:	2200      	movs	r2, #0
 800088a:	4619      	mov	r1, r3
 800088c:	4816      	ldr	r0, [pc, #88]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 800088e:	f009 fb11 	bl	8009eb4 <HAL_TIM_OC_ConfigChannel>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000898:	f000 fca0 	bl	80011dc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800089c:	2300      	movs	r3, #0
 800089e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80008a0:	2300      	movs	r3, #0
 80008a2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008a4:	2300      	movs	r3, #0
 80008a6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80008a8:	2300      	movs	r3, #0
 80008aa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008b4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008b6:	2300      	movs	r3, #0
 80008b8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80008be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80008c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008c8:	2300      	movs	r3, #0
 80008ca:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	4619      	mov	r1, r3
 80008d0:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80008d2:	f00a fa59 	bl	800ad88 <HAL_TIMEx_ConfigBreakDeadTime>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80008dc:	f000 fc7e 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80008e0:	bf00      	nop
 80008e2:	3770      	adds	r7, #112	@ 0x70
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	24004d2c 	.word	0x24004d2c
 80008ec:	40010000 	.word	0x40010000

080008f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08e      	sub	sp, #56	@ 0x38
 80008f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000904:	f107 031c 	add.w	r3, r7, #28
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000910:	463b      	mov	r3, r7
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	605a      	str	r2, [r3, #4]
 8000918:	609a      	str	r2, [r3, #8]
 800091a:	60da      	str	r2, [r3, #12]
 800091c:	611a      	str	r2, [r3, #16]
 800091e:	615a      	str	r2, [r3, #20]
 8000920:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000922:	4b2c      	ldr	r3, [pc, #176]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 8000924:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000928:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 275-1;
 800092a:	4b2a      	ldr	r3, [pc, #168]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 800092c:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8000930:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000932:	4b28      	ldr	r3, [pc, #160]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000938:	4b26      	ldr	r3, [pc, #152]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 800093a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800093e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000940:	4b24      	ldr	r3, [pc, #144]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 8000942:	2200      	movs	r2, #0
 8000944:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000946:	4b23      	ldr	r3, [pc, #140]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800094c:	4821      	ldr	r0, [pc, #132]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 800094e:	f008 ff8c 	bl	800986a <HAL_TIM_Base_Init>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000958:	f000 fc40 	bl	80011dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800095c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000960:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000962:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000966:	4619      	mov	r1, r3
 8000968:	481a      	ldr	r0, [pc, #104]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 800096a:	f009 fc31 	bl	800a1d0 <HAL_TIM_ConfigClockSource>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000974:	f000 fc32 	bl	80011dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000978:	4816      	ldr	r0, [pc, #88]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 800097a:	f009 f932 	bl	8009be2 <HAL_TIM_PWM_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000984:	f000 fc2a 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000988:	2300      	movs	r3, #0
 800098a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800098c:	2300      	movs	r3, #0
 800098e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000990:	f107 031c 	add.w	r3, r7, #28
 8000994:	4619      	mov	r1, r3
 8000996:	480f      	ldr	r0, [pc, #60]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 8000998:	f00a f95a 	bl	800ac50 <HAL_TIMEx_MasterConfigSynchronization>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80009a2:	f000 fc1b 	bl	80011dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009a6:	2360      	movs	r3, #96	@ 0x60
 80009a8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009ae:	2300      	movs	r3, #0
 80009b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009b6:	463b      	mov	r3, r7
 80009b8:	2200      	movs	r2, #0
 80009ba:	4619      	mov	r1, r3
 80009bc:	4805      	ldr	r0, [pc, #20]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 80009be:	f009 faf3 	bl	8009fa8 <HAL_TIM_PWM_ConfigChannel>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80009c8:	f000 fc08 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009cc:	bf00      	nop
 80009ce:	3738      	adds	r7, #56	@ 0x38
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	24004d78 	.word	0x24004d78

080009d8 <MX_TIM23_Init>:
  * @brief TIM23 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM23_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b088      	sub	sp, #32
 80009dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM23_Init 0 */

  /* USER CODE END TIM23_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009de:	f107 0310 	add.w	r3, r7, #16
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	609a      	str	r2, [r3, #8]
 80009ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ec:	1d3b      	adds	r3, r7, #4
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	605a      	str	r2, [r3, #4]
 80009f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM23_Init 1 */

  /* USER CODE END TIM23_Init 1 */
  htim23.Instance = TIM23;
 80009f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a70 <MX_TIM23_Init+0x98>)
 80009f8:	4a1e      	ldr	r2, [pc, #120]	@ (8000a74 <MX_TIM23_Init+0x9c>)
 80009fa:	601a      	str	r2, [r3, #0]
  htim23.Init.Prescaler = 275-1;
 80009fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a70 <MX_TIM23_Init+0x98>)
 80009fe:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8000a02:	605a      	str	r2, [r3, #4]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a04:	4b1a      	ldr	r3, [pc, #104]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  htim23.Init.Period = 4294967295;
 8000a0a:	4b19      	ldr	r3, [pc, #100]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a10:	60da      	str	r2, [r3, #12]
  htim23.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a12:	4b17      	ldr	r3, [pc, #92]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
  htim23.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a18:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim23) != HAL_OK)
 8000a1e:	4814      	ldr	r0, [pc, #80]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a20:	f008 ff23 	bl	800986a <HAL_TIM_Base_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_TIM23_Init+0x56>
  {
    Error_Handler();
 8000a2a:	f000 fbd7 	bl	80011dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a32:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim23, &sClockSourceConfig) != HAL_OK)
 8000a34:	f107 0310 	add.w	r3, r7, #16
 8000a38:	4619      	mov	r1, r3
 8000a3a:	480d      	ldr	r0, [pc, #52]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a3c:	f009 fbc8 	bl	800a1d0 <HAL_TIM_ConfigClockSource>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_TIM23_Init+0x72>
  {
    Error_Handler();
 8000a46:	f000 fbc9 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim23, &sMasterConfig) != HAL_OK)
 8000a52:	1d3b      	adds	r3, r7, #4
 8000a54:	4619      	mov	r1, r3
 8000a56:	4806      	ldr	r0, [pc, #24]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a58:	f00a f8fa 	bl	800ac50 <HAL_TIMEx_MasterConfigSynchronization>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_TIM23_Init+0x8e>
  {
    Error_Handler();
 8000a62:	f000 fbbb 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM23_Init 2 */

  /* USER CODE END TIM23_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	3720      	adds	r7, #32
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	24004dc4 	.word	0x24004dc4
 8000a74:	4000e000 	.word	0x4000e000

08000a78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a7e:	4b19      	ldr	r3, [pc, #100]	@ (8000ae4 <MX_DMA_Init+0x6c>)
 8000a80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a84:	4a17      	ldr	r2, [pc, #92]	@ (8000ae4 <MX_DMA_Init+0x6c>)
 8000a86:	f043 0301 	orr.w	r3, r3, #1
 8000a8a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ae4 <MX_DMA_Init+0x6c>)
 8000a90:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	2105      	movs	r1, #5
 8000aa0:	200b      	movs	r0, #11
 8000aa2:	f001 fa87 	bl	8001fb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000aa6:	200b      	movs	r0, #11
 8000aa8:	f001 fa9e 	bl	8001fe8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2105      	movs	r1, #5
 8000ab0:	200c      	movs	r0, #12
 8000ab2:	f001 fa7f 	bl	8001fb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ab6:	200c      	movs	r0, #12
 8000ab8:	f001 fa96 	bl	8001fe8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000abc:	2200      	movs	r2, #0
 8000abe:	2105      	movs	r1, #5
 8000ac0:	200d      	movs	r0, #13
 8000ac2:	f001 fa77 	bl	8001fb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000ac6:	200d      	movs	r0, #13
 8000ac8:	f001 fa8e 	bl	8001fe8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000acc:	2200      	movs	r2, #0
 8000ace:	2105      	movs	r1, #5
 8000ad0:	200e      	movs	r0, #14
 8000ad2:	f001 fa6f 	bl	8001fb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000ad6:	200e      	movs	r0, #14
 8000ad8:	f001 fa86 	bl	8001fe8 <HAL_NVIC_EnableIRQ>

}
 8000adc:	bf00      	nop
 8000ade:	3708      	adds	r7, #8
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	58024400 	.word	0x58024400

08000ae8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b08c      	sub	sp, #48	@ 0x30
 8000aec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aee:	f107 031c 	add.w	r3, r7, #28
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	605a      	str	r2, [r3, #4]
 8000af8:	609a      	str	r2, [r3, #8]
 8000afa:	60da      	str	r2, [r3, #12]
 8000afc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000afe:	4b42      	ldr	r3, [pc, #264]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b04:	4a40      	ldr	r2, [pc, #256]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b0e:	4b3e      	ldr	r3, [pc, #248]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b18:	61bb      	str	r3, [r7, #24]
 8000b1a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b1c:	4b3a      	ldr	r3, [pc, #232]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b22:	4a39      	ldr	r2, [pc, #228]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b24:	f043 0304 	orr.w	r3, r3, #4
 8000b28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b2c:	4b36      	ldr	r3, [pc, #216]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b32:	f003 0304 	and.w	r3, r3, #4
 8000b36:	617b      	str	r3, [r7, #20]
 8000b38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3a:	4b33      	ldr	r3, [pc, #204]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b40:	4a31      	ldr	r2, [pc, #196]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b50:	f003 0301 	and.w	r3, r3, #1
 8000b54:	613b      	str	r3, [r7, #16]
 8000b56:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b58:	4b2b      	ldr	r3, [pc, #172]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b5e:	4a2a      	ldr	r2, [pc, #168]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b60:	f043 0310 	orr.w	r3, r3, #16
 8000b64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b68:	4b27      	ldr	r3, [pc, #156]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b6e:	f003 0310 	and.w	r3, r3, #16
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b76:	4b24      	ldr	r3, [pc, #144]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b7c:	4a22      	ldr	r2, [pc, #136]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b7e:	f043 0302 	orr.w	r3, r3, #2
 8000b82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b86:	4b20      	ldr	r3, [pc, #128]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b8c:	f003 0302 	and.w	r3, r3, #2
 8000b90:	60bb      	str	r3, [r7, #8]
 8000b92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b94:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b9a:	4a1b      	ldr	r2, [pc, #108]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ba0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ba4:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000ba6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000baa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bae:	607b      	str	r3, [r7, #4]
 8000bb0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2140      	movs	r1, #64	@ 0x40
 8000bb6:	4815      	ldr	r0, [pc, #84]	@ (8000c0c <MX_GPIO_Init+0x124>)
 8000bb8:	f005 f8b0 	bl	8005d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000bbc:	2340      	movs	r3, #64	@ 0x40
 8000bbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bcc:	f107 031c 	add.w	r3, r7, #28
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	480e      	ldr	r0, [pc, #56]	@ (8000c0c <MX_GPIO_Init+0x124>)
 8000bd4:	f004 fefa 	bl	80059cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000bd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bde:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000be2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000be4:	2301      	movs	r3, #1
 8000be6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be8:	f107 031c 	add.w	r3, r7, #28
 8000bec:	4619      	mov	r1, r3
 8000bee:	4807      	ldr	r0, [pc, #28]	@ (8000c0c <MX_GPIO_Init+0x124>)
 8000bf0:	f004 feec 	bl	80059cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2105      	movs	r1, #5
 8000bf8:	2017      	movs	r0, #23
 8000bfa:	f001 f9db 	bl	8001fb4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  //remove HAL_NVIC_EnableIRQ above
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bfe:	bf00      	nop
 8000c00:	3730      	adds	r7, #48	@ 0x30
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	58024400 	.word	0x58024400
 8000c0c:	58020400 	.word	0x58020400

08000c10 <HAL_GPIO_EXTI_Callback>:


// EXTI Line8 External Interrupt ISR Handler CallBackFun

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_8) // If The INT Source Is EXTI Line8 (PB8 Pin)
 8000c1a:	88fb      	ldrh	r3, [r7, #6]
 8000c1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000c20:	d10f      	bne.n	8000c42 <HAL_GPIO_EXTI_Callback+0x32>
    {

      uint8_t txBuffer24bit[5] = {AD7177_READ_DATA_REG, 0x00, 0x00, 0x00, 0x00};
 8000c22:	2344      	movs	r3, #68	@ 0x44
 8000c24:	60bb      	str	r3, [r7, #8]
 8000c26:	2300      	movs	r3, #0
 8000c28:	733b      	strb	r3, [r7, #12]
	  HAL_SPI_TransmitReceive_IT(&hspi1, (uint8_t *)txBuffer24bit, (uint8_t *)rxBuffer24bit, 5);
 8000c2a:	f107 0108 	add.w	r1, r7, #8
 8000c2e:	2305      	movs	r3, #5
 8000c30:	4a06      	ldr	r2, [pc, #24]	@ (8000c4c <HAL_GPIO_EXTI_Callback+0x3c>)
 8000c32:	4807      	ldr	r0, [pc, #28]	@ (8000c50 <HAL_GPIO_EXTI_Callback+0x40>)
 8000c34:	f008 f8fa 	bl	8008e2c <HAL_SPI_TransmitReceive_IT>
	  timer23val = __HAL_TIM_GET_COUNTER(&htim23);
 8000c38:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <HAL_GPIO_EXTI_Callback+0x44>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c3e:	4a06      	ldr	r2, [pc, #24]	@ (8000c58 <HAL_GPIO_EXTI_Callback+0x48>)
 8000c40:	6013      	str	r3, [r2, #0]
    }
}
 8000c42:	bf00      	nop
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	24005844 	.word	0x24005844
 8000c50:	24004a3c 	.word	0x24004a3c
 8000c54:	24004dc4 	.word	0x24004dc4
 8000c58:	24005864 	.word	0x24005864

08000c5c <HAL_SPI_TxRxCpltCallback>:
	  	}
  //}
}
*/
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b088      	sub	sp, #32
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == SPI1)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a7d      	ldr	r2, [pc, #500]	@ (8000e60 <HAL_SPI_TxRxCpltCallback+0x204>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	f040 80f4 	bne.w	8000e58 <HAL_SPI_TxRxCpltCallback+0x1fc>
  {

	  uint32_t value_24Bit =
	              (rxBuffer24bit[1] << 16) |
 8000c70:	4b7c      	ldr	r3, [pc, #496]	@ (8000e64 <HAL_SPI_TxRxCpltCallback+0x208>)
 8000c72:	785b      	ldrb	r3, [r3, #1]
 8000c74:	041a      	lsls	r2, r3, #16
	              (rxBuffer24bit[2] << 8) |
 8000c76:	4b7b      	ldr	r3, [pc, #492]	@ (8000e64 <HAL_SPI_TxRxCpltCallback+0x208>)
 8000c78:	789b      	ldrb	r3, [r3, #2]
 8000c7a:	021b      	lsls	r3, r3, #8
	              (rxBuffer24bit[1] << 16) |
 8000c7c:	4313      	orrs	r3, r2
	               rxBuffer24bit[3];
 8000c7e:	4a79      	ldr	r2, [pc, #484]	@ (8000e64 <HAL_SPI_TxRxCpltCallback+0x208>)
 8000c80:	78d2      	ldrb	r2, [r2, #3]
	              (rxBuffer24bit[2] << 8) |
 8000c82:	4313      	orrs	r3, r2
	  uint32_t value_24Bit =
 8000c84:	617b      	str	r3, [r7, #20]

	  uint8_t  status       = rxBuffer24bit[4];              // Bottom byte = status
 8000c86:	4b77      	ldr	r3, [pc, #476]	@ (8000e64 <HAL_SPI_TxRxCpltCallback+0x208>)
 8000c88:	791b      	ldrb	r3, [r3, #4]
 8000c8a:	74fb      	strb	r3, [r7, #19]

	  		bool rdy        = !(status & 0x80);   // Bit 7: 0 = data ready
 8000c8c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000c90:	43db      	mvns	r3, r3
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	09db      	lsrs	r3, r3, #7
 8000c96:	74bb      	strb	r3, [r7, #18]
	  		bool adc_error  =  (status & 0x40);   // Bit 6: 1 = ADC error
 8000c98:	7cfb      	ldrb	r3, [r7, #19]
 8000c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	bf14      	ite	ne
 8000ca2:	2301      	movne	r3, #1
 8000ca4:	2300      	moveq	r3, #0
 8000ca6:	747b      	strb	r3, [r7, #17]
	  		bool crc_error  =  (status & 0x20);   // Bit 5: 1 = CRC error
 8000ca8:	7cfb      	ldrb	r3, [r7, #19]
 8000caa:	f003 0320 	and.w	r3, r3, #32
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	bf14      	ite	ne
 8000cb2:	2301      	movne	r3, #1
 8000cb4:	2300      	moveq	r3, #0
 8000cb6:	743b      	strb	r3, [r7, #16]
	  		uint8_t channel_id = status & 0x0F;   // Bits 3:0 = Channel ID
 8000cb8:	7cfb      	ldrb	r3, [r7, #19]
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	73fb      	strb	r3, [r7, #15]

	  		/* Check that the data is fresh and without error */
	  		if (rdy && !adc_error && !crc_error && channel_id < NUM_CH_ENABLED) {
 8000cc0:	7cbb      	ldrb	r3, [r7, #18]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d017      	beq.n	8000cf6 <HAL_SPI_TxRxCpltCallback+0x9a>
 8000cc6:	7c7b      	ldrb	r3, [r7, #17]
 8000cc8:	f083 0301 	eor.w	r3, r3, #1
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d011      	beq.n	8000cf6 <HAL_SPI_TxRxCpltCallback+0x9a>
 8000cd2:	7c3b      	ldrb	r3, [r7, #16]
 8000cd4:	f083 0301 	eor.w	r3, r3, #1
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d00b      	beq.n	8000cf6 <HAL_SPI_TxRxCpltCallback+0x9a>
 8000cde:	7bfb      	ldrb	r3, [r7, #15]
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	d808      	bhi.n	8000cf6 <HAL_SPI_TxRxCpltCallback+0x9a>
	  			channel_data[channel_id] = value_24Bit;
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
 8000ce6:	4960      	ldr	r1, [pc, #384]	@ (8000e68 <HAL_SPI_TxRxCpltCallback+0x20c>)
 8000ce8:	697a      	ldr	r2, [r7, #20]
 8000cea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  			channel_ready[channel_id] = 1; //set that channel's ready flag high (this is different from rdy)
 8000cee:	7bfb      	ldrb	r3, [r7, #15]
 8000cf0:	4a5e      	ldr	r2, [pc, #376]	@ (8000e6c <HAL_SPI_TxRxCpltCallback+0x210>)
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	54d1      	strb	r1, [r2, r3]
	  		}

	  		// Once all 4 channels have been read, build and store packet
	  		if (channel_ready[0] && channel_ready[1] && channel_ready[2]) {
 8000cf6:	4b5d      	ldr	r3, [pc, #372]	@ (8000e6c <HAL_SPI_TxRxCpltCallback+0x210>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	f000 80ab 	beq.w	8000e58 <HAL_SPI_TxRxCpltCallback+0x1fc>
 8000d02:	4b5a      	ldr	r3, [pc, #360]	@ (8000e6c <HAL_SPI_TxRxCpltCallback+0x210>)
 8000d04:	785b      	ldrb	r3, [r3, #1]
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	f000 80a5 	beq.w	8000e58 <HAL_SPI_TxRxCpltCallback+0x1fc>
 8000d0e:	4b57      	ldr	r3, [pc, #348]	@ (8000e6c <HAL_SPI_TxRxCpltCallback+0x210>)
 8000d10:	789b      	ldrb	r3, [r3, #2]
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	f000 809f 	beq.w	8000e58 <HAL_SPI_TxRxCpltCallback+0x1fc>

	  			// Clear ready flags
	  			for (int i = 0; i < NUM_CH_ENABLED; i++) channel_ready[i] = 0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61fb      	str	r3, [r7, #28]
 8000d1e:	e007      	b.n	8000d30 <HAL_SPI_TxRxCpltCallback+0xd4>
 8000d20:	4a52      	ldr	r2, [pc, #328]	@ (8000e6c <HAL_SPI_TxRxCpltCallback+0x210>)
 8000d22:	69fb      	ldr	r3, [r7, #28]
 8000d24:	4413      	add	r3, r2
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	61fb      	str	r3, [r7, #28]
 8000d30:	69fb      	ldr	r3, [r7, #28]
 8000d32:	2b02      	cmp	r3, #2
 8000d34:	ddf4      	ble.n	8000d20 <HAL_SPI_TxRxCpltCallback+0xc4>

	  			// Fill spiData
	  			for (int i = 0; i < NUM_CH_ENABLED; i++) {
 8000d36:	2300      	movs	r3, #0
 8000d38:	61bb      	str	r3, [r7, #24]
 8000d3a:	e028      	b.n	8000d8e <HAL_SPI_TxRxCpltCallback+0x132>
	  				spiData[spiIndex + (i * 2)]     = channel_data[i] & 0xFFFF; // bits 15:0
 8000d3c:	4a4a      	ldr	r2, [pc, #296]	@ (8000e68 <HAL_SPI_TxRxCpltCallback+0x20c>)
 8000d3e:	69bb      	ldr	r3, [r7, #24]
 8000d40:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d44:	4b4a      	ldr	r3, [pc, #296]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	b29b      	uxth	r3, r3
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	440b      	add	r3, r1
 8000d52:	b291      	uxth	r1, r2
 8000d54:	4a47      	ldr	r2, [pc, #284]	@ (8000e74 <HAL_SPI_TxRxCpltCallback+0x218>)
 8000d56:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  				spiData[spiIndex + (i * 2) + 1] = (channel_data[i] >> 16) << 8 | i; // bits 23:16 + channel id
 8000d5a:	4a43      	ldr	r2, [pc, #268]	@ (8000e68 <HAL_SPI_TxRxCpltCallback+0x20c>)
 8000d5c:	69bb      	ldr	r3, [r7, #24]
 8000d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d62:	0c1b      	lsrs	r3, r3, #16
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	021b      	lsls	r3, r3, #8
 8000d68:	b299      	uxth	r1, r3
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	b29a      	uxth	r2, r3
 8000d6e:	4b40      	ldr	r3, [pc, #256]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000d70:	881b      	ldrh	r3, [r3, #0]
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	4618      	mov	r0, r3
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	4403      	add	r3, r0
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	b291      	uxth	r1, r2
 8000d82:	4a3c      	ldr	r2, [pc, #240]	@ (8000e74 <HAL_SPI_TxRxCpltCallback+0x218>)
 8000d84:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  			for (int i = 0; i < NUM_CH_ENABLED; i++) {
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	61bb      	str	r3, [r7, #24]
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	ddd3      	ble.n	8000d3c <HAL_SPI_TxRxCpltCallback+0xe0>
	  			}

	  			// Add timestamp
	  			spiData[spiIndex + 6]  = timer23val & 0xFFFF;
 8000d94:	4b38      	ldr	r3, [pc, #224]	@ (8000e78 <HAL_SPI_TxRxCpltCallback+0x21c>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b35      	ldr	r3, [pc, #212]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000d9a:	881b      	ldrh	r3, [r3, #0]
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	3306      	adds	r3, #6
 8000da0:	b291      	uxth	r1, r2
 8000da2:	4a34      	ldr	r2, [pc, #208]	@ (8000e74 <HAL_SPI_TxRxCpltCallback+0x218>)
 8000da4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  			spiData[spiIndex + 7]  = (timer23val >> 16) & 0xFFFF;
 8000da8:	4b33      	ldr	r3, [pc, #204]	@ (8000e78 <HAL_SPI_TxRxCpltCallback+0x21c>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	0c1a      	lsrs	r2, r3, #16
 8000dae:	4b30      	ldr	r3, [pc, #192]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	3307      	adds	r3, #7
 8000db6:	b291      	uxth	r1, r2
 8000db8:	4a2e      	ldr	r2, [pc, #184]	@ (8000e74 <HAL_SPI_TxRxCpltCallback+0x218>)
 8000dba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	  			//spacers (may change this later)
	  			spiData[spiIndex + 8] = 0xAB89;
 8000dbe:	4b2c      	ldr	r3, [pc, #176]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000dc0:	881b      	ldrh	r3, [r3, #0]
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	3308      	adds	r3, #8
 8000dc6:	4a2b      	ldr	r2, [pc, #172]	@ (8000e74 <HAL_SPI_TxRxCpltCallback+0x218>)
 8000dc8:	f64a 3189 	movw	r1, #43913	@ 0xab89
 8000dcc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  			spiData[spiIndex + 9] = 0xEFCD;
 8000dd0:	4b27      	ldr	r3, [pc, #156]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000dd2:	881b      	ldrh	r3, [r3, #0]
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	3309      	adds	r3, #9
 8000dd8:	4a26      	ldr	r2, [pc, #152]	@ (8000e74 <HAL_SPI_TxRxCpltCallback+0x218>)
 8000dda:	f64e 71cd 	movw	r1, #61389	@ 0xefcd
 8000dde:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	  			// Advance index
	  			spiIndex += 10;
 8000de2:	4b23      	ldr	r3, [pc, #140]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000de4:	881b      	ldrh	r3, [r3, #0]
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	330a      	adds	r3, #10
 8000dea:	b29a      	uxth	r2, r3
 8000dec:	4b20      	ldr	r3, [pc, #128]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000dee:	801a      	strh	r2, [r3, #0]

	  			if (spiIndex >= 700) {
 8000df0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000df2:	881b      	ldrh	r3, [r3, #0]
 8000df4:	b29b      	uxth	r3, r3
 8000df6:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8000dfa:	d303      	bcc.n	8000e04 <HAL_SPI_TxRxCpltCallback+0x1a8>
	  				spiIndex = 0;
 8000dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	801a      	strh	r2, [r3, #0]
	  				vTaskNotifyGiveFromISR(ethernetTaskHandle, &xHigherPriorityTaskWoken); // function will set xHigherPriorityTaskWoken to pdTRUE if the unblocked task (ethernetTaskHandle) has a higher priority than the currently running task. Also unblocks task
	  				portYIELD_FROM_ISR(xHigherPriorityTaskWoken); // if xHigherPriorityTaskWoken is pdTURE, scheduler will switch to the ethernetTaskHandle task as soon as the ISR completes. Otherwise, currently running task will continue to run after ISR completes
	  			}
	  		}
  }
}
 8000e02:	e029      	b.n	8000e58 <HAL_SPI_TxRxCpltCallback+0x1fc>
	  			else if (spiIndex == 600) {
 8000e04:	4b1a      	ldr	r3, [pc, #104]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	b29b      	uxth	r3, r3
 8000e0a:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000e0e:	d123      	bne.n	8000e58 <HAL_SPI_TxRxCpltCallback+0x1fc>
	  				spiData[spiIndex] = sampleNum++;
 8000e10:	4b1a      	ldr	r3, [pc, #104]	@ (8000e7c <HAL_SPI_TxRxCpltCallback+0x220>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	1c5a      	adds	r2, r3, #1
 8000e16:	4919      	ldr	r1, [pc, #100]	@ (8000e7c <HAL_SPI_TxRxCpltCallback+0x220>)
 8000e18:	600a      	str	r2, [r1, #0]
 8000e1a:	4a15      	ldr	r2, [pc, #84]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000e1c:	8812      	ldrh	r2, [r2, #0]
 8000e1e:	b292      	uxth	r2, r2
 8000e20:	b299      	uxth	r1, r3
 8000e22:	4b14      	ldr	r3, [pc, #80]	@ (8000e74 <HAL_SPI_TxRxCpltCallback+0x218>)
 8000e24:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	  				spiIndex = 0;
 8000e28:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	801a      	strh	r2, [r3, #0]
	  				BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60bb      	str	r3, [r7, #8]
	  				vTaskNotifyGiveFromISR(ethernetTaskHandle, &xHigherPriorityTaskWoken); // function will set xHigherPriorityTaskWoken to pdTRUE if the unblocked task (ethernetTaskHandle) has a higher priority than the currently running task. Also unblocks task
 8000e32:	4b13      	ldr	r3, [pc, #76]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f107 0208 	add.w	r2, r7, #8
 8000e3a:	4611      	mov	r1, r2
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f00d fdf3 	bl	800ea28 <vTaskNotifyGiveFromISR>
	  				portYIELD_FROM_ISR(xHigherPriorityTaskWoken); // if xHigherPriorityTaskWoken is pdTURE, scheduler will switch to the ethernetTaskHandle task as soon as the ISR completes. Otherwise, currently running task will continue to run after ISR completes
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d007      	beq.n	8000e58 <HAL_SPI_TxRxCpltCallback+0x1fc>
 8000e48:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <HAL_SPI_TxRxCpltCallback+0x228>)
 8000e4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	f3bf 8f4f 	dsb	sy
 8000e54:	f3bf 8f6f 	isb	sy
}
 8000e58:	bf00      	nop
 8000e5a:	3720      	adds	r7, #32
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40013000 	.word	0x40013000
 8000e64:	24005844 	.word	0x24005844
 8000e68:	24005850 	.word	0x24005850
 8000e6c:	24005860 	.word	0x24005860
 8000e70:	2400584a 	.word	0x2400584a
 8000e74:	24004e18 	.word	0x24004e18
 8000e78:	24005864 	.word	0x24005864
 8000e7c:	2400584c 	.word	0x2400584c
 8000e80:	24004e14 	.word	0x24004e14
 8000e84:	e000ed04 	.word	0xe000ed04

08000e88 <AD7177_WriteRegister>:

void AD7177_WriteRegister(uint8_t reg, uint32_t value, uint8_t num_bytes){
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	6039      	str	r1, [r7, #0]
 8000e92:	71fb      	strb	r3, [r7, #7]
 8000e94:	4613      	mov	r3, r2
 8000e96:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = (reg & 0x3F);
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000e9e:	73fb      	strb	r3, [r7, #15]
    uint8_t tx[4] = { cmd, 0, 0, 0 };
 8000ea0:	7bfb      	ldrb	r3, [r7, #15]
 8000ea2:	723b      	strb	r3, [r7, #8]
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	727b      	strb	r3, [r7, #9]
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	72bb      	strb	r3, [r7, #10]
 8000eac:	2300      	movs	r3, #0
 8000eae:	72fb      	strb	r3, [r7, #11]
    if (num_bytes == 3) {
 8000eb0:	79bb      	ldrb	r3, [r7, #6]
 8000eb2:	2b03      	cmp	r3, #3
 8000eb4:	d10b      	bne.n	8000ece <AD7177_WriteRegister+0x46>
        tx[1] = (value >> 16) & 0xFF;
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	0c1b      	lsrs	r3, r3, #16
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	727b      	strb	r3, [r7, #9]
        tx[2] = (value >> 8) & 0xFF;
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	0a1b      	lsrs	r3, r3, #8
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	72bb      	strb	r3, [r7, #10]
        tx[3] = value & 0xFF;
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	72fb      	strb	r3, [r7, #11]
 8000ecc:	e010      	b.n	8000ef0 <AD7177_WriteRegister+0x68>
    } else if (num_bytes == 2) {
 8000ece:	79bb      	ldrb	r3, [r7, #6]
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d107      	bne.n	8000ee4 <AD7177_WriteRegister+0x5c>
        tx[1] = (value >> 8) & 0xFF;
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	0a1b      	lsrs	r3, r3, #8
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	727b      	strb	r3, [r7, #9]
        tx[2] = value & 0xFF;
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	72bb      	strb	r3, [r7, #10]
 8000ee2:	e005      	b.n	8000ef0 <AD7177_WriteRegister+0x68>
    } else if (num_bytes == 1) {
 8000ee4:	79bb      	ldrb	r3, [r7, #6]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d102      	bne.n	8000ef0 <AD7177_WriteRegister+0x68>
        tx[1] = value & 0xFF;
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	727b      	strb	r3, [r7, #9]
    }
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2140      	movs	r1, #64	@ 0x40
 8000ef4:	480b      	ldr	r0, [pc, #44]	@ (8000f24 <AD7177_WriteRegister+0x9c>)
 8000ef6:	f004 ff11 	bl	8005d1c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx, num_bytes + 1, HAL_MAX_DELAY);
 8000efa:	79bb      	ldrb	r3, [r7, #6]
 8000efc:	b29b      	uxth	r3, r3
 8000efe:	3301      	adds	r3, #1
 8000f00:	b29a      	uxth	r2, r3
 8000f02:	f107 0108 	add.w	r1, r7, #8
 8000f06:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0a:	4807      	ldr	r0, [pc, #28]	@ (8000f28 <AD7177_WriteRegister+0xa0>)
 8000f0c:	f007 fb2e 	bl	800856c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000f10:	2201      	movs	r2, #1
 8000f12:	2140      	movs	r1, #64	@ 0x40
 8000f14:	4803      	ldr	r0, [pc, #12]	@ (8000f24 <AD7177_WriteRegister+0x9c>)
 8000f16:	f004 ff01 	bl	8005d1c <HAL_GPIO_WritePin>
}
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	58020400 	.word	0x58020400
 8000f28:	24004a3c 	.word	0x24004a3c

08000f2c <initializeAD7177Board>:
        result = (result << 8) | rx[i + 1];
    }
    return result;
}

void initializeAD7177Board() {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
    // Reset
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2140      	movs	r1, #64	@ 0x40
 8000f34:	4829      	ldr	r0, [pc, #164]	@ (8000fdc <initializeAD7177Board+0xb0>)
 8000f36:	f004 fef1 	bl	8005d1c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)resetSequence, 8, HAL_MAX_DELAY);
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3e:	2208      	movs	r2, #8
 8000f40:	4927      	ldr	r1, [pc, #156]	@ (8000fe0 <initializeAD7177Board+0xb4>)
 8000f42:	4828      	ldr	r0, [pc, #160]	@ (8000fe4 <initializeAD7177Board+0xb8>)
 8000f44:	f007 fb12 	bl	800856c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2140      	movs	r1, #64	@ 0x40
 8000f4c:	4823      	ldr	r0, [pc, #140]	@ (8000fdc <initializeAD7177Board+0xb0>)
 8000f4e:	f004 fee5 	bl	8005d1c <HAL_GPIO_WritePin>

    HAL_Delay(5);
 8000f52:	2005      	movs	r0, #5
 8000f54:	f000 ff3e 	bl	8001dd4 <HAL_Delay>


    // Check for functionality
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2140      	movs	r1, #64	@ 0x40
 8000f5c:	481f      	ldr	r0, [pc, #124]	@ (8000fdc <initializeAD7177Board+0xb0>)
 8000f5e:	f004 fedd 	bl	8005d1c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)checkTransmit, 1, HAL_MAX_DELAY);
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
 8000f66:	2201      	movs	r2, #1
 8000f68:	491f      	ldr	r1, [pc, #124]	@ (8000fe8 <initializeAD7177Board+0xbc>)
 8000f6a:	481e      	ldr	r0, [pc, #120]	@ (8000fe4 <initializeAD7177Board+0xb8>)
 8000f6c:	f007 fafe 	bl	800856c <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, (uint8_t *)checkReceive, 2, HAL_MAX_DELAY);
 8000f70:	f04f 33ff 	mov.w	r3, #4294967295
 8000f74:	2202      	movs	r2, #2
 8000f76:	491d      	ldr	r1, [pc, #116]	@ (8000fec <initializeAD7177Board+0xc0>)
 8000f78:	481a      	ldr	r0, [pc, #104]	@ (8000fe4 <initializeAD7177Board+0xb8>)
 8000f7a:	f007 fce5 	bl	8008948 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000f7e:	2201      	movs	r2, #1
 8000f80:	2140      	movs	r1, #64	@ 0x40
 8000f82:	4816      	ldr	r0, [pc, #88]	@ (8000fdc <initializeAD7177Board+0xb0>)
 8000f84:	f004 feca 	bl	8005d1c <HAL_GPIO_WritePin>
    } else {
        // Unexpected ID
    }

    // set up ADC Mode
    AD7177_WriteRegister(AD7177_REG_ADCMODE, AD7177_ADCMODE, 2);
 8000f88:	2202      	movs	r2, #2
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f7ff ff7b 	bl	8000e88 <AD7177_WriteRegister>

    // set up IF Mode, enable DATA_STAT byte, and continuous conversion mode
    AD7177_WriteRegister(AD7177_REG_IFMODE, AD7177_IFMODE, 2);
 8000f92:	2202      	movs	r2, #2
 8000f94:	2140      	movs	r1, #64	@ 0x40
 8000f96:	2002      	movs	r0, #2
 8000f98:	f7ff ff76 	bl	8000e88 <AD7177_WriteRegister>

    // Configure filter mode 0
    AD7177_WriteRegister(AD7177_REG_FILTCON0, AD7177_FILTCON0, 2);
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	2109      	movs	r1, #9
 8000fa0:	2028      	movs	r0, #40	@ 0x28
 8000fa2:	f7ff ff71 	bl	8000e88 <AD7177_WriteRegister>

    // Configure setup mode 0
    AD7177_WriteRegister(AD7177_REG_SETUPCON0, AD7177_SETUPCON0, 2);
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	f44f 5198 	mov.w	r1, #4864	@ 0x1300
 8000fac:	2020      	movs	r0, #32
 8000fae:	f7ff ff6b 	bl	8000e88 <AD7177_WriteRegister>

    // Setup channels 0 to 2
    AD7177_WriteRegister(AD7177_REG_CH0, AD7177_CH0_SETUP0, 2);
 8000fb2:	2202      	movs	r2, #2
 8000fb4:	f248 0104 	movw	r1, #32772	@ 0x8004
 8000fb8:	2010      	movs	r0, #16
 8000fba:	f7ff ff65 	bl	8000e88 <AD7177_WriteRegister>
    AD7177_WriteRegister(AD7177_REG_CH1, AD7177_CH1_SETUP0, 2);
 8000fbe:	2202      	movs	r2, #2
 8000fc0:	f248 0124 	movw	r1, #32804	@ 0x8024
 8000fc4:	2011      	movs	r0, #17
 8000fc6:	f7ff ff5f 	bl	8000e88 <AD7177_WriteRegister>
    AD7177_WriteRegister(AD7177_REG_CH2, AD7177_CH2_SETUP0, 2);
 8000fca:	2202      	movs	r2, #2
 8000fcc:	f248 0144 	movw	r1, #32836	@ 0x8044
 8000fd0:	2012      	movs	r0, #18
 8000fd2:	f7ff ff59 	bl	8000e88 <AD7177_WriteRegister>
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	58020400 	.word	0x58020400
 8000fe0:	24004984 	.word	0x24004984
 8000fe4:	24004a3c 	.word	0x24004a3c
 8000fe8:	2400498c 	.word	0x2400498c
 8000fec:	24005868 	.word	0x24005868

08000ff0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	// MAKE SURE TO DELETE ANY "MX_LWIP_Init()" ABOVE
  /* Infinite loop */
  for(;;)
  {
	  vTaskDelete(NULL); //deletes task
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f00c fe0b 	bl	800dc14 <vTaskDelete>
 8000ffe:	e7fb      	b.n	8000ff8 <StartDefaultTask+0x8>

08001000 <startEthernetTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startEthernetTask */
void startEthernetTask(void *argument)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startEthernetTask */
	MX_LWIP_Init();
 8001008:	f009 ff68 	bl	800aedc <MX_LWIP_Init>
	osDelay(100); // let LWIP be initialized
 800100c:	2064      	movs	r0, #100	@ 0x64
 800100e:	f00a fefc 	bl	800be0a <osDelay>

	extern struct netif gnetif;
	netif_set_up(&gnetif);
 8001012:	4836      	ldr	r0, [pc, #216]	@ (80010ec <startEthernetTask+0xec>)
 8001014:	f00f ff30 	bl	8010e78 <netif_set_up>
	netif_set_link_up(&gnetif); // Forces link status if not auto-detected
 8001018:	4834      	ldr	r0, [pc, #208]	@ (80010ec <startEthernetTask+0xec>)
 800101a:	f00f ffcb 	bl	8010fb4 <netif_set_link_up>

	// Own IP
	ip_addr_t myIPaddr;
	IP_ADDR4(&myIPaddr, 10, 20, 3, 3);
 800101e:	4b34      	ldr	r3, [pc, #208]	@ (80010f0 <startEthernetTask+0xf0>)
 8001020:	60fb      	str	r3, [r7, #12]
	// Computer IP
	ip_addr_t PC_IPADDR;
	IP_ADDR4(&PC_IPADDR, 10, 20, 1, 3);
 8001022:	4b34      	ldr	r3, [pc, #208]	@ (80010f4 <startEthernetTask+0xf4>)
 8001024:	60bb      	str	r3, [r7, #8]
	struct udp_pcb* my_udp = udp_new();
 8001026:	f016 feeb 	bl	8017e00 <udp_new>
 800102a:	6178      	str	r0, [r7, #20]

	udp_bind(my_udp, &myIPaddr, 8);
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	2208      	movs	r2, #8
 8001032:	4619      	mov	r1, r3
 8001034:	6978      	ldr	r0, [r7, #20]
 8001036:	f016 fded 	bl	8017c14 <udp_bind>
	udp_connect(my_udp, &PC_IPADDR, 12345);
 800103a:	f107 0308 	add.w	r3, r7, #8
 800103e:	f243 0239 	movw	r2, #12345	@ 0x3039
 8001042:	4619      	mov	r1, r3
 8001044:	6978      	ldr	r0, [r7, #20]
 8001046:	f016 fe6d 	bl	8017d24 <udp_connect>
	struct pbuf* udp_buffer = NULL;
 800104a:	2300      	movs	r3, #0
 800104c:	613b      	str	r3, [r7, #16]

	// Start timer 23
	HAL_TIM_Base_Start(&htim23);
 800104e:	482a      	ldr	r0, [pc, #168]	@ (80010f8 <startEthernetTask+0xf8>)
 8001050:	f008 fc62 	bl	8009918 <HAL_TIM_Base_Start>
	// Start timer 1
	HAL_TIM_Base_Start(&htim1);
 8001054:	4829      	ldr	r0, [pc, #164]	@ (80010fc <startEthernetTask+0xfc>)
 8001056:	f008 fc5f 	bl	8009918 <HAL_TIM_Base_Start>
	// Start timer 2 with 1ms interrupts
	HAL_TIM_Base_Start_IT(&htim2);
 800105a:	4829      	ldr	r0, [pc, #164]	@ (8001100 <startEthernetTask+0x100>)
 800105c:	f008 fcda 	bl	8009a14 <HAL_TIM_Base_Start_IT>

	initializeAD7177Board();
 8001060:	f7ff ff64 	bl	8000f2c <initializeAD7177Board>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	2140      	movs	r1, #64	@ 0x40
 8001068:	4826      	ldr	r0, [pc, #152]	@ (8001104 <startEthernetTask+0x104>)
 800106a:	f004 fe57 	bl	8005d1c <HAL_GPIO_WritePin>

	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800106e:	2017      	movs	r0, #23
 8001070:	f000 ffba 	bl	8001fe8 <HAL_NVIC_EnableIRQ>
	for (;;)
	{
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001074:	f04f 31ff 	mov.w	r1, #4294967295
 8001078:	2001      	movs	r0, #1
 800107a:	f00d fc89 	bl	800e990 <ulTaskNotifyTake>

		// Copy samples from spiData to tempBuffer
		memcpy(tempBuffer, spiData, sizeof(tempBuffer));
 800107e:	4a22      	ldr	r2, [pc, #136]	@ (8001108 <startEthernetTask+0x108>)
 8001080:	4b22      	ldr	r3, [pc, #136]	@ (800110c <startEthernetTask+0x10c>)
 8001082:	4610      	mov	r0, r2
 8001084:	4619      	mov	r1, r3
 8001086:	f240 43b2 	movw	r3, #1202	@ 0x4b2
 800108a:	461a      	mov	r2, r3
 800108c:	f019 fd23 	bl	801aad6 <memcpy>

		// Send the data over Ethernet
		udp_buffer = pbuf_alloc(PBUF_TRANSPORT, sizeof(tempBuffer), PBUF_RAM);
 8001090:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8001094:	f240 41b2 	movw	r1, #1202	@ 0x4b2
 8001098:	2036      	movs	r0, #54	@ 0x36
 800109a:	f010 f8b9 	bl	8011210 <pbuf_alloc>
 800109e:	6138      	str	r0, [r7, #16]
		if (udp_buffer != NULL)
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d00e      	beq.n	80010c4 <startEthernetTask+0xc4>
		{
			memcpy(udp_buffer->payload, tempBuffer, sizeof(tempBuffer));
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f240 42b2 	movw	r2, #1202	@ 0x4b2
 80010ae:	4916      	ldr	r1, [pc, #88]	@ (8001108 <startEthernetTask+0x108>)
 80010b0:	4618      	mov	r0, r3
 80010b2:	f019 fd10 	bl	801aad6 <memcpy>
			udp_send(my_udp, udp_buffer);
 80010b6:	6939      	ldr	r1, [r7, #16]
 80010b8:	6978      	ldr	r0, [r7, #20]
 80010ba:	f016 fbc1 	bl	8017840 <udp_send>
			pbuf_free(udp_buffer);
 80010be:	6938      	ldr	r0, [r7, #16]
 80010c0:	f010 fb8e 	bl	80117e0 <pbuf_free>
		}

		// Shift the remaining samples up in the spiData buffer (pointer to dest, pointer to source, number of bytes)
		memmove(spiData, &spiData[601], sizeof(spiData) - sizeof(tempBuffer));
 80010c4:	4a11      	ldr	r2, [pc, #68]	@ (800110c <startEthernetTask+0x10c>)
 80010c6:	4b12      	ldr	r3, [pc, #72]	@ (8001110 <startEthernetTask+0x110>)
 80010c8:	4610      	mov	r0, r2
 80010ca:	4619      	mov	r1, r3
 80010cc:	23c6      	movs	r3, #198	@ 0xc6
 80010ce:	461a      	mov	r2, r3
 80010d0:	f019 fd01 	bl	801aad6 <memcpy>

		// Update spiIndex to reflect the new starting position
		spiIndex -= 601;
 80010d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001114 <startEthernetTask+0x114>)
 80010d6:	881b      	ldrh	r3, [r3, #0]
 80010d8:	b29b      	uxth	r3, r3
 80010da:	f2a3 2359 	subw	r3, r3, #601	@ 0x259
 80010de:	b29a      	uxth	r2, r3
 80010e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001114 <startEthernetTask+0x114>)
 80010e2:	801a      	strh	r2, [r3, #0]

		osDelay(1);
 80010e4:	2001      	movs	r0, #1
 80010e6:	f00a fe90 	bl	800be0a <osDelay>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80010ea:	e7c3      	b.n	8001074 <startEthernetTask+0x74>
 80010ec:	240058c0 	.word	0x240058c0
 80010f0:	0303140a 	.word	0x0303140a
 80010f4:	0301140a 	.word	0x0301140a
 80010f8:	24004dc4 	.word	0x24004dc4
 80010fc:	24004d2c 	.word	0x24004d2c
 8001100:	24004d78 	.word	0x24004d78
 8001104:	58020400 	.word	0x58020400
 8001108:	24005390 	.word	0x24005390
 800110c:	24004e18 	.word	0x24004e18
 8001110:	240052ca 	.word	0x240052ca
 8001114:	2400584a 	.word	0x2400584a

08001118 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800111e:	463b      	mov	r3, r7
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800112a:	f000 ff6b 	bl	8002004 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800112e:	2301      	movs	r3, #1
 8001130:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001132:	2300      	movs	r3, #0
 8001134:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800113a:	231f      	movs	r3, #31
 800113c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800113e:	2387      	movs	r3, #135	@ 0x87
 8001140:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001142:	2300      	movs	r3, #0
 8001144:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001146:	2300      	movs	r3, #0
 8001148:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800114a:	2301      	movs	r3, #1
 800114c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800114e:	2301      	movs	r3, #1
 8001150:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001152:	2300      	movs	r3, #0
 8001154:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001156:	2300      	movs	r3, #0
 8001158:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800115a:	463b      	mov	r3, r7
 800115c:	4618      	mov	r0, r3
 800115e:	f000 ff89 	bl	8002074 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001162:	2301      	movs	r3, #1
 8001164:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 8001166:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800116a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_1KB;
 800116c:	2309      	movs	r3, #9
 800116e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001170:	2300      	movs	r3, #0
 8001172:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001174:	2303      	movs	r3, #3
 8001176:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001178:	2301      	movs	r3, #1
 800117a:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800117c:	463b      	mov	r3, r7
 800117e:	4618      	mov	r0, r3
 8001180:	f000 ff78 	bl	8002074 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001184:	2302      	movs	r3, #2
 8001186:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000200;
 8001188:	4b0a      	ldr	r3, [pc, #40]	@ (80011b4 <MPU_Config+0x9c>)
 800118a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 800118c:	230f      	movs	r3, #15
 800118e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001190:	2301      	movs	r3, #1
 8001192:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001194:	2300      	movs	r3, #0
 8001196:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001198:	2300      	movs	r3, #0
 800119a:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800119c:	463b      	mov	r3, r7
 800119e:	4618      	mov	r0, r3
 80011a0:	f000 ff68 	bl	8002074 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80011a4:	2004      	movs	r0, #4
 80011a6:	f000 ff45 	bl	8002034 <HAL_MPU_Enable>

}
 80011aa:	bf00      	nop
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	30000200 	.word	0x30000200

080011b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a04      	ldr	r2, [pc, #16]	@ (80011d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d101      	bne.n	80011ce <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011ca:	f000 fde3 	bl	8001d94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40001000 	.word	0x40001000

080011dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
}
 80011e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <Error_Handler+0x8>

080011e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001220 <HAL_MspInit+0x38>)
 80011f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001220 <HAL_MspInit+0x38>)
 80011f6:	f043 0302 	orr.w	r3, r3, #2
 80011fa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80011fe:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <HAL_MspInit+0x38>)
 8001200:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001204:	f003 0302 	and.w	r3, r3, #2
 8001208:	607b      	str	r3, [r7, #4]
 800120a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800120c:	2200      	movs	r2, #0
 800120e:	210f      	movs	r1, #15
 8001210:	f06f 0001 	mvn.w	r0, #1
 8001214:	f000 fece 	bl	8001fb4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	58024400 	.word	0x58024400

08001224 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b0bc      	sub	sp, #240	@ 0xf0
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800123c:	f107 0320 	add.w	r3, r7, #32
 8001240:	22b8      	movs	r2, #184	@ 0xb8
 8001242:	2100      	movs	r1, #0
 8001244:	4618      	mov	r0, r3
 8001246:	f019 fb72 	bl	801a92e <memset>
  if(hspi->Instance==SPI1)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a69      	ldr	r2, [pc, #420]	@ (80013f4 <HAL_SPI_MspInit+0x1d0>)
 8001250:	4293      	cmp	r3, r2
 8001252:	f040 80df 	bne.w	8001414 <HAL_SPI_MspInit+0x1f0>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001256:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800125a:	f04f 0300 	mov.w	r3, #0
 800125e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 8001262:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001266:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001268:	f107 0320 	add.w	r3, r7, #32
 800126c:	4618      	mov	r0, r3
 800126e:	f005 fd55 	bl	8006d1c <HAL_RCCEx_PeriphCLKConfig>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8001278:	f7ff ffb0 	bl	80011dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800127c:	4b5e      	ldr	r3, [pc, #376]	@ (80013f8 <HAL_SPI_MspInit+0x1d4>)
 800127e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001282:	4a5d      	ldr	r2, [pc, #372]	@ (80013f8 <HAL_SPI_MspInit+0x1d4>)
 8001284:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001288:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800128c:	4b5a      	ldr	r3, [pc, #360]	@ (80013f8 <HAL_SPI_MspInit+0x1d4>)
 800128e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001292:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001296:	61fb      	str	r3, [r7, #28]
 8001298:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800129a:	4b57      	ldr	r3, [pc, #348]	@ (80013f8 <HAL_SPI_MspInit+0x1d4>)
 800129c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012a0:	4a55      	ldr	r2, [pc, #340]	@ (80013f8 <HAL_SPI_MspInit+0x1d4>)
 80012a2:	f043 0301 	orr.w	r3, r3, #1
 80012a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012aa:	4b53      	ldr	r3, [pc, #332]	@ (80013f8 <HAL_SPI_MspInit+0x1d4>)
 80012ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012b0:	f003 0301 	and.w	r3, r3, #1
 80012b4:	61bb      	str	r3, [r7, #24]
 80012b6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b8:	4b4f      	ldr	r3, [pc, #316]	@ (80013f8 <HAL_SPI_MspInit+0x1d4>)
 80012ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012be:	4a4e      	ldr	r2, [pc, #312]	@ (80013f8 <HAL_SPI_MspInit+0x1d4>)
 80012c0:	f043 0302 	orr.w	r3, r3, #2
 80012c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012c8:	4b4b      	ldr	r3, [pc, #300]	@ (80013f8 <HAL_SPI_MspInit+0x1d4>)
 80012ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80012d6:	2360      	movs	r3, #96	@ 0x60
 80012d8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012dc:	2302      	movs	r3, #2
 80012de:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e8:	2300      	movs	r3, #0
 80012ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012ee:	2305      	movs	r3, #5
 80012f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012f8:	4619      	mov	r1, r3
 80012fa:	4840      	ldr	r0, [pc, #256]	@ (80013fc <HAL_SPI_MspInit+0x1d8>)
 80012fc:	f004 fb66 	bl	80059cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001300:	2320      	movs	r3, #32
 8001302:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001306:	2302      	movs	r3, #2
 8001308:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001312:	2300      	movs	r3, #0
 8001314:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001318:	2305      	movs	r3, #5
 800131a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001322:	4619      	mov	r1, r3
 8001324:	4836      	ldr	r0, [pc, #216]	@ (8001400 <HAL_SPI_MspInit+0x1dc>)
 8001326:	f004 fb51 	bl	80059cc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream2;
 800132a:	4b36      	ldr	r3, [pc, #216]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 800132c:	4a36      	ldr	r2, [pc, #216]	@ (8001408 <HAL_SPI_MspInit+0x1e4>)
 800132e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8001330:	4b34      	ldr	r3, [pc, #208]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 8001332:	2225      	movs	r2, #37	@ 0x25
 8001334:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001336:	4b33      	ldr	r3, [pc, #204]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800133c:	4b31      	ldr	r3, [pc, #196]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 800133e:	2200      	movs	r2, #0
 8001340:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001342:	4b30      	ldr	r3, [pc, #192]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 8001344:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001348:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800134a:	4b2e      	ldr	r3, [pc, #184]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 800134c:	2200      	movs	r2, #0
 800134e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001350:	4b2c      	ldr	r3, [pc, #176]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 8001352:	2200      	movs	r2, #0
 8001354:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001356:	4b2b      	ldr	r3, [pc, #172]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 8001358:	2200      	movs	r2, #0
 800135a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800135c:	4b29      	ldr	r3, [pc, #164]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 800135e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001362:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001364:	4b27      	ldr	r3, [pc, #156]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 8001366:	2200      	movs	r2, #0
 8001368:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800136a:	4826      	ldr	r0, [pc, #152]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 800136c:	f000 fec2 	bl	80020f4 <HAL_DMA_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <HAL_SPI_MspInit+0x156>
    {
      Error_Handler();
 8001376:	f7ff ff31 	bl	80011dc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a21      	ldr	r2, [pc, #132]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 800137e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001380:	4a20      	ldr	r2, [pc, #128]	@ (8001404 <HAL_SPI_MspInit+0x1e0>)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream3;
 8001386:	4b21      	ldr	r3, [pc, #132]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 8001388:	4a21      	ldr	r2, [pc, #132]	@ (8001410 <HAL_SPI_MspInit+0x1ec>)
 800138a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800138c:	4b1f      	ldr	r3, [pc, #124]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 800138e:	2226      	movs	r2, #38	@ 0x26
 8001390:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001392:	4b1e      	ldr	r3, [pc, #120]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 8001394:	2240      	movs	r2, #64	@ 0x40
 8001396:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001398:	4b1c      	ldr	r3, [pc, #112]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800139e:	4b1b      	ldr	r3, [pc, #108]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 80013a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013a4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013a6:	4b19      	ldr	r3, [pc, #100]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013ac:	4b17      	ldr	r3, [pc, #92]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80013b2:	4b16      	ldr	r3, [pc, #88]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80013b8:	4b14      	ldr	r3, [pc, #80]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 80013ba:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80013be:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013c0:	4b12      	ldr	r3, [pc, #72]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80013c6:	4811      	ldr	r0, [pc, #68]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 80013c8:	f000 fe94 	bl	80020f4 <HAL_DMA_Init>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <HAL_SPI_MspInit+0x1b2>
    {
      Error_Handler();
 80013d2:	f7ff ff03 	bl	80011dc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a0c      	ldr	r2, [pc, #48]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 80013da:	679a      	str	r2, [r3, #120]	@ 0x78
 80013dc:	4a0b      	ldr	r2, [pc, #44]	@ (800140c <HAL_SPI_MspInit+0x1e8>)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80013e2:	2200      	movs	r2, #0
 80013e4:	2105      	movs	r1, #5
 80013e6:	2023      	movs	r0, #35	@ 0x23
 80013e8:	f000 fde4 	bl	8001fb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80013ec:	2023      	movs	r0, #35	@ 0x23
 80013ee:	f000 fdfb 	bl	8001fe8 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 80013f2:	e0c0      	b.n	8001576 <HAL_SPI_MspInit+0x352>
 80013f4:	40013000 	.word	0x40013000
 80013f8:	58024400 	.word	0x58024400
 80013fc:	58020000 	.word	0x58020000
 8001400:	58020400 	.word	0x58020400
 8001404:	24004b4c 	.word	0x24004b4c
 8001408:	40020040 	.word	0x40020040
 800140c:	24004bc4 	.word	0x24004bc4
 8001410:	40020058 	.word	0x40020058
  else if(hspi->Instance==SPI4)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a59      	ldr	r2, [pc, #356]	@ (8001580 <HAL_SPI_MspInit+0x35c>)
 800141a:	4293      	cmp	r3, r2
 800141c:	f040 80ab 	bne.w	8001576 <HAL_SPI_MspInit+0x352>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8001420:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 800142c:	2300      	movs	r3, #0
 800142e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001432:	f107 0320 	add.w	r3, r7, #32
 8001436:	4618      	mov	r0, r3
 8001438:	f005 fc70 	bl	8006d1c <HAL_RCCEx_PeriphCLKConfig>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <HAL_SPI_MspInit+0x222>
      Error_Handler();
 8001442:	f7ff fecb 	bl	80011dc <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001446:	4b4f      	ldr	r3, [pc, #316]	@ (8001584 <HAL_SPI_MspInit+0x360>)
 8001448:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800144c:	4a4d      	ldr	r2, [pc, #308]	@ (8001584 <HAL_SPI_MspInit+0x360>)
 800144e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001452:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001456:	4b4b      	ldr	r3, [pc, #300]	@ (8001584 <HAL_SPI_MspInit+0x360>)
 8001458:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800145c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001464:	4b47      	ldr	r3, [pc, #284]	@ (8001584 <HAL_SPI_MspInit+0x360>)
 8001466:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800146a:	4a46      	ldr	r2, [pc, #280]	@ (8001584 <HAL_SPI_MspInit+0x360>)
 800146c:	f043 0310 	orr.w	r3, r3, #16
 8001470:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001474:	4b43      	ldr	r3, [pc, #268]	@ (8001584 <HAL_SPI_MspInit+0x360>)
 8001476:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800147a:	f003 0310 	and.w	r3, r3, #16
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001482:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001486:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148a:	2302      	movs	r3, #2
 800148c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001496:	2300      	movs	r3, #0
 8001498:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800149c:	2305      	movs	r3, #5
 800149e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014a2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80014a6:	4619      	mov	r1, r3
 80014a8:	4837      	ldr	r0, [pc, #220]	@ (8001588 <HAL_SPI_MspInit+0x364>)
 80014aa:	f004 fa8f 	bl	80059cc <HAL_GPIO_Init>
    hdma_spi4_tx.Instance = DMA1_Stream0;
 80014ae:	4b37      	ldr	r3, [pc, #220]	@ (800158c <HAL_SPI_MspInit+0x368>)
 80014b0:	4a37      	ldr	r2, [pc, #220]	@ (8001590 <HAL_SPI_MspInit+0x36c>)
 80014b2:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Request = DMA_REQUEST_SPI4_TX;
 80014b4:	4b35      	ldr	r3, [pc, #212]	@ (800158c <HAL_SPI_MspInit+0x368>)
 80014b6:	2254      	movs	r2, #84	@ 0x54
 80014b8:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014ba:	4b34      	ldr	r3, [pc, #208]	@ (800158c <HAL_SPI_MspInit+0x368>)
 80014bc:	2240      	movs	r2, #64	@ 0x40
 80014be:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014c0:	4b32      	ldr	r3, [pc, #200]	@ (800158c <HAL_SPI_MspInit+0x368>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014c6:	4b31      	ldr	r3, [pc, #196]	@ (800158c <HAL_SPI_MspInit+0x368>)
 80014c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014cc:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014ce:	4b2f      	ldr	r3, [pc, #188]	@ (800158c <HAL_SPI_MspInit+0x368>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014d4:	4b2d      	ldr	r3, [pc, #180]	@ (800158c <HAL_SPI_MspInit+0x368>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 80014da:	4b2c      	ldr	r3, [pc, #176]	@ (800158c <HAL_SPI_MspInit+0x368>)
 80014dc:	2200      	movs	r2, #0
 80014de:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80014e0:	4b2a      	ldr	r3, [pc, #168]	@ (800158c <HAL_SPI_MspInit+0x368>)
 80014e2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80014e6:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014e8:	4b28      	ldr	r3, [pc, #160]	@ (800158c <HAL_SPI_MspInit+0x368>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 80014ee:	4827      	ldr	r0, [pc, #156]	@ (800158c <HAL_SPI_MspInit+0x368>)
 80014f0:	f000 fe00 	bl	80020f4 <HAL_DMA_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <HAL_SPI_MspInit+0x2da>
      Error_Handler();
 80014fa:	f7ff fe6f 	bl	80011dc <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a22      	ldr	r2, [pc, #136]	@ (800158c <HAL_SPI_MspInit+0x368>)
 8001502:	679a      	str	r2, [r3, #120]	@ 0x78
 8001504:	4a21      	ldr	r2, [pc, #132]	@ (800158c <HAL_SPI_MspInit+0x368>)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi4_rx.Instance = DMA1_Stream1;
 800150a:	4b22      	ldr	r3, [pc, #136]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 800150c:	4a22      	ldr	r2, [pc, #136]	@ (8001598 <HAL_SPI_MspInit+0x374>)
 800150e:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 8001510:	4b20      	ldr	r3, [pc, #128]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 8001512:	2253      	movs	r2, #83	@ 0x53
 8001514:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001516:	4b1f      	ldr	r3, [pc, #124]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800151c:	4b1d      	ldr	r3, [pc, #116]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 800151e:	2200      	movs	r2, #0
 8001520:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001522:	4b1c      	ldr	r3, [pc, #112]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 8001524:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001528:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800152a:	4b1a      	ldr	r3, [pc, #104]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 800152c:	2200      	movs	r2, #0
 800152e:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001530:	4b18      	ldr	r3, [pc, #96]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 8001532:	2200      	movs	r2, #0
 8001534:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8001536:	4b17      	ldr	r3, [pc, #92]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 8001538:	2200      	movs	r2, #0
 800153a:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800153c:	4b15      	ldr	r3, [pc, #84]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 800153e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001542:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001544:	4b13      	ldr	r3, [pc, #76]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 8001546:	2200      	movs	r2, #0
 8001548:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 800154a:	4812      	ldr	r0, [pc, #72]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 800154c:	f000 fdd2 	bl	80020f4 <HAL_DMA_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <HAL_SPI_MspInit+0x336>
      Error_Handler();
 8001556:	f7ff fe41 	bl	80011dc <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4a0d      	ldr	r2, [pc, #52]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 800155e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001560:	4a0c      	ldr	r2, [pc, #48]	@ (8001594 <HAL_SPI_MspInit+0x370>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 5, 0);
 8001566:	2200      	movs	r2, #0
 8001568:	2105      	movs	r1, #5
 800156a:	2054      	movs	r0, #84	@ 0x54
 800156c:	f000 fd22 	bl	8001fb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8001570:	2054      	movs	r0, #84	@ 0x54
 8001572:	f000 fd39 	bl	8001fe8 <HAL_NVIC_EnableIRQ>
}
 8001576:	bf00      	nop
 8001578:	37f0      	adds	r7, #240	@ 0xf0
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40013400 	.word	0x40013400
 8001584:	58024400 	.word	0x58024400
 8001588:	58021000 	.word	0x58021000
 800158c:	24004c3c 	.word	0x24004c3c
 8001590:	40020010 	.word	0x40020010
 8001594:	24004cb4 	.word	0x24004cb4
 8001598:	40020028 	.word	0x40020028

0800159c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a23      	ldr	r2, [pc, #140]	@ (8001638 <HAL_TIM_Base_MspInit+0x9c>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d10f      	bne.n	80015ce <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015ae:	4b23      	ldr	r3, [pc, #140]	@ (800163c <HAL_TIM_Base_MspInit+0xa0>)
 80015b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015b4:	4a21      	ldr	r2, [pc, #132]	@ (800163c <HAL_TIM_Base_MspInit+0xa0>)
 80015b6:	f043 0301 	orr.w	r3, r3, #1
 80015ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80015be:	4b1f      	ldr	r3, [pc, #124]	@ (800163c <HAL_TIM_Base_MspInit+0xa0>)
 80015c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015c4:	f003 0301 	and.w	r3, r3, #1
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM23_MspInit 1 */

    /* USER CODE END TIM23_MspInit 1 */
  }

}
 80015cc:	e030      	b.n	8001630 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM2)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015d6:	d117      	bne.n	8001608 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015d8:	4b18      	ldr	r3, [pc, #96]	@ (800163c <HAL_TIM_Base_MspInit+0xa0>)
 80015da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015de:	4a17      	ldr	r2, [pc, #92]	@ (800163c <HAL_TIM_Base_MspInit+0xa0>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80015e8:	4b14      	ldr	r3, [pc, #80]	@ (800163c <HAL_TIM_Base_MspInit+0xa0>)
 80015ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	613b      	str	r3, [r7, #16]
 80015f4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80015f6:	2200      	movs	r2, #0
 80015f8:	2105      	movs	r1, #5
 80015fa:	201c      	movs	r0, #28
 80015fc:	f000 fcda 	bl	8001fb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001600:	201c      	movs	r0, #28
 8001602:	f000 fcf1 	bl	8001fe8 <HAL_NVIC_EnableIRQ>
}
 8001606:	e013      	b.n	8001630 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM23)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a0c      	ldr	r2, [pc, #48]	@ (8001640 <HAL_TIM_Base_MspInit+0xa4>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d10e      	bne.n	8001630 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM23_CLK_ENABLE();
 8001612:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <HAL_TIM_Base_MspInit+0xa0>)
 8001614:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001618:	4a08      	ldr	r2, [pc, #32]	@ (800163c <HAL_TIM_Base_MspInit+0xa0>)
 800161a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800161e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001622:	4b06      	ldr	r3, [pc, #24]	@ (800163c <HAL_TIM_Base_MspInit+0xa0>)
 8001624:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001628:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	68fb      	ldr	r3, [r7, #12]
}
 8001630:	bf00      	nop
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40010000 	.word	0x40010000
 800163c:	58024400 	.word	0x58024400
 8001640:	4000e000 	.word	0x4000e000

08001644 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b090      	sub	sp, #64	@ 0x40
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b0f      	cmp	r3, #15
 8001650:	d827      	bhi.n	80016a2 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001652:	2200      	movs	r2, #0
 8001654:	6879      	ldr	r1, [r7, #4]
 8001656:	2036      	movs	r0, #54	@ 0x36
 8001658:	f000 fcac 	bl	8001fb4 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800165c:	2036      	movs	r0, #54	@ 0x36
 800165e:	f000 fcc3 	bl	8001fe8 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001662:	4a29      	ldr	r2, [pc, #164]	@ (8001708 <HAL_InitTick+0xc4>)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001668:	4b28      	ldr	r3, [pc, #160]	@ (800170c <HAL_InitTick+0xc8>)
 800166a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800166e:	4a27      	ldr	r2, [pc, #156]	@ (800170c <HAL_InitTick+0xc8>)
 8001670:	f043 0310 	orr.w	r3, r3, #16
 8001674:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001678:	4b24      	ldr	r3, [pc, #144]	@ (800170c <HAL_InitTick+0xc8>)
 800167a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800167e:	f003 0310 	and.w	r3, r3, #16
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001686:	f107 0210 	add.w	r2, r7, #16
 800168a:	f107 0314 	add.w	r3, r7, #20
 800168e:	4611      	mov	r1, r2
 8001690:	4618      	mov	r0, r3
 8001692:	f005 fb01 	bl	8006c98 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001698:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800169a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800169c:	2b00      	cmp	r3, #0
 800169e:	d106      	bne.n	80016ae <HAL_InitTick+0x6a>
 80016a0:	e001      	b.n	80016a6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e02b      	b.n	80016fe <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80016a6:	f005 fae1 	bl	8006c6c <HAL_RCC_GetPCLK1Freq>
 80016aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80016ac:	e004      	b.n	80016b8 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80016ae:	f005 fadd 	bl	8006c6c <HAL_RCC_GetPCLK1Freq>
 80016b2:	4603      	mov	r3, r0
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016ba:	4a15      	ldr	r2, [pc, #84]	@ (8001710 <HAL_InitTick+0xcc>)
 80016bc:	fba2 2303 	umull	r2, r3, r2, r3
 80016c0:	0c9b      	lsrs	r3, r3, #18
 80016c2:	3b01      	subs	r3, #1
 80016c4:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80016c6:	4b13      	ldr	r3, [pc, #76]	@ (8001714 <HAL_InitTick+0xd0>)
 80016c8:	4a13      	ldr	r2, [pc, #76]	@ (8001718 <HAL_InitTick+0xd4>)
 80016ca:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016cc:	4b11      	ldr	r3, [pc, #68]	@ (8001714 <HAL_InitTick+0xd0>)
 80016ce:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016d2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80016d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001714 <HAL_InitTick+0xd0>)
 80016d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016d8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80016da:	4b0e      	ldr	r3, [pc, #56]	@ (8001714 <HAL_InitTick+0xd0>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <HAL_InitTick+0xd0>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80016e6:	480b      	ldr	r0, [pc, #44]	@ (8001714 <HAL_InitTick+0xd0>)
 80016e8:	f008 f8bf 	bl	800986a <HAL_TIM_Base_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d104      	bne.n	80016fc <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80016f2:	4808      	ldr	r0, [pc, #32]	@ (8001714 <HAL_InitTick+0xd0>)
 80016f4:	f008 f98e 	bl	8009a14 <HAL_TIM_Base_Start_IT>
 80016f8:	4603      	mov	r3, r0
 80016fa:	e000      	b.n	80016fe <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3740      	adds	r7, #64	@ 0x40
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	24004998 	.word	0x24004998
 800170c:	58024400 	.word	0x58024400
 8001710:	431bde83 	.word	0x431bde83
 8001714:	2400586c 	.word	0x2400586c
 8001718:	40001000 	.word	0x40001000

0800171c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <NMI_Handler+0x4>

08001724 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001728:	bf00      	nop
 800172a:	e7fd      	b.n	8001728 <HardFault_Handler+0x4>

0800172c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <MemManage_Handler+0x4>

08001734 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <BusFault_Handler+0x4>

0800173c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <UsageFault_Handler+0x4>

08001744 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
	...

08001754 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8001758:	4802      	ldr	r0, [pc, #8]	@ (8001764 <DMA1_Stream0_IRQHandler+0x10>)
 800175a:	f001 fa69 	bl	8002c30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	24004c3c 	.word	0x24004c3c

08001768 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 800176c:	4802      	ldr	r0, [pc, #8]	@ (8001778 <DMA1_Stream1_IRQHandler+0x10>)
 800176e:	f001 fa5f 	bl	8002c30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	24004cb4 	.word	0x24004cb4

0800177c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001780:	4802      	ldr	r0, [pc, #8]	@ (800178c <DMA1_Stream2_IRQHandler+0x10>)
 8001782:	f001 fa55 	bl	8002c30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	24004b4c 	.word	0x24004b4c

08001790 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001794:	4802      	ldr	r0, [pc, #8]	@ (80017a0 <DMA1_Stream3_IRQHandler+0x10>)
 8001796:	f001 fa4b 	bl	8002c30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	24004bc4 	.word	0x24004bc4

080017a4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80017a8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80017ac:	f004 facf 	bl	8005d4e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017b8:	4802      	ldr	r0, [pc, #8]	@ (80017c4 <TIM2_IRQHandler+0x10>)
 80017ba:	f008 fa73 	bl	8009ca4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	24004d78 	.word	0x24004d78

080017c8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80017cc:	4802      	ldr	r0, [pc, #8]	@ (80017d8 <SPI1_IRQHandler+0x10>)
 80017ce:	f007 fc3f 	bl	8009050 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	24004a3c 	.word	0x24004a3c

080017dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80017e0:	4802      	ldr	r0, [pc, #8]	@ (80017ec <TIM6_DAC_IRQHandler+0x10>)
 80017e2:	f008 fa5f 	bl	8009ca4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	2400586c 	.word	0x2400586c

080017f0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80017f4:	4802      	ldr	r0, [pc, #8]	@ (8001800 <ETH_IRQHandler+0x10>)
 80017f6:	f002 ff55 	bl	80046a4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	24005940 	.word	0x24005940

08001804 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8001808:	4802      	ldr	r0, [pc, #8]	@ (8001814 <SPI4_IRQHandler+0x10>)
 800180a:	f007 fc21 	bl	8009050 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	24004ac4 	.word	0x24004ac4

08001818 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  return 1;
 800181c:	2301      	movs	r3, #1
}
 800181e:	4618      	mov	r0, r3
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <_kill>:

int _kill(int pid, int sig)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001832:	4b05      	ldr	r3, [pc, #20]	@ (8001848 <_kill+0x20>)
 8001834:	2216      	movs	r2, #22
 8001836:	601a      	str	r2, [r3, #0]
  return -1;
 8001838:	f04f 33ff 	mov.w	r3, #4294967295
}
 800183c:	4618      	mov	r0, r3
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	24014e18 	.word	0x24014e18

0800184c <_exit>:

void _exit (int status)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001854:	f04f 31ff 	mov.w	r1, #4294967295
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f7ff ffe5 	bl	8001828 <_kill>
  while (1) {}    /* Make sure we hang here */
 800185e:	bf00      	nop
 8001860:	e7fd      	b.n	800185e <_exit+0x12>

08001862 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b086      	sub	sp, #24
 8001866:	af00      	add	r7, sp, #0
 8001868:	60f8      	str	r0, [r7, #12]
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
 8001872:	e00a      	b.n	800188a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001874:	f3af 8000 	nop.w
 8001878:	4601      	mov	r1, r0
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	1c5a      	adds	r2, r3, #1
 800187e:	60ba      	str	r2, [r7, #8]
 8001880:	b2ca      	uxtb	r2, r1
 8001882:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	3301      	adds	r3, #1
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	429a      	cmp	r2, r3
 8001890:	dbf0      	blt.n	8001874 <_read+0x12>
  }

  return len;
 8001892:	687b      	ldr	r3, [r7, #4]
}
 8001894:	4618      	mov	r0, r3
 8001896:	3718      	adds	r7, #24
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]
 80018ac:	e009      	b.n	80018c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	1c5a      	adds	r2, r3, #1
 80018b2:	60ba      	str	r2, [r7, #8]
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	3301      	adds	r3, #1
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	dbf1      	blt.n	80018ae <_write+0x12>
  }
  return len;
 80018ca:	687b      	ldr	r3, [r7, #4]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <_close>:

int _close(int file)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018fc:	605a      	str	r2, [r3, #4]
  return 0;
 80018fe:	2300      	movs	r3, #0
}
 8001900:	4618      	mov	r0, r3
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <_isatty>:

int _isatty(int file)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001914:	2301      	movs	r3, #1
}
 8001916:	4618      	mov	r0, r3
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001922:	b480      	push	{r7}
 8001924:	b085      	sub	sp, #20
 8001926:	af00      	add	r7, sp, #0
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800192e:	2300      	movs	r3, #0
}
 8001930:	4618      	mov	r0, r3
 8001932:	3714      	adds	r7, #20
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800193c:	b480      	push	{r7}
 800193e:	b087      	sub	sp, #28
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001944:	4a14      	ldr	r2, [pc, #80]	@ (8001998 <_sbrk+0x5c>)
 8001946:	4b15      	ldr	r3, [pc, #84]	@ (800199c <_sbrk+0x60>)
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001950:	4b13      	ldr	r3, [pc, #76]	@ (80019a0 <_sbrk+0x64>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d102      	bne.n	800195e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001958:	4b11      	ldr	r3, [pc, #68]	@ (80019a0 <_sbrk+0x64>)
 800195a:	4a12      	ldr	r2, [pc, #72]	@ (80019a4 <_sbrk+0x68>)
 800195c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800195e:	4b10      	ldr	r3, [pc, #64]	@ (80019a0 <_sbrk+0x64>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	429a      	cmp	r2, r3
 800196a:	d205      	bcs.n	8001978 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800196c:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <_sbrk+0x6c>)
 800196e:	220c      	movs	r2, #12
 8001970:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
 8001976:	e009      	b.n	800198c <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001978:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <_sbrk+0x64>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800197e:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <_sbrk+0x64>)
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4413      	add	r3, r2
 8001986:	4a06      	ldr	r2, [pc, #24]	@ (80019a0 <_sbrk+0x64>)
 8001988:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800198a:	68fb      	ldr	r3, [r7, #12]
}
 800198c:	4618      	mov	r0, r3
 800198e:	371c      	adds	r7, #28
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr
 8001998:	24050000 	.word	0x24050000
 800199c:	00000400 	.word	0x00000400
 80019a0:	240058b8 	.word	0x240058b8
 80019a4:	24014e28 	.word	0x24014e28
 80019a8:	24014e18 	.word	0x24014e18

080019ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80019b2:	4b3a      	ldr	r3, [pc, #232]	@ (8001a9c <SystemInit+0xf0>)
 80019b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019b8:	4a38      	ldr	r2, [pc, #224]	@ (8001a9c <SystemInit+0xf0>)
 80019ba:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019be:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80019c2:	4b37      	ldr	r3, [pc, #220]	@ (8001aa0 <SystemInit+0xf4>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 030f 	and.w	r3, r3, #15
 80019ca:	2b06      	cmp	r3, #6
 80019cc:	d807      	bhi.n	80019de <SystemInit+0x32>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80019ce:	4b34      	ldr	r3, [pc, #208]	@ (8001aa0 <SystemInit+0xf4>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f023 030f 	bic.w	r3, r3, #15
 80019d6:	4a32      	ldr	r2, [pc, #200]	@ (8001aa0 <SystemInit+0xf4>)
 80019d8:	f043 0307 	orr.w	r3, r3, #7
 80019dc:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80019de:	4b31      	ldr	r3, [pc, #196]	@ (8001aa4 <SystemInit+0xf8>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a30      	ldr	r2, [pc, #192]	@ (8001aa4 <SystemInit+0xf8>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80019ea:	4b2e      	ldr	r3, [pc, #184]	@ (8001aa4 <SystemInit+0xf8>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80019f0:	4b2c      	ldr	r3, [pc, #176]	@ (8001aa4 <SystemInit+0xf8>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	492b      	ldr	r1, [pc, #172]	@ (8001aa4 <SystemInit+0xf8>)
 80019f6:	4b2c      	ldr	r3, [pc, #176]	@ (8001aa8 <SystemInit+0xfc>)
 80019f8:	4013      	ands	r3, r2
 80019fa:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80019fc:	4b28      	ldr	r3, [pc, #160]	@ (8001aa0 <SystemInit+0xf4>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0308 	and.w	r3, r3, #8
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d007      	beq.n	8001a18 <SystemInit+0x6c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a08:	4b25      	ldr	r3, [pc, #148]	@ (8001aa0 <SystemInit+0xf4>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f023 030f 	bic.w	r3, r3, #15
 8001a10:	4a23      	ldr	r2, [pc, #140]	@ (8001aa0 <SystemInit+0xf4>)
 8001a12:	f043 0307 	orr.w	r3, r3, #7
 8001a16:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001a18:	4b22      	ldr	r3, [pc, #136]	@ (8001aa4 <SystemInit+0xf8>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001a1e:	4b21      	ldr	r3, [pc, #132]	@ (8001aa4 <SystemInit+0xf8>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001a24:	4b1f      	ldr	r3, [pc, #124]	@ (8001aa4 <SystemInit+0xf8>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa4 <SystemInit+0xf8>)
 8001a2c:	4a1f      	ldr	r2, [pc, #124]	@ (8001aac <SystemInit+0x100>)
 8001a2e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001a30:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa4 <SystemInit+0xf8>)
 8001a32:	4a1f      	ldr	r2, [pc, #124]	@ (8001ab0 <SystemInit+0x104>)
 8001a34:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001a36:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa4 <SystemInit+0xf8>)
 8001a38:	4a1e      	ldr	r2, [pc, #120]	@ (8001ab4 <SystemInit+0x108>)
 8001a3a:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001a3c:	4b19      	ldr	r3, [pc, #100]	@ (8001aa4 <SystemInit+0xf8>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001a42:	4b18      	ldr	r3, [pc, #96]	@ (8001aa4 <SystemInit+0xf8>)
 8001a44:	4a1b      	ldr	r2, [pc, #108]	@ (8001ab4 <SystemInit+0x108>)
 8001a46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001a48:	4b16      	ldr	r3, [pc, #88]	@ (8001aa4 <SystemInit+0xf8>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001a4e:	4b15      	ldr	r3, [pc, #84]	@ (8001aa4 <SystemInit+0xf8>)
 8001a50:	4a18      	ldr	r2, [pc, #96]	@ (8001ab4 <SystemInit+0x108>)
 8001a52:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001a54:	4b13      	ldr	r3, [pc, #76]	@ (8001aa4 <SystemInit+0xf8>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a5a:	4b12      	ldr	r3, [pc, #72]	@ (8001aa4 <SystemInit+0xf8>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a11      	ldr	r2, [pc, #68]	@ (8001aa4 <SystemInit+0xf8>)
 8001a60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a64:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001a66:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa4 <SystemInit+0xf8>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(DATA_IN_D2_SRAM)
  /* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) */
#if defined(RCC_AHB2ENR_D2SRAM3EN)
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
#elif defined(RCC_AHB2ENR_D2SRAM2EN)
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
 8001a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa4 <SystemInit+0xf8>)
 8001a6e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001a72:	4a0c      	ldr	r2, [pc, #48]	@ (8001aa4 <SystemInit+0xf8>)
 8001a74:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8001a78:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
#else
  RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
#endif /* RCC_AHB2ENR_D2SRAM3EN */

  tmpreg = RCC->AHB2ENR;
 8001a7c:	4b09      	ldr	r3, [pc, #36]	@ (8001aa4 <SystemInit+0xf8>)
 8001a7e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001a82:	607b      	str	r3, [r7, #4]
  (void) tmpreg;
 8001a84:	687b      	ldr	r3, [r7, #4]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001a86:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <SystemInit+0x10c>)
 8001a88:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001a8c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	e000ed00 	.word	0xe000ed00
 8001aa0:	52002000 	.word	0x52002000
 8001aa4:	58024400 	.word	0x58024400
 8001aa8:	eaf6ed7f 	.word	0xeaf6ed7f
 8001aac:	02020200 	.word	0x02020200
 8001ab0:	01ff0000 	.word	0x01ff0000
 8001ab4:	01010280 	.word	0x01010280
 8001ab8:	52004000 	.word	0x52004000

08001abc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001abc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001af4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ac0:	f7ff ff74 	bl	80019ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ac4:	480c      	ldr	r0, [pc, #48]	@ (8001af8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ac6:	490d      	ldr	r1, [pc, #52]	@ (8001afc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ac8:	4a0d      	ldr	r2, [pc, #52]	@ (8001b00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001aca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001acc:	e002      	b.n	8001ad4 <LoopCopyDataInit>

08001ace <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ace:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ad0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ad2:	3304      	adds	r3, #4

08001ad4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ad4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ad6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ad8:	d3f9      	bcc.n	8001ace <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ada:	4a0a      	ldr	r2, [pc, #40]	@ (8001b04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001adc:	4c0a      	ldr	r4, [pc, #40]	@ (8001b08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ade:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ae0:	e001      	b.n	8001ae6 <LoopFillZerobss>

08001ae2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ae2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ae4:	3204      	adds	r2, #4

08001ae6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ae6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ae8:	d3fb      	bcc.n	8001ae2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aea:	f018 ffcd 	bl	801aa88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aee:	f7fe fc5f 	bl	80003b0 <main>
  bx  lr
 8001af2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001af4:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001af8:	24004984 	.word	0x24004984
  ldr r1, =_edata
 8001afc:	24004a20 	.word	0x24004a20
  ldr r2, =_sidata
 8001b00:	0801e5c0 	.word	0x0801e5c0
  ldr r2, =_sbss
 8001b04:	24004a20 	.word	0x24004a20
  ldr r4, =_ebss
 8001b08:	24014e28 	.word	0x24014e28

08001b0c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b0c:	e7fe      	b.n	8001b0c <ADC3_IRQHandler>

08001b0e <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
 8001b16:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00b      	beq.n	8001b36 <LAN8742_RegisterBusIO+0x28>
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d007      	beq.n	8001b36 <LAN8742_RegisterBusIO+0x28>
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <LAN8742_RegisterBusIO+0x28>
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	691b      	ldr	r3, [r3, #16]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d102      	bne.n	8001b3c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001b36:	f04f 33ff 	mov.w	r3, #4294967295
 8001b3a:	e014      	b.n	8001b66 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	68da      	ldr	r2, [r3, #12]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	689a      	ldr	r2, [r3, #8]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	691a      	ldr	r2, [r3, #16]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr

08001b72 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60fb      	str	r3, [r7, #12]
 8001b7e:	2300      	movs	r3, #0
 8001b80:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001b82:	2300      	movs	r3, #0
 8001b84:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d139      	bne.n	8001c02 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d002      	beq.n	8001b9c <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2220      	movs	r2, #32
 8001ba0:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	617b      	str	r3, [r7, #20]
 8001ba6:	e01c      	b.n	8001be2 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	695b      	ldr	r3, [r3, #20]
 8001bac:	f107 020c 	add.w	r2, r7, #12
 8001bb0:	2112      	movs	r1, #18
 8001bb2:	6978      	ldr	r0, [r7, #20]
 8001bb4:	4798      	blx	r3
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	da03      	bge.n	8001bc4 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8001bbc:	f06f 0304 	mvn.w	r3, #4
 8001bc0:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8001bc2:	e00b      	b.n	8001bdc <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f003 031f 	and.w	r3, r3, #31
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d105      	bne.n	8001bdc <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	697a      	ldr	r2, [r7, #20]
 8001bd4:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]
         break;
 8001bda:	e005      	b.n	8001be8 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	3301      	adds	r3, #1
 8001be0:	617b      	str	r3, [r7, #20]
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	2b1f      	cmp	r3, #31
 8001be6:	d9df      	bls.n	8001ba8 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2b1f      	cmp	r3, #31
 8001bee:	d902      	bls.n	8001bf6 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001bf0:	f06f 0302 	mvn.w	r3, #2
 8001bf4:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d102      	bne.n	8001c02 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8001c02:	693b      	ldr	r3, [r7, #16]
 }
 8001c04:	4618      	mov	r0, r3
 8001c06:	3718      	adds	r7, #24
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	695b      	ldr	r3, [r3, #20]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	6810      	ldr	r0, [r2, #0]
 8001c20:	f107 020c 	add.w	r2, r7, #12
 8001c24:	2101      	movs	r1, #1
 8001c26:	4798      	blx	r3
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	da02      	bge.n	8001c34 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001c2e:	f06f 0304 	mvn.w	r3, #4
 8001c32:	e06e      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	695b      	ldr	r3, [r3, #20]
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	6810      	ldr	r0, [r2, #0]
 8001c3c:	f107 020c 	add.w	r2, r7, #12
 8001c40:	2101      	movs	r1, #1
 8001c42:	4798      	blx	r3
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	da02      	bge.n	8001c50 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001c4a:	f06f 0304 	mvn.w	r3, #4
 8001c4e:	e060      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f003 0304 	and.w	r3, r3, #4
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d101      	bne.n	8001c5e <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e059      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	695b      	ldr	r3, [r3, #20]
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	6810      	ldr	r0, [r2, #0]
 8001c66:	f107 020c 	add.w	r2, r7, #12
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	4798      	blx	r3
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	da02      	bge.n	8001c7a <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001c74:	f06f 0304 	mvn.w	r3, #4
 8001c78:	e04b      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d11b      	bne.n	8001cbc <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d006      	beq.n	8001c9c <LAN8742_GetLinkState+0x90>
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	e03a      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e033      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001cb4:	2304      	movs	r3, #4
 8001cb6:	e02c      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001cb8:	2305      	movs	r3, #5
 8001cba:	e02a      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	695b      	ldr	r3, [r3, #20]
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	6810      	ldr	r0, [r2, #0]
 8001cc4:	f107 020c 	add.w	r2, r7, #12
 8001cc8:	211f      	movs	r1, #31
 8001cca:	4798      	blx	r3
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	da02      	bge.n	8001cd8 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001cd2:	f06f 0304 	mvn.w	r3, #4
 8001cd6:	e01c      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d101      	bne.n	8001ce6 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001ce2:	2306      	movs	r3, #6
 8001ce4:	e015      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f003 031c 	and.w	r3, r3, #28
 8001cec:	2b18      	cmp	r3, #24
 8001cee:	d101      	bne.n	8001cf4 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	e00e      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f003 031c 	and.w	r3, r3, #28
 8001cfa:	2b08      	cmp	r3, #8
 8001cfc:	d101      	bne.n	8001d02 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e007      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f003 031c 	and.w	r3, r3, #28
 8001d08:	2b14      	cmp	r3, #20
 8001d0a:	d101      	bne.n	8001d10 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	e000      	b.n	8001d12 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001d10:	2305      	movs	r3, #5
    }
  }
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
	...

08001d1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d22:	2003      	movs	r0, #3
 8001d24:	f000 f93b 	bl	8001f9e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001d28:	f004 fdf6 	bl	8006918 <HAL_RCC_GetSysClockFreq>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	4b15      	ldr	r3, [pc, #84]	@ (8001d84 <HAL_Init+0x68>)
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	0a1b      	lsrs	r3, r3, #8
 8001d34:	f003 030f 	and.w	r3, r3, #15
 8001d38:	4913      	ldr	r1, [pc, #76]	@ (8001d88 <HAL_Init+0x6c>)
 8001d3a:	5ccb      	ldrb	r3, [r1, r3]
 8001d3c:	f003 031f 	and.w	r3, r3, #31
 8001d40:	fa22 f303 	lsr.w	r3, r2, r3
 8001d44:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001d46:	4b0f      	ldr	r3, [pc, #60]	@ (8001d84 <HAL_Init+0x68>)
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	f003 030f 	and.w	r3, r3, #15
 8001d4e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d88 <HAL_Init+0x6c>)
 8001d50:	5cd3      	ldrb	r3, [r2, r3]
 8001d52:	f003 031f 	and.w	r3, r3, #31
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	fa22 f303 	lsr.w	r3, r2, r3
 8001d5c:	4a0b      	ldr	r2, [pc, #44]	@ (8001d8c <HAL_Init+0x70>)
 8001d5e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001d60:	4a0b      	ldr	r2, [pc, #44]	@ (8001d90 <HAL_Init+0x74>)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d66:	200f      	movs	r0, #15
 8001d68:	f7ff fc6c 	bl	8001644 <HAL_InitTick>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e002      	b.n	8001d7c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001d76:	f7ff fa37 	bl	80011e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	58024400 	.word	0x58024400
 8001d88:	0801e37c 	.word	0x0801e37c
 8001d8c:	24004994 	.word	0x24004994
 8001d90:	24004990 	.word	0x24004990

08001d94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d98:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <HAL_IncTick+0x20>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <HAL_IncTick+0x24>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4413      	add	r3, r2
 8001da4:	4a04      	ldr	r2, [pc, #16]	@ (8001db8 <HAL_IncTick+0x24>)
 8001da6:	6013      	str	r3, [r2, #0]
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	2400499c 	.word	0x2400499c
 8001db8:	240058bc 	.word	0x240058bc

08001dbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001dc0:	4b03      	ldr	r3, [pc, #12]	@ (8001dd0 <HAL_GetTick+0x14>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	240058bc 	.word	0x240058bc

08001dd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ddc:	f7ff ffee 	bl	8001dbc <HAL_GetTick>
 8001de0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dec:	d005      	beq.n	8001dfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dee:	4b0a      	ldr	r3, [pc, #40]	@ (8001e18 <HAL_Delay+0x44>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	461a      	mov	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	4413      	add	r3, r2
 8001df8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dfa:	bf00      	nop
 8001dfc:	f7ff ffde 	bl	8001dbc <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d8f7      	bhi.n	8001dfc <HAL_Delay+0x28>
  {
  }
}
 8001e0c:	bf00      	nop
 8001e0e:	bf00      	nop
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	2400499c 	.word	0x2400499c

08001e1c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001e24:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001e2c:	4904      	ldr	r1, [pc, #16]	@ (8001e40 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	604b      	str	r3, [r1, #4]
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	58000400 	.word	0x58000400

08001e44 <__NVIC_SetPriorityGrouping>:
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e54:	4b0b      	ldr	r3, [pc, #44]	@ (8001e84 <__NVIC_SetPriorityGrouping+0x40>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e60:	4013      	ands	r3, r2
 8001e62:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001e6c:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <__NVIC_SetPriorityGrouping+0x44>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e72:	4a04      	ldr	r2, [pc, #16]	@ (8001e84 <__NVIC_SetPriorityGrouping+0x40>)
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	60d3      	str	r3, [r2, #12]
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	e000ed00 	.word	0xe000ed00
 8001e88:	05fa0000 	.word	0x05fa0000

08001e8c <__NVIC_GetPriorityGrouping>:
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e90:	4b04      	ldr	r3, [pc, #16]	@ (8001ea4 <__NVIC_GetPriorityGrouping+0x18>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	0a1b      	lsrs	r3, r3, #8
 8001e96:	f003 0307 	and.w	r3, r3, #7
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <__NVIC_EnableIRQ>:
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001eb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	db0b      	blt.n	8001ed2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eba:	88fb      	ldrh	r3, [r7, #6]
 8001ebc:	f003 021f 	and.w	r2, r3, #31
 8001ec0:	4907      	ldr	r1, [pc, #28]	@ (8001ee0 <__NVIC_EnableIRQ+0x38>)
 8001ec2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ec6:	095b      	lsrs	r3, r3, #5
 8001ec8:	2001      	movs	r0, #1
 8001eca:	fa00 f202 	lsl.w	r2, r0, r2
 8001ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	e000e100 	.word	0xe000e100

08001ee4 <__NVIC_SetPriority>:
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	6039      	str	r1, [r7, #0]
 8001eee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ef0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	db0a      	blt.n	8001f0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	490c      	ldr	r1, [pc, #48]	@ (8001f30 <__NVIC_SetPriority+0x4c>)
 8001efe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f02:	0112      	lsls	r2, r2, #4
 8001f04:	b2d2      	uxtb	r2, r2
 8001f06:	440b      	add	r3, r1
 8001f08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001f0c:	e00a      	b.n	8001f24 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	4908      	ldr	r1, [pc, #32]	@ (8001f34 <__NVIC_SetPriority+0x50>)
 8001f14:	88fb      	ldrh	r3, [r7, #6]
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	3b04      	subs	r3, #4
 8001f1c:	0112      	lsls	r2, r2, #4
 8001f1e:	b2d2      	uxtb	r2, r2
 8001f20:	440b      	add	r3, r1
 8001f22:	761a      	strb	r2, [r3, #24]
}
 8001f24:	bf00      	nop
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	e000e100 	.word	0xe000e100
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <NVIC_EncodePriority>:
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b089      	sub	sp, #36	@ 0x24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	f1c3 0307 	rsb	r3, r3, #7
 8001f52:	2b04      	cmp	r3, #4
 8001f54:	bf28      	it	cs
 8001f56:	2304      	movcs	r3, #4
 8001f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	3304      	adds	r3, #4
 8001f5e:	2b06      	cmp	r3, #6
 8001f60:	d902      	bls.n	8001f68 <NVIC_EncodePriority+0x30>
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3b03      	subs	r3, #3
 8001f66:	e000      	b.n	8001f6a <NVIC_EncodePriority+0x32>
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43da      	mvns	r2, r3
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	401a      	ands	r2, r3
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f80:	f04f 31ff 	mov.w	r1, #4294967295
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8a:	43d9      	mvns	r1, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f90:	4313      	orrs	r3, r2
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3724      	adds	r7, #36	@ 0x24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b082      	sub	sp, #8
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f7ff ff4c 	bl	8001e44 <__NVIC_SetPriorityGrouping>
}
 8001fac:	bf00      	nop
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
 8001fc0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001fc2:	f7ff ff63 	bl	8001e8c <__NVIC_GetPriorityGrouping>
 8001fc6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	68b9      	ldr	r1, [r7, #8]
 8001fcc:	6978      	ldr	r0, [r7, #20]
 8001fce:	f7ff ffb3 	bl	8001f38 <NVIC_EncodePriority>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fd8:	4611      	mov	r1, r2
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7ff ff82 	bl	8001ee4 <__NVIC_SetPriority>
}
 8001fe0:	bf00      	nop
 8001fe2:	3718      	adds	r7, #24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ff2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7ff ff56 	bl	8001ea8 <__NVIC_EnableIRQ>
}
 8001ffc:	bf00      	nop
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002008:	f3bf 8f5f 	dmb	sy
}
 800200c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800200e:	4b07      	ldr	r3, [pc, #28]	@ (800202c <HAL_MPU_Disable+0x28>)
 8002010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002012:	4a06      	ldr	r2, [pc, #24]	@ (800202c <HAL_MPU_Disable+0x28>)
 8002014:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002018:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800201a:	4b05      	ldr	r3, [pc, #20]	@ (8002030 <HAL_MPU_Disable+0x2c>)
 800201c:	2200      	movs	r2, #0
 800201e:	605a      	str	r2, [r3, #4]
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	e000ed00 	.word	0xe000ed00
 8002030:	e000ed90 	.word	0xe000ed90

08002034 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800203c:	4a0b      	ldr	r2, [pc, #44]	@ (800206c <HAL_MPU_Enable+0x38>)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f043 0301 	orr.w	r3, r3, #1
 8002044:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002046:	4b0a      	ldr	r3, [pc, #40]	@ (8002070 <HAL_MPU_Enable+0x3c>)
 8002048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204a:	4a09      	ldr	r2, [pc, #36]	@ (8002070 <HAL_MPU_Enable+0x3c>)
 800204c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002050:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002052:	f3bf 8f4f 	dsb	sy
}
 8002056:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002058:	f3bf 8f6f 	isb	sy
}
 800205c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	e000ed90 	.word	0xe000ed90
 8002070:	e000ed00 	.word	0xe000ed00

08002074 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	785a      	ldrb	r2, [r3, #1]
 8002080:	4b1b      	ldr	r3, [pc, #108]	@ (80020f0 <HAL_MPU_ConfigRegion+0x7c>)
 8002082:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002084:	4b1a      	ldr	r3, [pc, #104]	@ (80020f0 <HAL_MPU_ConfigRegion+0x7c>)
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	4a19      	ldr	r2, [pc, #100]	@ (80020f0 <HAL_MPU_ConfigRegion+0x7c>)
 800208a:	f023 0301 	bic.w	r3, r3, #1
 800208e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002090:	4a17      	ldr	r2, [pc, #92]	@ (80020f0 <HAL_MPU_ConfigRegion+0x7c>)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	7b1b      	ldrb	r3, [r3, #12]
 800209c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	7adb      	ldrb	r3, [r3, #11]
 80020a2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80020a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	7a9b      	ldrb	r3, [r3, #10]
 80020aa:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80020ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	7b5b      	ldrb	r3, [r3, #13]
 80020b2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80020b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	7b9b      	ldrb	r3, [r3, #14]
 80020ba:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80020bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	7bdb      	ldrb	r3, [r3, #15]
 80020c2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80020c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	7a5b      	ldrb	r3, [r3, #9]
 80020ca:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80020cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	7a1b      	ldrb	r3, [r3, #8]
 80020d2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80020d4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	7812      	ldrb	r2, [r2, #0]
 80020da:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80020dc:	4a04      	ldr	r2, [pc, #16]	@ (80020f0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80020de:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80020e0:	6113      	str	r3, [r2, #16]
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	e000ed90 	.word	0xe000ed90

080020f4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80020fc:	f7ff fe5e 	bl	8001dbc <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d101      	bne.n	800210c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e312      	b.n	8002732 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a66      	ldr	r2, [pc, #408]	@ (80022ac <HAL_DMA_Init+0x1b8>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d04a      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a65      	ldr	r2, [pc, #404]	@ (80022b0 <HAL_DMA_Init+0x1bc>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d045      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a63      	ldr	r2, [pc, #396]	@ (80022b4 <HAL_DMA_Init+0x1c0>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d040      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a62      	ldr	r2, [pc, #392]	@ (80022b8 <HAL_DMA_Init+0x1c4>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d03b      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a60      	ldr	r2, [pc, #384]	@ (80022bc <HAL_DMA_Init+0x1c8>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d036      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a5f      	ldr	r2, [pc, #380]	@ (80022c0 <HAL_DMA_Init+0x1cc>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d031      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a5d      	ldr	r2, [pc, #372]	@ (80022c4 <HAL_DMA_Init+0x1d0>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d02c      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a5c      	ldr	r2, [pc, #368]	@ (80022c8 <HAL_DMA_Init+0x1d4>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d027      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a5a      	ldr	r2, [pc, #360]	@ (80022cc <HAL_DMA_Init+0x1d8>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d022      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a59      	ldr	r2, [pc, #356]	@ (80022d0 <HAL_DMA_Init+0x1dc>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d01d      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a57      	ldr	r2, [pc, #348]	@ (80022d4 <HAL_DMA_Init+0x1e0>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d018      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a56      	ldr	r2, [pc, #344]	@ (80022d8 <HAL_DMA_Init+0x1e4>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d013      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a54      	ldr	r2, [pc, #336]	@ (80022dc <HAL_DMA_Init+0x1e8>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d00e      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a53      	ldr	r2, [pc, #332]	@ (80022e0 <HAL_DMA_Init+0x1ec>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d009      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a51      	ldr	r2, [pc, #324]	@ (80022e4 <HAL_DMA_Init+0x1f0>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d004      	beq.n	80021ac <HAL_DMA_Init+0xb8>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a50      	ldr	r2, [pc, #320]	@ (80022e8 <HAL_DMA_Init+0x1f4>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d101      	bne.n	80021b0 <HAL_DMA_Init+0xbc>
 80021ac:	2301      	movs	r3, #1
 80021ae:	e000      	b.n	80021b2 <HAL_DMA_Init+0xbe>
 80021b0:	2300      	movs	r3, #0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 813c 	beq.w	8002430 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2202      	movs	r2, #2
 80021bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a37      	ldr	r2, [pc, #220]	@ (80022ac <HAL_DMA_Init+0x1b8>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d04a      	beq.n	8002268 <HAL_DMA_Init+0x174>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a36      	ldr	r2, [pc, #216]	@ (80022b0 <HAL_DMA_Init+0x1bc>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d045      	beq.n	8002268 <HAL_DMA_Init+0x174>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a34      	ldr	r2, [pc, #208]	@ (80022b4 <HAL_DMA_Init+0x1c0>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d040      	beq.n	8002268 <HAL_DMA_Init+0x174>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a33      	ldr	r2, [pc, #204]	@ (80022b8 <HAL_DMA_Init+0x1c4>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d03b      	beq.n	8002268 <HAL_DMA_Init+0x174>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a31      	ldr	r2, [pc, #196]	@ (80022bc <HAL_DMA_Init+0x1c8>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d036      	beq.n	8002268 <HAL_DMA_Init+0x174>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a30      	ldr	r2, [pc, #192]	@ (80022c0 <HAL_DMA_Init+0x1cc>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d031      	beq.n	8002268 <HAL_DMA_Init+0x174>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a2e      	ldr	r2, [pc, #184]	@ (80022c4 <HAL_DMA_Init+0x1d0>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d02c      	beq.n	8002268 <HAL_DMA_Init+0x174>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a2d      	ldr	r2, [pc, #180]	@ (80022c8 <HAL_DMA_Init+0x1d4>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d027      	beq.n	8002268 <HAL_DMA_Init+0x174>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a2b      	ldr	r2, [pc, #172]	@ (80022cc <HAL_DMA_Init+0x1d8>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d022      	beq.n	8002268 <HAL_DMA_Init+0x174>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a2a      	ldr	r2, [pc, #168]	@ (80022d0 <HAL_DMA_Init+0x1dc>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d01d      	beq.n	8002268 <HAL_DMA_Init+0x174>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a28      	ldr	r2, [pc, #160]	@ (80022d4 <HAL_DMA_Init+0x1e0>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d018      	beq.n	8002268 <HAL_DMA_Init+0x174>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a27      	ldr	r2, [pc, #156]	@ (80022d8 <HAL_DMA_Init+0x1e4>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d013      	beq.n	8002268 <HAL_DMA_Init+0x174>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a25      	ldr	r2, [pc, #148]	@ (80022dc <HAL_DMA_Init+0x1e8>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d00e      	beq.n	8002268 <HAL_DMA_Init+0x174>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a24      	ldr	r2, [pc, #144]	@ (80022e0 <HAL_DMA_Init+0x1ec>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d009      	beq.n	8002268 <HAL_DMA_Init+0x174>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a22      	ldr	r2, [pc, #136]	@ (80022e4 <HAL_DMA_Init+0x1f0>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d004      	beq.n	8002268 <HAL_DMA_Init+0x174>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a21      	ldr	r2, [pc, #132]	@ (80022e8 <HAL_DMA_Init+0x1f4>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d108      	bne.n	800227a <HAL_DMA_Init+0x186>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f022 0201 	bic.w	r2, r2, #1
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	e007      	b.n	800228a <HAL_DMA_Init+0x196>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f022 0201 	bic.w	r2, r2, #1
 8002288:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800228a:	e02f      	b.n	80022ec <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800228c:	f7ff fd96 	bl	8001dbc <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b05      	cmp	r3, #5
 8002298:	d928      	bls.n	80022ec <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2220      	movs	r2, #32
 800229e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2203      	movs	r2, #3
 80022a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e242      	b.n	8002732 <HAL_DMA_Init+0x63e>
 80022ac:	40020010 	.word	0x40020010
 80022b0:	40020028 	.word	0x40020028
 80022b4:	40020040 	.word	0x40020040
 80022b8:	40020058 	.word	0x40020058
 80022bc:	40020070 	.word	0x40020070
 80022c0:	40020088 	.word	0x40020088
 80022c4:	400200a0 	.word	0x400200a0
 80022c8:	400200b8 	.word	0x400200b8
 80022cc:	40020410 	.word	0x40020410
 80022d0:	40020428 	.word	0x40020428
 80022d4:	40020440 	.word	0x40020440
 80022d8:	40020458 	.word	0x40020458
 80022dc:	40020470 	.word	0x40020470
 80022e0:	40020488 	.word	0x40020488
 80022e4:	400204a0 	.word	0x400204a0
 80022e8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d1c8      	bne.n	800228c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	4b83      	ldr	r3, [pc, #524]	@ (8002514 <HAL_DMA_Init+0x420>)
 8002306:	4013      	ands	r3, r2
 8002308:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002312:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	691b      	ldr	r3, [r3, #16]
 8002318:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800231e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800232a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002332:	697a      	ldr	r2, [r7, #20]
 8002334:	4313      	orrs	r3, r2
 8002336:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233c:	2b04      	cmp	r3, #4
 800233e:	d107      	bne.n	8002350 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002348:	4313      	orrs	r3, r2
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	4313      	orrs	r3, r2
 800234e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	2b28      	cmp	r3, #40	@ 0x28
 8002356:	d903      	bls.n	8002360 <HAL_DMA_Init+0x26c>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b2e      	cmp	r3, #46	@ 0x2e
 800235e:	d91f      	bls.n	80023a0 <HAL_DMA_Init+0x2ac>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2b3e      	cmp	r3, #62	@ 0x3e
 8002366:	d903      	bls.n	8002370 <HAL_DMA_Init+0x27c>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	2b42      	cmp	r3, #66	@ 0x42
 800236e:	d917      	bls.n	80023a0 <HAL_DMA_Init+0x2ac>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b46      	cmp	r3, #70	@ 0x46
 8002376:	d903      	bls.n	8002380 <HAL_DMA_Init+0x28c>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b48      	cmp	r3, #72	@ 0x48
 800237e:	d90f      	bls.n	80023a0 <HAL_DMA_Init+0x2ac>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	2b4e      	cmp	r3, #78	@ 0x4e
 8002386:	d903      	bls.n	8002390 <HAL_DMA_Init+0x29c>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	2b52      	cmp	r3, #82	@ 0x52
 800238e:	d907      	bls.n	80023a0 <HAL_DMA_Init+0x2ac>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2b73      	cmp	r3, #115	@ 0x73
 8002396:	d905      	bls.n	80023a4 <HAL_DMA_Init+0x2b0>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	2b77      	cmp	r3, #119	@ 0x77
 800239e:	d801      	bhi.n	80023a4 <HAL_DMA_Init+0x2b0>
 80023a0:	2301      	movs	r3, #1
 80023a2:	e000      	b.n	80023a6 <HAL_DMA_Init+0x2b2>
 80023a4:	2300      	movs	r3, #0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023b0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	697a      	ldr	r2, [r7, #20]
 80023b8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	695b      	ldr	r3, [r3, #20]
 80023c0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	f023 0307 	bic.w	r3, r3, #7
 80023c8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d8:	2b04      	cmp	r3, #4
 80023da:	d117      	bne.n	800240c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e0:	697a      	ldr	r2, [r7, #20]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d00e      	beq.n	800240c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f001 fbfa 	bl	8003be8 <DMA_CheckFifoParam>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d008      	beq.n	800240c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2240      	movs	r2, #64	@ 0x40
 80023fe:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e192      	b.n	8002732 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	697a      	ldr	r2, [r7, #20]
 8002412:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f001 fb35 	bl	8003a84 <DMA_CalcBaseAndBitshift>
 800241a:	4603      	mov	r3, r0
 800241c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002422:	f003 031f 	and.w	r3, r3, #31
 8002426:	223f      	movs	r2, #63	@ 0x3f
 8002428:	409a      	lsls	r2, r3
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	609a      	str	r2, [r3, #8]
 800242e:	e0c8      	b.n	80025c2 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a38      	ldr	r2, [pc, #224]	@ (8002518 <HAL_DMA_Init+0x424>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d022      	beq.n	8002480 <HAL_DMA_Init+0x38c>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a37      	ldr	r2, [pc, #220]	@ (800251c <HAL_DMA_Init+0x428>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d01d      	beq.n	8002480 <HAL_DMA_Init+0x38c>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a35      	ldr	r2, [pc, #212]	@ (8002520 <HAL_DMA_Init+0x42c>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d018      	beq.n	8002480 <HAL_DMA_Init+0x38c>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a34      	ldr	r2, [pc, #208]	@ (8002524 <HAL_DMA_Init+0x430>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d013      	beq.n	8002480 <HAL_DMA_Init+0x38c>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a32      	ldr	r2, [pc, #200]	@ (8002528 <HAL_DMA_Init+0x434>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d00e      	beq.n	8002480 <HAL_DMA_Init+0x38c>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a31      	ldr	r2, [pc, #196]	@ (800252c <HAL_DMA_Init+0x438>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d009      	beq.n	8002480 <HAL_DMA_Init+0x38c>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a2f      	ldr	r2, [pc, #188]	@ (8002530 <HAL_DMA_Init+0x43c>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d004      	beq.n	8002480 <HAL_DMA_Init+0x38c>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a2e      	ldr	r2, [pc, #184]	@ (8002534 <HAL_DMA_Init+0x440>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d101      	bne.n	8002484 <HAL_DMA_Init+0x390>
 8002480:	2301      	movs	r3, #1
 8002482:	e000      	b.n	8002486 <HAL_DMA_Init+0x392>
 8002484:	2300      	movs	r3, #0
 8002486:	2b00      	cmp	r3, #0
 8002488:	f000 8092 	beq.w	80025b0 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a21      	ldr	r2, [pc, #132]	@ (8002518 <HAL_DMA_Init+0x424>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d021      	beq.n	80024da <HAL_DMA_Init+0x3e6>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a20      	ldr	r2, [pc, #128]	@ (800251c <HAL_DMA_Init+0x428>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d01c      	beq.n	80024da <HAL_DMA_Init+0x3e6>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002520 <HAL_DMA_Init+0x42c>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d017      	beq.n	80024da <HAL_DMA_Init+0x3e6>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002524 <HAL_DMA_Init+0x430>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d012      	beq.n	80024da <HAL_DMA_Init+0x3e6>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002528 <HAL_DMA_Init+0x434>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d00d      	beq.n	80024da <HAL_DMA_Init+0x3e6>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a1a      	ldr	r2, [pc, #104]	@ (800252c <HAL_DMA_Init+0x438>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d008      	beq.n	80024da <HAL_DMA_Init+0x3e6>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a18      	ldr	r2, [pc, #96]	@ (8002530 <HAL_DMA_Init+0x43c>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d003      	beq.n	80024da <HAL_DMA_Init+0x3e6>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a17      	ldr	r2, [pc, #92]	@ (8002534 <HAL_DMA_Init+0x440>)
 80024d8:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2202      	movs	r2, #2
 80024de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <HAL_DMA_Init+0x444>)
 80024f6:	4013      	ands	r3, r2
 80024f8:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	2b40      	cmp	r3, #64	@ 0x40
 8002500:	d01c      	beq.n	800253c <HAL_DMA_Init+0x448>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	2b80      	cmp	r3, #128	@ 0x80
 8002508:	d102      	bne.n	8002510 <HAL_DMA_Init+0x41c>
 800250a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800250e:	e016      	b.n	800253e <HAL_DMA_Init+0x44a>
 8002510:	2300      	movs	r3, #0
 8002512:	e014      	b.n	800253e <HAL_DMA_Init+0x44a>
 8002514:	fe10803f 	.word	0xfe10803f
 8002518:	58025408 	.word	0x58025408
 800251c:	5802541c 	.word	0x5802541c
 8002520:	58025430 	.word	0x58025430
 8002524:	58025444 	.word	0x58025444
 8002528:	58025458 	.word	0x58025458
 800252c:	5802546c 	.word	0x5802546c
 8002530:	58025480 	.word	0x58025480
 8002534:	58025494 	.word	0x58025494
 8002538:	fffe000f 	.word	0xfffe000f
 800253c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	68d2      	ldr	r2, [r2, #12]
 8002542:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002544:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800254c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002554:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	699b      	ldr	r3, [r3, #24]
 800255a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800255c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002564:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800256c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	4313      	orrs	r3, r2
 8002572:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	4b6e      	ldr	r3, [pc, #440]	@ (800273c <HAL_DMA_Init+0x648>)
 8002584:	4413      	add	r3, r2
 8002586:	4a6e      	ldr	r2, [pc, #440]	@ (8002740 <HAL_DMA_Init+0x64c>)
 8002588:	fba2 2303 	umull	r2, r3, r2, r3
 800258c:	091b      	lsrs	r3, r3, #4
 800258e:	009a      	lsls	r2, r3, #2
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f001 fa75 	bl	8003a84 <DMA_CalcBaseAndBitshift>
 800259a:	4603      	mov	r3, r0
 800259c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a2:	f003 031f 	and.w	r3, r3, #31
 80025a6:	2201      	movs	r2, #1
 80025a8:	409a      	lsls	r2, r3
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	605a      	str	r2, [r3, #4]
 80025ae:	e008      	b.n	80025c2 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2240      	movs	r2, #64	@ 0x40
 80025b4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2203      	movs	r2, #3
 80025ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e0b7      	b.n	8002732 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a5f      	ldr	r2, [pc, #380]	@ (8002744 <HAL_DMA_Init+0x650>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d072      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a5d      	ldr	r2, [pc, #372]	@ (8002748 <HAL_DMA_Init+0x654>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d06d      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a5c      	ldr	r2, [pc, #368]	@ (800274c <HAL_DMA_Init+0x658>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d068      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a5a      	ldr	r2, [pc, #360]	@ (8002750 <HAL_DMA_Init+0x65c>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d063      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a59      	ldr	r2, [pc, #356]	@ (8002754 <HAL_DMA_Init+0x660>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d05e      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a57      	ldr	r2, [pc, #348]	@ (8002758 <HAL_DMA_Init+0x664>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d059      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a56      	ldr	r2, [pc, #344]	@ (800275c <HAL_DMA_Init+0x668>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d054      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a54      	ldr	r2, [pc, #336]	@ (8002760 <HAL_DMA_Init+0x66c>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d04f      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a53      	ldr	r2, [pc, #332]	@ (8002764 <HAL_DMA_Init+0x670>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d04a      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a51      	ldr	r2, [pc, #324]	@ (8002768 <HAL_DMA_Init+0x674>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d045      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a50      	ldr	r2, [pc, #320]	@ (800276c <HAL_DMA_Init+0x678>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d040      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a4e      	ldr	r2, [pc, #312]	@ (8002770 <HAL_DMA_Init+0x67c>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d03b      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a4d      	ldr	r2, [pc, #308]	@ (8002774 <HAL_DMA_Init+0x680>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d036      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a4b      	ldr	r2, [pc, #300]	@ (8002778 <HAL_DMA_Init+0x684>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d031      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a4a      	ldr	r2, [pc, #296]	@ (800277c <HAL_DMA_Init+0x688>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d02c      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a48      	ldr	r2, [pc, #288]	@ (8002780 <HAL_DMA_Init+0x68c>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d027      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a47      	ldr	r2, [pc, #284]	@ (8002784 <HAL_DMA_Init+0x690>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d022      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a45      	ldr	r2, [pc, #276]	@ (8002788 <HAL_DMA_Init+0x694>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d01d      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a44      	ldr	r2, [pc, #272]	@ (800278c <HAL_DMA_Init+0x698>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d018      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a42      	ldr	r2, [pc, #264]	@ (8002790 <HAL_DMA_Init+0x69c>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d013      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a41      	ldr	r2, [pc, #260]	@ (8002794 <HAL_DMA_Init+0x6a0>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d00e      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a3f      	ldr	r2, [pc, #252]	@ (8002798 <HAL_DMA_Init+0x6a4>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d009      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a3e      	ldr	r2, [pc, #248]	@ (800279c <HAL_DMA_Init+0x6a8>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d004      	beq.n	80026b2 <HAL_DMA_Init+0x5be>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a3c      	ldr	r2, [pc, #240]	@ (80027a0 <HAL_DMA_Init+0x6ac>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d101      	bne.n	80026b6 <HAL_DMA_Init+0x5c2>
 80026b2:	2301      	movs	r3, #1
 80026b4:	e000      	b.n	80026b8 <HAL_DMA_Init+0x5c4>
 80026b6:	2300      	movs	r3, #0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d032      	beq.n	8002722 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f001 fb0f 	bl	8003ce0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	2b80      	cmp	r3, #128	@ 0x80
 80026c8:	d102      	bne.n	80026d0 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685a      	ldr	r2, [r3, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026d8:	b2d2      	uxtb	r2, r2
 80026da:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80026e4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d010      	beq.n	8002710 <HAL_DMA_Init+0x61c>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b08      	cmp	r3, #8
 80026f4:	d80c      	bhi.n	8002710 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f001 fb8c 	bl	8003e14 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800270c:	605a      	str	r2, [r3, #4]
 800270e:	e008      	b.n	8002722 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3718      	adds	r7, #24
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	a7fdabf8 	.word	0xa7fdabf8
 8002740:	cccccccd 	.word	0xcccccccd
 8002744:	40020010 	.word	0x40020010
 8002748:	40020028 	.word	0x40020028
 800274c:	40020040 	.word	0x40020040
 8002750:	40020058 	.word	0x40020058
 8002754:	40020070 	.word	0x40020070
 8002758:	40020088 	.word	0x40020088
 800275c:	400200a0 	.word	0x400200a0
 8002760:	400200b8 	.word	0x400200b8
 8002764:	40020410 	.word	0x40020410
 8002768:	40020428 	.word	0x40020428
 800276c:	40020440 	.word	0x40020440
 8002770:	40020458 	.word	0x40020458
 8002774:	40020470 	.word	0x40020470
 8002778:	40020488 	.word	0x40020488
 800277c:	400204a0 	.word	0x400204a0
 8002780:	400204b8 	.word	0x400204b8
 8002784:	58025408 	.word	0x58025408
 8002788:	5802541c 	.word	0x5802541c
 800278c:	58025430 	.word	0x58025430
 8002790:	58025444 	.word	0x58025444
 8002794:	58025458 	.word	0x58025458
 8002798:	5802546c 	.word	0x5802546c
 800279c:	58025480 	.word	0x58025480
 80027a0:	58025494 	.word	0x58025494

080027a4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e237      	b.n	8002c26 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d004      	beq.n	80027cc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2280      	movs	r2, #128	@ 0x80
 80027c6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e22c      	b.n	8002c26 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a5c      	ldr	r2, [pc, #368]	@ (8002944 <HAL_DMA_Abort_IT+0x1a0>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d04a      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a5b      	ldr	r2, [pc, #364]	@ (8002948 <HAL_DMA_Abort_IT+0x1a4>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d045      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a59      	ldr	r2, [pc, #356]	@ (800294c <HAL_DMA_Abort_IT+0x1a8>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d040      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a58      	ldr	r2, [pc, #352]	@ (8002950 <HAL_DMA_Abort_IT+0x1ac>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d03b      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a56      	ldr	r2, [pc, #344]	@ (8002954 <HAL_DMA_Abort_IT+0x1b0>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d036      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a55      	ldr	r2, [pc, #340]	@ (8002958 <HAL_DMA_Abort_IT+0x1b4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d031      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a53      	ldr	r2, [pc, #332]	@ (800295c <HAL_DMA_Abort_IT+0x1b8>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d02c      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a52      	ldr	r2, [pc, #328]	@ (8002960 <HAL_DMA_Abort_IT+0x1bc>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d027      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a50      	ldr	r2, [pc, #320]	@ (8002964 <HAL_DMA_Abort_IT+0x1c0>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d022      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a4f      	ldr	r2, [pc, #316]	@ (8002968 <HAL_DMA_Abort_IT+0x1c4>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d01d      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a4d      	ldr	r2, [pc, #308]	@ (800296c <HAL_DMA_Abort_IT+0x1c8>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d018      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a4c      	ldr	r2, [pc, #304]	@ (8002970 <HAL_DMA_Abort_IT+0x1cc>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d013      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a4a      	ldr	r2, [pc, #296]	@ (8002974 <HAL_DMA_Abort_IT+0x1d0>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d00e      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a49      	ldr	r2, [pc, #292]	@ (8002978 <HAL_DMA_Abort_IT+0x1d4>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d009      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a47      	ldr	r2, [pc, #284]	@ (800297c <HAL_DMA_Abort_IT+0x1d8>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d004      	beq.n	800286c <HAL_DMA_Abort_IT+0xc8>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a46      	ldr	r2, [pc, #280]	@ (8002980 <HAL_DMA_Abort_IT+0x1dc>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d101      	bne.n	8002870 <HAL_DMA_Abort_IT+0xcc>
 800286c:	2301      	movs	r3, #1
 800286e:	e000      	b.n	8002872 <HAL_DMA_Abort_IT+0xce>
 8002870:	2300      	movs	r3, #0
 8002872:	2b00      	cmp	r3, #0
 8002874:	f000 8086 	beq.w	8002984 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2204      	movs	r2, #4
 800287c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a2f      	ldr	r2, [pc, #188]	@ (8002944 <HAL_DMA_Abort_IT+0x1a0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d04a      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a2e      	ldr	r2, [pc, #184]	@ (8002948 <HAL_DMA_Abort_IT+0x1a4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d045      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a2c      	ldr	r2, [pc, #176]	@ (800294c <HAL_DMA_Abort_IT+0x1a8>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d040      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a2b      	ldr	r2, [pc, #172]	@ (8002950 <HAL_DMA_Abort_IT+0x1ac>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d03b      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a29      	ldr	r2, [pc, #164]	@ (8002954 <HAL_DMA_Abort_IT+0x1b0>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d036      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a28      	ldr	r2, [pc, #160]	@ (8002958 <HAL_DMA_Abort_IT+0x1b4>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d031      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a26      	ldr	r2, [pc, #152]	@ (800295c <HAL_DMA_Abort_IT+0x1b8>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d02c      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a25      	ldr	r2, [pc, #148]	@ (8002960 <HAL_DMA_Abort_IT+0x1bc>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d027      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a23      	ldr	r2, [pc, #140]	@ (8002964 <HAL_DMA_Abort_IT+0x1c0>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d022      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a22      	ldr	r2, [pc, #136]	@ (8002968 <HAL_DMA_Abort_IT+0x1c4>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d01d      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a20      	ldr	r2, [pc, #128]	@ (800296c <HAL_DMA_Abort_IT+0x1c8>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d018      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002970 <HAL_DMA_Abort_IT+0x1cc>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d013      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002974 <HAL_DMA_Abort_IT+0x1d0>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d00e      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a1c      	ldr	r2, [pc, #112]	@ (8002978 <HAL_DMA_Abort_IT+0x1d4>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d009      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a1a      	ldr	r2, [pc, #104]	@ (800297c <HAL_DMA_Abort_IT+0x1d8>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d004      	beq.n	8002920 <HAL_DMA_Abort_IT+0x17c>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a19      	ldr	r2, [pc, #100]	@ (8002980 <HAL_DMA_Abort_IT+0x1dc>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d108      	bne.n	8002932 <HAL_DMA_Abort_IT+0x18e>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f022 0201 	bic.w	r2, r2, #1
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	e178      	b.n	8002c24 <HAL_DMA_Abort_IT+0x480>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f022 0201 	bic.w	r2, r2, #1
 8002940:	601a      	str	r2, [r3, #0]
 8002942:	e16f      	b.n	8002c24 <HAL_DMA_Abort_IT+0x480>
 8002944:	40020010 	.word	0x40020010
 8002948:	40020028 	.word	0x40020028
 800294c:	40020040 	.word	0x40020040
 8002950:	40020058 	.word	0x40020058
 8002954:	40020070 	.word	0x40020070
 8002958:	40020088 	.word	0x40020088
 800295c:	400200a0 	.word	0x400200a0
 8002960:	400200b8 	.word	0x400200b8
 8002964:	40020410 	.word	0x40020410
 8002968:	40020428 	.word	0x40020428
 800296c:	40020440 	.word	0x40020440
 8002970:	40020458 	.word	0x40020458
 8002974:	40020470 	.word	0x40020470
 8002978:	40020488 	.word	0x40020488
 800297c:	400204a0 	.word	0x400204a0
 8002980:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f022 020e 	bic.w	r2, r2, #14
 8002992:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a6c      	ldr	r2, [pc, #432]	@ (8002b4c <HAL_DMA_Abort_IT+0x3a8>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d04a      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a6b      	ldr	r2, [pc, #428]	@ (8002b50 <HAL_DMA_Abort_IT+0x3ac>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d045      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a69      	ldr	r2, [pc, #420]	@ (8002b54 <HAL_DMA_Abort_IT+0x3b0>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d040      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a68      	ldr	r2, [pc, #416]	@ (8002b58 <HAL_DMA_Abort_IT+0x3b4>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d03b      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a66      	ldr	r2, [pc, #408]	@ (8002b5c <HAL_DMA_Abort_IT+0x3b8>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d036      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a65      	ldr	r2, [pc, #404]	@ (8002b60 <HAL_DMA_Abort_IT+0x3bc>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d031      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a63      	ldr	r2, [pc, #396]	@ (8002b64 <HAL_DMA_Abort_IT+0x3c0>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d02c      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a62      	ldr	r2, [pc, #392]	@ (8002b68 <HAL_DMA_Abort_IT+0x3c4>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d027      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a60      	ldr	r2, [pc, #384]	@ (8002b6c <HAL_DMA_Abort_IT+0x3c8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d022      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a5f      	ldr	r2, [pc, #380]	@ (8002b70 <HAL_DMA_Abort_IT+0x3cc>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d01d      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a5d      	ldr	r2, [pc, #372]	@ (8002b74 <HAL_DMA_Abort_IT+0x3d0>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d018      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a5c      	ldr	r2, [pc, #368]	@ (8002b78 <HAL_DMA_Abort_IT+0x3d4>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d013      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a5a      	ldr	r2, [pc, #360]	@ (8002b7c <HAL_DMA_Abort_IT+0x3d8>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d00e      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a59      	ldr	r2, [pc, #356]	@ (8002b80 <HAL_DMA_Abort_IT+0x3dc>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d009      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a57      	ldr	r2, [pc, #348]	@ (8002b84 <HAL_DMA_Abort_IT+0x3e0>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d004      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x290>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a56      	ldr	r2, [pc, #344]	@ (8002b88 <HAL_DMA_Abort_IT+0x3e4>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d108      	bne.n	8002a46 <HAL_DMA_Abort_IT+0x2a2>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 0201 	bic.w	r2, r2, #1
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	e007      	b.n	8002a56 <HAL_DMA_Abort_IT+0x2b2>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f022 0201 	bic.w	r2, r2, #1
 8002a54:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a3c      	ldr	r2, [pc, #240]	@ (8002b4c <HAL_DMA_Abort_IT+0x3a8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d072      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a3a      	ldr	r2, [pc, #232]	@ (8002b50 <HAL_DMA_Abort_IT+0x3ac>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d06d      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a39      	ldr	r2, [pc, #228]	@ (8002b54 <HAL_DMA_Abort_IT+0x3b0>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d068      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a37      	ldr	r2, [pc, #220]	@ (8002b58 <HAL_DMA_Abort_IT+0x3b4>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d063      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a36      	ldr	r2, [pc, #216]	@ (8002b5c <HAL_DMA_Abort_IT+0x3b8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d05e      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a34      	ldr	r2, [pc, #208]	@ (8002b60 <HAL_DMA_Abort_IT+0x3bc>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d059      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a33      	ldr	r2, [pc, #204]	@ (8002b64 <HAL_DMA_Abort_IT+0x3c0>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d054      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a31      	ldr	r2, [pc, #196]	@ (8002b68 <HAL_DMA_Abort_IT+0x3c4>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d04f      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a30      	ldr	r2, [pc, #192]	@ (8002b6c <HAL_DMA_Abort_IT+0x3c8>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d04a      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a2e      	ldr	r2, [pc, #184]	@ (8002b70 <HAL_DMA_Abort_IT+0x3cc>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d045      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a2d      	ldr	r2, [pc, #180]	@ (8002b74 <HAL_DMA_Abort_IT+0x3d0>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d040      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a2b      	ldr	r2, [pc, #172]	@ (8002b78 <HAL_DMA_Abort_IT+0x3d4>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d03b      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a2a      	ldr	r2, [pc, #168]	@ (8002b7c <HAL_DMA_Abort_IT+0x3d8>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d036      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a28      	ldr	r2, [pc, #160]	@ (8002b80 <HAL_DMA_Abort_IT+0x3dc>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d031      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a27      	ldr	r2, [pc, #156]	@ (8002b84 <HAL_DMA_Abort_IT+0x3e0>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d02c      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a25      	ldr	r2, [pc, #148]	@ (8002b88 <HAL_DMA_Abort_IT+0x3e4>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d027      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a24      	ldr	r2, [pc, #144]	@ (8002b8c <HAL_DMA_Abort_IT+0x3e8>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d022      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a22      	ldr	r2, [pc, #136]	@ (8002b90 <HAL_DMA_Abort_IT+0x3ec>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d01d      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a21      	ldr	r2, [pc, #132]	@ (8002b94 <HAL_DMA_Abort_IT+0x3f0>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d018      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a1f      	ldr	r2, [pc, #124]	@ (8002b98 <HAL_DMA_Abort_IT+0x3f4>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d013      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a1e      	ldr	r2, [pc, #120]	@ (8002b9c <HAL_DMA_Abort_IT+0x3f8>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d00e      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a1c      	ldr	r2, [pc, #112]	@ (8002ba0 <HAL_DMA_Abort_IT+0x3fc>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d009      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a1b      	ldr	r2, [pc, #108]	@ (8002ba4 <HAL_DMA_Abort_IT+0x400>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d004      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x3a2>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a19      	ldr	r2, [pc, #100]	@ (8002ba8 <HAL_DMA_Abort_IT+0x404>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d132      	bne.n	8002bac <HAL_DMA_Abort_IT+0x408>
 8002b46:	2301      	movs	r3, #1
 8002b48:	e031      	b.n	8002bae <HAL_DMA_Abort_IT+0x40a>
 8002b4a:	bf00      	nop
 8002b4c:	40020010 	.word	0x40020010
 8002b50:	40020028 	.word	0x40020028
 8002b54:	40020040 	.word	0x40020040
 8002b58:	40020058 	.word	0x40020058
 8002b5c:	40020070 	.word	0x40020070
 8002b60:	40020088 	.word	0x40020088
 8002b64:	400200a0 	.word	0x400200a0
 8002b68:	400200b8 	.word	0x400200b8
 8002b6c:	40020410 	.word	0x40020410
 8002b70:	40020428 	.word	0x40020428
 8002b74:	40020440 	.word	0x40020440
 8002b78:	40020458 	.word	0x40020458
 8002b7c:	40020470 	.word	0x40020470
 8002b80:	40020488 	.word	0x40020488
 8002b84:	400204a0 	.word	0x400204a0
 8002b88:	400204b8 	.word	0x400204b8
 8002b8c:	58025408 	.word	0x58025408
 8002b90:	5802541c 	.word	0x5802541c
 8002b94:	58025430 	.word	0x58025430
 8002b98:	58025444 	.word	0x58025444
 8002b9c:	58025458 	.word	0x58025458
 8002ba0:	5802546c 	.word	0x5802546c
 8002ba4:	58025480 	.word	0x58025480
 8002ba8:	58025494 	.word	0x58025494
 8002bac:	2300      	movs	r3, #0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d028      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bbc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bc0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bcc:	f003 031f 	and.w	r3, r3, #31
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	409a      	lsls	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002be0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00c      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bf4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bf8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002c02:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop

08002c30 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b08a      	sub	sp, #40	@ 0x28
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c3c:	4b67      	ldr	r3, [pc, #412]	@ (8002ddc <HAL_DMA_IRQHandler+0x1ac>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a67      	ldr	r2, [pc, #412]	@ (8002de0 <HAL_DMA_IRQHandler+0x1b0>)
 8002c42:	fba2 2303 	umull	r2, r3, r2, r3
 8002c46:	0a9b      	lsrs	r3, r3, #10
 8002c48:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c4e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c54:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002c56:	6a3b      	ldr	r3, [r7, #32]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a5f      	ldr	r2, [pc, #380]	@ (8002de4 <HAL_DMA_IRQHandler+0x1b4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d04a      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a5d      	ldr	r2, [pc, #372]	@ (8002de8 <HAL_DMA_IRQHandler+0x1b8>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d045      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a5c      	ldr	r2, [pc, #368]	@ (8002dec <HAL_DMA_IRQHandler+0x1bc>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d040      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a5a      	ldr	r2, [pc, #360]	@ (8002df0 <HAL_DMA_IRQHandler+0x1c0>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d03b      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a59      	ldr	r2, [pc, #356]	@ (8002df4 <HAL_DMA_IRQHandler+0x1c4>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d036      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a57      	ldr	r2, [pc, #348]	@ (8002df8 <HAL_DMA_IRQHandler+0x1c8>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d031      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a56      	ldr	r2, [pc, #344]	@ (8002dfc <HAL_DMA_IRQHandler+0x1cc>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d02c      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a54      	ldr	r2, [pc, #336]	@ (8002e00 <HAL_DMA_IRQHandler+0x1d0>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d027      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a53      	ldr	r2, [pc, #332]	@ (8002e04 <HAL_DMA_IRQHandler+0x1d4>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d022      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a51      	ldr	r2, [pc, #324]	@ (8002e08 <HAL_DMA_IRQHandler+0x1d8>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d01d      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a50      	ldr	r2, [pc, #320]	@ (8002e0c <HAL_DMA_IRQHandler+0x1dc>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d018      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a4e      	ldr	r2, [pc, #312]	@ (8002e10 <HAL_DMA_IRQHandler+0x1e0>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d013      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a4d      	ldr	r2, [pc, #308]	@ (8002e14 <HAL_DMA_IRQHandler+0x1e4>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d00e      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a4b      	ldr	r2, [pc, #300]	@ (8002e18 <HAL_DMA_IRQHandler+0x1e8>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d009      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a4a      	ldr	r2, [pc, #296]	@ (8002e1c <HAL_DMA_IRQHandler+0x1ec>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d004      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xd2>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a48      	ldr	r2, [pc, #288]	@ (8002e20 <HAL_DMA_IRQHandler+0x1f0>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d101      	bne.n	8002d06 <HAL_DMA_IRQHandler+0xd6>
 8002d02:	2301      	movs	r3, #1
 8002d04:	e000      	b.n	8002d08 <HAL_DMA_IRQHandler+0xd8>
 8002d06:	2300      	movs	r3, #0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 842b 	beq.w	8003564 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d12:	f003 031f 	and.w	r3, r3, #31
 8002d16:	2208      	movs	r2, #8
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f000 80a2 	beq.w	8002e68 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a2e      	ldr	r2, [pc, #184]	@ (8002de4 <HAL_DMA_IRQHandler+0x1b4>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d04a      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a2d      	ldr	r2, [pc, #180]	@ (8002de8 <HAL_DMA_IRQHandler+0x1b8>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d045      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a2b      	ldr	r2, [pc, #172]	@ (8002dec <HAL_DMA_IRQHandler+0x1bc>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d040      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a2a      	ldr	r2, [pc, #168]	@ (8002df0 <HAL_DMA_IRQHandler+0x1c0>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d03b      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a28      	ldr	r2, [pc, #160]	@ (8002df4 <HAL_DMA_IRQHandler+0x1c4>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d036      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a27      	ldr	r2, [pc, #156]	@ (8002df8 <HAL_DMA_IRQHandler+0x1c8>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d031      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a25      	ldr	r2, [pc, #148]	@ (8002dfc <HAL_DMA_IRQHandler+0x1cc>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d02c      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a24      	ldr	r2, [pc, #144]	@ (8002e00 <HAL_DMA_IRQHandler+0x1d0>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d027      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a22      	ldr	r2, [pc, #136]	@ (8002e04 <HAL_DMA_IRQHandler+0x1d4>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d022      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a21      	ldr	r2, [pc, #132]	@ (8002e08 <HAL_DMA_IRQHandler+0x1d8>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d01d      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a1f      	ldr	r2, [pc, #124]	@ (8002e0c <HAL_DMA_IRQHandler+0x1dc>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d018      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a1e      	ldr	r2, [pc, #120]	@ (8002e10 <HAL_DMA_IRQHandler+0x1e0>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d013      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a1c      	ldr	r2, [pc, #112]	@ (8002e14 <HAL_DMA_IRQHandler+0x1e4>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d00e      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a1b      	ldr	r2, [pc, #108]	@ (8002e18 <HAL_DMA_IRQHandler+0x1e8>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d009      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a19      	ldr	r2, [pc, #100]	@ (8002e1c <HAL_DMA_IRQHandler+0x1ec>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d004      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x194>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a18      	ldr	r2, [pc, #96]	@ (8002e20 <HAL_DMA_IRQHandler+0x1f0>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d12f      	bne.n	8002e24 <HAL_DMA_IRQHandler+0x1f4>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0304 	and.w	r3, r3, #4
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	bf14      	ite	ne
 8002dd2:	2301      	movne	r3, #1
 8002dd4:	2300      	moveq	r3, #0
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	e02e      	b.n	8002e38 <HAL_DMA_IRQHandler+0x208>
 8002dda:	bf00      	nop
 8002ddc:	24004990 	.word	0x24004990
 8002de0:	1b4e81b5 	.word	0x1b4e81b5
 8002de4:	40020010 	.word	0x40020010
 8002de8:	40020028 	.word	0x40020028
 8002dec:	40020040 	.word	0x40020040
 8002df0:	40020058 	.word	0x40020058
 8002df4:	40020070 	.word	0x40020070
 8002df8:	40020088 	.word	0x40020088
 8002dfc:	400200a0 	.word	0x400200a0
 8002e00:	400200b8 	.word	0x400200b8
 8002e04:	40020410 	.word	0x40020410
 8002e08:	40020428 	.word	0x40020428
 8002e0c:	40020440 	.word	0x40020440
 8002e10:	40020458 	.word	0x40020458
 8002e14:	40020470 	.word	0x40020470
 8002e18:	40020488 	.word	0x40020488
 8002e1c:	400204a0 	.word	0x400204a0
 8002e20:	400204b8 	.word	0x400204b8
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0308 	and.w	r3, r3, #8
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	bf14      	ite	ne
 8002e32:	2301      	movne	r3, #1
 8002e34:	2300      	moveq	r3, #0
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d015      	beq.n	8002e68 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 0204 	bic.w	r2, r2, #4
 8002e4a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e50:	f003 031f 	and.w	r3, r3, #31
 8002e54:	2208      	movs	r2, #8
 8002e56:	409a      	lsls	r2, r3
 8002e58:	6a3b      	ldr	r3, [r7, #32]
 8002e5a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e60:	f043 0201 	orr.w	r2, r3, #1
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e6c:	f003 031f 	and.w	r3, r3, #31
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	fa22 f303 	lsr.w	r3, r2, r3
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d06e      	beq.n	8002f5c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a69      	ldr	r2, [pc, #420]	@ (8003028 <HAL_DMA_IRQHandler+0x3f8>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d04a      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a67      	ldr	r2, [pc, #412]	@ (800302c <HAL_DMA_IRQHandler+0x3fc>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d045      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a66      	ldr	r2, [pc, #408]	@ (8003030 <HAL_DMA_IRQHandler+0x400>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d040      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a64      	ldr	r2, [pc, #400]	@ (8003034 <HAL_DMA_IRQHandler+0x404>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d03b      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a63      	ldr	r2, [pc, #396]	@ (8003038 <HAL_DMA_IRQHandler+0x408>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d036      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a61      	ldr	r2, [pc, #388]	@ (800303c <HAL_DMA_IRQHandler+0x40c>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d031      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a60      	ldr	r2, [pc, #384]	@ (8003040 <HAL_DMA_IRQHandler+0x410>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d02c      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a5e      	ldr	r2, [pc, #376]	@ (8003044 <HAL_DMA_IRQHandler+0x414>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d027      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a5d      	ldr	r2, [pc, #372]	@ (8003048 <HAL_DMA_IRQHandler+0x418>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d022      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a5b      	ldr	r2, [pc, #364]	@ (800304c <HAL_DMA_IRQHandler+0x41c>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d01d      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a5a      	ldr	r2, [pc, #360]	@ (8003050 <HAL_DMA_IRQHandler+0x420>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d018      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a58      	ldr	r2, [pc, #352]	@ (8003054 <HAL_DMA_IRQHandler+0x424>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d013      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a57      	ldr	r2, [pc, #348]	@ (8003058 <HAL_DMA_IRQHandler+0x428>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d00e      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a55      	ldr	r2, [pc, #340]	@ (800305c <HAL_DMA_IRQHandler+0x42c>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d009      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a54      	ldr	r2, [pc, #336]	@ (8003060 <HAL_DMA_IRQHandler+0x430>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d004      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x2ee>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a52      	ldr	r2, [pc, #328]	@ (8003064 <HAL_DMA_IRQHandler+0x434>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d10a      	bne.n	8002f34 <HAL_DMA_IRQHandler+0x304>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	bf14      	ite	ne
 8002f2c:	2301      	movne	r3, #1
 8002f2e:	2300      	moveq	r3, #0
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	e003      	b.n	8002f3c <HAL_DMA_IRQHandler+0x30c>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00d      	beq.n	8002f5c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f44:	f003 031f 	and.w	r3, r3, #31
 8002f48:	2201      	movs	r2, #1
 8002f4a:	409a      	lsls	r2, r3
 8002f4c:	6a3b      	ldr	r3, [r7, #32]
 8002f4e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f54:	f043 0202 	orr.w	r2, r3, #2
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f60:	f003 031f 	and.w	r3, r3, #31
 8002f64:	2204      	movs	r2, #4
 8002f66:	409a      	lsls	r2, r3
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f000 808f 	beq.w	8003090 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a2c      	ldr	r2, [pc, #176]	@ (8003028 <HAL_DMA_IRQHandler+0x3f8>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d04a      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a2a      	ldr	r2, [pc, #168]	@ (800302c <HAL_DMA_IRQHandler+0x3fc>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d045      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a29      	ldr	r2, [pc, #164]	@ (8003030 <HAL_DMA_IRQHandler+0x400>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d040      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a27      	ldr	r2, [pc, #156]	@ (8003034 <HAL_DMA_IRQHandler+0x404>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d03b      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a26      	ldr	r2, [pc, #152]	@ (8003038 <HAL_DMA_IRQHandler+0x408>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d036      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a24      	ldr	r2, [pc, #144]	@ (800303c <HAL_DMA_IRQHandler+0x40c>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d031      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a23      	ldr	r2, [pc, #140]	@ (8003040 <HAL_DMA_IRQHandler+0x410>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d02c      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a21      	ldr	r2, [pc, #132]	@ (8003044 <HAL_DMA_IRQHandler+0x414>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d027      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a20      	ldr	r2, [pc, #128]	@ (8003048 <HAL_DMA_IRQHandler+0x418>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d022      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a1e      	ldr	r2, [pc, #120]	@ (800304c <HAL_DMA_IRQHandler+0x41c>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d01d      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a1d      	ldr	r2, [pc, #116]	@ (8003050 <HAL_DMA_IRQHandler+0x420>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d018      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8003054 <HAL_DMA_IRQHandler+0x424>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d013      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a1a      	ldr	r2, [pc, #104]	@ (8003058 <HAL_DMA_IRQHandler+0x428>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d00e      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a18      	ldr	r2, [pc, #96]	@ (800305c <HAL_DMA_IRQHandler+0x42c>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d009      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a17      	ldr	r2, [pc, #92]	@ (8003060 <HAL_DMA_IRQHandler+0x430>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d004      	beq.n	8003012 <HAL_DMA_IRQHandler+0x3e2>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a15      	ldr	r2, [pc, #84]	@ (8003064 <HAL_DMA_IRQHandler+0x434>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d12a      	bne.n	8003068 <HAL_DMA_IRQHandler+0x438>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	bf14      	ite	ne
 8003020:	2301      	movne	r3, #1
 8003022:	2300      	moveq	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	e023      	b.n	8003070 <HAL_DMA_IRQHandler+0x440>
 8003028:	40020010 	.word	0x40020010
 800302c:	40020028 	.word	0x40020028
 8003030:	40020040 	.word	0x40020040
 8003034:	40020058 	.word	0x40020058
 8003038:	40020070 	.word	0x40020070
 800303c:	40020088 	.word	0x40020088
 8003040:	400200a0 	.word	0x400200a0
 8003044:	400200b8 	.word	0x400200b8
 8003048:	40020410 	.word	0x40020410
 800304c:	40020428 	.word	0x40020428
 8003050:	40020440 	.word	0x40020440
 8003054:	40020458 	.word	0x40020458
 8003058:	40020470 	.word	0x40020470
 800305c:	40020488 	.word	0x40020488
 8003060:	400204a0 	.word	0x400204a0
 8003064:	400204b8 	.word	0x400204b8
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2300      	movs	r3, #0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00d      	beq.n	8003090 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003078:	f003 031f 	and.w	r3, r3, #31
 800307c:	2204      	movs	r2, #4
 800307e:	409a      	lsls	r2, r3
 8003080:	6a3b      	ldr	r3, [r7, #32]
 8003082:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003088:	f043 0204 	orr.w	r2, r3, #4
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003094:	f003 031f 	and.w	r3, r3, #31
 8003098:	2210      	movs	r2, #16
 800309a:	409a      	lsls	r2, r3
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	4013      	ands	r3, r2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f000 80a6 	beq.w	80031f2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a85      	ldr	r2, [pc, #532]	@ (80032c0 <HAL_DMA_IRQHandler+0x690>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d04a      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a83      	ldr	r2, [pc, #524]	@ (80032c4 <HAL_DMA_IRQHandler+0x694>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d045      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a82      	ldr	r2, [pc, #520]	@ (80032c8 <HAL_DMA_IRQHandler+0x698>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d040      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a80      	ldr	r2, [pc, #512]	@ (80032cc <HAL_DMA_IRQHandler+0x69c>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d03b      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a7f      	ldr	r2, [pc, #508]	@ (80032d0 <HAL_DMA_IRQHandler+0x6a0>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d036      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a7d      	ldr	r2, [pc, #500]	@ (80032d4 <HAL_DMA_IRQHandler+0x6a4>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d031      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a7c      	ldr	r2, [pc, #496]	@ (80032d8 <HAL_DMA_IRQHandler+0x6a8>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d02c      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a7a      	ldr	r2, [pc, #488]	@ (80032dc <HAL_DMA_IRQHandler+0x6ac>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d027      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a79      	ldr	r2, [pc, #484]	@ (80032e0 <HAL_DMA_IRQHandler+0x6b0>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d022      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a77      	ldr	r2, [pc, #476]	@ (80032e4 <HAL_DMA_IRQHandler+0x6b4>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d01d      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a76      	ldr	r2, [pc, #472]	@ (80032e8 <HAL_DMA_IRQHandler+0x6b8>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d018      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a74      	ldr	r2, [pc, #464]	@ (80032ec <HAL_DMA_IRQHandler+0x6bc>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d013      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a73      	ldr	r2, [pc, #460]	@ (80032f0 <HAL_DMA_IRQHandler+0x6c0>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d00e      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a71      	ldr	r2, [pc, #452]	@ (80032f4 <HAL_DMA_IRQHandler+0x6c4>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d009      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a70      	ldr	r2, [pc, #448]	@ (80032f8 <HAL_DMA_IRQHandler+0x6c8>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d004      	beq.n	8003146 <HAL_DMA_IRQHandler+0x516>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a6e      	ldr	r2, [pc, #440]	@ (80032fc <HAL_DMA_IRQHandler+0x6cc>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d10a      	bne.n	800315c <HAL_DMA_IRQHandler+0x52c>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0308 	and.w	r3, r3, #8
 8003150:	2b00      	cmp	r3, #0
 8003152:	bf14      	ite	ne
 8003154:	2301      	movne	r3, #1
 8003156:	2300      	moveq	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	e009      	b.n	8003170 <HAL_DMA_IRQHandler+0x540>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0304 	and.w	r3, r3, #4
 8003166:	2b00      	cmp	r3, #0
 8003168:	bf14      	ite	ne
 800316a:	2301      	movne	r3, #1
 800316c:	2300      	moveq	r3, #0
 800316e:	b2db      	uxtb	r3, r3
 8003170:	2b00      	cmp	r3, #0
 8003172:	d03e      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003178:	f003 031f 	and.w	r3, r3, #31
 800317c:	2210      	movs	r2, #16
 800317e:	409a      	lsls	r2, r3
 8003180:	6a3b      	ldr	r3, [r7, #32]
 8003182:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d018      	beq.n	80031c4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d108      	bne.n	80031b2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d024      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	4798      	blx	r3
 80031b0:	e01f      	b.n	80031f2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d01b      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	4798      	blx	r3
 80031c2:	e016      	b.n	80031f2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d107      	bne.n	80031e2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f022 0208 	bic.w	r2, r2, #8
 80031e0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d003      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f6:	f003 031f 	and.w	r3, r3, #31
 80031fa:	2220      	movs	r2, #32
 80031fc:	409a      	lsls	r2, r3
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	4013      	ands	r3, r2
 8003202:	2b00      	cmp	r3, #0
 8003204:	f000 8110 	beq.w	8003428 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a2c      	ldr	r2, [pc, #176]	@ (80032c0 <HAL_DMA_IRQHandler+0x690>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d04a      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a2b      	ldr	r2, [pc, #172]	@ (80032c4 <HAL_DMA_IRQHandler+0x694>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d045      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a29      	ldr	r2, [pc, #164]	@ (80032c8 <HAL_DMA_IRQHandler+0x698>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d040      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a28      	ldr	r2, [pc, #160]	@ (80032cc <HAL_DMA_IRQHandler+0x69c>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d03b      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a26      	ldr	r2, [pc, #152]	@ (80032d0 <HAL_DMA_IRQHandler+0x6a0>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d036      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a25      	ldr	r2, [pc, #148]	@ (80032d4 <HAL_DMA_IRQHandler+0x6a4>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d031      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a23      	ldr	r2, [pc, #140]	@ (80032d8 <HAL_DMA_IRQHandler+0x6a8>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d02c      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a22      	ldr	r2, [pc, #136]	@ (80032dc <HAL_DMA_IRQHandler+0x6ac>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d027      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a20      	ldr	r2, [pc, #128]	@ (80032e0 <HAL_DMA_IRQHandler+0x6b0>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d022      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a1f      	ldr	r2, [pc, #124]	@ (80032e4 <HAL_DMA_IRQHandler+0x6b4>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d01d      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a1d      	ldr	r2, [pc, #116]	@ (80032e8 <HAL_DMA_IRQHandler+0x6b8>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d018      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a1c      	ldr	r2, [pc, #112]	@ (80032ec <HAL_DMA_IRQHandler+0x6bc>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d013      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a1a      	ldr	r2, [pc, #104]	@ (80032f0 <HAL_DMA_IRQHandler+0x6c0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d00e      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a19      	ldr	r2, [pc, #100]	@ (80032f4 <HAL_DMA_IRQHandler+0x6c4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d009      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a17      	ldr	r2, [pc, #92]	@ (80032f8 <HAL_DMA_IRQHandler+0x6c8>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d004      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x678>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a16      	ldr	r2, [pc, #88]	@ (80032fc <HAL_DMA_IRQHandler+0x6cc>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d12b      	bne.n	8003300 <HAL_DMA_IRQHandler+0x6d0>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0310 	and.w	r3, r3, #16
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	bf14      	ite	ne
 80032b6:	2301      	movne	r3, #1
 80032b8:	2300      	moveq	r3, #0
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	e02a      	b.n	8003314 <HAL_DMA_IRQHandler+0x6e4>
 80032be:	bf00      	nop
 80032c0:	40020010 	.word	0x40020010
 80032c4:	40020028 	.word	0x40020028
 80032c8:	40020040 	.word	0x40020040
 80032cc:	40020058 	.word	0x40020058
 80032d0:	40020070 	.word	0x40020070
 80032d4:	40020088 	.word	0x40020088
 80032d8:	400200a0 	.word	0x400200a0
 80032dc:	400200b8 	.word	0x400200b8
 80032e0:	40020410 	.word	0x40020410
 80032e4:	40020428 	.word	0x40020428
 80032e8:	40020440 	.word	0x40020440
 80032ec:	40020458 	.word	0x40020458
 80032f0:	40020470 	.word	0x40020470
 80032f4:	40020488 	.word	0x40020488
 80032f8:	400204a0 	.word	0x400204a0
 80032fc:	400204b8 	.word	0x400204b8
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	2b00      	cmp	r3, #0
 800330c:	bf14      	ite	ne
 800330e:	2301      	movne	r3, #1
 8003310:	2300      	moveq	r3, #0
 8003312:	b2db      	uxtb	r3, r3
 8003314:	2b00      	cmp	r3, #0
 8003316:	f000 8087 	beq.w	8003428 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800331e:	f003 031f 	and.w	r3, r3, #31
 8003322:	2220      	movs	r2, #32
 8003324:	409a      	lsls	r2, r3
 8003326:	6a3b      	ldr	r3, [r7, #32]
 8003328:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b04      	cmp	r3, #4
 8003334:	d139      	bne.n	80033aa <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f022 0216 	bic.w	r2, r2, #22
 8003344:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	695a      	ldr	r2, [r3, #20]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003354:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335a:	2b00      	cmp	r3, #0
 800335c:	d103      	bne.n	8003366 <HAL_DMA_IRQHandler+0x736>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003362:	2b00      	cmp	r3, #0
 8003364:	d007      	beq.n	8003376 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0208 	bic.w	r2, r2, #8
 8003374:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800337a:	f003 031f 	and.w	r3, r3, #31
 800337e:	223f      	movs	r2, #63	@ 0x3f
 8003380:	409a      	lsls	r2, r3
 8003382:	6a3b      	ldr	r3, [r7, #32]
 8003384:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 834a 	beq.w	8003a34 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	4798      	blx	r3
          }
          return;
 80033a8:	e344      	b.n	8003a34 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d018      	beq.n	80033ea <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d108      	bne.n	80033d8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d02c      	beq.n	8003428 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	4798      	blx	r3
 80033d6:	e027      	b.n	8003428 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d023      	beq.n	8003428 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	4798      	blx	r3
 80033e8:	e01e      	b.n	8003428 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d10f      	bne.n	8003418 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0210 	bic.w	r2, r2, #16
 8003406:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800342c:	2b00      	cmp	r3, #0
 800342e:	f000 8306 	beq.w	8003a3e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 8088 	beq.w	8003550 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2204      	movs	r2, #4
 8003444:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a7a      	ldr	r2, [pc, #488]	@ (8003638 <HAL_DMA_IRQHandler+0xa08>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d04a      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a79      	ldr	r2, [pc, #484]	@ (800363c <HAL_DMA_IRQHandler+0xa0c>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d045      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a77      	ldr	r2, [pc, #476]	@ (8003640 <HAL_DMA_IRQHandler+0xa10>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d040      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a76      	ldr	r2, [pc, #472]	@ (8003644 <HAL_DMA_IRQHandler+0xa14>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d03b      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a74      	ldr	r2, [pc, #464]	@ (8003648 <HAL_DMA_IRQHandler+0xa18>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d036      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a73      	ldr	r2, [pc, #460]	@ (800364c <HAL_DMA_IRQHandler+0xa1c>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d031      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a71      	ldr	r2, [pc, #452]	@ (8003650 <HAL_DMA_IRQHandler+0xa20>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d02c      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a70      	ldr	r2, [pc, #448]	@ (8003654 <HAL_DMA_IRQHandler+0xa24>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d027      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a6e      	ldr	r2, [pc, #440]	@ (8003658 <HAL_DMA_IRQHandler+0xa28>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d022      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a6d      	ldr	r2, [pc, #436]	@ (800365c <HAL_DMA_IRQHandler+0xa2c>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d01d      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a6b      	ldr	r2, [pc, #428]	@ (8003660 <HAL_DMA_IRQHandler+0xa30>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d018      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a6a      	ldr	r2, [pc, #424]	@ (8003664 <HAL_DMA_IRQHandler+0xa34>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d013      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a68      	ldr	r2, [pc, #416]	@ (8003668 <HAL_DMA_IRQHandler+0xa38>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d00e      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a67      	ldr	r2, [pc, #412]	@ (800366c <HAL_DMA_IRQHandler+0xa3c>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d009      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a65      	ldr	r2, [pc, #404]	@ (8003670 <HAL_DMA_IRQHandler+0xa40>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d004      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x8b8>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a64      	ldr	r2, [pc, #400]	@ (8003674 <HAL_DMA_IRQHandler+0xa44>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d108      	bne.n	80034fa <HAL_DMA_IRQHandler+0x8ca>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0201 	bic.w	r2, r2, #1
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	e007      	b.n	800350a <HAL_DMA_IRQHandler+0x8da>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f022 0201 	bic.w	r2, r2, #1
 8003508:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	3301      	adds	r3, #1
 800350e:	60fb      	str	r3, [r7, #12]
 8003510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003512:	429a      	cmp	r2, r3
 8003514:	d307      	bcc.n	8003526 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1f2      	bne.n	800350a <HAL_DMA_IRQHandler+0x8da>
 8003524:	e000      	b.n	8003528 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003526:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	2b00      	cmp	r3, #0
 8003534:	d004      	beq.n	8003540 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2203      	movs	r2, #3
 800353a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800353e:	e003      	b.n	8003548 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003554:	2b00      	cmp	r3, #0
 8003556:	f000 8272 	beq.w	8003a3e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	4798      	blx	r3
 8003562:	e26c      	b.n	8003a3e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a43      	ldr	r2, [pc, #268]	@ (8003678 <HAL_DMA_IRQHandler+0xa48>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d022      	beq.n	80035b4 <HAL_DMA_IRQHandler+0x984>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a42      	ldr	r2, [pc, #264]	@ (800367c <HAL_DMA_IRQHandler+0xa4c>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d01d      	beq.n	80035b4 <HAL_DMA_IRQHandler+0x984>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a40      	ldr	r2, [pc, #256]	@ (8003680 <HAL_DMA_IRQHandler+0xa50>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d018      	beq.n	80035b4 <HAL_DMA_IRQHandler+0x984>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a3f      	ldr	r2, [pc, #252]	@ (8003684 <HAL_DMA_IRQHandler+0xa54>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d013      	beq.n	80035b4 <HAL_DMA_IRQHandler+0x984>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a3d      	ldr	r2, [pc, #244]	@ (8003688 <HAL_DMA_IRQHandler+0xa58>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d00e      	beq.n	80035b4 <HAL_DMA_IRQHandler+0x984>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a3c      	ldr	r2, [pc, #240]	@ (800368c <HAL_DMA_IRQHandler+0xa5c>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d009      	beq.n	80035b4 <HAL_DMA_IRQHandler+0x984>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a3a      	ldr	r2, [pc, #232]	@ (8003690 <HAL_DMA_IRQHandler+0xa60>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d004      	beq.n	80035b4 <HAL_DMA_IRQHandler+0x984>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a39      	ldr	r2, [pc, #228]	@ (8003694 <HAL_DMA_IRQHandler+0xa64>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d101      	bne.n	80035b8 <HAL_DMA_IRQHandler+0x988>
 80035b4:	2301      	movs	r3, #1
 80035b6:	e000      	b.n	80035ba <HAL_DMA_IRQHandler+0x98a>
 80035b8:	2300      	movs	r3, #0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 823f 	beq.w	8003a3e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035cc:	f003 031f 	and.w	r3, r3, #31
 80035d0:	2204      	movs	r2, #4
 80035d2:	409a      	lsls	r2, r3
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	4013      	ands	r3, r2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	f000 80cd 	beq.w	8003778 <HAL_DMA_IRQHandler+0xb48>
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	f003 0304 	and.w	r3, r3, #4
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	f000 80c7 	beq.w	8003778 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ee:	f003 031f 	and.w	r3, r3, #31
 80035f2:	2204      	movs	r2, #4
 80035f4:	409a      	lsls	r2, r3
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d049      	beq.n	8003698 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d109      	bne.n	8003622 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003612:	2b00      	cmp	r3, #0
 8003614:	f000 8210 	beq.w	8003a38 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003620:	e20a      	b.n	8003a38 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003626:	2b00      	cmp	r3, #0
 8003628:	f000 8206 	beq.w	8003a38 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003634:	e200      	b.n	8003a38 <HAL_DMA_IRQHandler+0xe08>
 8003636:	bf00      	nop
 8003638:	40020010 	.word	0x40020010
 800363c:	40020028 	.word	0x40020028
 8003640:	40020040 	.word	0x40020040
 8003644:	40020058 	.word	0x40020058
 8003648:	40020070 	.word	0x40020070
 800364c:	40020088 	.word	0x40020088
 8003650:	400200a0 	.word	0x400200a0
 8003654:	400200b8 	.word	0x400200b8
 8003658:	40020410 	.word	0x40020410
 800365c:	40020428 	.word	0x40020428
 8003660:	40020440 	.word	0x40020440
 8003664:	40020458 	.word	0x40020458
 8003668:	40020470 	.word	0x40020470
 800366c:	40020488 	.word	0x40020488
 8003670:	400204a0 	.word	0x400204a0
 8003674:	400204b8 	.word	0x400204b8
 8003678:	58025408 	.word	0x58025408
 800367c:	5802541c 	.word	0x5802541c
 8003680:	58025430 	.word	0x58025430
 8003684:	58025444 	.word	0x58025444
 8003688:	58025458 	.word	0x58025458
 800368c:	5802546c 	.word	0x5802546c
 8003690:	58025480 	.word	0x58025480
 8003694:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	f003 0320 	and.w	r3, r3, #32
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d160      	bne.n	8003764 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a7f      	ldr	r2, [pc, #508]	@ (80038a4 <HAL_DMA_IRQHandler+0xc74>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d04a      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a7d      	ldr	r2, [pc, #500]	@ (80038a8 <HAL_DMA_IRQHandler+0xc78>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d045      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a7c      	ldr	r2, [pc, #496]	@ (80038ac <HAL_DMA_IRQHandler+0xc7c>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d040      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a7a      	ldr	r2, [pc, #488]	@ (80038b0 <HAL_DMA_IRQHandler+0xc80>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d03b      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a79      	ldr	r2, [pc, #484]	@ (80038b4 <HAL_DMA_IRQHandler+0xc84>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d036      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a77      	ldr	r2, [pc, #476]	@ (80038b8 <HAL_DMA_IRQHandler+0xc88>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d031      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a76      	ldr	r2, [pc, #472]	@ (80038bc <HAL_DMA_IRQHandler+0xc8c>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d02c      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a74      	ldr	r2, [pc, #464]	@ (80038c0 <HAL_DMA_IRQHandler+0xc90>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d027      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a73      	ldr	r2, [pc, #460]	@ (80038c4 <HAL_DMA_IRQHandler+0xc94>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d022      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a71      	ldr	r2, [pc, #452]	@ (80038c8 <HAL_DMA_IRQHandler+0xc98>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d01d      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a70      	ldr	r2, [pc, #448]	@ (80038cc <HAL_DMA_IRQHandler+0xc9c>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d018      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a6e      	ldr	r2, [pc, #440]	@ (80038d0 <HAL_DMA_IRQHandler+0xca0>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d013      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a6d      	ldr	r2, [pc, #436]	@ (80038d4 <HAL_DMA_IRQHandler+0xca4>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d00e      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a6b      	ldr	r2, [pc, #428]	@ (80038d8 <HAL_DMA_IRQHandler+0xca8>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d009      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a6a      	ldr	r2, [pc, #424]	@ (80038dc <HAL_DMA_IRQHandler+0xcac>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d004      	beq.n	8003742 <HAL_DMA_IRQHandler+0xb12>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a68      	ldr	r2, [pc, #416]	@ (80038e0 <HAL_DMA_IRQHandler+0xcb0>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d108      	bne.n	8003754 <HAL_DMA_IRQHandler+0xb24>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 0208 	bic.w	r2, r2, #8
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	e007      	b.n	8003764 <HAL_DMA_IRQHandler+0xb34>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f022 0204 	bic.w	r2, r2, #4
 8003762:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003768:	2b00      	cmp	r3, #0
 800376a:	f000 8165 	beq.w	8003a38 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003776:	e15f      	b.n	8003a38 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800377c:	f003 031f 	and.w	r3, r3, #31
 8003780:	2202      	movs	r2, #2
 8003782:	409a      	lsls	r2, r3
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	4013      	ands	r3, r2
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 80c5 	beq.w	8003918 <HAL_DMA_IRQHandler+0xce8>
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	f003 0302 	and.w	r3, r3, #2
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 80bf 	beq.w	8003918 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800379e:	f003 031f 	and.w	r3, r3, #31
 80037a2:	2202      	movs	r2, #2
 80037a4:	409a      	lsls	r2, r3
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d018      	beq.n	80037e6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d109      	bne.n	80037d2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f000 813a 	beq.w	8003a3c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037d0:	e134      	b.n	8003a3c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	f000 8130 	beq.w	8003a3c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037e4:	e12a      	b.n	8003a3c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	f003 0320 	and.w	r3, r3, #32
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f040 8089 	bne.w	8003904 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a2b      	ldr	r2, [pc, #172]	@ (80038a4 <HAL_DMA_IRQHandler+0xc74>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d04a      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a29      	ldr	r2, [pc, #164]	@ (80038a8 <HAL_DMA_IRQHandler+0xc78>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d045      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a28      	ldr	r2, [pc, #160]	@ (80038ac <HAL_DMA_IRQHandler+0xc7c>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d040      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a26      	ldr	r2, [pc, #152]	@ (80038b0 <HAL_DMA_IRQHandler+0xc80>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d03b      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a25      	ldr	r2, [pc, #148]	@ (80038b4 <HAL_DMA_IRQHandler+0xc84>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d036      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a23      	ldr	r2, [pc, #140]	@ (80038b8 <HAL_DMA_IRQHandler+0xc88>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d031      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a22      	ldr	r2, [pc, #136]	@ (80038bc <HAL_DMA_IRQHandler+0xc8c>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d02c      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a20      	ldr	r2, [pc, #128]	@ (80038c0 <HAL_DMA_IRQHandler+0xc90>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d027      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a1f      	ldr	r2, [pc, #124]	@ (80038c4 <HAL_DMA_IRQHandler+0xc94>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d022      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a1d      	ldr	r2, [pc, #116]	@ (80038c8 <HAL_DMA_IRQHandler+0xc98>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d01d      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a1c      	ldr	r2, [pc, #112]	@ (80038cc <HAL_DMA_IRQHandler+0xc9c>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d018      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a1a      	ldr	r2, [pc, #104]	@ (80038d0 <HAL_DMA_IRQHandler+0xca0>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d013      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a19      	ldr	r2, [pc, #100]	@ (80038d4 <HAL_DMA_IRQHandler+0xca4>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d00e      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a17      	ldr	r2, [pc, #92]	@ (80038d8 <HAL_DMA_IRQHandler+0xca8>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d009      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a16      	ldr	r2, [pc, #88]	@ (80038dc <HAL_DMA_IRQHandler+0xcac>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d004      	beq.n	8003892 <HAL_DMA_IRQHandler+0xc62>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a14      	ldr	r2, [pc, #80]	@ (80038e0 <HAL_DMA_IRQHandler+0xcb0>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d128      	bne.n	80038e4 <HAL_DMA_IRQHandler+0xcb4>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0214 	bic.w	r2, r2, #20
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	e027      	b.n	80038f4 <HAL_DMA_IRQHandler+0xcc4>
 80038a4:	40020010 	.word	0x40020010
 80038a8:	40020028 	.word	0x40020028
 80038ac:	40020040 	.word	0x40020040
 80038b0:	40020058 	.word	0x40020058
 80038b4:	40020070 	.word	0x40020070
 80038b8:	40020088 	.word	0x40020088
 80038bc:	400200a0 	.word	0x400200a0
 80038c0:	400200b8 	.word	0x400200b8
 80038c4:	40020410 	.word	0x40020410
 80038c8:	40020428 	.word	0x40020428
 80038cc:	40020440 	.word	0x40020440
 80038d0:	40020458 	.word	0x40020458
 80038d4:	40020470 	.word	0x40020470
 80038d8:	40020488 	.word	0x40020488
 80038dc:	400204a0 	.word	0x400204a0
 80038e0:	400204b8 	.word	0x400204b8
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f022 020a 	bic.w	r2, r2, #10
 80038f2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003908:	2b00      	cmp	r3, #0
 800390a:	f000 8097 	beq.w	8003a3c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003916:	e091      	b.n	8003a3c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800391c:	f003 031f 	and.w	r3, r3, #31
 8003920:	2208      	movs	r2, #8
 8003922:	409a      	lsls	r2, r3
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	4013      	ands	r3, r2
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 8088 	beq.w	8003a3e <HAL_DMA_IRQHandler+0xe0e>
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	f003 0308 	and.w	r3, r3, #8
 8003934:	2b00      	cmp	r3, #0
 8003936:	f000 8082 	beq.w	8003a3e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a41      	ldr	r2, [pc, #260]	@ (8003a44 <HAL_DMA_IRQHandler+0xe14>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d04a      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a3f      	ldr	r2, [pc, #252]	@ (8003a48 <HAL_DMA_IRQHandler+0xe18>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d045      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a3e      	ldr	r2, [pc, #248]	@ (8003a4c <HAL_DMA_IRQHandler+0xe1c>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d040      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a3c      	ldr	r2, [pc, #240]	@ (8003a50 <HAL_DMA_IRQHandler+0xe20>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d03b      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a3b      	ldr	r2, [pc, #236]	@ (8003a54 <HAL_DMA_IRQHandler+0xe24>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d036      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a39      	ldr	r2, [pc, #228]	@ (8003a58 <HAL_DMA_IRQHandler+0xe28>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d031      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a38      	ldr	r2, [pc, #224]	@ (8003a5c <HAL_DMA_IRQHandler+0xe2c>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d02c      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a36      	ldr	r2, [pc, #216]	@ (8003a60 <HAL_DMA_IRQHandler+0xe30>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d027      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a35      	ldr	r2, [pc, #212]	@ (8003a64 <HAL_DMA_IRQHandler+0xe34>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d022      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a33      	ldr	r2, [pc, #204]	@ (8003a68 <HAL_DMA_IRQHandler+0xe38>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d01d      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a32      	ldr	r2, [pc, #200]	@ (8003a6c <HAL_DMA_IRQHandler+0xe3c>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d018      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a30      	ldr	r2, [pc, #192]	@ (8003a70 <HAL_DMA_IRQHandler+0xe40>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d013      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a2f      	ldr	r2, [pc, #188]	@ (8003a74 <HAL_DMA_IRQHandler+0xe44>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d00e      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a2d      	ldr	r2, [pc, #180]	@ (8003a78 <HAL_DMA_IRQHandler+0xe48>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d009      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a2c      	ldr	r2, [pc, #176]	@ (8003a7c <HAL_DMA_IRQHandler+0xe4c>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d004      	beq.n	80039da <HAL_DMA_IRQHandler+0xdaa>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a2a      	ldr	r2, [pc, #168]	@ (8003a80 <HAL_DMA_IRQHandler+0xe50>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d108      	bne.n	80039ec <HAL_DMA_IRQHandler+0xdbc>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 021c 	bic.w	r2, r2, #28
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	e007      	b.n	80039fc <HAL_DMA_IRQHandler+0xdcc>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f022 020e 	bic.w	r2, r2, #14
 80039fa:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a00:	f003 031f 	and.w	r3, r3, #31
 8003a04:	2201      	movs	r2, #1
 8003a06:	409a      	lsls	r2, r3
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d009      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	4798      	blx	r3
 8003a32:	e004      	b.n	8003a3e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003a34:	bf00      	nop
 8003a36:	e002      	b.n	8003a3e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a38:	bf00      	nop
 8003a3a:	e000      	b.n	8003a3e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a3c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003a3e:	3728      	adds	r7, #40	@ 0x28
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	40020010 	.word	0x40020010
 8003a48:	40020028 	.word	0x40020028
 8003a4c:	40020040 	.word	0x40020040
 8003a50:	40020058 	.word	0x40020058
 8003a54:	40020070 	.word	0x40020070
 8003a58:	40020088 	.word	0x40020088
 8003a5c:	400200a0 	.word	0x400200a0
 8003a60:	400200b8 	.word	0x400200b8
 8003a64:	40020410 	.word	0x40020410
 8003a68:	40020428 	.word	0x40020428
 8003a6c:	40020440 	.word	0x40020440
 8003a70:	40020458 	.word	0x40020458
 8003a74:	40020470 	.word	0x40020470
 8003a78:	40020488 	.word	0x40020488
 8003a7c:	400204a0 	.word	0x400204a0
 8003a80:	400204b8 	.word	0x400204b8

08003a84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b085      	sub	sp, #20
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a42      	ldr	r2, [pc, #264]	@ (8003b9c <DMA_CalcBaseAndBitshift+0x118>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d04a      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a41      	ldr	r2, [pc, #260]	@ (8003ba0 <DMA_CalcBaseAndBitshift+0x11c>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d045      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a3f      	ldr	r2, [pc, #252]	@ (8003ba4 <DMA_CalcBaseAndBitshift+0x120>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d040      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a3e      	ldr	r2, [pc, #248]	@ (8003ba8 <DMA_CalcBaseAndBitshift+0x124>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d03b      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a3c      	ldr	r2, [pc, #240]	@ (8003bac <DMA_CalcBaseAndBitshift+0x128>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d036      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a3b      	ldr	r2, [pc, #236]	@ (8003bb0 <DMA_CalcBaseAndBitshift+0x12c>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d031      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a39      	ldr	r2, [pc, #228]	@ (8003bb4 <DMA_CalcBaseAndBitshift+0x130>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d02c      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a38      	ldr	r2, [pc, #224]	@ (8003bb8 <DMA_CalcBaseAndBitshift+0x134>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d027      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a36      	ldr	r2, [pc, #216]	@ (8003bbc <DMA_CalcBaseAndBitshift+0x138>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d022      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a35      	ldr	r2, [pc, #212]	@ (8003bc0 <DMA_CalcBaseAndBitshift+0x13c>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d01d      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a33      	ldr	r2, [pc, #204]	@ (8003bc4 <DMA_CalcBaseAndBitshift+0x140>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d018      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a32      	ldr	r2, [pc, #200]	@ (8003bc8 <DMA_CalcBaseAndBitshift+0x144>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d013      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a30      	ldr	r2, [pc, #192]	@ (8003bcc <DMA_CalcBaseAndBitshift+0x148>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d00e      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a2f      	ldr	r2, [pc, #188]	@ (8003bd0 <DMA_CalcBaseAndBitshift+0x14c>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d009      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8003bd4 <DMA_CalcBaseAndBitshift+0x150>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d004      	beq.n	8003b2c <DMA_CalcBaseAndBitshift+0xa8>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a2c      	ldr	r2, [pc, #176]	@ (8003bd8 <DMA_CalcBaseAndBitshift+0x154>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d101      	bne.n	8003b30 <DMA_CalcBaseAndBitshift+0xac>
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e000      	b.n	8003b32 <DMA_CalcBaseAndBitshift+0xae>
 8003b30:	2300      	movs	r3, #0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d024      	beq.n	8003b80 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	3b10      	subs	r3, #16
 8003b3e:	4a27      	ldr	r2, [pc, #156]	@ (8003bdc <DMA_CalcBaseAndBitshift+0x158>)
 8003b40:	fba2 2303 	umull	r2, r3, r2, r3
 8003b44:	091b      	lsrs	r3, r3, #4
 8003b46:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	4a24      	ldr	r2, [pc, #144]	@ (8003be0 <DMA_CalcBaseAndBitshift+0x15c>)
 8003b50:	5cd3      	ldrb	r3, [r2, r3]
 8003b52:	461a      	mov	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	d908      	bls.n	8003b70 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	461a      	mov	r2, r3
 8003b64:	4b1f      	ldr	r3, [pc, #124]	@ (8003be4 <DMA_CalcBaseAndBitshift+0x160>)
 8003b66:	4013      	ands	r3, r2
 8003b68:	1d1a      	adds	r2, r3, #4
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b6e:	e00d      	b.n	8003b8c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	461a      	mov	r2, r3
 8003b76:	4b1b      	ldr	r3, [pc, #108]	@ (8003be4 <DMA_CalcBaseAndBitshift+0x160>)
 8003b78:	4013      	ands	r3, r2
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b7e:	e005      	b.n	8003b8c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	40020010 	.word	0x40020010
 8003ba0:	40020028 	.word	0x40020028
 8003ba4:	40020040 	.word	0x40020040
 8003ba8:	40020058 	.word	0x40020058
 8003bac:	40020070 	.word	0x40020070
 8003bb0:	40020088 	.word	0x40020088
 8003bb4:	400200a0 	.word	0x400200a0
 8003bb8:	400200b8 	.word	0x400200b8
 8003bbc:	40020410 	.word	0x40020410
 8003bc0:	40020428 	.word	0x40020428
 8003bc4:	40020440 	.word	0x40020440
 8003bc8:	40020458 	.word	0x40020458
 8003bcc:	40020470 	.word	0x40020470
 8003bd0:	40020488 	.word	0x40020488
 8003bd4:	400204a0 	.word	0x400204a0
 8003bd8:	400204b8 	.word	0x400204b8
 8003bdc:	aaaaaaab 	.word	0xaaaaaaab
 8003be0:	0801e38c 	.word	0x0801e38c
 8003be4:	fffffc00 	.word	0xfffffc00

08003be8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d120      	bne.n	8003c3e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c00:	2b03      	cmp	r3, #3
 8003c02:	d858      	bhi.n	8003cb6 <DMA_CheckFifoParam+0xce>
 8003c04:	a201      	add	r2, pc, #4	@ (adr r2, 8003c0c <DMA_CheckFifoParam+0x24>)
 8003c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c0a:	bf00      	nop
 8003c0c:	08003c1d 	.word	0x08003c1d
 8003c10:	08003c2f 	.word	0x08003c2f
 8003c14:	08003c1d 	.word	0x08003c1d
 8003c18:	08003cb7 	.word	0x08003cb7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d048      	beq.n	8003cba <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c2c:	e045      	b.n	8003cba <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c32:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c36:	d142      	bne.n	8003cbe <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c3c:	e03f      	b.n	8003cbe <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c46:	d123      	bne.n	8003c90 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4c:	2b03      	cmp	r3, #3
 8003c4e:	d838      	bhi.n	8003cc2 <DMA_CheckFifoParam+0xda>
 8003c50:	a201      	add	r2, pc, #4	@ (adr r2, 8003c58 <DMA_CheckFifoParam+0x70>)
 8003c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c56:	bf00      	nop
 8003c58:	08003c69 	.word	0x08003c69
 8003c5c:	08003c6f 	.word	0x08003c6f
 8003c60:	08003c69 	.word	0x08003c69
 8003c64:	08003c81 	.word	0x08003c81
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	73fb      	strb	r3, [r7, #15]
        break;
 8003c6c:	e030      	b.n	8003cd0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d025      	beq.n	8003cc6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c7e:	e022      	b.n	8003cc6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c84:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c88:	d11f      	bne.n	8003cca <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c8e:	e01c      	b.n	8003cca <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d902      	bls.n	8003c9e <DMA_CheckFifoParam+0xb6>
 8003c98:	2b03      	cmp	r3, #3
 8003c9a:	d003      	beq.n	8003ca4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003c9c:	e018      	b.n	8003cd0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	73fb      	strb	r3, [r7, #15]
        break;
 8003ca2:	e015      	b.n	8003cd0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d00e      	beq.n	8003cce <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	73fb      	strb	r3, [r7, #15]
    break;
 8003cb4:	e00b      	b.n	8003cce <DMA_CheckFifoParam+0xe6>
        break;
 8003cb6:	bf00      	nop
 8003cb8:	e00a      	b.n	8003cd0 <DMA_CheckFifoParam+0xe8>
        break;
 8003cba:	bf00      	nop
 8003cbc:	e008      	b.n	8003cd0 <DMA_CheckFifoParam+0xe8>
        break;
 8003cbe:	bf00      	nop
 8003cc0:	e006      	b.n	8003cd0 <DMA_CheckFifoParam+0xe8>
        break;
 8003cc2:	bf00      	nop
 8003cc4:	e004      	b.n	8003cd0 <DMA_CheckFifoParam+0xe8>
        break;
 8003cc6:	bf00      	nop
 8003cc8:	e002      	b.n	8003cd0 <DMA_CheckFifoParam+0xe8>
        break;
 8003cca:	bf00      	nop
 8003ccc:	e000      	b.n	8003cd0 <DMA_CheckFifoParam+0xe8>
    break;
 8003cce:	bf00      	nop
    }
  }

  return status;
 8003cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3714      	adds	r7, #20
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop

08003ce0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a38      	ldr	r2, [pc, #224]	@ (8003dd4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d022      	beq.n	8003d3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a36      	ldr	r2, [pc, #216]	@ (8003dd8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d01d      	beq.n	8003d3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a35      	ldr	r2, [pc, #212]	@ (8003ddc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d018      	beq.n	8003d3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a33      	ldr	r2, [pc, #204]	@ (8003de0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d013      	beq.n	8003d3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a32      	ldr	r2, [pc, #200]	@ (8003de4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d00e      	beq.n	8003d3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a30      	ldr	r2, [pc, #192]	@ (8003de8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d009      	beq.n	8003d3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a2f      	ldr	r2, [pc, #188]	@ (8003dec <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d004      	beq.n	8003d3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a2d      	ldr	r2, [pc, #180]	@ (8003df0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d101      	bne.n	8003d42 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e000      	b.n	8003d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003d42:	2300      	movs	r3, #0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d01a      	beq.n	8003d7e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	3b08      	subs	r3, #8
 8003d50:	4a28      	ldr	r2, [pc, #160]	@ (8003df4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003d52:	fba2 2303 	umull	r2, r3, r2, r3
 8003d56:	091b      	lsrs	r3, r3, #4
 8003d58:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	4b26      	ldr	r3, [pc, #152]	@ (8003df8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003d5e:	4413      	add	r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	461a      	mov	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a24      	ldr	r2, [pc, #144]	@ (8003dfc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003d6c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f003 031f 	and.w	r3, r3, #31
 8003d74:	2201      	movs	r2, #1
 8003d76:	409a      	lsls	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003d7c:	e024      	b.n	8003dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	3b10      	subs	r3, #16
 8003d86:	4a1e      	ldr	r2, [pc, #120]	@ (8003e00 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003d88:	fba2 2303 	umull	r2, r3, r2, r3
 8003d8c:	091b      	lsrs	r3, r3, #4
 8003d8e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	4a1c      	ldr	r2, [pc, #112]	@ (8003e04 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d806      	bhi.n	8003da6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	4a1b      	ldr	r2, [pc, #108]	@ (8003e08 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d902      	bls.n	8003da6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	3308      	adds	r3, #8
 8003da4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	4b18      	ldr	r3, [pc, #96]	@ (8003e0c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003daa:	4413      	add	r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	461a      	mov	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	4a16      	ldr	r2, [pc, #88]	@ (8003e10 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003db8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f003 031f 	and.w	r3, r3, #31
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	409a      	lsls	r2, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003dc8:	bf00      	nop
 8003dca:	3714      	adds	r7, #20
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr
 8003dd4:	58025408 	.word	0x58025408
 8003dd8:	5802541c 	.word	0x5802541c
 8003ddc:	58025430 	.word	0x58025430
 8003de0:	58025444 	.word	0x58025444
 8003de4:	58025458 	.word	0x58025458
 8003de8:	5802546c 	.word	0x5802546c
 8003dec:	58025480 	.word	0x58025480
 8003df0:	58025494 	.word	0x58025494
 8003df4:	cccccccd 	.word	0xcccccccd
 8003df8:	16009600 	.word	0x16009600
 8003dfc:	58025880 	.word	0x58025880
 8003e00:	aaaaaaab 	.word	0xaaaaaaab
 8003e04:	400204b8 	.word	0x400204b8
 8003e08:	4002040f 	.word	0x4002040f
 8003e0c:	10008200 	.word	0x10008200
 8003e10:	40020880 	.word	0x40020880

08003e14 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b085      	sub	sp, #20
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d04a      	beq.n	8003ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2b08      	cmp	r3, #8
 8003e2e:	d847      	bhi.n	8003ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a25      	ldr	r2, [pc, #148]	@ (8003ecc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d022      	beq.n	8003e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a24      	ldr	r2, [pc, #144]	@ (8003ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d01d      	beq.n	8003e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a22      	ldr	r2, [pc, #136]	@ (8003ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d018      	beq.n	8003e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a21      	ldr	r2, [pc, #132]	@ (8003ed8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d013      	beq.n	8003e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a1f      	ldr	r2, [pc, #124]	@ (8003edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d00e      	beq.n	8003e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a1e      	ldr	r2, [pc, #120]	@ (8003ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d009      	beq.n	8003e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a1c      	ldr	r2, [pc, #112]	@ (8003ee4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d004      	beq.n	8003e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a1b      	ldr	r2, [pc, #108]	@ (8003ee8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d101      	bne.n	8003e84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003e80:	2301      	movs	r3, #1
 8003e82:	e000      	b.n	8003e86 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003e84:	2300      	movs	r3, #0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	4b17      	ldr	r3, [pc, #92]	@ (8003eec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003e8e:	4413      	add	r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	461a      	mov	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4a15      	ldr	r2, [pc, #84]	@ (8003ef0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003e9c:	671a      	str	r2, [r3, #112]	@ 0x70
 8003e9e:	e009      	b.n	8003eb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	4b14      	ldr	r3, [pc, #80]	@ (8003ef4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003ea4:	4413      	add	r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a11      	ldr	r2, [pc, #68]	@ (8003ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003eb2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	2201      	movs	r2, #1
 8003eba:	409a      	lsls	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8003ec0:	bf00      	nop
 8003ec2:	3714      	adds	r7, #20
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr
 8003ecc:	58025408 	.word	0x58025408
 8003ed0:	5802541c 	.word	0x5802541c
 8003ed4:	58025430 	.word	0x58025430
 8003ed8:	58025444 	.word	0x58025444
 8003edc:	58025458 	.word	0x58025458
 8003ee0:	5802546c 	.word	0x5802546c
 8003ee4:	58025480 	.word	0x58025480
 8003ee8:	58025494 	.word	0x58025494
 8003eec:	1600963f 	.word	0x1600963f
 8003ef0:	58025940 	.word	0x58025940
 8003ef4:	1000823f 	.word	0x1000823f
 8003ef8:	40020940 	.word	0x40020940

08003efc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e0e3      	b.n	80040d6 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d106      	bne.n	8003f26 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f007 fbe7 	bl	800b6f4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f26:	4b6e      	ldr	r3, [pc, #440]	@ (80040e0 <HAL_ETH_Init+0x1e4>)
 8003f28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f2c:	4a6c      	ldr	r2, [pc, #432]	@ (80040e0 <HAL_ETH_Init+0x1e4>)
 8003f2e:	f043 0302 	orr.w	r3, r3, #2
 8003f32:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003f36:	4b6a      	ldr	r3, [pc, #424]	@ (80040e0 <HAL_ETH_Init+0x1e4>)
 8003f38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	60bb      	str	r3, [r7, #8]
 8003f42:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	7a1b      	ldrb	r3, [r3, #8]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d103      	bne.n	8003f54 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8003f4c:	2000      	movs	r0, #0
 8003f4e:	f7fd ff65 	bl	8001e1c <HAL_SYSCFG_ETHInterfaceSelect>
 8003f52:	e003      	b.n	8003f5c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003f54:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8003f58:	f7fd ff60 	bl	8001e1c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8003f5c:	4b61      	ldr	r3, [pc, #388]	@ (80040e4 <HAL_ETH_Init+0x1e8>)
 8003f5e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	6812      	ldr	r2, [r2, #0]
 8003f6e:	f043 0301 	orr.w	r3, r3, #1
 8003f72:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f76:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f78:	f7fd ff20 	bl	8001dbc <HAL_GetTick>
 8003f7c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003f7e:	e011      	b.n	8003fa4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003f80:	f7fd ff1c 	bl	8001dbc <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003f8e:	d909      	bls.n	8003fa4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2204      	movs	r2, #4
 8003f94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	22e0      	movs	r2, #224	@ 0xe0
 8003f9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e098      	b.n	80040d6 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d1e4      	bne.n	8003f80 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 ff1c 	bl	8004df4 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003fbc:	f002 fe26 	bl	8006c0c <HAL_RCC_GetHCLKFreq>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	4a49      	ldr	r2, [pc, #292]	@ (80040e8 <HAL_ETH_Init+0x1ec>)
 8003fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc8:	0c9a      	lsrs	r2, r3, #18
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	3a01      	subs	r2, #1
 8003fd0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f001 f919 	bl	800520c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003fe2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003fe6:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	6812      	ldr	r2, [r2, #0]
 8003fee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003ff2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003ff6:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	f003 0303 	and.w	r3, r3, #3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d009      	beq.n	800401a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2201      	movs	r2, #1
 800400a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	22e0      	movs	r2, #224	@ 0xe0
 8004012:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e05d      	b.n	80040d6 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004022:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8004026:	4b31      	ldr	r3, [pc, #196]	@ (80040ec <HAL_ETH_Init+0x1f0>)
 8004028:	4013      	ands	r3, r2
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	6952      	ldr	r2, [r2, #20]
 800402e:	0051      	lsls	r1, r2, #1
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	6812      	ldr	r2, [r2, #0]
 8004034:	430b      	orrs	r3, r1
 8004036:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800403a:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f001 f981 	bl	8005346 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f001 f9c7 	bl	80053d8 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	3305      	adds	r3, #5
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	021a      	lsls	r2, r3, #8
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	3304      	adds	r3, #4
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	4619      	mov	r1, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	430a      	orrs	r2, r1
 8004064:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	3303      	adds	r3, #3
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	061a      	lsls	r2, r3, #24
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	3302      	adds	r3, #2
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	041b      	lsls	r3, r3, #16
 800407c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	3301      	adds	r3, #1
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004088:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004096:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004098:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	4b11      	ldr	r3, [pc, #68]	@ (80040f0 <HAL_ETH_Init+0x1f4>)
 80040aa:	430b      	orrs	r3, r1
 80040ac:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	4b0d      	ldr	r3, [pc, #52]	@ (80040f4 <HAL_ETH_Init+0x1f8>)
 80040be:	430b      	orrs	r3, r1
 80040c0:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2210      	movs	r2, #16
 80040d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	58024400 	.word	0x58024400
 80040e4:	58000400 	.word	0x58000400
 80040e8:	431bde83 	.word	0x431bde83
 80040ec:	ffff8001 	.word	0xffff8001
 80040f0:	0c020060 	.word	0x0c020060
 80040f4:	0c20c000 	.word	0x0c20c000

080040f8 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004106:	2b10      	cmp	r3, #16
 8004108:	d165      	bne.n	80041d6 <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2220      	movs	r2, #32
 800410e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2201      	movs	r2, #1
 8004116:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2204      	movs	r2, #4
 800411c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f9e4 	bl	80044ec <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800412c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	6812      	ldr	r2, [r2, #0]
 8004134:	f043 0301 	orr.w	r3, r3, #1
 8004138:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800413c:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004148:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	6812      	ldr	r2, [r2, #0]
 8004150:	f043 0301 	orr.w	r3, r3, #1
 8004154:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004158:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004164:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	6812      	ldr	r2, [r2, #0]
 800416c:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8004170:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004174:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f042 0201 	orr.w	r2, r2, #1
 8004188:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f042 0202 	orr.w	r2, r2, #2
 800419a:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f042 0201 	orr.w	r2, r2, #1
 80041aa:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80041b4:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 80041c0:	430b      	orrs	r3, r1
 80041c2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80041c6:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2240      	movs	r2, #64	@ 0x40
 80041ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80041d2:	2300      	movs	r3, #0
 80041d4:	e000      	b.n	80041d8 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
  }
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3708      	adds	r7, #8
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b085      	sub	sp, #20
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041ee:	2b40      	cmp	r3, #64	@ 0x40
 80041f0:	d165      	bne.n	80042be <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2220      	movs	r2, #32
 80041f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004202:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	4b30      	ldr	r3, [pc, #192]	@ (80042cc <HAL_ETH_Stop_IT+0xec>)
 800420c:	400b      	ands	r3, r1
 800420e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004212:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800421e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	6812      	ldr	r2, [r2, #0]
 8004226:	f023 0301 	bic.w	r3, r3, #1
 800422a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800422e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800423a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	6812      	ldr	r2, [r2, #0]
 8004242:	f023 0301 	bic.w	r3, r3, #1
 8004246:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800424a:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f022 0201 	bic.w	r2, r2, #1
 800425c:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0201 	orr.w	r2, r2, #1
 800426e:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 0202 	bic.w	r2, r2, #2
 8004280:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004282:	2300      	movs	r3, #0
 8004284:	60fb      	str	r3, [r7, #12]
 8004286:	e00e      	b.n	80042a6 <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	3212      	adds	r2, #18
 800428e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004292:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	3301      	adds	r3, #1
 80042a4:	60fb      	str	r3, [r7, #12]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2b03      	cmp	r3, #3
 80042aa:	d9ed      	bls.n	8004288 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2210      	movs	r2, #16
 80042b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80042ba:	2300      	movs	r3, #0
 80042bc:	e000      	b.n	80042c0 <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
  }
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3714      	adds	r7, #20
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr
 80042cc:	ffff2f3e 	.word	0xffff2f3e

080042d0 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d109      	bne.n	80042f4 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e6:	f043 0201 	orr.w	r2, r3, #1
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e03a      	b.n	800436a <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042fa:	2b40      	cmp	r3, #64	@ 0x40
 80042fc:	d134      	bne.n	8004368 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8004306:	2201      	movs	r2, #1
 8004308:	6839      	ldr	r1, [r7, #0]
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f001 f8c2 	bl	8005494 <ETH_Prepare_Tx_Descriptors>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d009      	beq.n	800432a <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800431c:	f043 0202 	orr.w	r2, r3, #2
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e01f      	b.n	800436a <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 800432a:	f3bf 8f4f 	dsb	sy
}
 800432e:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004334:	1c5a      	adds	r2, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	629a      	str	r2, [r3, #40]	@ 0x28
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800433e:	2b03      	cmp	r3, #3
 8004340:	d904      	bls.n	800434c <HAL_ETH_Transmit_IT+0x7c>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004346:	1f1a      	subs	r2, r3, #4
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	3106      	adds	r1, #6
 8004358:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800435c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004360:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 8004364:	2300      	movs	r3, #0
 8004366:	e000      	b.n	800436a <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
  }
}
 800436a:	4618      	mov	r0, r3
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b088      	sub	sp, #32
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
 800437a:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 800437c:	2300      	movs	r3, #0
 800437e:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004380:	2300      	movs	r3, #0
 8004382:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d109      	bne.n	800439e <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004390:	f043 0201 	orr.w	r2, r3, #1
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e0a2      	b.n	80044e4 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043a4:	2b40      	cmp	r3, #64	@ 0x40
 80043a6:	d001      	beq.n	80043ac <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e09b      	b.n	80044e4 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043b0:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69fa      	ldr	r2, [r7, #28]
 80043b6:	3212      	adds	r2, #18
 80043b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043bc:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043c2:	f1c3 0304 	rsb	r3, r3, #4
 80043c6:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80043c8:	e064      	b.n	8004494 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d007      	beq.n	80043e6 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	685a      	ldr	r2, [r3, #4]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d103      	bne.n	80043fa <HAL_ETH_ReadData+0x88>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d03a      	beq.n	8004470 <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d005      	beq.n	8004412 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d005      	beq.n	800443a <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	68da      	ldr	r2, [r3, #12]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004436:	2301      	movs	r3, #1
 8004438:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 800444a:	461a      	mov	r2, r3
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	b29b      	uxth	r3, r3
 8004450:	f007 fb32 	bl	800bab8 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004458:	1c5a      	adds	r2, r3, #1
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	441a      	add	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	2200      	movs	r2, #0
 800446e:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	3301      	adds	r3, #1
 8004474:	61fb      	str	r3, [r7, #28]
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	2b03      	cmp	r3, #3
 800447a:	d902      	bls.n	8004482 <HAL_ETH_ReadData+0x110>
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	3b04      	subs	r3, #4
 8004480:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	69fa      	ldr	r2, [r7, #28]
 8004486:	3212      	adds	r2, #18
 8004488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800448c:	61bb      	str	r3, [r7, #24]
    desccnt++;
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	3301      	adds	r3, #1
 8004492:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 8004498:	2b00      	cmp	r3, #0
 800449a:	db06      	blt.n	80044aa <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800449c:	697a      	ldr	r2, [r7, #20]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d202      	bcs.n	80044aa <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 80044a4:	7cfb      	ldrb	r3, [r7, #19]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d08f      	beq.n	80043ca <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	441a      	add	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 f814 	bl	80044ec <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	69fa      	ldr	r2, [r7, #28]
 80044c8:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 80044ca:	7cfb      	ldrb	r3, [r7, #19]
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d108      	bne.n	80044e2 <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80044de:	2300      	movs	r3, #0
 80044e0:	e000      	b.n	80044e4 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3720      	adds	r7, #32
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b088      	sub	sp, #32
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 80044f4:	2300      	movs	r3, #0
 80044f6:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 80044f8:	2301      	movs	r3, #1
 80044fa:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004500:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	69fa      	ldr	r2, [r7, #28]
 8004506:	3212      	adds	r2, #18
 8004508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800450c:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004512:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004514:	e038      	b.n	8004588 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d112      	bne.n	8004544 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800451e:	f107 0308 	add.w	r3, r7, #8
 8004522:	4618      	mov	r0, r3
 8004524:	f007 fa98 	bl	800ba58 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d102      	bne.n	8004534 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800452e:	2300      	movs	r3, #0
 8004530:	74fb      	strb	r3, [r7, #19]
 8004532:	e007      	b.n	8004544 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	461a      	mov	r2, r3
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	461a      	mov	r2, r3
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 8004544:	7cfb      	ldrb	r3, [r7, #19]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d01e      	beq.n	8004588 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454e:	2b00      	cmp	r3, #0
 8004550:	d004      	beq.n	800455c <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 8004558:	60da      	str	r2, [r3, #12]
 800455a:	e003      	b.n	8004564 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 8004562:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	3301      	adds	r3, #1
 8004568:	61fb      	str	r3, [r7, #28]
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	2b03      	cmp	r3, #3
 800456e:	d902      	bls.n	8004576 <ETH_UpdateDescriptor+0x8a>
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	3b04      	subs	r3, #4
 8004574:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	69fa      	ldr	r2, [r7, #28]
 800457a:	3212      	adds	r2, #18
 800457c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004580:	617b      	str	r3, [r7, #20]
      desccount--;
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	3b01      	subs	r3, #1
 8004586:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d002      	beq.n	8004594 <ETH_UpdateDescriptor+0xa8>
 800458e:	7cfb      	ldrb	r3, [r7, #19]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d1c0      	bne.n	8004516 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004598:	69ba      	ldr	r2, [r7, #24]
 800459a:	429a      	cmp	r2, r3
 800459c:	d01b      	beq.n	80045d6 <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	3303      	adds	r3, #3
 80045a2:	f003 0303 	and.w	r3, r3, #3
 80045a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80045a8:	f3bf 8f5f 	dmb	sy
}
 80045ac:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6919      	ldr	r1, [r3, #16]
 80045b2:	68fa      	ldr	r2, [r7, #12]
 80045b4:	4613      	mov	r3, r2
 80045b6:	005b      	lsls	r3, r3, #1
 80045b8:	4413      	add	r3, r2
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	18ca      	adds	r2, r1, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045c6:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	69fa      	ldr	r2, [r7, #28]
 80045ce:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 80045d6:	bf00      	nop
 80045d8:	3720      	adds	r7, #32
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}

080045de <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 80045de:	b580      	push	{r7, lr}
 80045e0:	b086      	sub	sp, #24
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	3318      	adds	r3, #24
 80045ea:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f0:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f6:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 80045f8:	2301      	movs	r3, #1
 80045fa:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80045fc:	e047      	b.n	800468e <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 80045fe:	2301      	movs	r3, #1
 8004600:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	3b01      	subs	r3, #1
 8004606:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8004608:	68ba      	ldr	r2, [r7, #8]
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	3304      	adds	r3, #4
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	4413      	add	r3, r2
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10a      	bne.n	800462e <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	3301      	adds	r3, #1
 800461c:	613b      	str	r3, [r7, #16]
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	2b03      	cmp	r3, #3
 8004622:	d902      	bls.n	800462a <HAL_ETH_ReleaseTxPacket+0x4c>
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	3b04      	subs	r3, #4
 8004628:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 800462e:	7bbb      	ldrb	r3, [r7, #14]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d02c      	beq.n	800468e <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	68d9      	ldr	r1, [r3, #12]
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	4613      	mov	r3, r2
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	4413      	add	r3, r2
 8004640:	00db      	lsls	r3, r3, #3
 8004642:	440b      	add	r3, r1
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	2b00      	cmp	r3, #0
 8004648:	db1f      	blt.n	800468a <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	3304      	adds	r3, #4
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	4413      	add	r3, r2
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	4618      	mov	r0, r3
 8004658:	f007 fa96 	bl	800bb88 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	3304      	adds	r3, #4
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	4413      	add	r3, r2
 8004666:	2200      	movs	r2, #0
 8004668:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	3301      	adds	r3, #1
 800466e:	613b      	str	r3, [r7, #16]
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	2b03      	cmp	r3, #3
 8004674:	d902      	bls.n	800467c <HAL_ETH_ReleaseTxPacket+0x9e>
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	3b04      	subs	r3, #4
 800467a:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004688:	e001      	b.n	800468e <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 800468a:	2300      	movs	r3, #0
 800468c:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d002      	beq.n	800469a <HAL_ETH_ReleaseTxPacket+0xbc>
 8004694:	7bfb      	ldrb	r3, [r7, #15]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1b1      	bne.n	80045fe <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	3718      	adds	r7, #24
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b086      	sub	sp, #24
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80046b4:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046be:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80046c2:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046cc:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80046d0:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 80046d2:	4b6d      	ldr	r3, [pc, #436]	@ (8004888 <HAL_ETH_IRQHandler+0x1e4>)
 80046d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d6:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d010      	beq.n	8004704 <HAL_ETH_IRQHandler+0x60>
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00b      	beq.n	8004704 <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046f4:	461a      	mov	r2, r3
 80046f6:	f248 0340 	movw	r3, #32832	@ 0x8040
 80046fa:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f006 fd38 	bl	800b174 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	f003 0301 	and.w	r3, r3, #1
 800470a:	2b00      	cmp	r3, #0
 800470c:	d010      	beq.n	8004730 <HAL_ETH_IRQHandler+0x8c>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00b      	beq.n	8004730 <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004720:	461a      	mov	r2, r3
 8004722:	f248 0301 	movw	r3, #32769	@ 0x8001
 8004726:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f006 fd32 	bl	800b194 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d047      	beq.n	80047ca <HAL_ETH_IRQHandler+0x126>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d042      	beq.n	80047ca <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800474a:	f043 0208 	orr.w	r2, r3, #8
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d01e      	beq.n	800479c <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004766:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 800476a:	f241 1302 	movw	r3, #4354	@ 0x1102
 800476e:	4013      	ands	r3, r2
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800477e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	6812      	ldr	r2, [r2, #0]
 8004786:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800478a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800478e:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	22e0      	movs	r2, #224	@ 0xe0
 8004796:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800479a:	e013      	b.n	80047c4 <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047a4:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80047a8:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047ba:	461a      	mov	r2, r3
 80047bc:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 80047c0:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f006 fcf5 	bl	800b1b4 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d104      	bne.n	80047de <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d019      	beq.n	8004812 <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e4:	f043 0210 	orr.w	r2, r3, #16
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	22e0      	movs	r2, #224	@ 0xe0
 8004800:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f006 fcd5 	bl	800b1b4 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f003 0310 	and.w	r3, r3, #16
 8004818:	2b00      	cmp	r3, #0
 800481a:	d00f      	beq.n	800483c <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004824:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 f82c 	bl	800488c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	f003 0320 	and.w	r3, r3, #32
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00f      	beq.n	8004866 <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800484e:	f003 020f 	and.w	r2, r3, #15
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 f821 	bl	80048a0 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d006      	beq.n	800487e <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004870:	4b05      	ldr	r3, [pc, #20]	@ (8004888 <HAL_ETH_IRQHandler+0x1e4>)
 8004872:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004876:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f000 f81b 	bl	80048b4 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 800487e:	bf00      	nop
 8004880:	3718      	adds	r7, #24
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	58000080 	.word	0x58000080

0800488c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 80048a8:	bf00      	nop
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr

080048b4 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80048bc:	bf00      	nop
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b086      	sub	sp, #24
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
 80048d4:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e03e      	b.n	8004968 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80048f2:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	055b      	lsls	r3, r3, #21
 80048fe:	4313      	orrs	r3, r2
 8004900:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	041b      	lsls	r3, r3, #16
 800490c:	4313      	orrs	r3, r2
 800490e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f043 030c 	orr.w	r3, r3, #12
 8004916:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	f043 0301 	orr.w	r3, r3, #1
 800491e:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	697a      	ldr	r2, [r7, #20]
 8004926:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 800492a:	f7fd fa47 	bl	8001dbc <HAL_GetTick>
 800492e:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004930:	e009      	b.n	8004946 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8004932:	f7fd fa43 	bl	8001dbc <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004940:	d901      	bls.n	8004946 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e010      	b.n	8004968 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1ed      	bne.n	8004932 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800495e:	b29b      	uxth	r3, r3
 8004960:	461a      	mov	r2, r3
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004966:	2300      	movs	r3, #0
}
 8004968:	4618      	mov	r0, r3
 800496a:	3718      	adds	r7, #24
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af00      	add	r7, sp, #0
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	607a      	str	r2, [r7, #4]
 800497c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d001      	beq.n	8004992 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e03c      	b.n	8004a0c <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800499a:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	055b      	lsls	r3, r3, #21
 80049a6:	4313      	orrs	r3, r2
 80049a8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	041b      	lsls	r3, r3, #16
 80049b4:	4313      	orrs	r3, r2
 80049b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	f023 030c 	bic.w	r3, r3, #12
 80049be:	f043 0304 	orr.w	r3, r3, #4
 80049c2:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	f043 0301 	orr.w	r3, r3, #1
 80049ca:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	4b10      	ldr	r3, [pc, #64]	@ (8004a14 <HAL_ETH_WritePHYRegister+0xa4>)
 80049d2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 80049d6:	4a0f      	ldr	r2, [pc, #60]	@ (8004a14 <HAL_ETH_WritePHYRegister+0xa4>)
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 80049de:	f7fd f9ed 	bl	8001dbc <HAL_GetTick>
 80049e2:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80049e4:	e009      	b.n	80049fa <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 80049e6:	f7fd f9e9 	bl	8001dbc <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049f4:	d901      	bls.n	80049fa <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e008      	b.n	8004a0c <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1ed      	bne.n	80049e6 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3718      	adds	r7, #24
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	40028000 	.word	0x40028000

08004a18 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d101      	bne.n	8004a2c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e1c3      	b.n	8004db4 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 020c 	and.w	r2, r3, #12
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0310 	and.w	r3, r3, #16
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	bf14      	ite	ne
 8004a48:	2301      	movne	r3, #1
 8004a4a:	2300      	moveq	r3, #0
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	461a      	mov	r2, r3
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	bf0c      	ite	eq
 8004a72:	2301      	moveq	r3, #1
 8004a74:	2300      	movne	r3, #0
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	461a      	mov	r2, r3
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	bf14      	ite	ne
 8004a8e:	2301      	movne	r3, #1
 8004a90:	2300      	moveq	r3, #0
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	bf0c      	ite	eq
 8004aa8:	2301      	moveq	r3, #1
 8004aaa:	2300      	movne	r3, #0
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	461a      	mov	r2, r3
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8004aba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	bf14      	ite	ne
 8004ac2:	2301      	movne	r3, #1
 8004ac4:	2300      	moveq	r3, #0
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	bf14      	ite	ne
 8004adc:	2301      	movne	r3, #1
 8004ade:	2300      	moveq	r3, #0
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	bf14      	ite	ne
 8004b12:	2301      	movne	r3, #1
 8004b14:	2300      	moveq	r3, #0
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	461a      	mov	r2, r3
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	bf0c      	ite	eq
 8004b2c:	2301      	moveq	r3, #1
 8004b2e:	2300      	movne	r3, #0
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	461a      	mov	r2, r3
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	bf0c      	ite	eq
 8004b46:	2301      	moveq	r3, #1
 8004b48:	2300      	movne	r3, #0
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	bf14      	ite	ne
 8004b60:	2301      	movne	r3, #1
 8004b62:	2300      	moveq	r3, #0
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	461a      	mov	r2, r3
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	bf14      	ite	ne
 8004b7a:	2301      	movne	r3, #1
 8004b7c:	2300      	moveq	r3, #0
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	461a      	mov	r2, r3
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	bf14      	ite	ne
 8004b94:	2301      	movne	r3, #1
 8004b96:	2300      	moveq	r3, #0
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8004ba6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	bf14      	ite	ne
 8004bae:	2301      	movne	r3, #1
 8004bb0:	2300      	moveq	r3, #0
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	bf14      	ite	ne
 8004bd6:	2301      	movne	r3, #1
 8004bd8:	2300      	moveq	r3, #0
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	461a      	mov	r2, r3
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	bf0c      	ite	eq
 8004c0c:	2301      	moveq	r3, #1
 8004c0e:	2300      	movne	r3, #0
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	461a      	mov	r2, r3
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	bf14      	ite	ne
 8004c28:	2301      	movne	r3, #1
 8004c2a:	2300      	moveq	r3, #0
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	461a      	mov	r2, r3
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8004c3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	bf14      	ite	ne
 8004c44:	2301      	movne	r3, #1
 8004c46:	2300      	moveq	r3, #0
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	bf14      	ite	ne
 8004c60:	2301      	movne	r3, #1
 8004c62:	2300      	moveq	r3, #0
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	0e5b      	lsrs	r3, r3, #25
 8004c76:	f003 021f 	and.w	r2, r3, #31
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	bf14      	ite	ne
 8004c8c:	2301      	movne	r3, #1
 8004c8e:	2300      	moveq	r3, #0
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	461a      	mov	r2, r3
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	f003 020f 	and.w	r2, r3, #15
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cae:	f003 0302 	and.w	r3, r3, #2
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	bf14      	ite	ne
 8004cb6:	2301      	movne	r3, #1
 8004cb8:	2300      	moveq	r3, #0
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	bf0c      	ite	eq
 8004cd2:	2301      	moveq	r3, #1
 8004cd4:	2300      	movne	r3, #0
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	461a      	mov	r2, r3
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cf4:	0c1b      	lsrs	r3, r3, #16
 8004cf6:	b29a      	uxth	r2, r3
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d04:	f003 0301 	and.w	r3, r3, #1
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	bf14      	ite	ne
 8004d0c:	2301      	movne	r3, #1
 8004d0e:	2300      	moveq	r3, #0
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	461a      	mov	r2, r3
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d22:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	bf14      	ite	ne
 8004d2a:	2301      	movne	r3, #1
 8004d2c:	2300      	moveq	r3, #0
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8004d40:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8004d50:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8004d60:	f003 0308 	and.w	r3, r3, #8
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	bf14      	ite	ne
 8004d68:	2301      	movne	r3, #1
 8004d6a:	2300      	moveq	r3, #0
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8004d7e:	f003 0310 	and.w	r3, r3, #16
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	bf14      	ite	ne
 8004d86:	2301      	movne	r3, #1
 8004d88:	2300      	moveq	r3, #0
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8004d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	bf0c      	ite	eq
 8004da4:	2301      	moveq	r3, #1
 8004da6:	2300      	movne	r3, #0
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d101      	bne.n	8004dd4 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e00b      	b.n	8004dec <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dda:	2b10      	cmp	r3, #16
 8004ddc:	d105      	bne.n	8004dea <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8004dde:	6839      	ldr	r1, [r7, #0]
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f000 f871 	bl	8004ec8 <ETH_SetMACConfig>

    return HAL_OK;
 8004de6:	2300      	movs	r3, #0
 8004de8:	e000      	b.n	8004dec <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
  }
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3708      	adds	r7, #8
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004e04:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004e0c:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004e0e:	f001 fefd 	bl	8006c0c <HAL_RCC_GetHCLKFreq>
 8004e12:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	4a1a      	ldr	r2, [pc, #104]	@ (8004e80 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d804      	bhi.n	8004e26 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	e022      	b.n	8004e6c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	4a16      	ldr	r2, [pc, #88]	@ (8004e84 <HAL_ETH_SetMDIOClockRange+0x90>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d204      	bcs.n	8004e38 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8004e34:	60fb      	str	r3, [r7, #12]
 8004e36:	e019      	b.n	8004e6c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	4a13      	ldr	r2, [pc, #76]	@ (8004e88 <HAL_ETH_SetMDIOClockRange+0x94>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d915      	bls.n	8004e6c <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	4a12      	ldr	r2, [pc, #72]	@ (8004e8c <HAL_ETH_SetMDIOClockRange+0x98>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d804      	bhi.n	8004e52 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e4e:	60fb      	str	r3, [r7, #12]
 8004e50:	e00c      	b.n	8004e6c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	4a0e      	ldr	r2, [pc, #56]	@ (8004e90 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d804      	bhi.n	8004e64 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e60:	60fb      	str	r3, [r7, #12]
 8004e62:	e003      	b.n	8004e6c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8004e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8004e76:	bf00      	nop
 8004e78:	3710      	adds	r7, #16
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	02160ebf 	.word	0x02160ebf
 8004e84:	03938700 	.word	0x03938700
 8004e88:	05f5e0ff 	.word	0x05f5e0ff
 8004e8c:	08f0d17f 	.word	0x08f0d17f
 8004e90:	0ee6b27f 	.word	0x0ee6b27f

08004e94 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr

08004eae <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8004eae:	b480      	push	{r7}
 8004eb0:	b083      	sub	sp, #12
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b085      	sub	sp, #20
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8004eda:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	791b      	ldrb	r3, [r3, #4]
 8004ee0:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8004ee2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	7b1b      	ldrb	r3, [r3, #12]
 8004ee8:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8004eea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	7b5b      	ldrb	r3, [r3, #13]
 8004ef0:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004ef2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	7b9b      	ldrb	r3, [r3, #14]
 8004ef8:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8004efa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	7bdb      	ldrb	r3, [r3, #15]
 8004f00:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004f02:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004f04:	683a      	ldr	r2, [r7, #0]
 8004f06:	7c12      	ldrb	r2, [r2, #16]
 8004f08:	2a00      	cmp	r2, #0
 8004f0a:	d102      	bne.n	8004f12 <ETH_SetMACConfig+0x4a>
 8004f0c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004f10:	e000      	b.n	8004f14 <ETH_SetMACConfig+0x4c>
 8004f12:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004f14:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004f16:	683a      	ldr	r2, [r7, #0]
 8004f18:	7c52      	ldrb	r2, [r2, #17]
 8004f1a:	2a00      	cmp	r2, #0
 8004f1c:	d102      	bne.n	8004f24 <ETH_SetMACConfig+0x5c>
 8004f1e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004f22:	e000      	b.n	8004f26 <ETH_SetMACConfig+0x5e>
 8004f24:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004f26:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	7c9b      	ldrb	r3, [r3, #18]
 8004f2c:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004f2e:	431a      	orrs	r2, r3
               macconf->Speed |
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8004f34:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8004f3a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	7f1b      	ldrb	r3, [r3, #28]
 8004f40:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8004f42:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	7f5b      	ldrb	r3, [r3, #29]
 8004f48:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8004f4a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004f4c:	683a      	ldr	r2, [r7, #0]
 8004f4e:	7f92      	ldrb	r2, [r2, #30]
 8004f50:	2a00      	cmp	r2, #0
 8004f52:	d102      	bne.n	8004f5a <ETH_SetMACConfig+0x92>
 8004f54:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f58:	e000      	b.n	8004f5c <ETH_SetMACConfig+0x94>
 8004f5a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004f5c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	7fdb      	ldrb	r3, [r3, #31]
 8004f62:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004f64:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8004f66:	683a      	ldr	r2, [r7, #0]
 8004f68:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004f6c:	2a00      	cmp	r2, #0
 8004f6e:	d102      	bne.n	8004f76 <ETH_SetMACConfig+0xae>
 8004f70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f74:	e000      	b.n	8004f78 <ETH_SetMACConfig+0xb0>
 8004f76:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8004f78:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8004f7e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f86:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8004f88:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	4b56      	ldr	r3, [pc, #344]	@ (80050f4 <ETH_SetMACConfig+0x22c>)
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6812      	ldr	r2, [r2, #0]
 8004fa0:	68f9      	ldr	r1, [r7, #12]
 8004fa2:	430b      	orrs	r3, r1
 8004fa4:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004faa:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004fb2:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004fb4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004fbc:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8004fbe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004fc6:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8004fc8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8004fca:	683a      	ldr	r2, [r7, #0]
 8004fcc:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8004fd0:	2a00      	cmp	r2, #0
 8004fd2:	d102      	bne.n	8004fda <ETH_SetMACConfig+0x112>
 8004fd4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004fd8:	e000      	b.n	8004fdc <ETH_SetMACConfig+0x114>
 8004fda:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8004fdc:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	685a      	ldr	r2, [r3, #4]
 8004fec:	4b42      	ldr	r3, [pc, #264]	@ (80050f8 <ETH_SetMACConfig+0x230>)
 8004fee:	4013      	ands	r3, r2
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6812      	ldr	r2, [r2, #0]
 8004ff4:	68f9      	ldr	r1, [r7, #12]
 8004ff6:	430b      	orrs	r3, r1
 8004ff8:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005000:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8005006:	4313      	orrs	r3, r2
 8005008:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68da      	ldr	r2, [r3, #12]
 8005010:	4b3a      	ldr	r3, [pc, #232]	@ (80050fc <ETH_SetMACConfig+0x234>)
 8005012:	4013      	ands	r3, r2
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	6812      	ldr	r2, [r2, #0]
 8005018:	68f9      	ldr	r1, [r7, #12]
 800501a:	430b      	orrs	r3, r1
 800501c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005024:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800502a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 800502c:	683a      	ldr	r2, [r7, #0]
 800502e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8005032:	2a00      	cmp	r2, #0
 8005034:	d101      	bne.n	800503a <ETH_SetMACConfig+0x172>
 8005036:	2280      	movs	r2, #128	@ 0x80
 8005038:	e000      	b.n	800503c <ETH_SetMACConfig+0x174>
 800503a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800503c:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005042:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8005044:	4313      	orrs	r3, r2
 8005046:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800504e:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8005052:	4013      	ands	r3, r2
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	6812      	ldr	r2, [r2, #0]
 8005058:	68f9      	ldr	r1, [r7, #12]
 800505a:	430b      	orrs	r3, r1
 800505c:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8005064:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800506c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800506e:	4313      	orrs	r3, r2
 8005070:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800507a:	f023 0103 	bic.w	r1, r3, #3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68fa      	ldr	r2, [r7, #12]
 8005084:	430a      	orrs	r2, r1
 8005086:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8005092:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	430a      	orrs	r2, r1
 80050a0:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 80050ae:	2a00      	cmp	r2, #0
 80050b0:	d101      	bne.n	80050b6 <ETH_SetMACConfig+0x1ee>
 80050b2:	2240      	movs	r2, #64	@ 0x40
 80050b4:	e000      	b.n	80050b8 <ETH_SetMACConfig+0x1f0>
 80050b6:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80050b8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80050c0:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80050c2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 80050ca:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80050cc:	4313      	orrs	r3, r2
 80050ce:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80050d8:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 80050e8:	bf00      	nop
 80050ea:	3714      	adds	r7, #20
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr
 80050f4:	00048083 	.word	0x00048083
 80050f8:	c0f88000 	.word	0xc0f88000
 80050fc:	fffffef0 	.word	0xfffffef0

08005100 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8005100:	b480      	push	{r7}
 8005102:	b085      	sub	sp, #20
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	4b38      	ldr	r3, [pc, #224]	@ (80051f8 <ETH_SetDMAConfig+0xf8>)
 8005116:	4013      	ands	r3, r2
 8005118:	683a      	ldr	r2, [r7, #0]
 800511a:	6811      	ldr	r1, [r2, #0]
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	6812      	ldr	r2, [r2, #0]
 8005120:	430b      	orrs	r3, r1
 8005122:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005126:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	791b      	ldrb	r3, [r3, #4]
 800512c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005132:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	7b1b      	ldrb	r3, [r3, #12]
 8005138:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005146:	685a      	ldr	r2, [r3, #4]
 8005148:	4b2c      	ldr	r3, [pc, #176]	@ (80051fc <ETH_SetDMAConfig+0xfc>)
 800514a:	4013      	ands	r3, r2
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	6812      	ldr	r2, [r2, #0]
 8005150:	68f9      	ldr	r1, [r7, #12]
 8005152:	430b      	orrs	r3, r1
 8005154:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005158:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	7b5b      	ldrb	r3, [r3, #13]
 800515e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8005164:	4313      	orrs	r3, r2
 8005166:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005170:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8005174:	4b22      	ldr	r3, [pc, #136]	@ (8005200 <ETH_SetDMAConfig+0x100>)
 8005176:	4013      	ands	r3, r2
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	6812      	ldr	r2, [r2, #0]
 800517c:	68f9      	ldr	r1, [r7, #12]
 800517e:	430b      	orrs	r3, r1
 8005180:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005184:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	7d1b      	ldrb	r3, [r3, #20]
 8005190:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8005192:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	7f5b      	ldrb	r3, [r3, #29]
 8005198:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800519a:	4313      	orrs	r3, r2
 800519c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051a6:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 80051aa:	4b16      	ldr	r3, [pc, #88]	@ (8005204 <ETH_SetDMAConfig+0x104>)
 80051ac:	4013      	ands	r3, r2
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	6812      	ldr	r2, [r2, #0]
 80051b2:	68f9      	ldr	r1, [r7, #12]
 80051b4:	430b      	orrs	r3, r1
 80051b6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80051ba:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	7f1b      	ldrb	r3, [r3, #28]
 80051c2:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80051c8:	4313      	orrs	r3, r2
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051d4:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80051d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005208 <ETH_SetDMAConfig+0x108>)
 80051da:	4013      	ands	r3, r2
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	6812      	ldr	r2, [r2, #0]
 80051e0:	68f9      	ldr	r1, [r7, #12]
 80051e2:	430b      	orrs	r3, r1
 80051e4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80051e8:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80051ec:	bf00      	nop
 80051ee:	3714      	adds	r7, #20
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr
 80051f8:	ffff87fd 	.word	0xffff87fd
 80051fc:	ffff2ffe 	.word	0xffff2ffe
 8005200:	fffec000 	.word	0xfffec000
 8005204:	ffc0efef 	.word	0xffc0efef
 8005208:	7fc0ffff 	.word	0x7fc0ffff

0800520c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b0a4      	sub	sp, #144	@ 0x90
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8005214:	2301      	movs	r3, #1
 8005216:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800521a:	2300      	movs	r3, #0
 800521c:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800521e:	2300      	movs	r3, #0
 8005220:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005224:	2300      	movs	r3, #0
 8005226:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800522a:	2301      	movs	r3, #1
 800522c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8005230:	2301      	movs	r3, #1
 8005232:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8005236:	2301      	movs	r3, #1
 8005238:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800523c:	2300      	movs	r3, #0
 800523e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8005242:	2301      	movs	r3, #1
 8005244:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005248:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800524c:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800524e:	2300      	movs	r3, #0
 8005250:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8005254:	2300      	movs	r3, #0
 8005256:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8005258:	2300      	movs	r3, #0
 800525a:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800525e:	2300      	movs	r3, #0
 8005260:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8005264:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8005268:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800526a:	2300      	movs	r3, #0
 800526c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8005270:	2300      	movs	r3, #0
 8005272:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8005274:	2301      	movs	r3, #1
 8005276:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800527a:	2300      	movs	r3, #0
 800527c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8005280:	2300      	movs	r3, #0
 8005282:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8005286:	2300      	movs	r3, #0
 8005288:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 800528a:	2300      	movs	r3, #0
 800528c:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800528e:	2300      	movs	r3, #0
 8005290:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8005292:	2300      	movs	r3, #0
 8005294:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005298:	2300      	movs	r3, #0
 800529a:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800529e:	2301      	movs	r3, #1
 80052a0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80052a4:	2320      	movs	r3, #32
 80052a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80052aa:	2301      	movs	r3, #1
 80052ac:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80052b0:	2300      	movs	r3, #0
 80052b2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80052b6:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80052ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80052bc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80052c0:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80052c2:	2300      	movs	r3, #0
 80052c4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80052c8:	2302      	movs	r3, #2
 80052ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80052ce:	2300      	movs	r3, #0
 80052d0:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80052d4:	2300      	movs	r3, #0
 80052d6:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80052da:	2300      	movs	r3, #0
 80052dc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80052e0:	2301      	movs	r3, #1
 80052e2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80052e6:	2300      	movs	r3, #0
 80052e8:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80052ea:	2301      	movs	r3, #1
 80052ec:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80052f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80052f4:	4619      	mov	r1, r3
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f7ff fde6 	bl	8004ec8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80052fc:	2301      	movs	r3, #1
 80052fe:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8005300:	2301      	movs	r3, #1
 8005302:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8005304:	2300      	movs	r3, #0
 8005306:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8005308:	2300      	movs	r3, #0
 800530a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800530e:	2300      	movs	r3, #0
 8005310:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8005312:	2300      	movs	r3, #0
 8005314:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005316:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800531a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 800531c:	2300      	movs	r3, #0
 800531e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005320:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005324:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8005326:	2300      	movs	r3, #0
 8005328:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 800532c:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8005330:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8005332:	f107 0308 	add.w	r3, r7, #8
 8005336:	4619      	mov	r1, r3
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f7ff fee1 	bl	8005100 <ETH_SetDMAConfig>
}
 800533e:	bf00      	nop
 8005340:	3790      	adds	r7, #144	@ 0x90
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}

08005346 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005346:	b480      	push	{r7}
 8005348:	b085      	sub	sp, #20
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800534e:	2300      	movs	r3, #0
 8005350:	60fb      	str	r3, [r7, #12]
 8005352:	e01d      	b.n	8005390 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	68d9      	ldr	r1, [r3, #12]
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	4613      	mov	r3, r2
 800535c:	005b      	lsls	r3, r3, #1
 800535e:	4413      	add	r3, r2
 8005360:	00db      	lsls	r3, r3, #3
 8005362:	440b      	add	r3, r1
 8005364:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	2200      	movs	r2, #0
 800536a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	2200      	movs	r2, #0
 8005370:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2200      	movs	r2, #0
 8005376:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	2200      	movs	r2, #0
 800537c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800537e:	68b9      	ldr	r1, [r7, #8]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	3206      	adds	r2, #6
 8005386:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	3301      	adds	r3, #1
 800538e:	60fb      	str	r3, [r7, #12]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2b03      	cmp	r3, #3
 8005394:	d9de      	bls.n	8005354 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053a4:	461a      	mov	r2, r3
 80053a6:	2303      	movs	r3, #3
 80053a8:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	68da      	ldr	r2, [r3, #12]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053b8:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	68da      	ldr	r2, [r3, #12]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053c8:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 80053cc:	bf00      	nop
 80053ce:	3714      	adds	r7, #20
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80053e0:	2300      	movs	r3, #0
 80053e2:	60fb      	str	r3, [r7, #12]
 80053e4:	e023      	b.n	800542e <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6919      	ldr	r1, [r3, #16]
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	4613      	mov	r3, r2
 80053ee:	005b      	lsls	r3, r3, #1
 80053f0:	4413      	add	r3, r2
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	440b      	add	r3, r1
 80053f6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	2200      	movs	r2, #0
 8005402:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	2200      	movs	r2, #0
 8005408:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	2200      	movs	r2, #0
 800540e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	2200      	movs	r2, #0
 8005414:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	2200      	movs	r2, #0
 800541a:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800541c:	68b9      	ldr	r1, [r7, #8]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	3212      	adds	r2, #18
 8005424:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	3301      	adds	r3, #1
 800542c:	60fb      	str	r3, [r7, #12]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2b03      	cmp	r3, #3
 8005432:	d9d8      	bls.n	80053e6 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800545a:	461a      	mov	r2, r3
 800545c:	2303      	movs	r3, #3
 800545e:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	691a      	ldr	r2, [r3, #16]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800546e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005482:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8005486:	bf00      	nop
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
	...

08005494 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8005494:	b480      	push	{r7}
 8005496:	b091      	sub	sp, #68	@ 0x44
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	3318      	adds	r3, #24
 80054a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80054a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80054ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ae:	691b      	ldr	r3, [r3, #16]
 80054b0:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80054b2:	2300      	movs	r3, #0
 80054b4:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80054b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80054ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054be:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80054c6:	2300      	movs	r3, #0
 80054c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80054ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054d6:	d007      	beq.n	80054e8 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80054d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054dc:	3304      	adds	r3, #4
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	4413      	add	r3, r2
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80054e8:	2302      	movs	r3, #2
 80054ea:	e266      	b.n	80059ba <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0304 	and.w	r3, r3, #4
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d044      	beq.n	8005582 <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80054f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fa:	68da      	ldr	r2, [r3, #12]
 80054fc:	4b75      	ldr	r3, [pc, #468]	@ (80056d4 <ETH_Prepare_Tx_Descriptors+0x240>)
 80054fe:	4013      	ands	r3, r2
 8005500:	68ba      	ldr	r2, [r7, #8]
 8005502:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005504:	431a      	orrs	r2, r3
 8005506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005508:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 800550a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005514:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005524:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0308 	and.w	r3, r3, #8
 800552e:	2b00      	cmp	r3, #0
 8005530:	d027      	beq.n	8005582 <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8005532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	b29a      	uxth	r2, r3
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800553c:	041b      	lsls	r3, r3, #16
 800553e:	431a      	orrs	r2, r3
 8005540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005542:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8005544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800554c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554e:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8005550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555c:	431a      	orrs	r2, r3
 800555e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005560:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005570:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8005580:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0310 	and.w	r3, r3, #16
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00e      	beq.n	80055ac <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 800558e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005590:	689a      	ldr	r2, [r3, #8]
 8005592:	4b51      	ldr	r3, [pc, #324]	@ (80056d8 <ETH_Prepare_Tx_Descriptors+0x244>)
 8005594:	4013      	ands	r3, r2
 8005596:	68ba      	ldr	r2, [r7, #8]
 8005598:	6992      	ldr	r2, [r2, #24]
 800559a:	431a      	orrs	r2, r3
 800559c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559e:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 80055a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80055a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055aa:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d105      	bne.n	80055c4 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0310 	and.w	r3, r3, #16
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d036      	beq.n	8005632 <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 80055c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80055cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ce:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80055d0:	f3bf 8f5f 	dmb	sy
}
 80055d4:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80055d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80055de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e0:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80055e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055e4:	3301      	adds	r3, #1
 80055e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ea:	2b03      	cmp	r3, #3
 80055ec:	d902      	bls.n	80055f4 <ETH_Prepare_Tx_Descriptors+0x160>
 80055ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f0:	3b04      	subs	r3, #4
 80055f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80055f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80055f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055fc:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 80055fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005600:	3301      	adds	r3, #1
 8005602:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8005604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800560c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005610:	d10f      	bne.n	8005632 <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005614:	6a3a      	ldr	r2, [r7, #32]
 8005616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800561a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 800561c:	f3bf 8f5f 	dmb	sy
}
 8005620:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8005622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800562a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562c:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 800562e:	2302      	movs	r3, #2
 8005630:	e1c3      	b.n	80059ba <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8005632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005634:	3301      	adds	r3, #1
 8005636:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8005638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	461a      	mov	r2, r3
 800563e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005640:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8005642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005644:	689a      	ldr	r2, [r3, #8]
 8005646:	4b24      	ldr	r3, [pc, #144]	@ (80056d8 <ETH_Prepare_Tx_Descriptors+0x244>)
 8005648:	4013      	ands	r3, r2
 800564a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800564c:	6852      	ldr	r2, [r2, #4]
 800564e:	431a      	orrs	r2, r3
 8005650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005652:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8005654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d012      	beq.n	8005682 <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 800565c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8005662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	461a      	mov	r2, r3
 8005668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566a:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 800566c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566e:	689a      	ldr	r2, [r3, #8]
 8005670:	4b1a      	ldr	r3, [pc, #104]	@ (80056dc <ETH_Prepare_Tx_Descriptors+0x248>)
 8005672:	4013      	ands	r3, r2
 8005674:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005676:	6852      	ldr	r2, [r2, #4]
 8005678:	0412      	lsls	r2, r2, #16
 800567a:	431a      	orrs	r2, r3
 800567c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567e:	609a      	str	r2, [r3, #8]
 8005680:	e008      	b.n	8005694 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8005682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005684:	2200      	movs	r2, #0
 8005686:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8005688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800568a:	689a      	ldr	r2, [r3, #8]
 800568c:	4b13      	ldr	r3, [pc, #76]	@ (80056dc <ETH_Prepare_Tx_Descriptors+0x248>)
 800568e:	4013      	ands	r3, r2
 8005690:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005692:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0310 	and.w	r3, r3, #16
 800569c:	2b00      	cmp	r3, #0
 800569e:	d021      	beq.n	80056e4 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 80056a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	6a1b      	ldr	r3, [r3, #32]
 80056ac:	04db      	lsls	r3, r3, #19
 80056ae:	431a      	orrs	r2, r3
 80056b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b2:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80056b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b6:	68da      	ldr	r2, [r3, #12]
 80056b8:	4b09      	ldr	r3, [pc, #36]	@ (80056e0 <ETH_Prepare_Tx_Descriptors+0x24c>)
 80056ba:	4013      	ands	r3, r2
 80056bc:	68ba      	ldr	r2, [r7, #8]
 80056be:	69d2      	ldr	r2, [r2, #28]
 80056c0:	431a      	orrs	r2, r3
 80056c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c4:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80056c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80056ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d0:	60da      	str	r2, [r3, #12]
 80056d2:	e02e      	b.n	8005732 <ETH_Prepare_Tx_Descriptors+0x29e>
 80056d4:	ffff0000 	.word	0xffff0000
 80056d8:	ffffc000 	.word	0xffffc000
 80056dc:	c000ffff 	.word	0xc000ffff
 80056e0:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80056e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e6:	68da      	ldr	r2, [r3, #12]
 80056e8:	4b7b      	ldr	r3, [pc, #492]	@ (80058d8 <ETH_Prepare_Tx_Descriptors+0x444>)
 80056ea:	4013      	ands	r3, r2
 80056ec:	68ba      	ldr	r2, [r7, #8]
 80056ee:	6852      	ldr	r2, [r2, #4]
 80056f0:	431a      	orrs	r2, r3
 80056f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f4:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0301 	and.w	r3, r3, #1
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d008      	beq.n	8005714 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8005702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	695b      	ldr	r3, [r3, #20]
 800570e:	431a      	orrs	r2, r3
 8005710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005712:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0320 	and.w	r3, r3, #32
 800571c:	2b00      	cmp	r3, #0
 800571e:	d008      	beq.n	8005732 <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8005720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	691b      	ldr	r3, [r3, #16]
 800572c:	431a      	orrs	r2, r3
 800572e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005730:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0304 	and.w	r3, r3, #4
 800573a:	2b00      	cmp	r3, #0
 800573c:	d008      	beq.n	8005750 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 800573e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800574a:	431a      	orrs	r2, r3
 800574c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574e:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8005750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800575a:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 800575c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005766:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8005768:	f3bf 8f5f 	dmb	sy
}
 800576c:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800576e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005778:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	2b00      	cmp	r3, #0
 8005784:	f000 80da 	beq.w	800593c <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8005788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	431a      	orrs	r2, r3
 8005796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005798:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800579a:	e0cf      	b.n	800593c <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 800579c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80057a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a6:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80057a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057aa:	3301      	adds	r3, #1
 80057ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057b0:	2b03      	cmp	r3, #3
 80057b2:	d902      	bls.n	80057ba <ETH_Prepare_Tx_Descriptors+0x326>
 80057b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057b6:	3b04      	subs	r3, #4
 80057b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80057ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057c2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80057c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80057cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ce:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 80057d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057dc:	d007      	beq.n	80057ee <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80057de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057e2:	3304      	adds	r3, #4
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	4413      	add	r3, r2
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d029      	beq.n	8005842 <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 80057ee:	6a3b      	ldr	r3, [r7, #32]
 80057f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80057f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057fa:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80057fc:	2300      	movs	r3, #0
 80057fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005800:	e019      	b.n	8005836 <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 8005802:	f3bf 8f5f 	dmb	sy
}
 8005806:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8005808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005812:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005814:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005816:	3301      	adds	r3, #1
 8005818:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800581a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800581c:	2b03      	cmp	r3, #3
 800581e:	d902      	bls.n	8005826 <ETH_Prepare_Tx_Descriptors+0x392>
 8005820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005822:	3b04      	subs	r3, #4
 8005824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005828:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800582a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800582e:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8005830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005832:	3301      	adds	r3, #1
 8005834:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005836:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800583a:	429a      	cmp	r2, r3
 800583c:	d3e1      	bcc.n	8005802 <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 800583e:	2302      	movs	r3, #2
 8005840:	e0bb      	b.n	80059ba <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 8005842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005844:	3301      	adds	r3, #1
 8005846:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800584e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	461a      	mov	r2, r3
 8005854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005856:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8005858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800585a:	689a      	ldr	r2, [r3, #8]
 800585c:	4b1f      	ldr	r3, [pc, #124]	@ (80058dc <ETH_Prepare_Tx_Descriptors+0x448>)
 800585e:	4013      	ands	r3, r2
 8005860:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005862:	6852      	ldr	r2, [r2, #4]
 8005864:	431a      	orrs	r2, r3
 8005866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005868:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 800586a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d012      	beq.n	8005898 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8005872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8005878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	461a      	mov	r2, r3
 800587e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005880:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8005882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005884:	689a      	ldr	r2, [r3, #8]
 8005886:	4b16      	ldr	r3, [pc, #88]	@ (80058e0 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8005888:	4013      	ands	r3, r2
 800588a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800588c:	6852      	ldr	r2, [r2, #4]
 800588e:	0412      	lsls	r2, r2, #16
 8005890:	431a      	orrs	r2, r3
 8005892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005894:	609a      	str	r2, [r3, #8]
 8005896:	e008      	b.n	80058aa <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8005898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589a:	2200      	movs	r2, #0
 800589c:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800589e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a0:	689a      	ldr	r2, [r3, #8]
 80058a2:	4b0f      	ldr	r3, [pc, #60]	@ (80058e0 <ETH_Prepare_Tx_Descriptors+0x44c>)
 80058a4:	4013      	ands	r3, r2
 80058a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058a8:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0310 	and.w	r3, r3, #16
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d018      	beq.n	80058e8 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80058b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b8:	68da      	ldr	r2, [r3, #12]
 80058ba:	4b0a      	ldr	r3, [pc, #40]	@ (80058e4 <ETH_Prepare_Tx_Descriptors+0x450>)
 80058bc:	4013      	ands	r3, r2
 80058be:	68ba      	ldr	r2, [r7, #8]
 80058c0:	69d2      	ldr	r2, [r2, #28]
 80058c2:	431a      	orrs	r2, r3
 80058c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c6:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80058c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80058d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d2:	60da      	str	r2, [r3, #12]
 80058d4:	e020      	b.n	8005918 <ETH_Prepare_Tx_Descriptors+0x484>
 80058d6:	bf00      	nop
 80058d8:	ffff8000 	.word	0xffff8000
 80058dc:	ffffc000 	.word	0xffffc000
 80058e0:	c000ffff 	.word	0xc000ffff
 80058e4:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80058e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ea:	68da      	ldr	r2, [r3, #12]
 80058ec:	4b36      	ldr	r3, [pc, #216]	@ (80059c8 <ETH_Prepare_Tx_Descriptors+0x534>)
 80058ee:	4013      	ands	r3, r2
 80058f0:	68ba      	ldr	r2, [r7, #8]
 80058f2:	6852      	ldr	r2, [r2, #4]
 80058f4:	431a      	orrs	r2, r3
 80058f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f8:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0301 	and.w	r3, r3, #1
 8005902:	2b00      	cmp	r3, #0
 8005904:	d008      	beq.n	8005918 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8005906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	431a      	orrs	r2, r3
 8005914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005916:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8005918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800591a:	3301      	adds	r3, #1
 800591c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 800591e:	f3bf 8f5f 	dmb	sy
}
 8005922:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8005924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800592c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800592e:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8005930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800593a:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 800593c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	2b00      	cmp	r3, #0
 8005942:	f47f af2b 	bne.w	800579c <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d006      	beq.n	800595a <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800594c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005956:	609a      	str	r2, [r3, #8]
 8005958:	e005      	b.n	8005966 <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800595a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005964:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8005966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800596e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005970:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8005972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005974:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005976:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005978:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800597a:	3304      	adds	r3, #4
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	440b      	add	r3, r1
 8005980:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8005982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005984:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005986:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005988:	f3ef 8310 	mrs	r3, PRIMASK
 800598c:	61bb      	str	r3, [r7, #24]
  return(result);
 800598e:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8005990:	61fb      	str	r3, [r7, #28]
 8005992:	2301      	movs	r3, #1
 8005994:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	f383 8810 	msr	PRIMASK, r3
}
 800599c:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800599e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a4:	4413      	add	r3, r2
 80059a6:	1c5a      	adds	r2, r3, #1
 80059a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	f383 8810 	msr	PRIMASK, r3
}
 80059b6:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3744      	adds	r7, #68	@ 0x44
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop
 80059c8:	ffff8000 	.word	0xffff8000

080059cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b089      	sub	sp, #36	@ 0x24
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80059d6:	2300      	movs	r3, #0
 80059d8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80059da:	4b86      	ldr	r3, [pc, #536]	@ (8005bf4 <HAL_GPIO_Init+0x228>)
 80059dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80059de:	e18c      	b.n	8005cfa <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	2101      	movs	r1, #1
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	fa01 f303 	lsl.w	r3, r1, r3
 80059ec:	4013      	ands	r3, r2
 80059ee:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	f000 817e 	beq.w	8005cf4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f003 0303 	and.w	r3, r3, #3
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d005      	beq.n	8005a10 <HAL_GPIO_Init+0x44>
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f003 0303 	and.w	r3, r3, #3
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d130      	bne.n	8005a72 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	005b      	lsls	r3, r3, #1
 8005a1a:	2203      	movs	r2, #3
 8005a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a20:	43db      	mvns	r3, r3
 8005a22:	69ba      	ldr	r2, [r7, #24]
 8005a24:	4013      	ands	r3, r2
 8005a26:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	68da      	ldr	r2, [r3, #12]
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	005b      	lsls	r3, r3, #1
 8005a30:	fa02 f303 	lsl.w	r3, r2, r3
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	69ba      	ldr	r2, [r7, #24]
 8005a3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005a46:	2201      	movs	r2, #1
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4e:	43db      	mvns	r3, r3
 8005a50:	69ba      	ldr	r2, [r7, #24]
 8005a52:	4013      	ands	r3, r2
 8005a54:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	091b      	lsrs	r3, r3, #4
 8005a5c:	f003 0201 	and.w	r2, r3, #1
 8005a60:	69fb      	ldr	r3, [r7, #28]
 8005a62:	fa02 f303 	lsl.w	r3, r2, r3
 8005a66:	69ba      	ldr	r2, [r7, #24]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	69ba      	ldr	r2, [r7, #24]
 8005a70:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	f003 0303 	and.w	r3, r3, #3
 8005a7a:	2b03      	cmp	r3, #3
 8005a7c:	d017      	beq.n	8005aae <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	005b      	lsls	r3, r3, #1
 8005a88:	2203      	movs	r2, #3
 8005a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8e:	43db      	mvns	r3, r3
 8005a90:	69ba      	ldr	r2, [r7, #24]
 8005a92:	4013      	ands	r3, r2
 8005a94:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	689a      	ldr	r2, [r3, #8]
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	005b      	lsls	r3, r3, #1
 8005a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa2:	69ba      	ldr	r2, [r7, #24]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	69ba      	ldr	r2, [r7, #24]
 8005aac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f003 0303 	and.w	r3, r3, #3
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d123      	bne.n	8005b02 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	08da      	lsrs	r2, r3, #3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	3208      	adds	r2, #8
 8005ac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	f003 0307 	and.w	r3, r3, #7
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	220f      	movs	r2, #15
 8005ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad6:	43db      	mvns	r3, r3
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	4013      	ands	r3, r2
 8005adc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	691a      	ldr	r2, [r3, #16]
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	f003 0307 	and.w	r3, r3, #7
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	fa02 f303 	lsl.w	r3, r2, r3
 8005aee:	69ba      	ldr	r2, [r7, #24]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	08da      	lsrs	r2, r3, #3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	3208      	adds	r2, #8
 8005afc:	69b9      	ldr	r1, [r7, #24]
 8005afe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	2203      	movs	r2, #3
 8005b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b12:	43db      	mvns	r3, r3
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	4013      	ands	r3, r2
 8005b18:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	f003 0203 	and.w	r2, r3, #3
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	005b      	lsls	r3, r3, #1
 8005b26:	fa02 f303 	lsl.w	r3, r2, r3
 8005b2a:	69ba      	ldr	r2, [r7, #24]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	69ba      	ldr	r2, [r7, #24]
 8005b34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	f000 80d8 	beq.w	8005cf4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b44:	4b2c      	ldr	r3, [pc, #176]	@ (8005bf8 <HAL_GPIO_Init+0x22c>)
 8005b46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005b4a:	4a2b      	ldr	r2, [pc, #172]	@ (8005bf8 <HAL_GPIO_Init+0x22c>)
 8005b4c:	f043 0302 	orr.w	r3, r3, #2
 8005b50:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005b54:	4b28      	ldr	r3, [pc, #160]	@ (8005bf8 <HAL_GPIO_Init+0x22c>)
 8005b56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005b5a:	f003 0302 	and.w	r3, r3, #2
 8005b5e:	60fb      	str	r3, [r7, #12]
 8005b60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b62:	4a26      	ldr	r2, [pc, #152]	@ (8005bfc <HAL_GPIO_Init+0x230>)
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	089b      	lsrs	r3, r3, #2
 8005b68:	3302      	adds	r3, #2
 8005b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	f003 0303 	and.w	r3, r3, #3
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	220f      	movs	r2, #15
 8005b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b7e:	43db      	mvns	r3, r3
 8005b80:	69ba      	ldr	r2, [r7, #24]
 8005b82:	4013      	ands	r3, r2
 8005b84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a1d      	ldr	r2, [pc, #116]	@ (8005c00 <HAL_GPIO_Init+0x234>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d04a      	beq.n	8005c24 <HAL_GPIO_Init+0x258>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a1c      	ldr	r2, [pc, #112]	@ (8005c04 <HAL_GPIO_Init+0x238>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d02b      	beq.n	8005bee <HAL_GPIO_Init+0x222>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a1b      	ldr	r2, [pc, #108]	@ (8005c08 <HAL_GPIO_Init+0x23c>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d025      	beq.n	8005bea <HAL_GPIO_Init+0x21e>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a1a      	ldr	r2, [pc, #104]	@ (8005c0c <HAL_GPIO_Init+0x240>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d01f      	beq.n	8005be6 <HAL_GPIO_Init+0x21a>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a19      	ldr	r2, [pc, #100]	@ (8005c10 <HAL_GPIO_Init+0x244>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d019      	beq.n	8005be2 <HAL_GPIO_Init+0x216>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a18      	ldr	r2, [pc, #96]	@ (8005c14 <HAL_GPIO_Init+0x248>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d013      	beq.n	8005bde <HAL_GPIO_Init+0x212>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a17      	ldr	r2, [pc, #92]	@ (8005c18 <HAL_GPIO_Init+0x24c>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d00d      	beq.n	8005bda <HAL_GPIO_Init+0x20e>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a16      	ldr	r2, [pc, #88]	@ (8005c1c <HAL_GPIO_Init+0x250>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d007      	beq.n	8005bd6 <HAL_GPIO_Init+0x20a>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a15      	ldr	r2, [pc, #84]	@ (8005c20 <HAL_GPIO_Init+0x254>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d101      	bne.n	8005bd2 <HAL_GPIO_Init+0x206>
 8005bce:	2309      	movs	r3, #9
 8005bd0:	e029      	b.n	8005c26 <HAL_GPIO_Init+0x25a>
 8005bd2:	230a      	movs	r3, #10
 8005bd4:	e027      	b.n	8005c26 <HAL_GPIO_Init+0x25a>
 8005bd6:	2307      	movs	r3, #7
 8005bd8:	e025      	b.n	8005c26 <HAL_GPIO_Init+0x25a>
 8005bda:	2306      	movs	r3, #6
 8005bdc:	e023      	b.n	8005c26 <HAL_GPIO_Init+0x25a>
 8005bde:	2305      	movs	r3, #5
 8005be0:	e021      	b.n	8005c26 <HAL_GPIO_Init+0x25a>
 8005be2:	2304      	movs	r3, #4
 8005be4:	e01f      	b.n	8005c26 <HAL_GPIO_Init+0x25a>
 8005be6:	2303      	movs	r3, #3
 8005be8:	e01d      	b.n	8005c26 <HAL_GPIO_Init+0x25a>
 8005bea:	2302      	movs	r3, #2
 8005bec:	e01b      	b.n	8005c26 <HAL_GPIO_Init+0x25a>
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e019      	b.n	8005c26 <HAL_GPIO_Init+0x25a>
 8005bf2:	bf00      	nop
 8005bf4:	58000080 	.word	0x58000080
 8005bf8:	58024400 	.word	0x58024400
 8005bfc:	58000400 	.word	0x58000400
 8005c00:	58020000 	.word	0x58020000
 8005c04:	58020400 	.word	0x58020400
 8005c08:	58020800 	.word	0x58020800
 8005c0c:	58020c00 	.word	0x58020c00
 8005c10:	58021000 	.word	0x58021000
 8005c14:	58021400 	.word	0x58021400
 8005c18:	58021800 	.word	0x58021800
 8005c1c:	58021c00 	.word	0x58021c00
 8005c20:	58022400 	.word	0x58022400
 8005c24:	2300      	movs	r3, #0
 8005c26:	69fa      	ldr	r2, [r7, #28]
 8005c28:	f002 0203 	and.w	r2, r2, #3
 8005c2c:	0092      	lsls	r2, r2, #2
 8005c2e:	4093      	lsls	r3, r2
 8005c30:	69ba      	ldr	r2, [r7, #24]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005c36:	4938      	ldr	r1, [pc, #224]	@ (8005d18 <HAL_GPIO_Init+0x34c>)
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	089b      	lsrs	r3, r3, #2
 8005c3c:	3302      	adds	r3, #2
 8005c3e:	69ba      	ldr	r2, [r7, #24]
 8005c40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005c44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	43db      	mvns	r3, r3
 8005c50:	69ba      	ldr	r2, [r7, #24]
 8005c52:	4013      	ands	r3, r2
 8005c54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d003      	beq.n	8005c6a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005c62:	69ba      	ldr	r2, [r7, #24]
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005c6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005c72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	43db      	mvns	r3, r3
 8005c7e:	69ba      	ldr	r2, [r7, #24]
 8005c80:	4013      	ands	r3, r2
 8005c82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d003      	beq.n	8005c98 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8005c90:	69ba      	ldr	r2, [r7, #24]
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005c98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	43db      	mvns	r3, r3
 8005caa:	69ba      	ldr	r2, [r7, #24]
 8005cac:	4013      	ands	r3, r2
 8005cae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d003      	beq.n	8005cc4 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8005cbc:	69ba      	ldr	r2, [r7, #24]
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	69ba      	ldr	r2, [r7, #24]
 8005cc8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	43db      	mvns	r3, r3
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8005ce6:	69ba      	ldr	r2, [r7, #24]
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	69ba      	ldr	r2, [r7, #24]
 8005cf2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	fa22 f303 	lsr.w	r3, r2, r3
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	f47f ae6b 	bne.w	80059e0 <HAL_GPIO_Init+0x14>
  }
}
 8005d0a:	bf00      	nop
 8005d0c:	bf00      	nop
 8005d0e:	3724      	adds	r7, #36	@ 0x24
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr
 8005d18:	58000400 	.word	0x58000400

08005d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	460b      	mov	r3, r1
 8005d26:	807b      	strh	r3, [r7, #2]
 8005d28:	4613      	mov	r3, r2
 8005d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005d2c:	787b      	ldrb	r3, [r7, #1]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d003      	beq.n	8005d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005d32:	887a      	ldrh	r2, [r7, #2]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005d38:	e003      	b.n	8005d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005d3a:	887b      	ldrh	r3, [r7, #2]
 8005d3c:	041a      	lsls	r2, r3, #16
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	619a      	str	r2, [r3, #24]
}
 8005d42:	bf00      	nop
 8005d44:	370c      	adds	r7, #12
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr

08005d4e <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005d4e:	b580      	push	{r7, lr}
 8005d50:	b082      	sub	sp, #8
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	4603      	mov	r3, r0
 8005d56:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8005d58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d5c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005d60:	88fb      	ldrh	r3, [r7, #6]
 8005d62:	4013      	ands	r3, r2
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d008      	beq.n	8005d7a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005d68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d6c:	88fb      	ldrh	r3, [r7, #6]
 8005d6e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005d72:	88fb      	ldrh	r3, [r7, #6]
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7fa ff4b 	bl	8000c10 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8005d7a:	bf00      	nop
 8005d7c:	3708      	adds	r7, #8
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
	...

08005d84 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b084      	sub	sp, #16
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005d8c:	4b19      	ldr	r3, [pc, #100]	@ (8005df4 <HAL_PWREx_ConfigSupply+0x70>)
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	f003 0304 	and.w	r3, r3, #4
 8005d94:	2b04      	cmp	r3, #4
 8005d96:	d00a      	beq.n	8005dae <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005d98:	4b16      	ldr	r3, [pc, #88]	@ (8005df4 <HAL_PWREx_ConfigSupply+0x70>)
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	f003 0307 	and.w	r3, r3, #7
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d001      	beq.n	8005daa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e01f      	b.n	8005dea <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005daa:	2300      	movs	r3, #0
 8005dac:	e01d      	b.n	8005dea <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005dae:	4b11      	ldr	r3, [pc, #68]	@ (8005df4 <HAL_PWREx_ConfigSupply+0x70>)
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	f023 0207 	bic.w	r2, r3, #7
 8005db6:	490f      	ldr	r1, [pc, #60]	@ (8005df4 <HAL_PWREx_ConfigSupply+0x70>)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005dbe:	f7fb fffd 	bl	8001dbc <HAL_GetTick>
 8005dc2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005dc4:	e009      	b.n	8005dda <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005dc6:	f7fb fff9 	bl	8001dbc <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005dd4:	d901      	bls.n	8005dda <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e007      	b.n	8005dea <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005dda:	4b06      	ldr	r3, [pc, #24]	@ (8005df4 <HAL_PWREx_ConfigSupply+0x70>)
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005de2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005de6:	d1ee      	bne.n	8005dc6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3710      	adds	r7, #16
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	58024800 	.word	0x58024800

08005df8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b08c      	sub	sp, #48	@ 0x30
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d101      	bne.n	8005e0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e3c8      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f000 8087 	beq.w	8005f26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e18:	4b88      	ldr	r3, [pc, #544]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005e1a:	691b      	ldr	r3, [r3, #16]
 8005e1c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005e22:	4b86      	ldr	r3, [pc, #536]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e26:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e2a:	2b10      	cmp	r3, #16
 8005e2c:	d007      	beq.n	8005e3e <HAL_RCC_OscConfig+0x46>
 8005e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e30:	2b18      	cmp	r3, #24
 8005e32:	d110      	bne.n	8005e56 <HAL_RCC_OscConfig+0x5e>
 8005e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e36:	f003 0303 	and.w	r3, r3, #3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d10b      	bne.n	8005e56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e3e:	4b7f      	ldr	r3, [pc, #508]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d06c      	beq.n	8005f24 <HAL_RCC_OscConfig+0x12c>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d168      	bne.n	8005f24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e3a2      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e5e:	d106      	bne.n	8005e6e <HAL_RCC_OscConfig+0x76>
 8005e60:	4b76      	ldr	r3, [pc, #472]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a75      	ldr	r2, [pc, #468]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005e66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e6a:	6013      	str	r3, [r2, #0]
 8005e6c:	e02e      	b.n	8005ecc <HAL_RCC_OscConfig+0xd4>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d10c      	bne.n	8005e90 <HAL_RCC_OscConfig+0x98>
 8005e76:	4b71      	ldr	r3, [pc, #452]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a70      	ldr	r2, [pc, #448]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005e7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e80:	6013      	str	r3, [r2, #0]
 8005e82:	4b6e      	ldr	r3, [pc, #440]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a6d      	ldr	r2, [pc, #436]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005e88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e8c:	6013      	str	r3, [r2, #0]
 8005e8e:	e01d      	b.n	8005ecc <HAL_RCC_OscConfig+0xd4>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e98:	d10c      	bne.n	8005eb4 <HAL_RCC_OscConfig+0xbc>
 8005e9a:	4b68      	ldr	r3, [pc, #416]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a67      	ldr	r2, [pc, #412]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005ea0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ea4:	6013      	str	r3, [r2, #0]
 8005ea6:	4b65      	ldr	r3, [pc, #404]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a64      	ldr	r2, [pc, #400]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005eac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005eb0:	6013      	str	r3, [r2, #0]
 8005eb2:	e00b      	b.n	8005ecc <HAL_RCC_OscConfig+0xd4>
 8005eb4:	4b61      	ldr	r3, [pc, #388]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a60      	ldr	r2, [pc, #384]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005eba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ebe:	6013      	str	r3, [r2, #0]
 8005ec0:	4b5e      	ldr	r3, [pc, #376]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a5d      	ldr	r2, [pc, #372]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005ec6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005eca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d013      	beq.n	8005efc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed4:	f7fb ff72 	bl	8001dbc <HAL_GetTick>
 8005ed8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005eda:	e008      	b.n	8005eee <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005edc:	f7fb ff6e 	bl	8001dbc <HAL_GetTick>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	2b64      	cmp	r3, #100	@ 0x64
 8005ee8:	d901      	bls.n	8005eee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e356      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005eee:	4b53      	ldr	r3, [pc, #332]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d0f0      	beq.n	8005edc <HAL_RCC_OscConfig+0xe4>
 8005efa:	e014      	b.n	8005f26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005efc:	f7fb ff5e 	bl	8001dbc <HAL_GetTick>
 8005f00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005f02:	e008      	b.n	8005f16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f04:	f7fb ff5a 	bl	8001dbc <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	2b64      	cmp	r3, #100	@ 0x64
 8005f10:	d901      	bls.n	8005f16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005f12:	2303      	movs	r3, #3
 8005f14:	e342      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005f16:	4b49      	ldr	r3, [pc, #292]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d1f0      	bne.n	8005f04 <HAL_RCC_OscConfig+0x10c>
 8005f22:	e000      	b.n	8005f26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0302 	and.w	r3, r3, #2
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f000 808c 	beq.w	800604c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f34:	4b41      	ldr	r3, [pc, #260]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005f36:	691b      	ldr	r3, [r3, #16]
 8005f38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f3c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005f3e:	4b3f      	ldr	r3, [pc, #252]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f42:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005f44:	6a3b      	ldr	r3, [r7, #32]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d007      	beq.n	8005f5a <HAL_RCC_OscConfig+0x162>
 8005f4a:	6a3b      	ldr	r3, [r7, #32]
 8005f4c:	2b18      	cmp	r3, #24
 8005f4e:	d137      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x1c8>
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	f003 0303 	and.w	r3, r3, #3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d132      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f5a:	4b38      	ldr	r3, [pc, #224]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0304 	and.w	r3, r3, #4
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d005      	beq.n	8005f72 <HAL_RCC_OscConfig+0x17a>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d101      	bne.n	8005f72 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e314      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005f72:	4b32      	ldr	r3, [pc, #200]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f023 0219 	bic.w	r2, r3, #25
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	492f      	ldr	r1, [pc, #188]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005f80:	4313      	orrs	r3, r2
 8005f82:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f84:	f7fb ff1a 	bl	8001dbc <HAL_GetTick>
 8005f88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f8a:	e008      	b.n	8005f9e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f8c:	f7fb ff16 	bl	8001dbc <HAL_GetTick>
 8005f90:	4602      	mov	r2, r0
 8005f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d901      	bls.n	8005f9e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e2fe      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f9e:	4b27      	ldr	r3, [pc, #156]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0304 	and.w	r3, r3, #4
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d0f0      	beq.n	8005f8c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005faa:	4b24      	ldr	r3, [pc, #144]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	061b      	lsls	r3, r3, #24
 8005fb8:	4920      	ldr	r1, [pc, #128]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005fbe:	e045      	b.n	800604c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d026      	beq.n	8006016 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005fc8:	4b1c      	ldr	r3, [pc, #112]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f023 0219 	bic.w	r2, r3, #25
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	4919      	ldr	r1, [pc, #100]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fda:	f7fb feef 	bl	8001dbc <HAL_GetTick>
 8005fde:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005fe0:	e008      	b.n	8005ff4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fe2:	f7fb feeb 	bl	8001dbc <HAL_GetTick>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d901      	bls.n	8005ff4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	e2d3      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ff4:	4b11      	ldr	r3, [pc, #68]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 0304 	and.w	r3, r3, #4
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d0f0      	beq.n	8005fe2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006000:	4b0e      	ldr	r3, [pc, #56]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	691b      	ldr	r3, [r3, #16]
 800600c:	061b      	lsls	r3, r3, #24
 800600e:	490b      	ldr	r1, [pc, #44]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8006010:	4313      	orrs	r3, r2
 8006012:	604b      	str	r3, [r1, #4]
 8006014:	e01a      	b.n	800604c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006016:	4b09      	ldr	r3, [pc, #36]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a08      	ldr	r2, [pc, #32]	@ (800603c <HAL_RCC_OscConfig+0x244>)
 800601c:	f023 0301 	bic.w	r3, r3, #1
 8006020:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006022:	f7fb fecb 	bl	8001dbc <HAL_GetTick>
 8006026:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006028:	e00a      	b.n	8006040 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800602a:	f7fb fec7 	bl	8001dbc <HAL_GetTick>
 800602e:	4602      	mov	r2, r0
 8006030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006032:	1ad3      	subs	r3, r2, r3
 8006034:	2b02      	cmp	r3, #2
 8006036:	d903      	bls.n	8006040 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006038:	2303      	movs	r3, #3
 800603a:	e2af      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
 800603c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006040:	4b96      	ldr	r3, [pc, #600]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f003 0304 	and.w	r3, r3, #4
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1ee      	bne.n	800602a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0310 	and.w	r3, r3, #16
 8006054:	2b00      	cmp	r3, #0
 8006056:	d06a      	beq.n	800612e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006058:	4b90      	ldr	r3, [pc, #576]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 800605a:	691b      	ldr	r3, [r3, #16]
 800605c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006060:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006062:	4b8e      	ldr	r3, [pc, #568]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006066:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	2b08      	cmp	r3, #8
 800606c:	d007      	beq.n	800607e <HAL_RCC_OscConfig+0x286>
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	2b18      	cmp	r3, #24
 8006072:	d11b      	bne.n	80060ac <HAL_RCC_OscConfig+0x2b4>
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	f003 0303 	and.w	r3, r3, #3
 800607a:	2b01      	cmp	r3, #1
 800607c:	d116      	bne.n	80060ac <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800607e:	4b87      	ldr	r3, [pc, #540]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006086:	2b00      	cmp	r3, #0
 8006088:	d005      	beq.n	8006096 <HAL_RCC_OscConfig+0x29e>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	69db      	ldr	r3, [r3, #28]
 800608e:	2b80      	cmp	r3, #128	@ 0x80
 8006090:	d001      	beq.n	8006096 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e282      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006096:	4b81      	ldr	r3, [pc, #516]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a1b      	ldr	r3, [r3, #32]
 80060a2:	061b      	lsls	r3, r3, #24
 80060a4:	497d      	ldr	r1, [pc, #500]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80060aa:	e040      	b.n	800612e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	69db      	ldr	r3, [r3, #28]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d023      	beq.n	80060fc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80060b4:	4b79      	ldr	r3, [pc, #484]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a78      	ldr	r2, [pc, #480]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80060ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060c0:	f7fb fe7c 	bl	8001dbc <HAL_GetTick>
 80060c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060c6:	e008      	b.n	80060da <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80060c8:	f7fb fe78 	bl	8001dbc <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d901      	bls.n	80060da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e260      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060da:	4b70      	ldr	r3, [pc, #448]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d0f0      	beq.n	80060c8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80060e6:	4b6d      	ldr	r3, [pc, #436]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a1b      	ldr	r3, [r3, #32]
 80060f2:	061b      	lsls	r3, r3, #24
 80060f4:	4969      	ldr	r1, [pc, #420]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	60cb      	str	r3, [r1, #12]
 80060fa:	e018      	b.n	800612e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80060fc:	4b67      	ldr	r3, [pc, #412]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a66      	ldr	r2, [pc, #408]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006102:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006106:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006108:	f7fb fe58 	bl	8001dbc <HAL_GetTick>
 800610c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800610e:	e008      	b.n	8006122 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006110:	f7fb fe54 	bl	8001dbc <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	2b02      	cmp	r3, #2
 800611c:	d901      	bls.n	8006122 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e23c      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006122:	4b5e      	ldr	r3, [pc, #376]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800612a:	2b00      	cmp	r3, #0
 800612c:	d1f0      	bne.n	8006110 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 0308 	and.w	r3, r3, #8
 8006136:	2b00      	cmp	r3, #0
 8006138:	d036      	beq.n	80061a8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	695b      	ldr	r3, [r3, #20]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d019      	beq.n	8006176 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006142:	4b56      	ldr	r3, [pc, #344]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006146:	4a55      	ldr	r2, [pc, #340]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006148:	f043 0301 	orr.w	r3, r3, #1
 800614c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800614e:	f7fb fe35 	bl	8001dbc <HAL_GetTick>
 8006152:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006154:	e008      	b.n	8006168 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006156:	f7fb fe31 	bl	8001dbc <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	2b02      	cmp	r3, #2
 8006162:	d901      	bls.n	8006168 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006164:	2303      	movs	r3, #3
 8006166:	e219      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006168:	4b4c      	ldr	r3, [pc, #304]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 800616a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800616c:	f003 0302 	and.w	r3, r3, #2
 8006170:	2b00      	cmp	r3, #0
 8006172:	d0f0      	beq.n	8006156 <HAL_RCC_OscConfig+0x35e>
 8006174:	e018      	b.n	80061a8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006176:	4b49      	ldr	r3, [pc, #292]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006178:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800617a:	4a48      	ldr	r2, [pc, #288]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 800617c:	f023 0301 	bic.w	r3, r3, #1
 8006180:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006182:	f7fb fe1b 	bl	8001dbc <HAL_GetTick>
 8006186:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006188:	e008      	b.n	800619c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800618a:	f7fb fe17 	bl	8001dbc <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	2b02      	cmp	r3, #2
 8006196:	d901      	bls.n	800619c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8006198:	2303      	movs	r3, #3
 800619a:	e1ff      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800619c:	4b3f      	ldr	r3, [pc, #252]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 800619e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061a0:	f003 0302 	and.w	r3, r3, #2
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1f0      	bne.n	800618a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0320 	and.w	r3, r3, #32
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d036      	beq.n	8006222 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	699b      	ldr	r3, [r3, #24]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d019      	beq.n	80061f0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80061bc:	4b37      	ldr	r3, [pc, #220]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a36      	ldr	r2, [pc, #216]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80061c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80061c6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80061c8:	f7fb fdf8 	bl	8001dbc <HAL_GetTick>
 80061cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80061ce:	e008      	b.n	80061e2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061d0:	f7fb fdf4 	bl	8001dbc <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	2b02      	cmp	r3, #2
 80061dc:	d901      	bls.n	80061e2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e1dc      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80061e2:	4b2e      	ldr	r3, [pc, #184]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d0f0      	beq.n	80061d0 <HAL_RCC_OscConfig+0x3d8>
 80061ee:	e018      	b.n	8006222 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80061f0:	4b2a      	ldr	r3, [pc, #168]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a29      	ldr	r2, [pc, #164]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 80061f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061fa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80061fc:	f7fb fdde 	bl	8001dbc <HAL_GetTick>
 8006200:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006202:	e008      	b.n	8006216 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006204:	f7fb fdda 	bl	8001dbc <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e1c2      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006216:	4b21      	ldr	r3, [pc, #132]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1f0      	bne.n	8006204 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 0304 	and.w	r3, r3, #4
 800622a:	2b00      	cmp	r3, #0
 800622c:	f000 8086 	beq.w	800633c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006230:	4b1b      	ldr	r3, [pc, #108]	@ (80062a0 <HAL_RCC_OscConfig+0x4a8>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a1a      	ldr	r2, [pc, #104]	@ (80062a0 <HAL_RCC_OscConfig+0x4a8>)
 8006236:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800623a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800623c:	f7fb fdbe 	bl	8001dbc <HAL_GetTick>
 8006240:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006242:	e008      	b.n	8006256 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006244:	f7fb fdba 	bl	8001dbc <HAL_GetTick>
 8006248:	4602      	mov	r2, r0
 800624a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	2b64      	cmp	r3, #100	@ 0x64
 8006250:	d901      	bls.n	8006256 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e1a2      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006256:	4b12      	ldr	r3, [pc, #72]	@ (80062a0 <HAL_RCC_OscConfig+0x4a8>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800625e:	2b00      	cmp	r3, #0
 8006260:	d0f0      	beq.n	8006244 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	2b01      	cmp	r3, #1
 8006268:	d106      	bne.n	8006278 <HAL_RCC_OscConfig+0x480>
 800626a:	4b0c      	ldr	r3, [pc, #48]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 800626c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800626e:	4a0b      	ldr	r2, [pc, #44]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006270:	f043 0301 	orr.w	r3, r3, #1
 8006274:	6713      	str	r3, [r2, #112]	@ 0x70
 8006276:	e032      	b.n	80062de <HAL_RCC_OscConfig+0x4e6>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d111      	bne.n	80062a4 <HAL_RCC_OscConfig+0x4ac>
 8006280:	4b06      	ldr	r3, [pc, #24]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006284:	4a05      	ldr	r2, [pc, #20]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006286:	f023 0301 	bic.w	r3, r3, #1
 800628a:	6713      	str	r3, [r2, #112]	@ 0x70
 800628c:	4b03      	ldr	r3, [pc, #12]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 800628e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006290:	4a02      	ldr	r2, [pc, #8]	@ (800629c <HAL_RCC_OscConfig+0x4a4>)
 8006292:	f023 0304 	bic.w	r3, r3, #4
 8006296:	6713      	str	r3, [r2, #112]	@ 0x70
 8006298:	e021      	b.n	80062de <HAL_RCC_OscConfig+0x4e6>
 800629a:	bf00      	nop
 800629c:	58024400 	.word	0x58024400
 80062a0:	58024800 	.word	0x58024800
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	2b05      	cmp	r3, #5
 80062aa:	d10c      	bne.n	80062c6 <HAL_RCC_OscConfig+0x4ce>
 80062ac:	4b83      	ldr	r3, [pc, #524]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80062ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062b0:	4a82      	ldr	r2, [pc, #520]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80062b2:	f043 0304 	orr.w	r3, r3, #4
 80062b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80062b8:	4b80      	ldr	r3, [pc, #512]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80062ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062bc:	4a7f      	ldr	r2, [pc, #508]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80062be:	f043 0301 	orr.w	r3, r3, #1
 80062c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80062c4:	e00b      	b.n	80062de <HAL_RCC_OscConfig+0x4e6>
 80062c6:	4b7d      	ldr	r3, [pc, #500]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80062c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062ca:	4a7c      	ldr	r2, [pc, #496]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80062cc:	f023 0301 	bic.w	r3, r3, #1
 80062d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80062d2:	4b7a      	ldr	r3, [pc, #488]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80062d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062d6:	4a79      	ldr	r2, [pc, #484]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80062d8:	f023 0304 	bic.w	r3, r3, #4
 80062dc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d015      	beq.n	8006312 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062e6:	f7fb fd69 	bl	8001dbc <HAL_GetTick>
 80062ea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062ec:	e00a      	b.n	8006304 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062ee:	f7fb fd65 	bl	8001dbc <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d901      	bls.n	8006304 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e14b      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006304:	4b6d      	ldr	r3, [pc, #436]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006306:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006308:	f003 0302 	and.w	r3, r3, #2
 800630c:	2b00      	cmp	r3, #0
 800630e:	d0ee      	beq.n	80062ee <HAL_RCC_OscConfig+0x4f6>
 8006310:	e014      	b.n	800633c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006312:	f7fb fd53 	bl	8001dbc <HAL_GetTick>
 8006316:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006318:	e00a      	b.n	8006330 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800631a:	f7fb fd4f 	bl	8001dbc <HAL_GetTick>
 800631e:	4602      	mov	r2, r0
 8006320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006328:	4293      	cmp	r3, r2
 800632a:	d901      	bls.n	8006330 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800632c:	2303      	movs	r3, #3
 800632e:	e135      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006330:	4b62      	ldr	r3, [pc, #392]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006334:	f003 0302 	and.w	r3, r3, #2
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1ee      	bne.n	800631a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 812a 	beq.w	800659a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006346:	4b5d      	ldr	r3, [pc, #372]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800634e:	2b18      	cmp	r3, #24
 8006350:	f000 80ba 	beq.w	80064c8 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006358:	2b02      	cmp	r3, #2
 800635a:	f040 8095 	bne.w	8006488 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800635e:	4b57      	ldr	r3, [pc, #348]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a56      	ldr	r2, [pc, #344]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006364:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006368:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800636a:	f7fb fd27 	bl	8001dbc <HAL_GetTick>
 800636e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006370:	e008      	b.n	8006384 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006372:	f7fb fd23 	bl	8001dbc <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	2b02      	cmp	r3, #2
 800637e:	d901      	bls.n	8006384 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8006380:	2303      	movs	r3, #3
 8006382:	e10b      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006384:	4b4d      	ldr	r3, [pc, #308]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800638c:	2b00      	cmp	r3, #0
 800638e:	d1f0      	bne.n	8006372 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006390:	4b4a      	ldr	r3, [pc, #296]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006392:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006394:	4b4a      	ldr	r3, [pc, #296]	@ (80064c0 <HAL_RCC_OscConfig+0x6c8>)
 8006396:	4013      	ands	r3, r2
 8006398:	687a      	ldr	r2, [r7, #4]
 800639a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800639c:	687a      	ldr	r2, [r7, #4]
 800639e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80063a0:	0112      	lsls	r2, r2, #4
 80063a2:	430a      	orrs	r2, r1
 80063a4:	4945      	ldr	r1, [pc, #276]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80063a6:	4313      	orrs	r3, r2
 80063a8:	628b      	str	r3, [r1, #40]	@ 0x28
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ae:	3b01      	subs	r3, #1
 80063b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063b8:	3b01      	subs	r3, #1
 80063ba:	025b      	lsls	r3, r3, #9
 80063bc:	b29b      	uxth	r3, r3
 80063be:	431a      	orrs	r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c4:	3b01      	subs	r3, #1
 80063c6:	041b      	lsls	r3, r3, #16
 80063c8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80063cc:	431a      	orrs	r2, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063d2:	3b01      	subs	r3, #1
 80063d4:	061b      	lsls	r3, r3, #24
 80063d6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80063da:	4938      	ldr	r1, [pc, #224]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80063dc:	4313      	orrs	r3, r2
 80063de:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80063e0:	4b36      	ldr	r3, [pc, #216]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80063e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063e4:	4a35      	ldr	r2, [pc, #212]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80063e6:	f023 0301 	bic.w	r3, r3, #1
 80063ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80063ec:	4b33      	ldr	r3, [pc, #204]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80063ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063f0:	4b34      	ldr	r3, [pc, #208]	@ (80064c4 <HAL_RCC_OscConfig+0x6cc>)
 80063f2:	4013      	ands	r3, r2
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80063f8:	00d2      	lsls	r2, r2, #3
 80063fa:	4930      	ldr	r1, [pc, #192]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80063fc:	4313      	orrs	r3, r2
 80063fe:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006400:	4b2e      	ldr	r3, [pc, #184]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006404:	f023 020c 	bic.w	r2, r3, #12
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640c:	492b      	ldr	r1, [pc, #172]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 800640e:	4313      	orrs	r3, r2
 8006410:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006412:	4b2a      	ldr	r3, [pc, #168]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006416:	f023 0202 	bic.w	r2, r3, #2
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800641e:	4927      	ldr	r1, [pc, #156]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006420:	4313      	orrs	r3, r2
 8006422:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006424:	4b25      	ldr	r3, [pc, #148]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006428:	4a24      	ldr	r2, [pc, #144]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 800642a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800642e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006430:	4b22      	ldr	r3, [pc, #136]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006434:	4a21      	ldr	r2, [pc, #132]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006436:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800643a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800643c:	4b1f      	ldr	r3, [pc, #124]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 800643e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006440:	4a1e      	ldr	r2, [pc, #120]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006442:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006446:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006448:	4b1c      	ldr	r3, [pc, #112]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 800644a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800644c:	4a1b      	ldr	r2, [pc, #108]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 800644e:	f043 0301 	orr.w	r3, r3, #1
 8006452:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006454:	4b19      	ldr	r3, [pc, #100]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a18      	ldr	r2, [pc, #96]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 800645a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800645e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006460:	f7fb fcac 	bl	8001dbc <HAL_GetTick>
 8006464:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006466:	e008      	b.n	800647a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006468:	f7fb fca8 	bl	8001dbc <HAL_GetTick>
 800646c:	4602      	mov	r2, r0
 800646e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006470:	1ad3      	subs	r3, r2, r3
 8006472:	2b02      	cmp	r3, #2
 8006474:	d901      	bls.n	800647a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006476:	2303      	movs	r3, #3
 8006478:	e090      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800647a:	4b10      	ldr	r3, [pc, #64]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006482:	2b00      	cmp	r3, #0
 8006484:	d0f0      	beq.n	8006468 <HAL_RCC_OscConfig+0x670>
 8006486:	e088      	b.n	800659a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006488:	4b0c      	ldr	r3, [pc, #48]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a0b      	ldr	r2, [pc, #44]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 800648e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006492:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006494:	f7fb fc92 	bl	8001dbc <HAL_GetTick>
 8006498:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800649a:	e008      	b.n	80064ae <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800649c:	f7fb fc8e 	bl	8001dbc <HAL_GetTick>
 80064a0:	4602      	mov	r2, r0
 80064a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a4:	1ad3      	subs	r3, r2, r3
 80064a6:	2b02      	cmp	r3, #2
 80064a8:	d901      	bls.n	80064ae <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80064aa:	2303      	movs	r3, #3
 80064ac:	e076      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80064ae:	4b03      	ldr	r3, [pc, #12]	@ (80064bc <HAL_RCC_OscConfig+0x6c4>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d1f0      	bne.n	800649c <HAL_RCC_OscConfig+0x6a4>
 80064ba:	e06e      	b.n	800659a <HAL_RCC_OscConfig+0x7a2>
 80064bc:	58024400 	.word	0x58024400
 80064c0:	fffffc0c 	.word	0xfffffc0c
 80064c4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80064c8:	4b36      	ldr	r3, [pc, #216]	@ (80065a4 <HAL_RCC_OscConfig+0x7ac>)
 80064ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064cc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80064ce:	4b35      	ldr	r3, [pc, #212]	@ (80065a4 <HAL_RCC_OscConfig+0x7ac>)
 80064d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d031      	beq.n	8006540 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	f003 0203 	and.w	r2, r3, #3
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064e6:	429a      	cmp	r2, r3
 80064e8:	d12a      	bne.n	8006540 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	091b      	lsrs	r3, r3, #4
 80064ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d122      	bne.n	8006540 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006504:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006506:	429a      	cmp	r2, r3
 8006508:	d11a      	bne.n	8006540 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	0a5b      	lsrs	r3, r3, #9
 800650e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006516:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006518:	429a      	cmp	r2, r3
 800651a:	d111      	bne.n	8006540 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	0c1b      	lsrs	r3, r3, #16
 8006520:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006528:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800652a:	429a      	cmp	r2, r3
 800652c:	d108      	bne.n	8006540 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	0e1b      	lsrs	r3, r3, #24
 8006532:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800653a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800653c:	429a      	cmp	r2, r3
 800653e:	d001      	beq.n	8006544 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e02b      	b.n	800659c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006544:	4b17      	ldr	r3, [pc, #92]	@ (80065a4 <HAL_RCC_OscConfig+0x7ac>)
 8006546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006548:	08db      	lsrs	r3, r3, #3
 800654a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800654e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006554:	693a      	ldr	r2, [r7, #16]
 8006556:	429a      	cmp	r2, r3
 8006558:	d01f      	beq.n	800659a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800655a:	4b12      	ldr	r3, [pc, #72]	@ (80065a4 <HAL_RCC_OscConfig+0x7ac>)
 800655c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800655e:	4a11      	ldr	r2, [pc, #68]	@ (80065a4 <HAL_RCC_OscConfig+0x7ac>)
 8006560:	f023 0301 	bic.w	r3, r3, #1
 8006564:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006566:	f7fb fc29 	bl	8001dbc <HAL_GetTick>
 800656a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800656c:	bf00      	nop
 800656e:	f7fb fc25 	bl	8001dbc <HAL_GetTick>
 8006572:	4602      	mov	r2, r0
 8006574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006576:	4293      	cmp	r3, r2
 8006578:	d0f9      	beq.n	800656e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800657a:	4b0a      	ldr	r3, [pc, #40]	@ (80065a4 <HAL_RCC_OscConfig+0x7ac>)
 800657c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800657e:	4b0a      	ldr	r3, [pc, #40]	@ (80065a8 <HAL_RCC_OscConfig+0x7b0>)
 8006580:	4013      	ands	r3, r2
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006586:	00d2      	lsls	r2, r2, #3
 8006588:	4906      	ldr	r1, [pc, #24]	@ (80065a4 <HAL_RCC_OscConfig+0x7ac>)
 800658a:	4313      	orrs	r3, r2
 800658c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800658e:	4b05      	ldr	r3, [pc, #20]	@ (80065a4 <HAL_RCC_OscConfig+0x7ac>)
 8006590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006592:	4a04      	ldr	r2, [pc, #16]	@ (80065a4 <HAL_RCC_OscConfig+0x7ac>)
 8006594:	f043 0301 	orr.w	r3, r3, #1
 8006598:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3730      	adds	r7, #48	@ 0x30
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}
 80065a4:	58024400 	.word	0x58024400
 80065a8:	ffff0007 	.word	0xffff0007

080065ac <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b086      	sub	sp, #24
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d101      	bne.n	80065c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e19c      	b.n	80068fa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80065c0:	4b8a      	ldr	r3, [pc, #552]	@ (80067ec <HAL_RCC_ClockConfig+0x240>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 030f 	and.w	r3, r3, #15
 80065c8:	683a      	ldr	r2, [r7, #0]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d910      	bls.n	80065f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065ce:	4b87      	ldr	r3, [pc, #540]	@ (80067ec <HAL_RCC_ClockConfig+0x240>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f023 020f 	bic.w	r2, r3, #15
 80065d6:	4985      	ldr	r1, [pc, #532]	@ (80067ec <HAL_RCC_ClockConfig+0x240>)
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	4313      	orrs	r3, r2
 80065dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065de:	4b83      	ldr	r3, [pc, #524]	@ (80067ec <HAL_RCC_ClockConfig+0x240>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 030f 	and.w	r3, r3, #15
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d001      	beq.n	80065f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80065ec:	2301      	movs	r3, #1
 80065ee:	e184      	b.n	80068fa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0304 	and.w	r3, r3, #4
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d010      	beq.n	800661e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	691a      	ldr	r2, [r3, #16]
 8006600:	4b7b      	ldr	r3, [pc, #492]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 8006602:	699b      	ldr	r3, [r3, #24]
 8006604:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006608:	429a      	cmp	r2, r3
 800660a:	d908      	bls.n	800661e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800660c:	4b78      	ldr	r3, [pc, #480]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 800660e:	699b      	ldr	r3, [r3, #24]
 8006610:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	691b      	ldr	r3, [r3, #16]
 8006618:	4975      	ldr	r1, [pc, #468]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 800661a:	4313      	orrs	r3, r2
 800661c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f003 0308 	and.w	r3, r3, #8
 8006626:	2b00      	cmp	r3, #0
 8006628:	d010      	beq.n	800664c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	695a      	ldr	r2, [r3, #20]
 800662e:	4b70      	ldr	r3, [pc, #448]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 8006630:	69db      	ldr	r3, [r3, #28]
 8006632:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006636:	429a      	cmp	r2, r3
 8006638:	d908      	bls.n	800664c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800663a:	4b6d      	ldr	r3, [pc, #436]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	496a      	ldr	r1, [pc, #424]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 8006648:	4313      	orrs	r3, r2
 800664a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f003 0310 	and.w	r3, r3, #16
 8006654:	2b00      	cmp	r3, #0
 8006656:	d010      	beq.n	800667a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	699a      	ldr	r2, [r3, #24]
 800665c:	4b64      	ldr	r3, [pc, #400]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 800665e:	69db      	ldr	r3, [r3, #28]
 8006660:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006664:	429a      	cmp	r2, r3
 8006666:	d908      	bls.n	800667a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006668:	4b61      	ldr	r3, [pc, #388]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 800666a:	69db      	ldr	r3, [r3, #28]
 800666c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	699b      	ldr	r3, [r3, #24]
 8006674:	495e      	ldr	r1, [pc, #376]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 8006676:	4313      	orrs	r3, r2
 8006678:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0320 	and.w	r3, r3, #32
 8006682:	2b00      	cmp	r3, #0
 8006684:	d010      	beq.n	80066a8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	69da      	ldr	r2, [r3, #28]
 800668a:	4b59      	ldr	r3, [pc, #356]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 800668c:	6a1b      	ldr	r3, [r3, #32]
 800668e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006692:	429a      	cmp	r2, r3
 8006694:	d908      	bls.n	80066a8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006696:	4b56      	ldr	r3, [pc, #344]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	69db      	ldr	r3, [r3, #28]
 80066a2:	4953      	ldr	r1, [pc, #332]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 80066a4:	4313      	orrs	r3, r2
 80066a6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0302 	and.w	r3, r3, #2
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d010      	beq.n	80066d6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	68da      	ldr	r2, [r3, #12]
 80066b8:	4b4d      	ldr	r3, [pc, #308]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 80066ba:	699b      	ldr	r3, [r3, #24]
 80066bc:	f003 030f 	and.w	r3, r3, #15
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d908      	bls.n	80066d6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066c4:	4b4a      	ldr	r3, [pc, #296]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	f023 020f 	bic.w	r2, r3, #15
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	4947      	ldr	r1, [pc, #284]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 80066d2:	4313      	orrs	r3, r2
 80066d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0301 	and.w	r3, r3, #1
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d055      	beq.n	800678e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80066e2:	4b43      	ldr	r3, [pc, #268]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	4940      	ldr	r1, [pc, #256]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 80066f0:	4313      	orrs	r3, r2
 80066f2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d107      	bne.n	800670c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066fc:	4b3c      	ldr	r3, [pc, #240]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d121      	bne.n	800674c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e0f6      	b.n	80068fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	2b03      	cmp	r3, #3
 8006712:	d107      	bne.n	8006724 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006714:	4b36      	ldr	r3, [pc, #216]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800671c:	2b00      	cmp	r3, #0
 800671e:	d115      	bne.n	800674c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e0ea      	b.n	80068fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	2b01      	cmp	r3, #1
 800672a:	d107      	bne.n	800673c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800672c:	4b30      	ldr	r3, [pc, #192]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006734:	2b00      	cmp	r3, #0
 8006736:	d109      	bne.n	800674c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	e0de      	b.n	80068fa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800673c:	4b2c      	ldr	r3, [pc, #176]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 0304 	and.w	r3, r3, #4
 8006744:	2b00      	cmp	r3, #0
 8006746:	d101      	bne.n	800674c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e0d6      	b.n	80068fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800674c:	4b28      	ldr	r3, [pc, #160]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 800674e:	691b      	ldr	r3, [r3, #16]
 8006750:	f023 0207 	bic.w	r2, r3, #7
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	4925      	ldr	r1, [pc, #148]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 800675a:	4313      	orrs	r3, r2
 800675c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800675e:	f7fb fb2d 	bl	8001dbc <HAL_GetTick>
 8006762:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006764:	e00a      	b.n	800677c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006766:	f7fb fb29 	bl	8001dbc <HAL_GetTick>
 800676a:	4602      	mov	r2, r0
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	1ad3      	subs	r3, r2, r3
 8006770:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006774:	4293      	cmp	r3, r2
 8006776:	d901      	bls.n	800677c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006778:	2303      	movs	r3, #3
 800677a:	e0be      	b.n	80068fa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800677c:	4b1c      	ldr	r3, [pc, #112]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	00db      	lsls	r3, r3, #3
 800678a:	429a      	cmp	r2, r3
 800678c:	d1eb      	bne.n	8006766 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 0302 	and.w	r3, r3, #2
 8006796:	2b00      	cmp	r3, #0
 8006798:	d010      	beq.n	80067bc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	68da      	ldr	r2, [r3, #12]
 800679e:	4b14      	ldr	r3, [pc, #80]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	f003 030f 	and.w	r3, r3, #15
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d208      	bcs.n	80067bc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067aa:	4b11      	ldr	r3, [pc, #68]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 80067ac:	699b      	ldr	r3, [r3, #24]
 80067ae:	f023 020f 	bic.w	r2, r3, #15
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	490e      	ldr	r1, [pc, #56]	@ (80067f0 <HAL_RCC_ClockConfig+0x244>)
 80067b8:	4313      	orrs	r3, r2
 80067ba:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80067bc:	4b0b      	ldr	r3, [pc, #44]	@ (80067ec <HAL_RCC_ClockConfig+0x240>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 030f 	and.w	r3, r3, #15
 80067c4:	683a      	ldr	r2, [r7, #0]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d214      	bcs.n	80067f4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067ca:	4b08      	ldr	r3, [pc, #32]	@ (80067ec <HAL_RCC_ClockConfig+0x240>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f023 020f 	bic.w	r2, r3, #15
 80067d2:	4906      	ldr	r1, [pc, #24]	@ (80067ec <HAL_RCC_ClockConfig+0x240>)
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067da:	4b04      	ldr	r3, [pc, #16]	@ (80067ec <HAL_RCC_ClockConfig+0x240>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 030f 	and.w	r3, r3, #15
 80067e2:	683a      	ldr	r2, [r7, #0]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d005      	beq.n	80067f4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	e086      	b.n	80068fa <HAL_RCC_ClockConfig+0x34e>
 80067ec:	52002000 	.word	0x52002000
 80067f0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 0304 	and.w	r3, r3, #4
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d010      	beq.n	8006822 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	691a      	ldr	r2, [r3, #16]
 8006804:	4b3f      	ldr	r3, [pc, #252]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 8006806:	699b      	ldr	r3, [r3, #24]
 8006808:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800680c:	429a      	cmp	r2, r3
 800680e:	d208      	bcs.n	8006822 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006810:	4b3c      	ldr	r3, [pc, #240]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 8006812:	699b      	ldr	r3, [r3, #24]
 8006814:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	691b      	ldr	r3, [r3, #16]
 800681c:	4939      	ldr	r1, [pc, #228]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 800681e:	4313      	orrs	r3, r2
 8006820:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0308 	and.w	r3, r3, #8
 800682a:	2b00      	cmp	r3, #0
 800682c:	d010      	beq.n	8006850 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	695a      	ldr	r2, [r3, #20]
 8006832:	4b34      	ldr	r3, [pc, #208]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 8006834:	69db      	ldr	r3, [r3, #28]
 8006836:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800683a:	429a      	cmp	r2, r3
 800683c:	d208      	bcs.n	8006850 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800683e:	4b31      	ldr	r3, [pc, #196]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 8006840:	69db      	ldr	r3, [r3, #28]
 8006842:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	492e      	ldr	r1, [pc, #184]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 800684c:	4313      	orrs	r3, r2
 800684e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 0310 	and.w	r3, r3, #16
 8006858:	2b00      	cmp	r3, #0
 800685a:	d010      	beq.n	800687e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	699a      	ldr	r2, [r3, #24]
 8006860:	4b28      	ldr	r3, [pc, #160]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 8006862:	69db      	ldr	r3, [r3, #28]
 8006864:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006868:	429a      	cmp	r2, r3
 800686a:	d208      	bcs.n	800687e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800686c:	4b25      	ldr	r3, [pc, #148]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 800686e:	69db      	ldr	r3, [r3, #28]
 8006870:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	699b      	ldr	r3, [r3, #24]
 8006878:	4922      	ldr	r1, [pc, #136]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 800687a:	4313      	orrs	r3, r2
 800687c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0320 	and.w	r3, r3, #32
 8006886:	2b00      	cmp	r3, #0
 8006888:	d010      	beq.n	80068ac <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	69da      	ldr	r2, [r3, #28]
 800688e:	4b1d      	ldr	r3, [pc, #116]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 8006890:	6a1b      	ldr	r3, [r3, #32]
 8006892:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006896:	429a      	cmp	r2, r3
 8006898:	d208      	bcs.n	80068ac <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800689a:	4b1a      	ldr	r3, [pc, #104]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	69db      	ldr	r3, [r3, #28]
 80068a6:	4917      	ldr	r1, [pc, #92]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 80068a8:	4313      	orrs	r3, r2
 80068aa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80068ac:	f000 f834 	bl	8006918 <HAL_RCC_GetSysClockFreq>
 80068b0:	4602      	mov	r2, r0
 80068b2:	4b14      	ldr	r3, [pc, #80]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 80068b4:	699b      	ldr	r3, [r3, #24]
 80068b6:	0a1b      	lsrs	r3, r3, #8
 80068b8:	f003 030f 	and.w	r3, r3, #15
 80068bc:	4912      	ldr	r1, [pc, #72]	@ (8006908 <HAL_RCC_ClockConfig+0x35c>)
 80068be:	5ccb      	ldrb	r3, [r1, r3]
 80068c0:	f003 031f 	and.w	r3, r3, #31
 80068c4:	fa22 f303 	lsr.w	r3, r2, r3
 80068c8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80068ca:	4b0e      	ldr	r3, [pc, #56]	@ (8006904 <HAL_RCC_ClockConfig+0x358>)
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	f003 030f 	and.w	r3, r3, #15
 80068d2:	4a0d      	ldr	r2, [pc, #52]	@ (8006908 <HAL_RCC_ClockConfig+0x35c>)
 80068d4:	5cd3      	ldrb	r3, [r2, r3]
 80068d6:	f003 031f 	and.w	r3, r3, #31
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	fa22 f303 	lsr.w	r3, r2, r3
 80068e0:	4a0a      	ldr	r2, [pc, #40]	@ (800690c <HAL_RCC_ClockConfig+0x360>)
 80068e2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80068e4:	4a0a      	ldr	r2, [pc, #40]	@ (8006910 <HAL_RCC_ClockConfig+0x364>)
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80068ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006914 <HAL_RCC_ClockConfig+0x368>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4618      	mov	r0, r3
 80068f0:	f7fa fea8 	bl	8001644 <HAL_InitTick>
 80068f4:	4603      	mov	r3, r0
 80068f6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80068f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3718      	adds	r7, #24
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	58024400 	.word	0x58024400
 8006908:	0801e37c 	.word	0x0801e37c
 800690c:	24004994 	.word	0x24004994
 8006910:	24004990 	.word	0x24004990
 8006914:	24004998 	.word	0x24004998

08006918 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006918:	b480      	push	{r7}
 800691a:	b089      	sub	sp, #36	@ 0x24
 800691c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800691e:	4bb3      	ldr	r3, [pc, #716]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006926:	2b18      	cmp	r3, #24
 8006928:	f200 8155 	bhi.w	8006bd6 <HAL_RCC_GetSysClockFreq+0x2be>
 800692c:	a201      	add	r2, pc, #4	@ (adr r2, 8006934 <HAL_RCC_GetSysClockFreq+0x1c>)
 800692e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006932:	bf00      	nop
 8006934:	08006999 	.word	0x08006999
 8006938:	08006bd7 	.word	0x08006bd7
 800693c:	08006bd7 	.word	0x08006bd7
 8006940:	08006bd7 	.word	0x08006bd7
 8006944:	08006bd7 	.word	0x08006bd7
 8006948:	08006bd7 	.word	0x08006bd7
 800694c:	08006bd7 	.word	0x08006bd7
 8006950:	08006bd7 	.word	0x08006bd7
 8006954:	080069bf 	.word	0x080069bf
 8006958:	08006bd7 	.word	0x08006bd7
 800695c:	08006bd7 	.word	0x08006bd7
 8006960:	08006bd7 	.word	0x08006bd7
 8006964:	08006bd7 	.word	0x08006bd7
 8006968:	08006bd7 	.word	0x08006bd7
 800696c:	08006bd7 	.word	0x08006bd7
 8006970:	08006bd7 	.word	0x08006bd7
 8006974:	080069c5 	.word	0x080069c5
 8006978:	08006bd7 	.word	0x08006bd7
 800697c:	08006bd7 	.word	0x08006bd7
 8006980:	08006bd7 	.word	0x08006bd7
 8006984:	08006bd7 	.word	0x08006bd7
 8006988:	08006bd7 	.word	0x08006bd7
 800698c:	08006bd7 	.word	0x08006bd7
 8006990:	08006bd7 	.word	0x08006bd7
 8006994:	080069cb 	.word	0x080069cb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006998:	4b94      	ldr	r3, [pc, #592]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0320 	and.w	r3, r3, #32
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d009      	beq.n	80069b8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069a4:	4b91      	ldr	r3, [pc, #580]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	08db      	lsrs	r3, r3, #3
 80069aa:	f003 0303 	and.w	r3, r3, #3
 80069ae:	4a90      	ldr	r2, [pc, #576]	@ (8006bf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80069b0:	fa22 f303 	lsr.w	r3, r2, r3
 80069b4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80069b6:	e111      	b.n	8006bdc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80069b8:	4b8d      	ldr	r3, [pc, #564]	@ (8006bf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80069ba:	61bb      	str	r3, [r7, #24]
      break;
 80069bc:	e10e      	b.n	8006bdc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80069be:	4b8d      	ldr	r3, [pc, #564]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80069c0:	61bb      	str	r3, [r7, #24]
      break;
 80069c2:	e10b      	b.n	8006bdc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80069c4:	4b8c      	ldr	r3, [pc, #560]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80069c6:	61bb      	str	r3, [r7, #24]
      break;
 80069c8:	e108      	b.n	8006bdc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069ca:	4b88      	ldr	r3, [pc, #544]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ce:	f003 0303 	and.w	r3, r3, #3
 80069d2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80069d4:	4b85      	ldr	r3, [pc, #532]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d8:	091b      	lsrs	r3, r3, #4
 80069da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80069de:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80069e0:	4b82      	ldr	r3, [pc, #520]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e4:	f003 0301 	and.w	r3, r3, #1
 80069e8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80069ea:	4b80      	ldr	r3, [pc, #512]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069ee:	08db      	lsrs	r3, r3, #3
 80069f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	fb02 f303 	mul.w	r3, r2, r3
 80069fa:	ee07 3a90 	vmov	s15, r3
 80069fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a02:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	f000 80e1 	beq.w	8006bd0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	2b02      	cmp	r3, #2
 8006a12:	f000 8083 	beq.w	8006b1c <HAL_RCC_GetSysClockFreq+0x204>
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	2b02      	cmp	r3, #2
 8006a1a:	f200 80a1 	bhi.w	8006b60 <HAL_RCC_GetSysClockFreq+0x248>
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d003      	beq.n	8006a2c <HAL_RCC_GetSysClockFreq+0x114>
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d056      	beq.n	8006ad8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006a2a:	e099      	b.n	8006b60 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a2c:	4b6f      	ldr	r3, [pc, #444]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f003 0320 	and.w	r3, r3, #32
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d02d      	beq.n	8006a94 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a38:	4b6c      	ldr	r3, [pc, #432]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	08db      	lsrs	r3, r3, #3
 8006a3e:	f003 0303 	and.w	r3, r3, #3
 8006a42:	4a6b      	ldr	r2, [pc, #428]	@ (8006bf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006a44:	fa22 f303 	lsr.w	r3, r2, r3
 8006a48:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	ee07 3a90 	vmov	s15, r3
 8006a50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	ee07 3a90 	vmov	s15, r3
 8006a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a62:	4b62      	ldr	r3, [pc, #392]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a6a:	ee07 3a90 	vmov	s15, r3
 8006a6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a72:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a76:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a8e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006a92:	e087      	b.n	8006ba4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	ee07 3a90 	vmov	s15, r3
 8006a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a9e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006c00 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006aa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006aa6:	4b51      	ldr	r3, [pc, #324]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aae:	ee07 3a90 	vmov	s15, r3
 8006ab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ab6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006aba:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006abe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ac2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ac6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006aca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ad2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006ad6:	e065      	b.n	8006ba4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	ee07 3a90 	vmov	s15, r3
 8006ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ae2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006c04 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006ae6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006aea:	4b40      	ldr	r3, [pc, #256]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006af2:	ee07 3a90 	vmov	s15, r3
 8006af6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006afa:	ed97 6a02 	vldr	s12, [r7, #8]
 8006afe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006b1a:	e043      	b.n	8006ba4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	ee07 3a90 	vmov	s15, r3
 8006b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b26:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006c08 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006b2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b2e:	4b2f      	ldr	r3, [pc, #188]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b36:	ee07 3a90 	vmov	s15, r3
 8006b3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b42:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006b5e:	e021      	b.n	8006ba4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	ee07 3a90 	vmov	s15, r3
 8006b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b6a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006c04 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006b6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b72:	4b1e      	ldr	r3, [pc, #120]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b7a:	ee07 3a90 	vmov	s15, r3
 8006b7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b82:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b86:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006ba2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006ba4:	4b11      	ldr	r3, [pc, #68]	@ (8006bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ba8:	0a5b      	lsrs	r3, r3, #9
 8006baa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bae:	3301      	adds	r3, #1
 8006bb0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	ee07 3a90 	vmov	s15, r3
 8006bb8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006bbc:	edd7 6a07 	vldr	s13, [r7, #28]
 8006bc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bc8:	ee17 3a90 	vmov	r3, s15
 8006bcc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006bce:	e005      	b.n	8006bdc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	61bb      	str	r3, [r7, #24]
      break;
 8006bd4:	e002      	b.n	8006bdc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006bd6:	4b07      	ldr	r3, [pc, #28]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006bd8:	61bb      	str	r3, [r7, #24]
      break;
 8006bda:	bf00      	nop
  }

  return sysclockfreq;
 8006bdc:	69bb      	ldr	r3, [r7, #24]
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3724      	adds	r7, #36	@ 0x24
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	58024400 	.word	0x58024400
 8006bf0:	03d09000 	.word	0x03d09000
 8006bf4:	003d0900 	.word	0x003d0900
 8006bf8:	007a1200 	.word	0x007a1200
 8006bfc:	46000000 	.word	0x46000000
 8006c00:	4c742400 	.word	0x4c742400
 8006c04:	4a742400 	.word	0x4a742400
 8006c08:	4af42400 	.word	0x4af42400

08006c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b082      	sub	sp, #8
 8006c10:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006c12:	f7ff fe81 	bl	8006918 <HAL_RCC_GetSysClockFreq>
 8006c16:	4602      	mov	r2, r0
 8006c18:	4b10      	ldr	r3, [pc, #64]	@ (8006c5c <HAL_RCC_GetHCLKFreq+0x50>)
 8006c1a:	699b      	ldr	r3, [r3, #24]
 8006c1c:	0a1b      	lsrs	r3, r3, #8
 8006c1e:	f003 030f 	and.w	r3, r3, #15
 8006c22:	490f      	ldr	r1, [pc, #60]	@ (8006c60 <HAL_RCC_GetHCLKFreq+0x54>)
 8006c24:	5ccb      	ldrb	r3, [r1, r3]
 8006c26:	f003 031f 	and.w	r3, r3, #31
 8006c2a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c2e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c30:	4b0a      	ldr	r3, [pc, #40]	@ (8006c5c <HAL_RCC_GetHCLKFreq+0x50>)
 8006c32:	699b      	ldr	r3, [r3, #24]
 8006c34:	f003 030f 	and.w	r3, r3, #15
 8006c38:	4a09      	ldr	r2, [pc, #36]	@ (8006c60 <HAL_RCC_GetHCLKFreq+0x54>)
 8006c3a:	5cd3      	ldrb	r3, [r2, r3]
 8006c3c:	f003 031f 	and.w	r3, r3, #31
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	fa22 f303 	lsr.w	r3, r2, r3
 8006c46:	4a07      	ldr	r2, [pc, #28]	@ (8006c64 <HAL_RCC_GetHCLKFreq+0x58>)
 8006c48:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006c4a:	4a07      	ldr	r2, [pc, #28]	@ (8006c68 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006c50:	4b04      	ldr	r3, [pc, #16]	@ (8006c64 <HAL_RCC_GetHCLKFreq+0x58>)
 8006c52:	681b      	ldr	r3, [r3, #0]
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3708      	adds	r7, #8
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}
 8006c5c:	58024400 	.word	0x58024400
 8006c60:	0801e37c 	.word	0x0801e37c
 8006c64:	24004994 	.word	0x24004994
 8006c68:	24004990 	.word	0x24004990

08006c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006c70:	f7ff ffcc 	bl	8006c0c <HAL_RCC_GetHCLKFreq>
 8006c74:	4602      	mov	r2, r0
 8006c76:	4b06      	ldr	r3, [pc, #24]	@ (8006c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c78:	69db      	ldr	r3, [r3, #28]
 8006c7a:	091b      	lsrs	r3, r3, #4
 8006c7c:	f003 0307 	and.w	r3, r3, #7
 8006c80:	4904      	ldr	r1, [pc, #16]	@ (8006c94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006c82:	5ccb      	ldrb	r3, [r1, r3]
 8006c84:	f003 031f 	and.w	r3, r3, #31
 8006c88:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	58024400 	.word	0x58024400
 8006c94:	0801e37c 	.word	0x0801e37c

08006c98 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	223f      	movs	r2, #63	@ 0x3f
 8006ca6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8006d14 <HAL_RCC_GetClockConfig+0x7c>)
 8006caa:	691b      	ldr	r3, [r3, #16]
 8006cac:	f003 0207 	and.w	r2, r3, #7
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006cb4:	4b17      	ldr	r3, [pc, #92]	@ (8006d14 <HAL_RCC_GetClockConfig+0x7c>)
 8006cb6:	699b      	ldr	r3, [r3, #24]
 8006cb8:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006cc0:	4b14      	ldr	r3, [pc, #80]	@ (8006d14 <HAL_RCC_GetClockConfig+0x7c>)
 8006cc2:	699b      	ldr	r3, [r3, #24]
 8006cc4:	f003 020f 	and.w	r2, r3, #15
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006ccc:	4b11      	ldr	r3, [pc, #68]	@ (8006d14 <HAL_RCC_GetClockConfig+0x7c>)
 8006cce:	699b      	ldr	r3, [r3, #24]
 8006cd0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8006d14 <HAL_RCC_GetClockConfig+0x7c>)
 8006cda:	69db      	ldr	r3, [r3, #28]
 8006cdc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8006ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8006d14 <HAL_RCC_GetClockConfig+0x7c>)
 8006ce6:	69db      	ldr	r3, [r3, #28]
 8006ce8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006cf0:	4b08      	ldr	r3, [pc, #32]	@ (8006d14 <HAL_RCC_GetClockConfig+0x7c>)
 8006cf2:	6a1b      	ldr	r3, [r3, #32]
 8006cf4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006cfc:	4b06      	ldr	r3, [pc, #24]	@ (8006d18 <HAL_RCC_GetClockConfig+0x80>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 020f 	and.w	r2, r3, #15
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	601a      	str	r2, [r3, #0]
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr
 8006d14:	58024400 	.word	0x58024400
 8006d18:	52002000 	.word	0x52002000

08006d1c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d20:	b0c6      	sub	sp, #280	@ 0x118
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006d28:	2300      	movs	r3, #0
 8006d2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006d2e:	2300      	movs	r3, #0
 8006d30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006d34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006d40:	2500      	movs	r5, #0
 8006d42:	ea54 0305 	orrs.w	r3, r4, r5
 8006d46:	d049      	beq.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006d48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d4e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d52:	d02f      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006d54:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d58:	d828      	bhi.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006d5a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d5e:	d01a      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006d60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d64:	d822      	bhi.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d003      	beq.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006d6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d6e:	d007      	beq.n	8006d80 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006d70:	e01c      	b.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d72:	4bab      	ldr	r3, [pc, #684]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d76:	4aaa      	ldr	r2, [pc, #680]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d7e:	e01a      	b.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d84:	3308      	adds	r3, #8
 8006d86:	2102      	movs	r1, #2
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f001 f967 	bl	800805c <RCCEx_PLL2_Config>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d94:	e00f      	b.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d9a:	3328      	adds	r3, #40	@ 0x28
 8006d9c:	2102      	movs	r1, #2
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f001 fa0e 	bl	80081c0 <RCCEx_PLL3_Config>
 8006da4:	4603      	mov	r3, r0
 8006da6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006daa:	e004      	b.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
 8006dae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006db2:	e000      	b.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006db4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006db6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d10a      	bne.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006dbe:	4b98      	ldr	r3, [pc, #608]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006dc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dc2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006dc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dcc:	4a94      	ldr	r2, [pc, #592]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006dce:	430b      	orrs	r3, r1
 8006dd0:	6513      	str	r3, [r2, #80]	@ 0x50
 8006dd2:	e003      	b.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006dd8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006ddc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006de8:	f04f 0900 	mov.w	r9, #0
 8006dec:	ea58 0309 	orrs.w	r3, r8, r9
 8006df0:	d047      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006df2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006df8:	2b04      	cmp	r3, #4
 8006dfa:	d82a      	bhi.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8006e04 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e02:	bf00      	nop
 8006e04:	08006e19 	.word	0x08006e19
 8006e08:	08006e27 	.word	0x08006e27
 8006e0c:	08006e3d 	.word	0x08006e3d
 8006e10:	08006e5b 	.word	0x08006e5b
 8006e14:	08006e5b 	.word	0x08006e5b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e18:	4b81      	ldr	r3, [pc, #516]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e1c:	4a80      	ldr	r2, [pc, #512]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006e1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e24:	e01a      	b.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e2a:	3308      	adds	r3, #8
 8006e2c:	2100      	movs	r1, #0
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f001 f914 	bl	800805c <RCCEx_PLL2_Config>
 8006e34:	4603      	mov	r3, r0
 8006e36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e3a:	e00f      	b.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e40:	3328      	adds	r3, #40	@ 0x28
 8006e42:	2100      	movs	r1, #0
 8006e44:	4618      	mov	r0, r3
 8006e46:	f001 f9bb 	bl	80081c0 <RCCEx_PLL3_Config>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e50:	e004      	b.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e58:	e000      	b.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006e5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10a      	bne.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e64:	4b6e      	ldr	r3, [pc, #440]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006e66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e68:	f023 0107 	bic.w	r1, r3, #7
 8006e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e72:	4a6b      	ldr	r2, [pc, #428]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006e74:	430b      	orrs	r3, r1
 8006e76:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e78:	e003      	b.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e7a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e7e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006e82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8006e8e:	f04f 0b00 	mov.w	fp, #0
 8006e92:	ea5a 030b 	orrs.w	r3, sl, fp
 8006e96:	d05b      	beq.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006e98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e9c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006ea0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006ea4:	d03b      	beq.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006ea6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006eaa:	d834      	bhi.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006eac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006eb0:	d037      	beq.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006eb2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006eb6:	d82e      	bhi.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006eb8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006ebc:	d033      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006ebe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006ec2:	d828      	bhi.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006ec4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ec8:	d01a      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8006eca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ece:	d822      	bhi.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d003      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8006ed4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ed8:	d007      	beq.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8006eda:	e01c      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006edc:	4b50      	ldr	r3, [pc, #320]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ee0:	4a4f      	ldr	r2, [pc, #316]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006ee2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ee6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006ee8:	e01e      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006eea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eee:	3308      	adds	r3, #8
 8006ef0:	2100      	movs	r1, #0
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f001 f8b2 	bl	800805c <RCCEx_PLL2_Config>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006efe:	e013      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006f00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f04:	3328      	adds	r3, #40	@ 0x28
 8006f06:	2100      	movs	r1, #0
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f001 f959 	bl	80081c0 <RCCEx_PLL3_Config>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f14:	e008      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f1c:	e004      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006f1e:	bf00      	nop
 8006f20:	e002      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006f22:	bf00      	nop
 8006f24:	e000      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006f26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d10b      	bne.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006f30:	4b3b      	ldr	r3, [pc, #236]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f34:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006f38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006f40:	4a37      	ldr	r2, [pc, #220]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006f42:	430b      	orrs	r3, r1
 8006f44:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f46:	e003      	b.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f4c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006f50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f58:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006f5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006f60:	2300      	movs	r3, #0
 8006f62:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006f66:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006f6a:	460b      	mov	r3, r1
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	d05d      	beq.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006f70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f74:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006f78:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006f7c:	d03b      	beq.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006f7e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006f82:	d834      	bhi.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006f84:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f88:	d037      	beq.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8006f8a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f8e:	d82e      	bhi.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006f90:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006f94:	d033      	beq.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8006f96:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006f9a:	d828      	bhi.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006f9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006fa0:	d01a      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006fa2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006fa6:	d822      	bhi.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d003      	beq.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006fac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fb0:	d007      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006fb2:	e01c      	b.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb8:	4a19      	ldr	r2, [pc, #100]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006fba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006fc0:	e01e      	b.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006fc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fc6:	3308      	adds	r3, #8
 8006fc8:	2100      	movs	r1, #0
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f001 f846 	bl	800805c <RCCEx_PLL2_Config>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006fd6:	e013      	b.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fdc:	3328      	adds	r3, #40	@ 0x28
 8006fde:	2100      	movs	r1, #0
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f001 f8ed 	bl	80081c0 <RCCEx_PLL3_Config>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006fec:	e008      	b.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ff4:	e004      	b.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006ff6:	bf00      	nop
 8006ff8:	e002      	b.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006ffa:	bf00      	nop
 8006ffc:	e000      	b.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006ffe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007000:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007004:	2b00      	cmp	r3, #0
 8007006:	d10d      	bne.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007008:	4b05      	ldr	r3, [pc, #20]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800700a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800700c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007010:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007014:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007018:	4a01      	ldr	r2, [pc, #4]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800701a:	430b      	orrs	r3, r1
 800701c:	6593      	str	r3, [r2, #88]	@ 0x58
 800701e:	e005      	b.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007020:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007024:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007028:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800702c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007034:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007038:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800703c:	2300      	movs	r3, #0
 800703e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007042:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007046:	460b      	mov	r3, r1
 8007048:	4313      	orrs	r3, r2
 800704a:	d03a      	beq.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800704c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007052:	2b30      	cmp	r3, #48	@ 0x30
 8007054:	d01f      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8007056:	2b30      	cmp	r3, #48	@ 0x30
 8007058:	d819      	bhi.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800705a:	2b20      	cmp	r3, #32
 800705c:	d00c      	beq.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800705e:	2b20      	cmp	r3, #32
 8007060:	d815      	bhi.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8007062:	2b00      	cmp	r3, #0
 8007064:	d019      	beq.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007066:	2b10      	cmp	r3, #16
 8007068:	d111      	bne.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800706a:	4baa      	ldr	r3, [pc, #680]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800706c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800706e:	4aa9      	ldr	r2, [pc, #676]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007070:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007074:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007076:	e011      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007078:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800707c:	3308      	adds	r3, #8
 800707e:	2102      	movs	r1, #2
 8007080:	4618      	mov	r0, r3
 8007082:	f000 ffeb 	bl	800805c <RCCEx_PLL2_Config>
 8007086:	4603      	mov	r3, r0
 8007088:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800708c:	e006      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007094:	e002      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007096:	bf00      	nop
 8007098:	e000      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800709a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800709c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d10a      	bne.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80070a4:	4b9b      	ldr	r3, [pc, #620]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80070a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070a8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80070ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070b2:	4a98      	ldr	r2, [pc, #608]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80070b4:	430b      	orrs	r3, r1
 80070b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80070b8:	e003      	b.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070be:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80070c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ca:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80070ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80070d2:	2300      	movs	r3, #0
 80070d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80070d8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80070dc:	460b      	mov	r3, r1
 80070de:	4313      	orrs	r3, r2
 80070e0:	d051      	beq.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80070e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070ec:	d035      	beq.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80070ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070f2:	d82e      	bhi.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80070f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80070f8:	d031      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x442>
 80070fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80070fe:	d828      	bhi.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007100:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007104:	d01a      	beq.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8007106:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800710a:	d822      	bhi.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800710c:	2b00      	cmp	r3, #0
 800710e:	d003      	beq.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8007110:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007114:	d007      	beq.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8007116:	e01c      	b.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007118:	4b7e      	ldr	r3, [pc, #504]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800711a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800711c:	4a7d      	ldr	r2, [pc, #500]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800711e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007122:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007124:	e01c      	b.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007126:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800712a:	3308      	adds	r3, #8
 800712c:	2100      	movs	r1, #0
 800712e:	4618      	mov	r0, r3
 8007130:	f000 ff94 	bl	800805c <RCCEx_PLL2_Config>
 8007134:	4603      	mov	r3, r0
 8007136:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800713a:	e011      	b.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800713c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007140:	3328      	adds	r3, #40	@ 0x28
 8007142:	2100      	movs	r1, #0
 8007144:	4618      	mov	r0, r3
 8007146:	f001 f83b 	bl	80081c0 <RCCEx_PLL3_Config>
 800714a:	4603      	mov	r3, r0
 800714c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007150:	e006      	b.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007158:	e002      	b.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800715a:	bf00      	nop
 800715c:	e000      	b.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800715e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007160:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007164:	2b00      	cmp	r3, #0
 8007166:	d10a      	bne.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007168:	4b6a      	ldr	r3, [pc, #424]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800716a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800716c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007170:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007176:	4a67      	ldr	r2, [pc, #412]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007178:	430b      	orrs	r3, r1
 800717a:	6513      	str	r3, [r2, #80]	@ 0x50
 800717c:	e003      	b.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800717e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007182:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800718a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007192:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007196:	2300      	movs	r3, #0
 8007198:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800719c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80071a0:	460b      	mov	r3, r1
 80071a2:	4313      	orrs	r3, r2
 80071a4:	d053      	beq.n	800724e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80071a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80071b0:	d033      	beq.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80071b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80071b6:	d82c      	bhi.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80071b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80071bc:	d02f      	beq.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x502>
 80071be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80071c2:	d826      	bhi.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80071c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80071c8:	d02b      	beq.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x506>
 80071ca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80071ce:	d820      	bhi.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80071d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071d4:	d012      	beq.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80071d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071da:	d81a      	bhi.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d022      	beq.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80071e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071e4:	d115      	bne.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071ea:	3308      	adds	r3, #8
 80071ec:	2101      	movs	r1, #1
 80071ee:	4618      	mov	r0, r3
 80071f0:	f000 ff34 	bl	800805c <RCCEx_PLL2_Config>
 80071f4:	4603      	mov	r3, r0
 80071f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80071fa:	e015      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80071fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007200:	3328      	adds	r3, #40	@ 0x28
 8007202:	2101      	movs	r1, #1
 8007204:	4618      	mov	r0, r3
 8007206:	f000 ffdb 	bl	80081c0 <RCCEx_PLL3_Config>
 800720a:	4603      	mov	r3, r0
 800720c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007210:	e00a      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007218:	e006      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800721a:	bf00      	nop
 800721c:	e004      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800721e:	bf00      	nop
 8007220:	e002      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007222:	bf00      	nop
 8007224:	e000      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007226:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007228:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800722c:	2b00      	cmp	r3, #0
 800722e:	d10a      	bne.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007230:	4b38      	ldr	r3, [pc, #224]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007232:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007234:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007238:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800723c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800723e:	4a35      	ldr	r2, [pc, #212]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007240:	430b      	orrs	r3, r1
 8007242:	6513      	str	r3, [r2, #80]	@ 0x50
 8007244:	e003      	b.n	800724e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007246:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800724a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800724e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007256:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800725a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800725e:	2300      	movs	r3, #0
 8007260:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007264:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007268:	460b      	mov	r3, r1
 800726a:	4313      	orrs	r3, r2
 800726c:	d058      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800726e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007272:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007276:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800727a:	d033      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800727c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007280:	d82c      	bhi.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007282:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007286:	d02f      	beq.n	80072e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8007288:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800728c:	d826      	bhi.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800728e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007292:	d02b      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8007294:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007298:	d820      	bhi.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800729a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800729e:	d012      	beq.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80072a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072a4:	d81a      	bhi.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d022      	beq.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80072aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072ae:	d115      	bne.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80072b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b4:	3308      	adds	r3, #8
 80072b6:	2101      	movs	r1, #1
 80072b8:	4618      	mov	r0, r3
 80072ba:	f000 fecf 	bl	800805c <RCCEx_PLL2_Config>
 80072be:	4603      	mov	r3, r0
 80072c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80072c4:	e015      	b.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80072c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072ca:	3328      	adds	r3, #40	@ 0x28
 80072cc:	2101      	movs	r1, #1
 80072ce:	4618      	mov	r0, r3
 80072d0:	f000 ff76 	bl	80081c0 <RCCEx_PLL3_Config>
 80072d4:	4603      	mov	r3, r0
 80072d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80072da:	e00a      	b.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80072dc:	2301      	movs	r3, #1
 80072de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072e2:	e006      	b.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072e4:	bf00      	nop
 80072e6:	e004      	b.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072e8:	bf00      	nop
 80072ea:	e002      	b.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072ec:	bf00      	nop
 80072ee:	e000      	b.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d10e      	bne.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80072fa:	4b06      	ldr	r3, [pc, #24]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80072fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072fe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007302:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007306:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800730a:	4a02      	ldr	r2, [pc, #8]	@ (8007314 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800730c:	430b      	orrs	r3, r1
 800730e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007310:	e006      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8007312:	bf00      	nop
 8007314:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007318:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800731c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007328:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800732c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007330:	2300      	movs	r3, #0
 8007332:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007336:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800733a:	460b      	mov	r3, r1
 800733c:	4313      	orrs	r3, r2
 800733e:	d037      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007340:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007344:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007346:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800734a:	d00e      	beq.n	800736a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800734c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007350:	d816      	bhi.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007352:	2b00      	cmp	r3, #0
 8007354:	d018      	beq.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8007356:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800735a:	d111      	bne.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800735c:	4bc4      	ldr	r3, [pc, #784]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800735e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007360:	4ac3      	ldr	r2, [pc, #780]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007362:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007366:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007368:	e00f      	b.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800736a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800736e:	3308      	adds	r3, #8
 8007370:	2101      	movs	r1, #1
 8007372:	4618      	mov	r0, r3
 8007374:	f000 fe72 	bl	800805c <RCCEx_PLL2_Config>
 8007378:	4603      	mov	r3, r0
 800737a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800737e:	e004      	b.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007386:	e000      	b.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8007388:	bf00      	nop
    }

    if (ret == HAL_OK)
 800738a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800738e:	2b00      	cmp	r3, #0
 8007390:	d10a      	bne.n	80073a8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007392:	4bb7      	ldr	r3, [pc, #732]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007396:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800739a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800739e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073a0:	4ab3      	ldr	r2, [pc, #716]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80073a2:	430b      	orrs	r3, r1
 80073a4:	6513      	str	r3, [r2, #80]	@ 0x50
 80073a6:	e003      	b.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80073b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80073bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80073c0:	2300      	movs	r3, #0
 80073c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80073c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80073ca:	460b      	mov	r3, r1
 80073cc:	4313      	orrs	r3, r2
 80073ce:	d039      	beq.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80073d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073d6:	2b03      	cmp	r3, #3
 80073d8:	d81c      	bhi.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80073da:	a201      	add	r2, pc, #4	@ (adr r2, 80073e0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80073dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073e0:	0800741d 	.word	0x0800741d
 80073e4:	080073f1 	.word	0x080073f1
 80073e8:	080073ff 	.word	0x080073ff
 80073ec:	0800741d 	.word	0x0800741d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073f0:	4b9f      	ldr	r3, [pc, #636]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80073f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f4:	4a9e      	ldr	r2, [pc, #632]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80073f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80073fc:	e00f      	b.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80073fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007402:	3308      	adds	r3, #8
 8007404:	2102      	movs	r1, #2
 8007406:	4618      	mov	r0, r3
 8007408:	f000 fe28 	bl	800805c <RCCEx_PLL2_Config>
 800740c:	4603      	mov	r3, r0
 800740e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007412:	e004      	b.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800741a:	e000      	b.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800741c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800741e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007422:	2b00      	cmp	r3, #0
 8007424:	d10a      	bne.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007426:	4b92      	ldr	r3, [pc, #584]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800742a:	f023 0103 	bic.w	r1, r3, #3
 800742e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007432:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007434:	4a8e      	ldr	r2, [pc, #568]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007436:	430b      	orrs	r3, r1
 8007438:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800743a:	e003      	b.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800743c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007440:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007444:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007450:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007454:	2300      	movs	r3, #0
 8007456:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800745a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800745e:	460b      	mov	r3, r1
 8007460:	4313      	orrs	r3, r2
 8007462:	f000 8099 	beq.w	8007598 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007466:	4b83      	ldr	r3, [pc, #524]	@ (8007674 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a82      	ldr	r2, [pc, #520]	@ (8007674 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800746c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007470:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007472:	f7fa fca3 	bl	8001dbc <HAL_GetTick>
 8007476:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800747a:	e00b      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800747c:	f7fa fc9e 	bl	8001dbc <HAL_GetTick>
 8007480:	4602      	mov	r2, r0
 8007482:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007486:	1ad3      	subs	r3, r2, r3
 8007488:	2b64      	cmp	r3, #100	@ 0x64
 800748a:	d903      	bls.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800748c:	2303      	movs	r3, #3
 800748e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007492:	e005      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007494:	4b77      	ldr	r3, [pc, #476]	@ (8007674 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800749c:	2b00      	cmp	r3, #0
 800749e:	d0ed      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80074a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d173      	bne.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80074a8:	4b71      	ldr	r3, [pc, #452]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074aa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80074ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80074b4:	4053      	eors	r3, r2
 80074b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d015      	beq.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80074be:	4b6c      	ldr	r3, [pc, #432]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074c6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80074ca:	4b69      	ldr	r3, [pc, #420]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074ce:	4a68      	ldr	r2, [pc, #416]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074d4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80074d6:	4b66      	ldr	r3, [pc, #408]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074da:	4a65      	ldr	r2, [pc, #404]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074e0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80074e2:	4a63      	ldr	r2, [pc, #396]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80074e8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80074ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80074f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074f6:	d118      	bne.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074f8:	f7fa fc60 	bl	8001dbc <HAL_GetTick>
 80074fc:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007500:	e00d      	b.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007502:	f7fa fc5b 	bl	8001dbc <HAL_GetTick>
 8007506:	4602      	mov	r2, r0
 8007508:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800750c:	1ad2      	subs	r2, r2, r3
 800750e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007512:	429a      	cmp	r2, r3
 8007514:	d903      	bls.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8007516:	2303      	movs	r3, #3
 8007518:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800751c:	e005      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800751e:	4b54      	ldr	r3, [pc, #336]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007522:	f003 0302 	and.w	r3, r3, #2
 8007526:	2b00      	cmp	r3, #0
 8007528:	d0eb      	beq.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800752a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800752e:	2b00      	cmp	r3, #0
 8007530:	d129      	bne.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007532:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007536:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800753a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800753e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007542:	d10e      	bne.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007544:	4b4a      	ldr	r3, [pc, #296]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800754c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007550:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007554:	091a      	lsrs	r2, r3, #4
 8007556:	4b48      	ldr	r3, [pc, #288]	@ (8007678 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007558:	4013      	ands	r3, r2
 800755a:	4a45      	ldr	r2, [pc, #276]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800755c:	430b      	orrs	r3, r1
 800755e:	6113      	str	r3, [r2, #16]
 8007560:	e005      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8007562:	4b43      	ldr	r3, [pc, #268]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	4a42      	ldr	r2, [pc, #264]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007568:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800756c:	6113      	str	r3, [r2, #16]
 800756e:	4b40      	ldr	r3, [pc, #256]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007570:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007572:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007576:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800757a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800757e:	4a3c      	ldr	r2, [pc, #240]	@ (8007670 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007580:	430b      	orrs	r3, r1
 8007582:	6713      	str	r3, [r2, #112]	@ 0x70
 8007584:	e008      	b.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007586:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800758a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800758e:	e003      	b.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007590:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007594:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800759c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a0:	f002 0301 	and.w	r3, r2, #1
 80075a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80075a8:	2300      	movs	r3, #0
 80075aa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80075ae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80075b2:	460b      	mov	r3, r1
 80075b4:	4313      	orrs	r3, r2
 80075b6:	f000 808f 	beq.w	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80075ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80075c0:	2b28      	cmp	r3, #40	@ 0x28
 80075c2:	d871      	bhi.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80075c4:	a201      	add	r2, pc, #4	@ (adr r2, 80075cc <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80075c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ca:	bf00      	nop
 80075cc:	080076b1 	.word	0x080076b1
 80075d0:	080076a9 	.word	0x080076a9
 80075d4:	080076a9 	.word	0x080076a9
 80075d8:	080076a9 	.word	0x080076a9
 80075dc:	080076a9 	.word	0x080076a9
 80075e0:	080076a9 	.word	0x080076a9
 80075e4:	080076a9 	.word	0x080076a9
 80075e8:	080076a9 	.word	0x080076a9
 80075ec:	0800767d 	.word	0x0800767d
 80075f0:	080076a9 	.word	0x080076a9
 80075f4:	080076a9 	.word	0x080076a9
 80075f8:	080076a9 	.word	0x080076a9
 80075fc:	080076a9 	.word	0x080076a9
 8007600:	080076a9 	.word	0x080076a9
 8007604:	080076a9 	.word	0x080076a9
 8007608:	080076a9 	.word	0x080076a9
 800760c:	08007693 	.word	0x08007693
 8007610:	080076a9 	.word	0x080076a9
 8007614:	080076a9 	.word	0x080076a9
 8007618:	080076a9 	.word	0x080076a9
 800761c:	080076a9 	.word	0x080076a9
 8007620:	080076a9 	.word	0x080076a9
 8007624:	080076a9 	.word	0x080076a9
 8007628:	080076a9 	.word	0x080076a9
 800762c:	080076b1 	.word	0x080076b1
 8007630:	080076a9 	.word	0x080076a9
 8007634:	080076a9 	.word	0x080076a9
 8007638:	080076a9 	.word	0x080076a9
 800763c:	080076a9 	.word	0x080076a9
 8007640:	080076a9 	.word	0x080076a9
 8007644:	080076a9 	.word	0x080076a9
 8007648:	080076a9 	.word	0x080076a9
 800764c:	080076b1 	.word	0x080076b1
 8007650:	080076a9 	.word	0x080076a9
 8007654:	080076a9 	.word	0x080076a9
 8007658:	080076a9 	.word	0x080076a9
 800765c:	080076a9 	.word	0x080076a9
 8007660:	080076a9 	.word	0x080076a9
 8007664:	080076a9 	.word	0x080076a9
 8007668:	080076a9 	.word	0x080076a9
 800766c:	080076b1 	.word	0x080076b1
 8007670:	58024400 	.word	0x58024400
 8007674:	58024800 	.word	0x58024800
 8007678:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800767c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007680:	3308      	adds	r3, #8
 8007682:	2101      	movs	r1, #1
 8007684:	4618      	mov	r0, r3
 8007686:	f000 fce9 	bl	800805c <RCCEx_PLL2_Config>
 800768a:	4603      	mov	r3, r0
 800768c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007690:	e00f      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007692:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007696:	3328      	adds	r3, #40	@ 0x28
 8007698:	2101      	movs	r1, #1
 800769a:	4618      	mov	r0, r3
 800769c:	f000 fd90 	bl	80081c0 <RCCEx_PLL3_Config>
 80076a0:	4603      	mov	r3, r0
 80076a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80076a6:	e004      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076a8:	2301      	movs	r3, #1
 80076aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80076ae:	e000      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80076b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d10a      	bne.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80076ba:	4bbf      	ldr	r3, [pc, #764]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80076bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076be:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80076c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076c8:	4abb      	ldr	r2, [pc, #748]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80076ca:	430b      	orrs	r3, r1
 80076cc:	6553      	str	r3, [r2, #84]	@ 0x54
 80076ce:	e003      	b.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80076d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e0:	f002 0302 	and.w	r3, r2, #2
 80076e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076e8:	2300      	movs	r3, #0
 80076ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076ee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80076f2:	460b      	mov	r3, r1
 80076f4:	4313      	orrs	r3, r2
 80076f6:	d041      	beq.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80076f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076fe:	2b05      	cmp	r3, #5
 8007700:	d824      	bhi.n	800774c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007702:	a201      	add	r2, pc, #4	@ (adr r2, 8007708 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007708:	08007755 	.word	0x08007755
 800770c:	08007721 	.word	0x08007721
 8007710:	08007737 	.word	0x08007737
 8007714:	08007755 	.word	0x08007755
 8007718:	08007755 	.word	0x08007755
 800771c:	08007755 	.word	0x08007755
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007720:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007724:	3308      	adds	r3, #8
 8007726:	2101      	movs	r1, #1
 8007728:	4618      	mov	r0, r3
 800772a:	f000 fc97 	bl	800805c <RCCEx_PLL2_Config>
 800772e:	4603      	mov	r3, r0
 8007730:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007734:	e00f      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007736:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800773a:	3328      	adds	r3, #40	@ 0x28
 800773c:	2101      	movs	r1, #1
 800773e:	4618      	mov	r0, r3
 8007740:	f000 fd3e 	bl	80081c0 <RCCEx_PLL3_Config>
 8007744:	4603      	mov	r3, r0
 8007746:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800774a:	e004      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007752:	e000      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007754:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007756:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800775a:	2b00      	cmp	r3, #0
 800775c:	d10a      	bne.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800775e:	4b96      	ldr	r3, [pc, #600]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007762:	f023 0107 	bic.w	r1, r3, #7
 8007766:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800776a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800776c:	4a92      	ldr	r2, [pc, #584]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800776e:	430b      	orrs	r3, r1
 8007770:	6553      	str	r3, [r2, #84]	@ 0x54
 8007772:	e003      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007774:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007778:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800777c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007784:	f002 0304 	and.w	r3, r2, #4
 8007788:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800778c:	2300      	movs	r3, #0
 800778e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007792:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007796:	460b      	mov	r3, r1
 8007798:	4313      	orrs	r3, r2
 800779a:	d044      	beq.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800779c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077a4:	2b05      	cmp	r3, #5
 80077a6:	d825      	bhi.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80077a8:	a201      	add	r2, pc, #4	@ (adr r2, 80077b0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80077aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ae:	bf00      	nop
 80077b0:	080077fd 	.word	0x080077fd
 80077b4:	080077c9 	.word	0x080077c9
 80077b8:	080077df 	.word	0x080077df
 80077bc:	080077fd 	.word	0x080077fd
 80077c0:	080077fd 	.word	0x080077fd
 80077c4:	080077fd 	.word	0x080077fd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077cc:	3308      	adds	r3, #8
 80077ce:	2101      	movs	r1, #1
 80077d0:	4618      	mov	r0, r3
 80077d2:	f000 fc43 	bl	800805c <RCCEx_PLL2_Config>
 80077d6:	4603      	mov	r3, r0
 80077d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80077dc:	e00f      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80077de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077e2:	3328      	adds	r3, #40	@ 0x28
 80077e4:	2101      	movs	r1, #1
 80077e6:	4618      	mov	r0, r3
 80077e8:	f000 fcea 	bl	80081c0 <RCCEx_PLL3_Config>
 80077ec:	4603      	mov	r3, r0
 80077ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80077f2:	e004      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077fa:	e000      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80077fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007802:	2b00      	cmp	r3, #0
 8007804:	d10b      	bne.n	800781e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007806:	4b6c      	ldr	r3, [pc, #432]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800780a:	f023 0107 	bic.w	r1, r3, #7
 800780e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007816:	4a68      	ldr	r2, [pc, #416]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007818:	430b      	orrs	r3, r1
 800781a:	6593      	str	r3, [r2, #88]	@ 0x58
 800781c:	e003      	b.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800781e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007822:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007826:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800782a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782e:	f002 0320 	and.w	r3, r2, #32
 8007832:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007836:	2300      	movs	r3, #0
 8007838:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800783c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007840:	460b      	mov	r3, r1
 8007842:	4313      	orrs	r3, r2
 8007844:	d055      	beq.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800784a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800784e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007852:	d033      	beq.n	80078bc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007854:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007858:	d82c      	bhi.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800785a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800785e:	d02f      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007864:	d826      	bhi.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007866:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800786a:	d02b      	beq.n	80078c4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800786c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007870:	d820      	bhi.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007876:	d012      	beq.n	800789e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007878:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800787c:	d81a      	bhi.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800787e:	2b00      	cmp	r3, #0
 8007880:	d022      	beq.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007882:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007886:	d115      	bne.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007888:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800788c:	3308      	adds	r3, #8
 800788e:	2100      	movs	r1, #0
 8007890:	4618      	mov	r0, r3
 8007892:	f000 fbe3 	bl	800805c <RCCEx_PLL2_Config>
 8007896:	4603      	mov	r3, r0
 8007898:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800789c:	e015      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800789e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078a2:	3328      	adds	r3, #40	@ 0x28
 80078a4:	2102      	movs	r1, #2
 80078a6:	4618      	mov	r0, r3
 80078a8:	f000 fc8a 	bl	80081c0 <RCCEx_PLL3_Config>
 80078ac:	4603      	mov	r3, r0
 80078ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80078b2:	e00a      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80078ba:	e006      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80078bc:	bf00      	nop
 80078be:	e004      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80078c0:	bf00      	nop
 80078c2:	e002      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80078c4:	bf00      	nop
 80078c6:	e000      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80078c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d10b      	bne.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80078d2:	4b39      	ldr	r3, [pc, #228]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80078d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078d6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80078da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078e2:	4a35      	ldr	r2, [pc, #212]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80078e4:	430b      	orrs	r3, r1
 80078e6:	6553      	str	r3, [r2, #84]	@ 0x54
 80078e8:	e003      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078ee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80078f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80078fe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007902:	2300      	movs	r3, #0
 8007904:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007908:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800790c:	460b      	mov	r3, r1
 800790e:	4313      	orrs	r3, r2
 8007910:	d058      	beq.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007912:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007916:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800791a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800791e:	d033      	beq.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007920:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007924:	d82c      	bhi.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007926:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800792a:	d02f      	beq.n	800798c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800792c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007930:	d826      	bhi.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007932:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007936:	d02b      	beq.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007938:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800793c:	d820      	bhi.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800793e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007942:	d012      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007944:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007948:	d81a      	bhi.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800794a:	2b00      	cmp	r3, #0
 800794c:	d022      	beq.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800794e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007952:	d115      	bne.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007954:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007958:	3308      	adds	r3, #8
 800795a:	2100      	movs	r1, #0
 800795c:	4618      	mov	r0, r3
 800795e:	f000 fb7d 	bl	800805c <RCCEx_PLL2_Config>
 8007962:	4603      	mov	r3, r0
 8007964:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007968:	e015      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800796a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800796e:	3328      	adds	r3, #40	@ 0x28
 8007970:	2102      	movs	r1, #2
 8007972:	4618      	mov	r0, r3
 8007974:	f000 fc24 	bl	80081c0 <RCCEx_PLL3_Config>
 8007978:	4603      	mov	r3, r0
 800797a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800797e:	e00a      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007986:	e006      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007988:	bf00      	nop
 800798a:	e004      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800798c:	bf00      	nop
 800798e:	e002      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007990:	bf00      	nop
 8007992:	e000      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007994:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007996:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10e      	bne.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800799e:	4b06      	ldr	r3, [pc, #24]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80079a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079a2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80079a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80079ae:	4a02      	ldr	r2, [pc, #8]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80079b0:	430b      	orrs	r3, r1
 80079b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80079b4:	e006      	b.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80079b6:	bf00      	nop
 80079b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80079c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079cc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80079d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80079d4:	2300      	movs	r3, #0
 80079d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80079da:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80079de:	460b      	mov	r3, r1
 80079e0:	4313      	orrs	r3, r2
 80079e2:	d055      	beq.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80079e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80079ec:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80079f0:	d033      	beq.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80079f2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80079f6:	d82c      	bhi.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80079f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079fc:	d02f      	beq.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80079fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a02:	d826      	bhi.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007a04:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007a08:	d02b      	beq.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007a0a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007a0e:	d820      	bhi.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007a10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a14:	d012      	beq.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007a16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a1a:	d81a      	bhi.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d022      	beq.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007a20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a24:	d115      	bne.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a2a:	3308      	adds	r3, #8
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f000 fb14 	bl	800805c <RCCEx_PLL2_Config>
 8007a34:	4603      	mov	r3, r0
 8007a36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007a3a:	e015      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a40:	3328      	adds	r3, #40	@ 0x28
 8007a42:	2102      	movs	r1, #2
 8007a44:	4618      	mov	r0, r3
 8007a46:	f000 fbbb 	bl	80081c0 <RCCEx_PLL3_Config>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007a50:	e00a      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a58:	e006      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007a5a:	bf00      	nop
 8007a5c:	e004      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007a5e:	bf00      	nop
 8007a60:	e002      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007a62:	bf00      	nop
 8007a64:	e000      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007a66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d10b      	bne.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007a70:	4ba0      	ldr	r3, [pc, #640]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a74:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007a78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007a80:	4a9c      	ldr	r2, [pc, #624]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007a82:	430b      	orrs	r3, r1
 8007a84:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a86:	e003      	b.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a8c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007a90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a98:	f002 0308 	and.w	r3, r2, #8
 8007a9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007aa6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007aaa:	460b      	mov	r3, r1
 8007aac:	4313      	orrs	r3, r2
 8007aae:	d01e      	beq.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007ab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ab4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ab8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007abc:	d10c      	bne.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007abe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac2:	3328      	adds	r3, #40	@ 0x28
 8007ac4:	2102      	movs	r1, #2
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f000 fb7a 	bl	80081c0 <RCCEx_PLL3_Config>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d002      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007ad8:	4b86      	ldr	r3, [pc, #536]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007adc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ae0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ae4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ae8:	4a82      	ldr	r2, [pc, #520]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007aea:	430b      	orrs	r3, r1
 8007aec:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af6:	f002 0310 	and.w	r3, r2, #16
 8007afa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007afe:	2300      	movs	r3, #0
 8007b00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007b04:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007b08:	460b      	mov	r3, r1
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	d01e      	beq.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007b0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b1a:	d10c      	bne.n	8007b36 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007b1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b20:	3328      	adds	r3, #40	@ 0x28
 8007b22:	2102      	movs	r1, #2
 8007b24:	4618      	mov	r0, r3
 8007b26:	f000 fb4b 	bl	80081c0 <RCCEx_PLL3_Config>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d002      	beq.n	8007b36 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007b36:	4b6f      	ldr	r3, [pc, #444]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b3a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007b3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b46:	4a6b      	ldr	r2, [pc, #428]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007b48:	430b      	orrs	r3, r1
 8007b4a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007b4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b54:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007b58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007b5e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007b62:	460b      	mov	r3, r1
 8007b64:	4313      	orrs	r3, r2
 8007b66:	d03e      	beq.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007b68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b6c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007b70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b74:	d022      	beq.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007b76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b7a:	d81b      	bhi.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d003      	beq.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b84:	d00b      	beq.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007b86:	e015      	b.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b8c:	3308      	adds	r3, #8
 8007b8e:	2100      	movs	r1, #0
 8007b90:	4618      	mov	r0, r3
 8007b92:	f000 fa63 	bl	800805c <RCCEx_PLL2_Config>
 8007b96:	4603      	mov	r3, r0
 8007b98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007b9c:	e00f      	b.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ba2:	3328      	adds	r3, #40	@ 0x28
 8007ba4:	2102      	movs	r1, #2
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f000 fb0a 	bl	80081c0 <RCCEx_PLL3_Config>
 8007bac:	4603      	mov	r3, r0
 8007bae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007bb2:	e004      	b.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007bba:	e000      	b.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007bbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bbe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d10b      	bne.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007bc6:	4b4b      	ldr	r3, [pc, #300]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bca:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007bce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bd2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007bd6:	4a47      	ldr	r2, [pc, #284]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007bd8:	430b      	orrs	r3, r1
 8007bda:	6593      	str	r3, [r2, #88]	@ 0x58
 8007bdc:	e003      	b.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bde:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007be2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007be6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bee:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007bf2:	673b      	str	r3, [r7, #112]	@ 0x70
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	677b      	str	r3, [r7, #116]	@ 0x74
 8007bf8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	d03b      	beq.n	8007c7a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007c02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c0a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007c0e:	d01f      	beq.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007c10:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007c14:	d818      	bhi.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007c16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c1a:	d003      	beq.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007c1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007c20:	d007      	beq.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8007c22:	e011      	b.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c24:	4b33      	ldr	r3, [pc, #204]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c28:	4a32      	ldr	r2, [pc, #200]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007c2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007c30:	e00f      	b.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c36:	3328      	adds	r3, #40	@ 0x28
 8007c38:	2101      	movs	r1, #1
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f000 fac0 	bl	80081c0 <RCCEx_PLL3_Config>
 8007c40:	4603      	mov	r3, r0
 8007c42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8007c46:	e004      	b.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c4e:	e000      	b.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8007c50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c52:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d10b      	bne.n	8007c72 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c5a:	4b26      	ldr	r3, [pc, #152]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c5e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c6a:	4a22      	ldr	r2, [pc, #136]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007c6c:	430b      	orrs	r3, r1
 8007c6e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c70:	e003      	b.n	8007c7a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007c7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c82:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007c86:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c88:	2300      	movs	r3, #0
 8007c8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c8c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007c90:	460b      	mov	r3, r1
 8007c92:	4313      	orrs	r3, r2
 8007c94:	d034      	beq.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007c96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d003      	beq.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ca4:	d007      	beq.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8007ca6:	e011      	b.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ca8:	4b12      	ldr	r3, [pc, #72]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cac:	4a11      	ldr	r2, [pc, #68]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007cae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007cb4:	e00e      	b.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cba:	3308      	adds	r3, #8
 8007cbc:	2102      	movs	r1, #2
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	f000 f9cc 	bl	800805c <RCCEx_PLL2_Config>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007cca:	e003      	b.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007cd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d10d      	bne.n	8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007cdc:	4b05      	ldr	r3, [pc, #20]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007cde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ce0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007ce4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ce8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cea:	4a02      	ldr	r2, [pc, #8]	@ (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007cec:	430b      	orrs	r3, r1
 8007cee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007cf0:	e006      	b.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8007cf2:	bf00      	nop
 8007cf4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cf8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cfc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007d00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d08:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007d0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d0e:	2300      	movs	r3, #0
 8007d10:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d12:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007d16:	460b      	mov	r3, r1
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	d00c      	beq.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007d1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d20:	3328      	adds	r3, #40	@ 0x28
 8007d22:	2102      	movs	r1, #2
 8007d24:	4618      	mov	r0, r3
 8007d26:	f000 fa4b 	bl	80081c0 <RCCEx_PLL3_Config>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d002      	beq.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8007d30:	2301      	movs	r3, #1
 8007d32:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007d36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d3e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007d42:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d44:	2300      	movs	r3, #0
 8007d46:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d48:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007d4c:	460b      	mov	r3, r1
 8007d4e:	4313      	orrs	r3, r2
 8007d50:	d036      	beq.n	8007dc0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007d52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d58:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d5c:	d018      	beq.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8007d5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d62:	d811      	bhi.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007d64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d68:	d014      	beq.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8007d6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d6e:	d80b      	bhi.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d011      	beq.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8007d74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d78:	d106      	bne.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d7a:	4bb7      	ldr	r3, [pc, #732]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d7e:	4ab6      	ldr	r2, [pc, #728]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007d86:	e008      	b.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d8e:	e004      	b.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007d90:	bf00      	nop
 8007d92:	e002      	b.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007d94:	bf00      	nop
 8007d96:	e000      	b.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d10a      	bne.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007da2:	4bad      	ldr	r3, [pc, #692]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007da6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007daa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007db0:	4aa9      	ldr	r2, [pc, #676]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007db2:	430b      	orrs	r3, r1
 8007db4:	6553      	str	r3, [r2, #84]	@ 0x54
 8007db6:	e003      	b.n	8007dc0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007db8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007dbc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007dcc:	653b      	str	r3, [r7, #80]	@ 0x50
 8007dce:	2300      	movs	r3, #0
 8007dd0:	657b      	str	r3, [r7, #84]	@ 0x54
 8007dd2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007dd6:	460b      	mov	r3, r1
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	d009      	beq.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007ddc:	4b9e      	ldr	r3, [pc, #632]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007dde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007de0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007de4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dea:	4a9b      	ldr	r2, [pc, #620]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007dec:	430b      	orrs	r3, r1
 8007dee:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007df0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007dfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007dfe:	2300      	movs	r3, #0
 8007e00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e02:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007e06:	460b      	mov	r3, r1
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	d009      	beq.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007e0c:	4b92      	ldr	r3, [pc, #584]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e10:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007e14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e1a:	4a8f      	ldr	r2, [pc, #572]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e1c:	430b      	orrs	r3, r1
 8007e1e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e28:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007e2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e2e:	2300      	movs	r3, #0
 8007e30:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e32:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007e36:	460b      	mov	r3, r1
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	d00e      	beq.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007e3c:	4b86      	ldr	r3, [pc, #536]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e3e:	691b      	ldr	r3, [r3, #16]
 8007e40:	4a85      	ldr	r2, [pc, #532]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e42:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007e46:	6113      	str	r3, [r2, #16]
 8007e48:	4b83      	ldr	r3, [pc, #524]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e4a:	6919      	ldr	r1, [r3, #16]
 8007e4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e50:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007e54:	4a80      	ldr	r2, [pc, #512]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e56:	430b      	orrs	r3, r1
 8007e58:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007e5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e62:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007e66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007e68:	2300      	movs	r3, #0
 8007e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e6c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007e70:	460b      	mov	r3, r1
 8007e72:	4313      	orrs	r3, r2
 8007e74:	d009      	beq.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007e76:	4b78      	ldr	r3, [pc, #480]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e7a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e84:	4a74      	ldr	r2, [pc, #464]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e86:	430b      	orrs	r3, r1
 8007e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e92:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007e96:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e98:	2300      	movs	r3, #0
 8007e9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e9c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	d00a      	beq.n	8007ebc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007ea6:	4b6c      	ldr	r3, [pc, #432]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eaa:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007eae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eb6:	4a68      	ldr	r2, [pc, #416]	@ (8008058 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007eb8:	430b      	orrs	r3, r1
 8007eba:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007ebc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec4:	2100      	movs	r1, #0
 8007ec6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007ec8:	f003 0301 	and.w	r3, r3, #1
 8007ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ece:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007ed2:	460b      	mov	r3, r1
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	d011      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ed8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007edc:	3308      	adds	r3, #8
 8007ede:	2100      	movs	r1, #0
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f000 f8bb 	bl	800805c <RCCEx_PLL2_Config>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007eec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d003      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ef4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ef8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f04:	2100      	movs	r1, #0
 8007f06:	6239      	str	r1, [r7, #32]
 8007f08:	f003 0302 	and.w	r3, r3, #2
 8007f0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f0e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007f12:	460b      	mov	r3, r1
 8007f14:	4313      	orrs	r3, r2
 8007f16:	d011      	beq.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007f18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f1c:	3308      	adds	r3, #8
 8007f1e:	2101      	movs	r1, #1
 8007f20:	4618      	mov	r0, r3
 8007f22:	f000 f89b 	bl	800805c <RCCEx_PLL2_Config>
 8007f26:	4603      	mov	r3, r0
 8007f28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007f2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d003      	beq.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f38:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007f3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f44:	2100      	movs	r1, #0
 8007f46:	61b9      	str	r1, [r7, #24]
 8007f48:	f003 0304 	and.w	r3, r3, #4
 8007f4c:	61fb      	str	r3, [r7, #28]
 8007f4e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007f52:	460b      	mov	r3, r1
 8007f54:	4313      	orrs	r3, r2
 8007f56:	d011      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007f58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f5c:	3308      	adds	r3, #8
 8007f5e:	2102      	movs	r1, #2
 8007f60:	4618      	mov	r0, r3
 8007f62:	f000 f87b 	bl	800805c <RCCEx_PLL2_Config>
 8007f66:	4603      	mov	r3, r0
 8007f68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007f6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d003      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007f7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f84:	2100      	movs	r1, #0
 8007f86:	6139      	str	r1, [r7, #16]
 8007f88:	f003 0308 	and.w	r3, r3, #8
 8007f8c:	617b      	str	r3, [r7, #20]
 8007f8e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007f92:	460b      	mov	r3, r1
 8007f94:	4313      	orrs	r3, r2
 8007f96:	d011      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007f98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f9c:	3328      	adds	r3, #40	@ 0x28
 8007f9e:	2100      	movs	r1, #0
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f000 f90d 	bl	80081c0 <RCCEx_PLL3_Config>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007fac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d003      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fb8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc4:	2100      	movs	r1, #0
 8007fc6:	60b9      	str	r1, [r7, #8]
 8007fc8:	f003 0310 	and.w	r3, r3, #16
 8007fcc:	60fb      	str	r3, [r7, #12]
 8007fce:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	d011      	beq.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fdc:	3328      	adds	r3, #40	@ 0x28
 8007fde:	2101      	movs	r1, #1
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	f000 f8ed 	bl	80081c0 <RCCEx_PLL3_Config>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007fec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d003      	beq.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ff4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ff8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007ffc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008004:	2100      	movs	r1, #0
 8008006:	6039      	str	r1, [r7, #0]
 8008008:	f003 0320 	and.w	r3, r3, #32
 800800c:	607b      	str	r3, [r7, #4]
 800800e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008012:	460b      	mov	r3, r1
 8008014:	4313      	orrs	r3, r2
 8008016:	d011      	beq.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008018:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800801c:	3328      	adds	r3, #40	@ 0x28
 800801e:	2102      	movs	r1, #2
 8008020:	4618      	mov	r0, r3
 8008022:	f000 f8cd 	bl	80081c0 <RCCEx_PLL3_Config>
 8008026:	4603      	mov	r3, r0
 8008028:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800802c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008030:	2b00      	cmp	r3, #0
 8008032:	d003      	beq.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008034:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008038:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800803c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8008040:	2b00      	cmp	r3, #0
 8008042:	d101      	bne.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8008044:	2300      	movs	r3, #0
 8008046:	e000      	b.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8008048:	2301      	movs	r3, #1
}
 800804a:	4618      	mov	r0, r3
 800804c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8008050:	46bd      	mov	sp, r7
 8008052:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008056:	bf00      	nop
 8008058:	58024400 	.word	0x58024400

0800805c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008066:	2300      	movs	r3, #0
 8008068:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800806a:	4b53      	ldr	r3, [pc, #332]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 800806c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800806e:	f003 0303 	and.w	r3, r3, #3
 8008072:	2b03      	cmp	r3, #3
 8008074:	d101      	bne.n	800807a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008076:	2301      	movs	r3, #1
 8008078:	e099      	b.n	80081ae <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800807a:	4b4f      	ldr	r3, [pc, #316]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a4e      	ldr	r2, [pc, #312]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008080:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008084:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008086:	f7f9 fe99 	bl	8001dbc <HAL_GetTick>
 800808a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800808c:	e008      	b.n	80080a0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800808e:	f7f9 fe95 	bl	8001dbc <HAL_GetTick>
 8008092:	4602      	mov	r2, r0
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	1ad3      	subs	r3, r2, r3
 8008098:	2b02      	cmp	r3, #2
 800809a:	d901      	bls.n	80080a0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800809c:	2303      	movs	r3, #3
 800809e:	e086      	b.n	80081ae <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80080a0:	4b45      	ldr	r3, [pc, #276]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1f0      	bne.n	800808e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80080ac:	4b42      	ldr	r3, [pc, #264]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 80080ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080b0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	031b      	lsls	r3, r3, #12
 80080ba:	493f      	ldr	r1, [pc, #252]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 80080bc:	4313      	orrs	r3, r2
 80080be:	628b      	str	r3, [r1, #40]	@ 0x28
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	3b01      	subs	r3, #1
 80080c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	3b01      	subs	r3, #1
 80080d0:	025b      	lsls	r3, r3, #9
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	431a      	orrs	r2, r3
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	68db      	ldr	r3, [r3, #12]
 80080da:	3b01      	subs	r3, #1
 80080dc:	041b      	lsls	r3, r3, #16
 80080de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80080e2:	431a      	orrs	r2, r3
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	691b      	ldr	r3, [r3, #16]
 80080e8:	3b01      	subs	r3, #1
 80080ea:	061b      	lsls	r3, r3, #24
 80080ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80080f0:	4931      	ldr	r1, [pc, #196]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 80080f2:	4313      	orrs	r3, r2
 80080f4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80080f6:	4b30      	ldr	r3, [pc, #192]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 80080f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	695b      	ldr	r3, [r3, #20]
 8008102:	492d      	ldr	r1, [pc, #180]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008104:	4313      	orrs	r3, r2
 8008106:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008108:	4b2b      	ldr	r3, [pc, #172]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 800810a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800810c:	f023 0220 	bic.w	r2, r3, #32
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	699b      	ldr	r3, [r3, #24]
 8008114:	4928      	ldr	r1, [pc, #160]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008116:	4313      	orrs	r3, r2
 8008118:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800811a:	4b27      	ldr	r3, [pc, #156]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 800811c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800811e:	4a26      	ldr	r2, [pc, #152]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008120:	f023 0310 	bic.w	r3, r3, #16
 8008124:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008126:	4b24      	ldr	r3, [pc, #144]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008128:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800812a:	4b24      	ldr	r3, [pc, #144]	@ (80081bc <RCCEx_PLL2_Config+0x160>)
 800812c:	4013      	ands	r3, r2
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	69d2      	ldr	r2, [r2, #28]
 8008132:	00d2      	lsls	r2, r2, #3
 8008134:	4920      	ldr	r1, [pc, #128]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008136:	4313      	orrs	r3, r2
 8008138:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800813a:	4b1f      	ldr	r3, [pc, #124]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 800813c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800813e:	4a1e      	ldr	r2, [pc, #120]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008140:	f043 0310 	orr.w	r3, r3, #16
 8008144:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d106      	bne.n	800815a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800814c:	4b1a      	ldr	r3, [pc, #104]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 800814e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008150:	4a19      	ldr	r2, [pc, #100]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008152:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008156:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008158:	e00f      	b.n	800817a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	2b01      	cmp	r3, #1
 800815e:	d106      	bne.n	800816e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008160:	4b15      	ldr	r3, [pc, #84]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008164:	4a14      	ldr	r2, [pc, #80]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008166:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800816a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800816c:	e005      	b.n	800817a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800816e:	4b12      	ldr	r3, [pc, #72]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008172:	4a11      	ldr	r2, [pc, #68]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008174:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008178:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800817a:	4b0f      	ldr	r3, [pc, #60]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a0e      	ldr	r2, [pc, #56]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 8008180:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008184:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008186:	f7f9 fe19 	bl	8001dbc <HAL_GetTick>
 800818a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800818c:	e008      	b.n	80081a0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800818e:	f7f9 fe15 	bl	8001dbc <HAL_GetTick>
 8008192:	4602      	mov	r2, r0
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	1ad3      	subs	r3, r2, r3
 8008198:	2b02      	cmp	r3, #2
 800819a:	d901      	bls.n	80081a0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800819c:	2303      	movs	r3, #3
 800819e:	e006      	b.n	80081ae <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80081a0:	4b05      	ldr	r3, [pc, #20]	@ (80081b8 <RCCEx_PLL2_Config+0x15c>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d0f0      	beq.n	800818e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80081ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3710      	adds	r7, #16
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
 80081b6:	bf00      	nop
 80081b8:	58024400 	.word	0x58024400
 80081bc:	ffff0007 	.word	0xffff0007

080081c0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b084      	sub	sp, #16
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80081ca:	2300      	movs	r3, #0
 80081cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80081ce:	4b53      	ldr	r3, [pc, #332]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80081d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081d2:	f003 0303 	and.w	r3, r3, #3
 80081d6:	2b03      	cmp	r3, #3
 80081d8:	d101      	bne.n	80081de <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	e099      	b.n	8008312 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80081de:	4b4f      	ldr	r3, [pc, #316]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a4e      	ldr	r2, [pc, #312]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80081e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081ea:	f7f9 fde7 	bl	8001dbc <HAL_GetTick>
 80081ee:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80081f0:	e008      	b.n	8008204 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80081f2:	f7f9 fde3 	bl	8001dbc <HAL_GetTick>
 80081f6:	4602      	mov	r2, r0
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	1ad3      	subs	r3, r2, r3
 80081fc:	2b02      	cmp	r3, #2
 80081fe:	d901      	bls.n	8008204 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008200:	2303      	movs	r3, #3
 8008202:	e086      	b.n	8008312 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008204:	4b45      	ldr	r3, [pc, #276]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800820c:	2b00      	cmp	r3, #0
 800820e:	d1f0      	bne.n	80081f2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008210:	4b42      	ldr	r3, [pc, #264]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 8008212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008214:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	051b      	lsls	r3, r3, #20
 800821e:	493f      	ldr	r1, [pc, #252]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 8008220:	4313      	orrs	r3, r2
 8008222:	628b      	str	r3, [r1, #40]	@ 0x28
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	3b01      	subs	r3, #1
 800822a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	3b01      	subs	r3, #1
 8008234:	025b      	lsls	r3, r3, #9
 8008236:	b29b      	uxth	r3, r3
 8008238:	431a      	orrs	r2, r3
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	68db      	ldr	r3, [r3, #12]
 800823e:	3b01      	subs	r3, #1
 8008240:	041b      	lsls	r3, r3, #16
 8008242:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008246:	431a      	orrs	r2, r3
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	691b      	ldr	r3, [r3, #16]
 800824c:	3b01      	subs	r3, #1
 800824e:	061b      	lsls	r3, r3, #24
 8008250:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008254:	4931      	ldr	r1, [pc, #196]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 8008256:	4313      	orrs	r3, r2
 8008258:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800825a:	4b30      	ldr	r3, [pc, #192]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 800825c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800825e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	695b      	ldr	r3, [r3, #20]
 8008266:	492d      	ldr	r1, [pc, #180]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 8008268:	4313      	orrs	r3, r2
 800826a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800826c:	4b2b      	ldr	r3, [pc, #172]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 800826e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008270:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	699b      	ldr	r3, [r3, #24]
 8008278:	4928      	ldr	r1, [pc, #160]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 800827a:	4313      	orrs	r3, r2
 800827c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800827e:	4b27      	ldr	r3, [pc, #156]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 8008280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008282:	4a26      	ldr	r2, [pc, #152]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 8008284:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008288:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800828a:	4b24      	ldr	r3, [pc, #144]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 800828c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800828e:	4b24      	ldr	r3, [pc, #144]	@ (8008320 <RCCEx_PLL3_Config+0x160>)
 8008290:	4013      	ands	r3, r2
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	69d2      	ldr	r2, [r2, #28]
 8008296:	00d2      	lsls	r2, r2, #3
 8008298:	4920      	ldr	r1, [pc, #128]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 800829a:	4313      	orrs	r3, r2
 800829c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800829e:	4b1f      	ldr	r3, [pc, #124]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80082a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a2:	4a1e      	ldr	r2, [pc, #120]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80082a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d106      	bne.n	80082be <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80082b0:	4b1a      	ldr	r3, [pc, #104]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80082b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082b4:	4a19      	ldr	r2, [pc, #100]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80082b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80082ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80082bc:	e00f      	b.n	80082de <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d106      	bne.n	80082d2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80082c4:	4b15      	ldr	r3, [pc, #84]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80082c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c8:	4a14      	ldr	r2, [pc, #80]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80082ca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80082ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80082d0:	e005      	b.n	80082de <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80082d2:	4b12      	ldr	r3, [pc, #72]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80082d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d6:	4a11      	ldr	r2, [pc, #68]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80082d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80082dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80082de:	4b0f      	ldr	r3, [pc, #60]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a0e      	ldr	r2, [pc, #56]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 80082e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082ea:	f7f9 fd67 	bl	8001dbc <HAL_GetTick>
 80082ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80082f0:	e008      	b.n	8008304 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80082f2:	f7f9 fd63 	bl	8001dbc <HAL_GetTick>
 80082f6:	4602      	mov	r2, r0
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	1ad3      	subs	r3, r2, r3
 80082fc:	2b02      	cmp	r3, #2
 80082fe:	d901      	bls.n	8008304 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e006      	b.n	8008312 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008304:	4b05      	ldr	r3, [pc, #20]	@ (800831c <RCCEx_PLL3_Config+0x15c>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800830c:	2b00      	cmp	r3, #0
 800830e:	d0f0      	beq.n	80082f2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008310:	7bfb      	ldrb	r3, [r7, #15]
}
 8008312:	4618      	mov	r0, r3
 8008314:	3710      	adds	r7, #16
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	58024400 	.word	0x58024400
 8008320:	ffff0007 	.word	0xffff0007

08008324 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b084      	sub	sp, #16
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d101      	bne.n	8008336 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	e10f      	b.n	8008556 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2200      	movs	r2, #0
 800833a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a87      	ldr	r2, [pc, #540]	@ (8008560 <HAL_SPI_Init+0x23c>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d00f      	beq.n	8008366 <HAL_SPI_Init+0x42>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a86      	ldr	r2, [pc, #536]	@ (8008564 <HAL_SPI_Init+0x240>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d00a      	beq.n	8008366 <HAL_SPI_Init+0x42>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a84      	ldr	r2, [pc, #528]	@ (8008568 <HAL_SPI_Init+0x244>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d005      	beq.n	8008366 <HAL_SPI_Init+0x42>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	68db      	ldr	r3, [r3, #12]
 800835e:	2b0f      	cmp	r3, #15
 8008360:	d901      	bls.n	8008366 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e0f7      	b.n	8008556 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f001 fa64 	bl	8009834 <SPI_GetPacketSize>
 800836c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a7b      	ldr	r2, [pc, #492]	@ (8008560 <HAL_SPI_Init+0x23c>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d00c      	beq.n	8008392 <HAL_SPI_Init+0x6e>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a79      	ldr	r2, [pc, #484]	@ (8008564 <HAL_SPI_Init+0x240>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d007      	beq.n	8008392 <HAL_SPI_Init+0x6e>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a78      	ldr	r2, [pc, #480]	@ (8008568 <HAL_SPI_Init+0x244>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d002      	beq.n	8008392 <HAL_SPI_Init+0x6e>
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2b08      	cmp	r3, #8
 8008390:	d811      	bhi.n	80083b6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008396:	4a72      	ldr	r2, [pc, #456]	@ (8008560 <HAL_SPI_Init+0x23c>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d009      	beq.n	80083b0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a70      	ldr	r2, [pc, #448]	@ (8008564 <HAL_SPI_Init+0x240>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d004      	beq.n	80083b0 <HAL_SPI_Init+0x8c>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a6f      	ldr	r2, [pc, #444]	@ (8008568 <HAL_SPI_Init+0x244>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d104      	bne.n	80083ba <HAL_SPI_Init+0x96>
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2b10      	cmp	r3, #16
 80083b4:	d901      	bls.n	80083ba <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e0cd      	b.n	8008556 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d106      	bne.n	80083d4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2200      	movs	r2, #0
 80083ca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f7f8 ff28 	bl	8001224 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2202      	movs	r2, #2
 80083d8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	681a      	ldr	r2, [r3, #0]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f022 0201 	bic.w	r2, r2, #1
 80083ea:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80083f6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	699b      	ldr	r3, [r3, #24]
 80083fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008400:	d119      	bne.n	8008436 <HAL_SPI_Init+0x112>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800840a:	d103      	bne.n	8008414 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008410:	2b00      	cmp	r3, #0
 8008412:	d008      	beq.n	8008426 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008418:	2b00      	cmp	r3, #0
 800841a:	d10c      	bne.n	8008436 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008420:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008424:	d107      	bne.n	8008436 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	681a      	ldr	r2, [r3, #0]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008434:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800843e:	2b00      	cmp	r3, #0
 8008440:	d00f      	beq.n	8008462 <HAL_SPI_Init+0x13e>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	2b06      	cmp	r3, #6
 8008448:	d90b      	bls.n	8008462 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	430a      	orrs	r2, r1
 800845e:	601a      	str	r2, [r3, #0]
 8008460:	e007      	b.n	8008472 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681a      	ldr	r2, [r3, #0]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008470:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	69da      	ldr	r2, [r3, #28]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800847a:	431a      	orrs	r2, r3
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	431a      	orrs	r2, r3
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008484:	ea42 0103 	orr.w	r1, r2, r3
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	68da      	ldr	r2, [r3, #12]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	430a      	orrs	r2, r1
 8008492:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800849c:	431a      	orrs	r2, r3
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084a2:	431a      	orrs	r2, r3
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	699b      	ldr	r3, [r3, #24]
 80084a8:	431a      	orrs	r2, r3
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	691b      	ldr	r3, [r3, #16]
 80084ae:	431a      	orrs	r2, r3
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	695b      	ldr	r3, [r3, #20]
 80084b4:	431a      	orrs	r2, r3
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6a1b      	ldr	r3, [r3, #32]
 80084ba:	431a      	orrs	r2, r3
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	431a      	orrs	r2, r3
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084c6:	431a      	orrs	r2, r3
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	689b      	ldr	r3, [r3, #8]
 80084cc:	431a      	orrs	r2, r3
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084d2:	ea42 0103 	orr.w	r1, r2, r3
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	430a      	orrs	r2, r1
 80084e0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d113      	bne.n	8008512 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084fc:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008510:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f022 0201 	bic.w	r2, r2, #1
 8008520:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800852a:	2b00      	cmp	r3, #0
 800852c:	d00a      	beq.n	8008544 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	68db      	ldr	r3, [r3, #12]
 8008534:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	430a      	orrs	r2, r1
 8008542:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2200      	movs	r2, #0
 8008548:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2201      	movs	r2, #1
 8008550:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8008554:	2300      	movs	r3, #0
}
 8008556:	4618      	mov	r0, r3
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	40013000 	.word	0x40013000
 8008564:	40003800 	.word	0x40003800
 8008568:	40003c00 	.word	0x40003c00

0800856c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b088      	sub	sp, #32
 8008570:	af02      	add	r7, sp, #8
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	603b      	str	r3, [r7, #0]
 8008578:	4613      	mov	r3, r2
 800857a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	3320      	adds	r3, #32
 8008582:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008584:	f7f9 fc1a 	bl	8001dbc <HAL_GetTick>
 8008588:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008590:	b2db      	uxtb	r3, r3
 8008592:	2b01      	cmp	r3, #1
 8008594:	d001      	beq.n	800859a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8008596:	2302      	movs	r3, #2
 8008598:	e1d1      	b.n	800893e <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d002      	beq.n	80085a6 <HAL_SPI_Transmit+0x3a>
 80085a0:	88fb      	ldrh	r3, [r7, #6]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d101      	bne.n	80085aa <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	e1c9      	b.n	800893e <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d101      	bne.n	80085b8 <HAL_SPI_Transmit+0x4c>
 80085b4:	2302      	movs	r3, #2
 80085b6:	e1c2      	b.n	800893e <HAL_SPI_Transmit+0x3d2>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2201      	movs	r2, #1
 80085bc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2203      	movs	r2, #3
 80085c4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	2200      	movs	r2, #0
 80085cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	68ba      	ldr	r2, [r7, #8]
 80085d4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	88fa      	ldrh	r2, [r7, #6]
 80085da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	88fa      	ldrh	r2, [r7, #6]
 80085e2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2200      	movs	r2, #0
 80085ea:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2200      	movs	r2, #0
 80085f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2200      	movs	r2, #0
 80085f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2200      	movs	r2, #0
 8008600:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008610:	d108      	bne.n	8008624 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	681a      	ldr	r2, [r3, #0]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008620:	601a      	str	r2, [r3, #0]
 8008622:	e009      	b.n	8008638 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	68db      	ldr	r3, [r3, #12]
 800862a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8008636:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	685a      	ldr	r2, [r3, #4]
 800863e:	4b96      	ldr	r3, [pc, #600]	@ (8008898 <HAL_SPI_Transmit+0x32c>)
 8008640:	4013      	ands	r3, r2
 8008642:	88f9      	ldrh	r1, [r7, #6]
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	6812      	ldr	r2, [r2, #0]
 8008648:	430b      	orrs	r3, r1
 800864a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	681a      	ldr	r2, [r3, #0]
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f042 0201 	orr.w	r2, r2, #1
 800865a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008664:	d107      	bne.n	8008676 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008674:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	68db      	ldr	r3, [r3, #12]
 800867a:	2b0f      	cmp	r3, #15
 800867c:	d947      	bls.n	800870e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800867e:	e03f      	b.n	8008700 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	695b      	ldr	r3, [r3, #20]
 8008686:	f003 0302 	and.w	r3, r3, #2
 800868a:	2b02      	cmp	r3, #2
 800868c:	d114      	bne.n	80086b8 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	6812      	ldr	r2, [r2, #0]
 8008698:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800869e:	1d1a      	adds	r2, r3, #4
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	3b01      	subs	r3, #1
 80086ae:	b29a      	uxth	r2, r3
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80086b6:	e023      	b.n	8008700 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80086b8:	f7f9 fb80 	bl	8001dbc <HAL_GetTick>
 80086bc:	4602      	mov	r2, r0
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	683a      	ldr	r2, [r7, #0]
 80086c4:	429a      	cmp	r2, r3
 80086c6:	d803      	bhi.n	80086d0 <HAL_SPI_Transmit+0x164>
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ce:	d102      	bne.n	80086d6 <HAL_SPI_Transmit+0x16a>
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d114      	bne.n	8008700 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80086d6:	68f8      	ldr	r0, [r7, #12]
 80086d8:	f000 ffde 	bl	8009698 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086e2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2200      	movs	r2, #0
 80086f8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80086fc:	2303      	movs	r3, #3
 80086fe:	e11e      	b.n	800893e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008706:	b29b      	uxth	r3, r3
 8008708:	2b00      	cmp	r3, #0
 800870a:	d1b9      	bne.n	8008680 <HAL_SPI_Transmit+0x114>
 800870c:	e0f1      	b.n	80088f2 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	68db      	ldr	r3, [r3, #12]
 8008712:	2b07      	cmp	r3, #7
 8008714:	f240 80e6 	bls.w	80088e4 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008718:	e05d      	b.n	80087d6 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	695b      	ldr	r3, [r3, #20]
 8008720:	f003 0302 	and.w	r3, r3, #2
 8008724:	2b02      	cmp	r3, #2
 8008726:	d132      	bne.n	800878e <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800872e:	b29b      	uxth	r3, r3
 8008730:	2b01      	cmp	r3, #1
 8008732:	d918      	bls.n	8008766 <HAL_SPI_Transmit+0x1fa>
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008738:	2b00      	cmp	r3, #0
 800873a:	d014      	beq.n	8008766 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	6812      	ldr	r2, [r2, #0]
 8008746:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800874c:	1d1a      	adds	r2, r3, #4
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008758:	b29b      	uxth	r3, r3
 800875a:	3b02      	subs	r3, #2
 800875c:	b29a      	uxth	r2, r3
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008764:	e037      	b.n	80087d6 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800876a:	881a      	ldrh	r2, [r3, #0]
 800876c:	697b      	ldr	r3, [r7, #20]
 800876e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008774:	1c9a      	adds	r2, r3, #2
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008780:	b29b      	uxth	r3, r3
 8008782:	3b01      	subs	r3, #1
 8008784:	b29a      	uxth	r2, r3
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800878c:	e023      	b.n	80087d6 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800878e:	f7f9 fb15 	bl	8001dbc <HAL_GetTick>
 8008792:	4602      	mov	r2, r0
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	1ad3      	subs	r3, r2, r3
 8008798:	683a      	ldr	r2, [r7, #0]
 800879a:	429a      	cmp	r2, r3
 800879c:	d803      	bhi.n	80087a6 <HAL_SPI_Transmit+0x23a>
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087a4:	d102      	bne.n	80087ac <HAL_SPI_Transmit+0x240>
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d114      	bne.n	80087d6 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80087ac:	68f8      	ldr	r0, [r7, #12]
 80087ae:	f000 ff73 	bl	8009698 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2201      	movs	r2, #1
 80087c6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80087d2:	2303      	movs	r3, #3
 80087d4:	e0b3      	b.n	800893e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80087dc:	b29b      	uxth	r3, r3
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d19b      	bne.n	800871a <HAL_SPI_Transmit+0x1ae>
 80087e2:	e086      	b.n	80088f2 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	695b      	ldr	r3, [r3, #20]
 80087ea:	f003 0302 	and.w	r3, r3, #2
 80087ee:	2b02      	cmp	r3, #2
 80087f0:	d154      	bne.n	800889c <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	2b03      	cmp	r3, #3
 80087fc:	d918      	bls.n	8008830 <HAL_SPI_Transmit+0x2c4>
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008802:	2b40      	cmp	r3, #64	@ 0x40
 8008804:	d914      	bls.n	8008830 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	6812      	ldr	r2, [r2, #0]
 8008810:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008816:	1d1a      	adds	r2, r3, #4
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008822:	b29b      	uxth	r3, r3
 8008824:	3b04      	subs	r3, #4
 8008826:	b29a      	uxth	r2, r3
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800882e:	e059      	b.n	80088e4 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008836:	b29b      	uxth	r3, r3
 8008838:	2b01      	cmp	r3, #1
 800883a:	d917      	bls.n	800886c <HAL_SPI_Transmit+0x300>
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008840:	2b00      	cmp	r3, #0
 8008842:	d013      	beq.n	800886c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008848:	881a      	ldrh	r2, [r3, #0]
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008852:	1c9a      	adds	r2, r3, #2
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800885e:	b29b      	uxth	r3, r3
 8008860:	3b02      	subs	r3, #2
 8008862:	b29a      	uxth	r2, r3
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800886a:	e03b      	b.n	80088e4 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	3320      	adds	r3, #32
 8008876:	7812      	ldrb	r2, [r2, #0]
 8008878:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800887e:	1c5a      	adds	r2, r3, #1
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800888a:	b29b      	uxth	r3, r3
 800888c:	3b01      	subs	r3, #1
 800888e:	b29a      	uxth	r2, r3
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008896:	e025      	b.n	80088e4 <HAL_SPI_Transmit+0x378>
 8008898:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800889c:	f7f9 fa8e 	bl	8001dbc <HAL_GetTick>
 80088a0:	4602      	mov	r2, r0
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	1ad3      	subs	r3, r2, r3
 80088a6:	683a      	ldr	r2, [r7, #0]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d803      	bhi.n	80088b4 <HAL_SPI_Transmit+0x348>
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088b2:	d102      	bne.n	80088ba <HAL_SPI_Transmit+0x34e>
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d114      	bne.n	80088e4 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f000 feec 	bl	8009698 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2201      	movs	r2, #1
 80088d4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	2200      	movs	r2, #0
 80088dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80088e0:	2303      	movs	r3, #3
 80088e2:	e02c      	b.n	800893e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80088ea:	b29b      	uxth	r3, r3
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	f47f af79 	bne.w	80087e4 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80088f2:	693b      	ldr	r3, [r7, #16]
 80088f4:	9300      	str	r3, [sp, #0]
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	2200      	movs	r2, #0
 80088fa:	2108      	movs	r1, #8
 80088fc:	68f8      	ldr	r0, [r7, #12]
 80088fe:	f000 ff6b 	bl	80097d8 <SPI_WaitOnFlagUntilTimeout>
 8008902:	4603      	mov	r3, r0
 8008904:	2b00      	cmp	r3, #0
 8008906:	d007      	beq.n	8008918 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800890e:	f043 0220 	orr.w	r2, r3, #32
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008918:	68f8      	ldr	r0, [r7, #12]
 800891a:	f000 febd 	bl	8009698 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2201      	movs	r2, #1
 8008922:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2200      	movs	r2, #0
 800892a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008934:	2b00      	cmp	r3, #0
 8008936:	d001      	beq.n	800893c <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	e000      	b.n	800893e <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800893c:	2300      	movs	r3, #0
  }
}
 800893e:	4618      	mov	r0, r3
 8008940:	3718      	adds	r7, #24
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop

08008948 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b088      	sub	sp, #32
 800894c:	af00      	add	r7, sp, #0
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	60b9      	str	r1, [r7, #8]
 8008952:	603b      	str	r3, [r7, #0]
 8008954:	4613      	mov	r3, r2
 8008956:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800895c:	095b      	lsrs	r3, r3, #5
 800895e:	b29b      	uxth	r3, r3
 8008960:	3301      	adds	r3, #1
 8008962:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	3330      	adds	r3, #48	@ 0x30
 800896a:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800896c:	f7f9 fa26 	bl	8001dbc <HAL_GetTick>
 8008970:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008978:	b2db      	uxtb	r3, r3
 800897a:	2b01      	cmp	r3, #1
 800897c:	d001      	beq.n	8008982 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800897e:	2302      	movs	r3, #2
 8008980:	e250      	b.n	8008e24 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d002      	beq.n	800898e <HAL_SPI_Receive+0x46>
 8008988:	88fb      	ldrh	r3, [r7, #6]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d101      	bne.n	8008992 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800898e:	2301      	movs	r3, #1
 8008990:	e248      	b.n	8008e24 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008998:	2b01      	cmp	r3, #1
 800899a:	d101      	bne.n	80089a0 <HAL_SPI_Receive+0x58>
 800899c:	2302      	movs	r3, #2
 800899e:	e241      	b.n	8008e24 <HAL_SPI_Receive+0x4dc>
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2201      	movs	r2, #1
 80089a4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2204      	movs	r2, #4
 80089ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	68ba      	ldr	r2, [r7, #8]
 80089bc:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	88fa      	ldrh	r2, [r7, #6]
 80089c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	88fa      	ldrh	r2, [r7, #6]
 80089ca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2200      	movs	r2, #0
 80089d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2200      	movs	r2, #0
 80089d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2200      	movs	r2, #0
 80089e0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	2200      	movs	r2, #0
 80089e8:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2200      	movs	r2, #0
 80089ee:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80089f8:	d108      	bne.n	8008a0c <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008a08:	601a      	str	r2, [r3, #0]
 8008a0a:	e009      	b.n	8008a20 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	68db      	ldr	r3, [r3, #12]
 8008a12:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8008a1e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	685a      	ldr	r2, [r3, #4]
 8008a26:	4b95      	ldr	r3, [pc, #596]	@ (8008c7c <HAL_SPI_Receive+0x334>)
 8008a28:	4013      	ands	r3, r2
 8008a2a:	88f9      	ldrh	r1, [r7, #6]
 8008a2c:	68fa      	ldr	r2, [r7, #12]
 8008a2e:	6812      	ldr	r2, [r2, #0]
 8008a30:	430b      	orrs	r3, r1
 8008a32:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	681a      	ldr	r2, [r3, #0]
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f042 0201 	orr.w	r2, r2, #1
 8008a42:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008a4c:	d107      	bne.n	8008a5e <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	681a      	ldr	r2, [r3, #0]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a5c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	68db      	ldr	r3, [r3, #12]
 8008a62:	2b0f      	cmp	r3, #15
 8008a64:	d96c      	bls.n	8008b40 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008a66:	e064      	b.n	8008b32 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	695b      	ldr	r3, [r3, #20]
 8008a6e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	695b      	ldr	r3, [r3, #20]
 8008a76:	f003 0301 	and.w	r3, r3, #1
 8008a7a:	2b01      	cmp	r3, #1
 8008a7c:	d114      	bne.n	8008aa8 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681a      	ldr	r2, [r3, #0]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a86:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008a88:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a8e:	1d1a      	adds	r2, r3, #4
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	3b01      	subs	r3, #1
 8008a9e:	b29a      	uxth	r2, r3
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008aa6:	e044      	b.n	8008b32 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008aae:	b29b      	uxth	r3, r3
 8008ab0:	8bfa      	ldrh	r2, [r7, #30]
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d919      	bls.n	8008aea <HAL_SPI_Receive+0x1a2>
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d014      	beq.n	8008aea <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681a      	ldr	r2, [r3, #0]
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ac8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008aca:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ad0:	1d1a      	adds	r2, r3, #4
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008adc:	b29b      	uxth	r3, r3
 8008ade:	3b01      	subs	r3, #1
 8008ae0:	b29a      	uxth	r2, r3
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008ae8:	e023      	b.n	8008b32 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008aea:	f7f9 f967 	bl	8001dbc <HAL_GetTick>
 8008aee:	4602      	mov	r2, r0
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	1ad3      	subs	r3, r2, r3
 8008af4:	683a      	ldr	r2, [r7, #0]
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d803      	bhi.n	8008b02 <HAL_SPI_Receive+0x1ba>
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b00:	d102      	bne.n	8008b08 <HAL_SPI_Receive+0x1c0>
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d114      	bne.n	8008b32 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008b08:	68f8      	ldr	r0, [r7, #12]
 8008b0a:	f000 fdc5 	bl	8009698 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b14:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2201      	movs	r2, #1
 8008b22:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008b2e:	2303      	movs	r3, #3
 8008b30:	e178      	b.n	8008e24 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d194      	bne.n	8008a68 <HAL_SPI_Receive+0x120>
 8008b3e:	e15e      	b.n	8008dfe <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	2b07      	cmp	r3, #7
 8008b46:	f240 8153 	bls.w	8008df0 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008b4a:	e08f      	b.n	8008c6c <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	695b      	ldr	r3, [r3, #20]
 8008b52:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	695b      	ldr	r3, [r3, #20]
 8008b5a:	f003 0301 	and.w	r3, r3, #1
 8008b5e:	2b01      	cmp	r3, #1
 8008b60:	d114      	bne.n	8008b8c <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b66:	69ba      	ldr	r2, [r7, #24]
 8008b68:	8812      	ldrh	r2, [r2, #0]
 8008b6a:	b292      	uxth	r2, r2
 8008b6c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b72:	1c9a      	adds	r2, r3, #2
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	3b01      	subs	r3, #1
 8008b82:	b29a      	uxth	r2, r3
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008b8a:	e06f      	b.n	8008c6c <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	8bfa      	ldrh	r2, [r7, #30]
 8008b96:	429a      	cmp	r2, r3
 8008b98:	d924      	bls.n	8008be4 <HAL_SPI_Receive+0x29c>
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d01f      	beq.n	8008be4 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ba8:	69ba      	ldr	r2, [r7, #24]
 8008baa:	8812      	ldrh	r2, [r2, #0]
 8008bac:	b292      	uxth	r2, r2
 8008bae:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bb4:	1c9a      	adds	r2, r3, #2
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bbe:	69ba      	ldr	r2, [r7, #24]
 8008bc0:	8812      	ldrh	r2, [r2, #0]
 8008bc2:	b292      	uxth	r2, r2
 8008bc4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bca:	1c9a      	adds	r2, r3, #2
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008bd6:	b29b      	uxth	r3, r3
 8008bd8:	3b02      	subs	r3, #2
 8008bda:	b29a      	uxth	r2, r3
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008be2:	e043      	b.n	8008c6c <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d119      	bne.n	8008c24 <HAL_SPI_Receive+0x2dc>
 8008bf0:	693b      	ldr	r3, [r7, #16]
 8008bf2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d014      	beq.n	8008c24 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bfe:	69ba      	ldr	r2, [r7, #24]
 8008c00:	8812      	ldrh	r2, [r2, #0]
 8008c02:	b292      	uxth	r2, r2
 8008c04:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c0a:	1c9a      	adds	r2, r3, #2
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	3b01      	subs	r3, #1
 8008c1a:	b29a      	uxth	r2, r3
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008c22:	e023      	b.n	8008c6c <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c24:	f7f9 f8ca 	bl	8001dbc <HAL_GetTick>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	1ad3      	subs	r3, r2, r3
 8008c2e:	683a      	ldr	r2, [r7, #0]
 8008c30:	429a      	cmp	r2, r3
 8008c32:	d803      	bhi.n	8008c3c <HAL_SPI_Receive+0x2f4>
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c3a:	d102      	bne.n	8008c42 <HAL_SPI_Receive+0x2fa>
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d114      	bne.n	8008c6c <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008c42:	68f8      	ldr	r0, [r7, #12]
 8008c44:	f000 fd28 	bl	8009698 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2200      	movs	r2, #0
 8008c64:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008c68:	2303      	movs	r3, #3
 8008c6a:	e0db      	b.n	8008e24 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c72:	b29b      	uxth	r3, r3
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	f47f af69 	bne.w	8008b4c <HAL_SPI_Receive+0x204>
 8008c7a:	e0c0      	b.n	8008dfe <HAL_SPI_Receive+0x4b6>
 8008c7c:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	695b      	ldr	r3, [r3, #20]
 8008c86:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	695b      	ldr	r3, [r3, #20]
 8008c8e:	f003 0301 	and.w	r3, r3, #1
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d117      	bne.n	8008cc6 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ca2:	7812      	ldrb	r2, [r2, #0]
 8008ca4:	b2d2      	uxtb	r2, r2
 8008ca6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cac:	1c5a      	adds	r2, r3, #1
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	b29a      	uxth	r2, r3
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008cc4:	e094      	b.n	8008df0 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	8bfa      	ldrh	r2, [r7, #30]
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	d946      	bls.n	8008d62 <HAL_SPI_Receive+0x41a>
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d041      	beq.n	8008d62 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cea:	7812      	ldrb	r2, [r2, #0]
 8008cec:	b2d2      	uxtb	r2, r2
 8008cee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cf4:	1c5a      	adds	r2, r3, #1
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d06:	7812      	ldrb	r2, [r2, #0]
 8008d08:	b2d2      	uxtb	r2, r2
 8008d0a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d10:	1c5a      	adds	r2, r3, #1
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d22:	7812      	ldrb	r2, [r2, #0]
 8008d24:	b2d2      	uxtb	r2, r2
 8008d26:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d2c:	1c5a      	adds	r2, r3, #1
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d3e:	7812      	ldrb	r2, [r2, #0]
 8008d40:	b2d2      	uxtb	r2, r2
 8008d42:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d48:	1c5a      	adds	r2, r3, #1
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	3b04      	subs	r3, #4
 8008d58:	b29a      	uxth	r2, r3
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008d60:	e046      	b.n	8008df0 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008d68:	b29b      	uxth	r3, r3
 8008d6a:	2b03      	cmp	r3, #3
 8008d6c:	d81c      	bhi.n	8008da8 <HAL_SPI_Receive+0x460>
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d017      	beq.n	8008da8 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d84:	7812      	ldrb	r2, [r2, #0]
 8008d86:	b2d2      	uxtb	r2, r2
 8008d88:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d8e:	1c5a      	adds	r2, r3, #1
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	3b01      	subs	r3, #1
 8008d9e:	b29a      	uxth	r2, r3
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008da6:	e023      	b.n	8008df0 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008da8:	f7f9 f808 	bl	8001dbc <HAL_GetTick>
 8008dac:	4602      	mov	r2, r0
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	1ad3      	subs	r3, r2, r3
 8008db2:	683a      	ldr	r2, [r7, #0]
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d803      	bhi.n	8008dc0 <HAL_SPI_Receive+0x478>
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dbe:	d102      	bne.n	8008dc6 <HAL_SPI_Receive+0x47e>
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d114      	bne.n	8008df0 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	f000 fc66 	bl	8009698 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008dd2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2200      	movs	r2, #0
 8008de8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008dec:	2303      	movs	r3, #3
 8008dee:	e019      	b.n	8008e24 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008df6:	b29b      	uxth	r3, r3
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	f47f af41 	bne.w	8008c80 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008dfe:	68f8      	ldr	r0, [r7, #12]
 8008e00:	f000 fc4a 	bl	8009698 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2201      	movs	r2, #1
 8008e08:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d001      	beq.n	8008e22 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	e000      	b.n	8008e24 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8008e22:	2300      	movs	r3, #0
  }
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3720      	adds	r7, #32
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <HAL_SPI_TransmitReceive_IT>:
  * @param  Size   : amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b087      	sub	sp, #28
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
 8008e38:	807b      	strh	r3, [r7, #2]
  uint32_t tmp_TxXferCount;
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	3320      	adds	r3, #32
 8008e40:	613b      	str	r3, [r7, #16]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d001      	beq.n	8008e52 <HAL_SPI_TransmitReceive_IT+0x26>
  {
    return HAL_BUSY;
 8008e4e:	2302      	movs	r3, #2
 8008e50:	e0e9      	b.n	8009026 <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d005      	beq.n	8008e64 <HAL_SPI_TransmitReceive_IT+0x38>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d002      	beq.n	8008e64 <HAL_SPI_TransmitReceive_IT+0x38>
 8008e5e:	887b      	ldrh	r3, [r7, #2]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d101      	bne.n	8008e68 <HAL_SPI_TransmitReceive_IT+0x3c>
  {
    return HAL_ERROR;
 8008e64:	2301      	movs	r3, #1
 8008e66:	e0de      	b.n	8009026 <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	d101      	bne.n	8008e76 <HAL_SPI_TransmitReceive_IT+0x4a>
 8008e72:	2302      	movs	r3, #2
 8008e74:	e0d7      	b.n	8009026 <HAL_SPI_TransmitReceive_IT+0x1fa>
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	2201      	movs	r2, #1
 8008e7a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2205      	movs	r2, #5
 8008e82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	68ba      	ldr	r2, [r7, #8]
 8008e92:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	887a      	ldrh	r2, [r7, #2]
 8008e98:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	887a      	ldrh	r2, [r7, #2]
 8008ea0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	687a      	ldr	r2, [r7, #4]
 8008ea8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	887a      	ldrh	r2, [r7, #2]
 8008eae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	887a      	ldrh	r2, [r7, #2]
 8008eb6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  tmp_TxXferCount   = hspi->TxXferCount;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008ec0:	b29b      	uxth	r3, r3
 8008ec2:	617b      	str	r3, [r7, #20]
  hspi->Reload.pTxBuffPtr  = NULL;
  hspi->Reload.TxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	68db      	ldr	r3, [r3, #12]
 8008ec8:	2b0f      	cmp	r3, #15
 8008eca:	d906      	bls.n	8008eda <HAL_SPI_TransmitReceive_IT+0xae>
  {
    hspi->TxISR     = SPI_TxISR_32BIT;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	4a59      	ldr	r2, [pc, #356]	@ (8009034 <HAL_SPI_TransmitReceive_IT+0x208>)
 8008ed0:	675a      	str	r2, [r3, #116]	@ 0x74
    hspi->RxISR     = SPI_RxISR_32BIT;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	4a58      	ldr	r2, [pc, #352]	@ (8009038 <HAL_SPI_TransmitReceive_IT+0x20c>)
 8008ed6:	671a      	str	r2, [r3, #112]	@ 0x70
 8008ed8:	e010      	b.n	8008efc <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	68db      	ldr	r3, [r3, #12]
 8008ede:	2b07      	cmp	r3, #7
 8008ee0:	d906      	bls.n	8008ef0 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_RxISR_16BIT;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	4a55      	ldr	r2, [pc, #340]	@ (800903c <HAL_SPI_TransmitReceive_IT+0x210>)
 8008ee6:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_16BIT;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	4a55      	ldr	r2, [pc, #340]	@ (8009040 <HAL_SPI_TransmitReceive_IT+0x214>)
 8008eec:	675a      	str	r2, [r3, #116]	@ 0x74
 8008eee:	e005      	b.n	8008efc <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_RxISR_8BIT;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	4a54      	ldr	r2, [pc, #336]	@ (8009044 <HAL_SPI_TransmitReceive_IT+0x218>)
 8008ef4:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_8BIT;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	4a53      	ldr	r2, [pc, #332]	@ (8009048 <HAL_SPI_TransmitReceive_IT+0x21c>)
 8008efa:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68da      	ldr	r2, [r3, #12]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8008f0a:	60da      	str	r2, [r3, #12]

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	685a      	ldr	r2, [r3, #4]
 8008f12:	4b4e      	ldr	r3, [pc, #312]	@ (800904c <HAL_SPI_TransmitReceive_IT+0x220>)
 8008f14:	4013      	ands	r3, r2
 8008f16:	8879      	ldrh	r1, [r7, #2]
 8008f18:	68fa      	ldr	r2, [r7, #12]
 8008f1a:	6812      	ldr	r2, [r2, #0]
 8008f1c:	430b      	orrs	r3, r1
 8008f1e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	681a      	ldr	r2, [r3, #0]
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f042 0201 	orr.w	r2, r2, #1
 8008f2e:	601a      	str	r2, [r3, #0]

  /* Fill in the TxFIFO */
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8008f30:	e054      	b.n	8008fdc <HAL_SPI_TransmitReceive_IT+0x1b0>
  {
    /* Transmit data in 32 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	68db      	ldr	r3, [r3, #12]
 8008f36:	2b0f      	cmp	r3, #15
 8008f38:	d919      	bls.n	8008f6e <HAL_SPI_TransmitReceive_IT+0x142>
    {
      *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	6812      	ldr	r2, [r2, #0]
 8008f44:	621a      	str	r2, [r3, #32]
      hspi->pTxBuffPtr += sizeof(uint32_t);
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f4a:	1d1a      	adds	r2, r3, #4
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008f56:	b29b      	uxth	r3, r3
 8008f58:	3b01      	subs	r3, #1
 8008f5a:	b29a      	uxth	r2, r3
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008f68:	b29b      	uxth	r3, r3
 8008f6a:	617b      	str	r3, [r7, #20]
 8008f6c:	e036      	b.n	8008fdc <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 16 Bit mode */
    else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	2b07      	cmp	r3, #7
 8008f74:	d918      	bls.n	8008fa8 <HAL_SPI_TransmitReceive_IT+0x17c>
    {
#if defined (__GNUC__)
      *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f7a:	881a      	ldrh	r2, [r3, #0]
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	801a      	strh	r2, [r3, #0]
#else
      *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f84:	1c9a      	adds	r2, r3, #2
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008f90:	b29b      	uxth	r3, r3
 8008f92:	3b01      	subs	r3, #1
 8008f94:	b29a      	uxth	r2, r3
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	617b      	str	r3, [r7, #20]
 8008fa6:	e019      	b.n	8008fdc <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 8 Bit mode */
    else
    {
      *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	3320      	adds	r3, #32
 8008fb2:	7812      	ldrb	r2, [r2, #0]
 8008fb4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008fba:	1c5a      	adds	r2, r3, #1
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008fc6:	b29b      	uxth	r3, r3
 8008fc8:	3b01      	subs	r3, #1
 8008fca:	b29a      	uxth	r2, r3
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008fd8:	b29b      	uxth	r3, r3
 8008fda:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	695b      	ldr	r3, [r3, #20]
 8008fe2:	f003 0302 	and.w	r3, r3, #2
 8008fe6:	2b02      	cmp	r3, #2
 8008fe8:	d102      	bne.n	8008ff0 <HAL_SPI_TransmitReceive_IT+0x1c4>
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d1a0      	bne.n	8008f32 <HAL_SPI_TransmitReceive_IT+0x106>
    }
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, DXP, UDR, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR |
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	6919      	ldr	r1, [r3, #16]
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	f240 736c 	movw	r3, #1900	@ 0x76c
 8009006:	430b      	orrs	r3, r1
 8009008:	6113      	str	r3, [r2, #16]
                             SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009012:	d107      	bne.n	8009024 <HAL_SPI_TransmitReceive_IT+0x1f8>
  {
    /* Start Master transfer */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009022:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009024:	2300      	movs	r3, #0
}
 8009026:	4618      	mov	r0, r3
 8009028:	371c      	adds	r7, #28
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr
 8009032:	bf00      	nop
 8009034:	0800963f 	.word	0x0800963f
 8009038:	0800952f 	.word	0x0800952f
 800903c:	080094cf 	.word	0x080094cf
 8009040:	080095e1 	.word	0x080095e1
 8009044:	08009471 	.word	0x08009471
 8009048:	08009587 	.word	0x08009587
 800904c:	ffff0000 	.word	0xffff0000

08009050 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b08a      	sub	sp, #40	@ 0x28
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	695b      	ldr	r3, [r3, #20]
 8009066:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8009068:	6a3a      	ldr	r2, [r7, #32]
 800906a:	69fb      	ldr	r3, [r7, #28]
 800906c:	4013      	ands	r3, r2
 800906e:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	689b      	ldr	r3, [r3, #8]
 8009076:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8009078:	2300      	movs	r3, #0
 800907a:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009082:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	3330      	adds	r3, #48	@ 0x30
 800908a:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800908c:	69fb      	ldr	r3, [r7, #28]
 800908e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009092:	2b00      	cmp	r3, #0
 8009094:	d010      	beq.n	80090b8 <HAL_SPI_IRQHandler+0x68>
 8009096:	6a3b      	ldr	r3, [r7, #32]
 8009098:	f003 0308 	and.w	r3, r3, #8
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00b      	beq.n	80090b8 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	699a      	ldr	r2, [r3, #24]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80090ae:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f000 f9b9 	bl	8009428 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80090b6:	e192      	b.n	80093de <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80090b8:	69bb      	ldr	r3, [r7, #24]
 80090ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d113      	bne.n	80090ea <HAL_SPI_IRQHandler+0x9a>
 80090c2:	69bb      	ldr	r3, [r7, #24]
 80090c4:	f003 0320 	and.w	r3, r3, #32
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d10e      	bne.n	80090ea <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80090cc:	69bb      	ldr	r3, [r7, #24]
 80090ce:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d009      	beq.n	80090ea <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	4798      	blx	r3
    hspi->RxISR(hspi);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	4798      	blx	r3
    handled = 1UL;
 80090e6:	2301      	movs	r3, #1
 80090e8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d10f      	bne.n	8009114 <HAL_SPI_IRQHandler+0xc4>
 80090f4:	69bb      	ldr	r3, [r7, #24]
 80090f6:	f003 0301 	and.w	r3, r3, #1
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d00a      	beq.n	8009114 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80090fe:	69bb      	ldr	r3, [r7, #24]
 8009100:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8009104:	2b00      	cmp	r3, #0
 8009106:	d105      	bne.n	8009114 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	4798      	blx	r3
    handled = 1UL;
 8009110:	2301      	movs	r3, #1
 8009112:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8009114:	69bb      	ldr	r3, [r7, #24]
 8009116:	f003 0320 	and.w	r3, r3, #32
 800911a:	2b00      	cmp	r3, #0
 800911c:	d10f      	bne.n	800913e <HAL_SPI_IRQHandler+0xee>
 800911e:	69bb      	ldr	r3, [r7, #24]
 8009120:	f003 0302 	and.w	r3, r3, #2
 8009124:	2b00      	cmp	r3, #0
 8009126:	d00a      	beq.n	800913e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8009128:	69bb      	ldr	r3, [r7, #24]
 800912a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800912e:	2b00      	cmp	r3, #0
 8009130:	d105      	bne.n	800913e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	4798      	blx	r3
    handled = 1UL;
 800913a:	2301      	movs	r3, #1
 800913c:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800913e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009140:	2b00      	cmp	r3, #0
 8009142:	f040 8147 	bne.w	80093d4 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8009146:	69bb      	ldr	r3, [r7, #24]
 8009148:	f003 0308 	and.w	r3, r3, #8
 800914c:	2b00      	cmp	r3, #0
 800914e:	f000 808b 	beq.w	8009268 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	699a      	ldr	r2, [r3, #24]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f042 0208 	orr.w	r2, r2, #8
 8009160:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	699a      	ldr	r2, [r3, #24]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f042 0210 	orr.w	r2, r2, #16
 8009170:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	699a      	ldr	r2, [r3, #24]
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009180:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	691a      	ldr	r2, [r3, #16]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f022 0208 	bic.w	r2, r2, #8
 8009190:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	689b      	ldr	r3, [r3, #8]
 8009198:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800919c:	2b00      	cmp	r3, #0
 800919e:	d13d      	bne.n	800921c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80091a0:	e036      	b.n	8009210 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	68db      	ldr	r3, [r3, #12]
 80091a6:	2b0f      	cmp	r3, #15
 80091a8:	d90b      	bls.n	80091c2 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681a      	ldr	r2, [r3, #0]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091b2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80091b4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091ba:	1d1a      	adds	r2, r3, #4
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	665a      	str	r2, [r3, #100]	@ 0x64
 80091c0:	e01d      	b.n	80091fe <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	68db      	ldr	r3, [r3, #12]
 80091c6:	2b07      	cmp	r3, #7
 80091c8:	d90b      	bls.n	80091e2 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091ce:	68fa      	ldr	r2, [r7, #12]
 80091d0:	8812      	ldrh	r2, [r2, #0]
 80091d2:	b292      	uxth	r2, r2
 80091d4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091da:	1c9a      	adds	r2, r3, #2
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	665a      	str	r2, [r3, #100]	@ 0x64
 80091e0:	e00d      	b.n	80091fe <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091ee:	7812      	ldrb	r2, [r2, #0]
 80091f0:	b2d2      	uxtb	r2, r2
 80091f2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091f8:	1c5a      	adds	r2, r3, #1
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009204:	b29b      	uxth	r3, r3
 8009206:	3b01      	subs	r3, #1
 8009208:	b29a      	uxth	r2, r3
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009216:	b29b      	uxth	r3, r3
 8009218:	2b00      	cmp	r3, #0
 800921a:	d1c2      	bne.n	80091a2 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f000 fa3b 	bl	8009698 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2201      	movs	r2, #1
 8009226:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009230:	2b00      	cmp	r3, #0
 8009232:	d003      	beq.n	800923c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009234:	6878      	ldr	r0, [r7, #4]
 8009236:	f000 f8ed 	bl	8009414 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800923a:	e0d0      	b.n	80093de <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800923c:	7cfb      	ldrb	r3, [r7, #19]
 800923e:	2b05      	cmp	r3, #5
 8009240:	d103      	bne.n	800924a <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f7f7 fd0a 	bl	8000c5c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8009248:	e0c6      	b.n	80093d8 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800924a:	7cfb      	ldrb	r3, [r7, #19]
 800924c:	2b04      	cmp	r3, #4
 800924e:	d103      	bne.n	8009258 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f000 f8d5 	bl	8009400 <HAL_SPI_RxCpltCallback>
    return;
 8009256:	e0bf      	b.n	80093d8 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8009258:	7cfb      	ldrb	r3, [r7, #19]
 800925a:	2b03      	cmp	r3, #3
 800925c:	f040 80bc 	bne.w	80093d8 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f000 f8c3 	bl	80093ec <HAL_SPI_TxCpltCallback>
    return;
 8009266:	e0b7      	b.n	80093d8 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8009268:	69bb      	ldr	r3, [r7, #24]
 800926a:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800926e:	2b00      	cmp	r3, #0
 8009270:	f000 80b5 	beq.w	80093de <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8009274:	69bb      	ldr	r3, [r7, #24]
 8009276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800927a:	2b00      	cmp	r3, #0
 800927c:	d00f      	beq.n	800929e <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009284:	f043 0204 	orr.w	r2, r3, #4
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	699a      	ldr	r2, [r3, #24]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800929c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800929e:	69bb      	ldr	r3, [r7, #24]
 80092a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d00f      	beq.n	80092c8 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092ae:	f043 0201 	orr.w	r2, r3, #1
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	699a      	ldr	r2, [r3, #24]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80092c6:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80092c8:	69bb      	ldr	r3, [r7, #24]
 80092ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d00f      	beq.n	80092f2 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092d8:	f043 0208 	orr.w	r2, r3, #8
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	699a      	ldr	r2, [r3, #24]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80092f0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 80092f2:	69bb      	ldr	r3, [r7, #24]
 80092f4:	f003 0320 	and.w	r3, r3, #32
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d00f      	beq.n	800931c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009302:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	699a      	ldr	r2, [r3, #24]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f042 0220 	orr.w	r2, r2, #32
 800931a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009322:	2b00      	cmp	r3, #0
 8009324:	d05a      	beq.n	80093dc <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	681a      	ldr	r2, [r3, #0]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f022 0201 	bic.w	r2, r2, #1
 8009334:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	6919      	ldr	r1, [r3, #16]
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681a      	ldr	r2, [r3, #0]
 8009340:	4b28      	ldr	r3, [pc, #160]	@ (80093e4 <HAL_SPI_IRQHandler+0x394>)
 8009342:	400b      	ands	r3, r1
 8009344:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800934c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009350:	d138      	bne.n	80093c4 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	689a      	ldr	r2, [r3, #8]
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009360:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009366:	2b00      	cmp	r3, #0
 8009368:	d013      	beq.n	8009392 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800936e:	4a1e      	ldr	r2, [pc, #120]	@ (80093e8 <HAL_SPI_IRQHandler+0x398>)
 8009370:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009376:	4618      	mov	r0, r3
 8009378:	f7f9 fa14 	bl	80027a4 <HAL_DMA_Abort_IT>
 800937c:	4603      	mov	r3, r0
 800937e:	2b00      	cmp	r3, #0
 8009380:	d007      	beq.n	8009392 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009388:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009396:	2b00      	cmp	r3, #0
 8009398:	d020      	beq.n	80093dc <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800939e:	4a12      	ldr	r2, [pc, #72]	@ (80093e8 <HAL_SPI_IRQHandler+0x398>)
 80093a0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80093a6:	4618      	mov	r0, r3
 80093a8:	f7f9 f9fc 	bl	80027a4 <HAL_DMA_Abort_IT>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d014      	beq.n	80093dc <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80093b8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80093c2:	e00b      	b.n	80093dc <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2201      	movs	r2, #1
 80093c8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 f821 	bl	8009414 <HAL_SPI_ErrorCallback>
    return;
 80093d2:	e003      	b.n	80093dc <HAL_SPI_IRQHandler+0x38c>
    return;
 80093d4:	bf00      	nop
 80093d6:	e002      	b.n	80093de <HAL_SPI_IRQHandler+0x38e>
    return;
 80093d8:	bf00      	nop
 80093da:	e000      	b.n	80093de <HAL_SPI_IRQHandler+0x38e>
    return;
 80093dc:	bf00      	nop
  }
}
 80093de:	3728      	adds	r7, #40	@ 0x28
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}
 80093e4:	fffffc94 	.word	0xfffffc94
 80093e8:	0800943d 	.word	0x0800943d

080093ec <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80093ec:	b480      	push	{r7}
 80093ee:	b083      	sub	sp, #12
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80093f4:	bf00      	nop
 80093f6:	370c      	adds	r7, #12
 80093f8:	46bd      	mov	sp, r7
 80093fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fe:	4770      	bx	lr

08009400 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009400:	b480      	push	{r7}
 8009402:	b083      	sub	sp, #12
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009408:	bf00      	nop
 800940a:	370c      	adds	r7, #12
 800940c:	46bd      	mov	sp, r7
 800940e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009412:	4770      	bx	lr

08009414 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009414:	b480      	push	{r7}
 8009416:	b083      	sub	sp, #12
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800941c:	bf00      	nop
 800941e:	370c      	adds	r7, #12
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr

08009428 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009428:	b480      	push	{r7}
 800942a:	b083      	sub	sp, #12
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8009430:	bf00      	nop
 8009432:	370c      	adds	r7, #12
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr

0800943c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b084      	sub	sp, #16
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009448:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2200      	movs	r2, #0
 800944e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2200      	movs	r2, #0
 8009456:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2201      	movs	r2, #1
 800945e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009462:	68f8      	ldr	r0, [r7, #12]
 8009464:	f7ff ffd6 	bl	8009414 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009468:	bf00      	nop
 800946a:	3710      	adds	r7, #16
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8009470:	b480      	push	{r7}
 8009472:	b083      	sub	sp, #12
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009484:	7812      	ldrb	r2, [r2, #0]
 8009486:	b2d2      	uxtb	r2, r2
 8009488:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800948e:	1c5a      	adds	r2, r3, #1
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800949a:	b29b      	uxth	r3, r3
 800949c:	3b01      	subs	r3, #1
 800949e:	b29a      	uxth	r2, r3
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80094ac:	b29b      	uxth	r3, r3
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d107      	bne.n	80094c2 <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	691a      	ldr	r2, [r3, #16]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f022 0201 	bic.w	r2, r2, #1
 80094c0:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80094c2:	bf00      	nop
 80094c4:	370c      	adds	r7, #12
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr

080094ce <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 80094ce:	b480      	push	{r7}
 80094d0:	b085      	sub	sp, #20
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	3330      	adds	r3, #48	@ 0x30
 80094dc:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80094e2:	68fa      	ldr	r2, [r7, #12]
 80094e4:	8812      	ldrh	r2, [r2, #0]
 80094e6:	b292      	uxth	r2, r2
 80094e8:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80094ee:	1c9a      	adds	r2, r3, #2
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80094fa:	b29b      	uxth	r3, r3
 80094fc:	3b01      	subs	r3, #1
 80094fe:	b29a      	uxth	r2, r3
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800950c:	b29b      	uxth	r3, r3
 800950e:	2b00      	cmp	r3, #0
 8009510:	d107      	bne.n	8009522 <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	691a      	ldr	r2, [r3, #16]
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f022 0201 	bic.w	r2, r2, #1
 8009520:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8009522:	bf00      	nop
 8009524:	3714      	adds	r7, #20
 8009526:	46bd      	mov	sp, r7
 8009528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952c:	4770      	bx	lr

0800952e <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 800952e:	b480      	push	{r7}
 8009530:	b083      	sub	sp, #12
 8009532:	af00      	add	r7, sp, #0
 8009534:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681a      	ldr	r2, [r3, #0]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800953e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009540:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009546:	1d1a      	adds	r2, r3, #4
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009552:	b29b      	uxth	r3, r3
 8009554:	3b01      	subs	r3, #1
 8009556:	b29a      	uxth	r2, r3
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009564:	b29b      	uxth	r3, r3
 8009566:	2b00      	cmp	r3, #0
 8009568:	d107      	bne.n	800957a <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	691a      	ldr	r2, [r3, #16]
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f022 0201 	bic.w	r2, r2, #1
 8009578:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 800957a:	bf00      	nop
 800957c:	370c      	adds	r7, #12
 800957e:	46bd      	mov	sp, r7
 8009580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009584:	4770      	bx	lr

08009586 <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8009586:	b480      	push	{r7}
 8009588:	b083      	sub	sp, #12
 800958a:	af00      	add	r7, sp, #0
 800958c:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	3320      	adds	r3, #32
 8009598:	7812      	ldrb	r2, [r2, #0]
 800959a:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095a0:	1c5a      	adds	r2, r3, #1
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	3b01      	subs	r3, #1
 80095b0:	b29a      	uxth	r2, r3
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80095be:	b29b      	uxth	r3, r3
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d107      	bne.n	80095d4 <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	691a      	ldr	r2, [r3, #16]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f022 0202 	bic.w	r2, r2, #2
 80095d2:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80095d4:	bf00      	nop
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b085      	sub	sp, #20
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	3320      	adds	r3, #32
 80095ee:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095f4:	881a      	ldrh	r2, [r3, #0]
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095fe:	1c9a      	adds	r2, r3, #2
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800960a:	b29b      	uxth	r3, r3
 800960c:	3b01      	subs	r3, #1
 800960e:	b29a      	uxth	r2, r3
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800961c:	b29b      	uxth	r3, r3
 800961e:	2b00      	cmp	r3, #0
 8009620:	d107      	bne.n	8009632 <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	691a      	ldr	r2, [r3, #16]
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f022 0202 	bic.w	r2, r2, #2
 8009630:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8009632:	bf00      	nop
 8009634:	3714      	adds	r7, #20
 8009636:	46bd      	mov	sp, r7
 8009638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963c:	4770      	bx	lr

0800963e <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 800963e:	b480      	push	{r7}
 8009640:	b083      	sub	sp, #12
 8009642:	af00      	add	r7, sp, #0
 8009644:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	6812      	ldr	r2, [r2, #0]
 8009650:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009656:	1d1a      	adds	r2, r3, #4
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009662:	b29b      	uxth	r3, r3
 8009664:	3b01      	subs	r3, #1
 8009666:	b29a      	uxth	r2, r3
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009674:	b29b      	uxth	r3, r3
 8009676:	2b00      	cmp	r3, #0
 8009678:	d107      	bne.n	800968a <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	691a      	ldr	r2, [r3, #16]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f022 0202 	bic.w	r2, r2, #2
 8009688:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 800968a:	bf00      	nop
 800968c:	370c      	adds	r7, #12
 800968e:	46bd      	mov	sp, r7
 8009690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009694:	4770      	bx	lr
	...

08009698 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009698:	b480      	push	{r7}
 800969a:	b085      	sub	sp, #20
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	695b      	ldr	r3, [r3, #20]
 80096a6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	699a      	ldr	r2, [r3, #24]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f042 0208 	orr.w	r2, r2, #8
 80096b6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	699a      	ldr	r2, [r3, #24]
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f042 0210 	orr.w	r2, r2, #16
 80096c6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	681a      	ldr	r2, [r3, #0]
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f022 0201 	bic.w	r2, r2, #1
 80096d6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	6919      	ldr	r1, [r3, #16]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	4b3c      	ldr	r3, [pc, #240]	@ (80097d4 <SPI_CloseTransfer+0x13c>)
 80096e4:	400b      	ands	r3, r1
 80096e6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	689a      	ldr	r2, [r3, #8]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80096f6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	2b04      	cmp	r3, #4
 8009702:	d014      	beq.n	800972e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	f003 0320 	and.w	r3, r3, #32
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00f      	beq.n	800972e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009714:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	699a      	ldr	r2, [r3, #24]
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f042 0220 	orr.w	r2, r2, #32
 800972c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009734:	b2db      	uxtb	r3, r3
 8009736:	2b03      	cmp	r3, #3
 8009738:	d014      	beq.n	8009764 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009740:	2b00      	cmp	r3, #0
 8009742:	d00f      	beq.n	8009764 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800974a:	f043 0204 	orr.w	r2, r3, #4
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	699a      	ldr	r2, [r3, #24]
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009762:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00f      	beq.n	800978e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009774:	f043 0201 	orr.w	r2, r3, #1
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	699a      	ldr	r2, [r3, #24]
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800978c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009794:	2b00      	cmp	r3, #0
 8009796:	d00f      	beq.n	80097b8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800979e:	f043 0208 	orr.w	r2, r3, #8
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	699a      	ldr	r2, [r3, #24]
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80097b6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2200      	movs	r2, #0
 80097bc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2200      	movs	r2, #0
 80097c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80097c8:	bf00      	nop
 80097ca:	3714      	adds	r7, #20
 80097cc:	46bd      	mov	sp, r7
 80097ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d2:	4770      	bx	lr
 80097d4:	fffffc90 	.word	0xfffffc90

080097d8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b084      	sub	sp, #16
 80097dc:	af00      	add	r7, sp, #0
 80097de:	60f8      	str	r0, [r7, #12]
 80097e0:	60b9      	str	r1, [r7, #8]
 80097e2:	603b      	str	r3, [r7, #0]
 80097e4:	4613      	mov	r3, r2
 80097e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80097e8:	e010      	b.n	800980c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097ea:	f7f8 fae7 	bl	8001dbc <HAL_GetTick>
 80097ee:	4602      	mov	r2, r0
 80097f0:	69bb      	ldr	r3, [r7, #24]
 80097f2:	1ad3      	subs	r3, r2, r3
 80097f4:	683a      	ldr	r2, [r7, #0]
 80097f6:	429a      	cmp	r2, r3
 80097f8:	d803      	bhi.n	8009802 <SPI_WaitOnFlagUntilTimeout+0x2a>
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009800:	d102      	bne.n	8009808 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d101      	bne.n	800980c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009808:	2303      	movs	r3, #3
 800980a:	e00f      	b.n	800982c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	695a      	ldr	r2, [r3, #20]
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	4013      	ands	r3, r2
 8009816:	68ba      	ldr	r2, [r7, #8]
 8009818:	429a      	cmp	r2, r3
 800981a:	bf0c      	ite	eq
 800981c:	2301      	moveq	r3, #1
 800981e:	2300      	movne	r3, #0
 8009820:	b2db      	uxtb	r3, r3
 8009822:	461a      	mov	r2, r3
 8009824:	79fb      	ldrb	r3, [r7, #7]
 8009826:	429a      	cmp	r2, r3
 8009828:	d0df      	beq.n	80097ea <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	4618      	mov	r0, r3
 800982e:	3710      	adds	r7, #16
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}

08009834 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009834:	b480      	push	{r7}
 8009836:	b085      	sub	sp, #20
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009840:	095b      	lsrs	r3, r3, #5
 8009842:	3301      	adds	r3, #1
 8009844:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	68db      	ldr	r3, [r3, #12]
 800984a:	3301      	adds	r3, #1
 800984c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	3307      	adds	r3, #7
 8009852:	08db      	lsrs	r3, r3, #3
 8009854:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	68fa      	ldr	r2, [r7, #12]
 800985a:	fb02 f303 	mul.w	r3, r2, r3
}
 800985e:	4618      	mov	r0, r3
 8009860:	3714      	adds	r7, #20
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr

0800986a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800986a:	b580      	push	{r7, lr}
 800986c:	b082      	sub	sp, #8
 800986e:	af00      	add	r7, sp, #0
 8009870:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d101      	bne.n	800987c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009878:	2301      	movs	r3, #1
 800987a:	e049      	b.n	8009910 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009882:	b2db      	uxtb	r3, r3
 8009884:	2b00      	cmp	r3, #0
 8009886:	d106      	bne.n	8009896 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2200      	movs	r2, #0
 800988c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f7f7 fe83 	bl	800159c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2202      	movs	r2, #2
 800989a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681a      	ldr	r2, [r3, #0]
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	3304      	adds	r3, #4
 80098a6:	4619      	mov	r1, r3
 80098a8:	4610      	mov	r0, r2
 80098aa:	f000 fdb1 	bl	800a410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2201      	movs	r2, #1
 80098b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2201      	movs	r2, #1
 80098ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2201      	movs	r2, #1
 80098c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2201      	movs	r2, #1
 80098ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2201      	movs	r2, #1
 80098d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2201      	movs	r2, #1
 80098da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2201      	movs	r2, #1
 80098e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2201      	movs	r2, #1
 80098ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2201      	movs	r2, #1
 80098f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2201      	movs	r2, #1
 80098fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2201      	movs	r2, #1
 8009902:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2201      	movs	r2, #1
 800990a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800990e:	2300      	movs	r3, #0
}
 8009910:	4618      	mov	r0, r3
 8009912:	3708      	adds	r7, #8
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}

08009918 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009918:	b480      	push	{r7}
 800991a:	b085      	sub	sp, #20
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009926:	b2db      	uxtb	r3, r3
 8009928:	2b01      	cmp	r3, #1
 800992a:	d001      	beq.n	8009930 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800992c:	2301      	movs	r3, #1
 800992e:	e056      	b.n	80099de <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2202      	movs	r2, #2
 8009934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	4a2b      	ldr	r2, [pc, #172]	@ (80099ec <HAL_TIM_Base_Start+0xd4>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d02c      	beq.n	800999c <HAL_TIM_Base_Start+0x84>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800994a:	d027      	beq.n	800999c <HAL_TIM_Base_Start+0x84>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a27      	ldr	r2, [pc, #156]	@ (80099f0 <HAL_TIM_Base_Start+0xd8>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d022      	beq.n	800999c <HAL_TIM_Base_Start+0x84>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4a26      	ldr	r2, [pc, #152]	@ (80099f4 <HAL_TIM_Base_Start+0xdc>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d01d      	beq.n	800999c <HAL_TIM_Base_Start+0x84>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4a24      	ldr	r2, [pc, #144]	@ (80099f8 <HAL_TIM_Base_Start+0xe0>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d018      	beq.n	800999c <HAL_TIM_Base_Start+0x84>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	4a23      	ldr	r2, [pc, #140]	@ (80099fc <HAL_TIM_Base_Start+0xe4>)
 8009970:	4293      	cmp	r3, r2
 8009972:	d013      	beq.n	800999c <HAL_TIM_Base_Start+0x84>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4a21      	ldr	r2, [pc, #132]	@ (8009a00 <HAL_TIM_Base_Start+0xe8>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d00e      	beq.n	800999c <HAL_TIM_Base_Start+0x84>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	4a20      	ldr	r2, [pc, #128]	@ (8009a04 <HAL_TIM_Base_Start+0xec>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d009      	beq.n	800999c <HAL_TIM_Base_Start+0x84>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	4a1e      	ldr	r2, [pc, #120]	@ (8009a08 <HAL_TIM_Base_Start+0xf0>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d004      	beq.n	800999c <HAL_TIM_Base_Start+0x84>
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4a1d      	ldr	r2, [pc, #116]	@ (8009a0c <HAL_TIM_Base_Start+0xf4>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d115      	bne.n	80099c8 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	689a      	ldr	r2, [r3, #8]
 80099a2:	4b1b      	ldr	r3, [pc, #108]	@ (8009a10 <HAL_TIM_Base_Start+0xf8>)
 80099a4:	4013      	ands	r3, r2
 80099a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	2b06      	cmp	r3, #6
 80099ac:	d015      	beq.n	80099da <HAL_TIM_Base_Start+0xc2>
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099b4:	d011      	beq.n	80099da <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	681a      	ldr	r2, [r3, #0]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f042 0201 	orr.w	r2, r2, #1
 80099c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099c6:	e008      	b.n	80099da <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f042 0201 	orr.w	r2, r2, #1
 80099d6:	601a      	str	r2, [r3, #0]
 80099d8:	e000      	b.n	80099dc <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80099dc:	2300      	movs	r3, #0
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3714      	adds	r7, #20
 80099e2:	46bd      	mov	sp, r7
 80099e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e8:	4770      	bx	lr
 80099ea:	bf00      	nop
 80099ec:	40010000 	.word	0x40010000
 80099f0:	40000400 	.word	0x40000400
 80099f4:	40000800 	.word	0x40000800
 80099f8:	40000c00 	.word	0x40000c00
 80099fc:	40010400 	.word	0x40010400
 8009a00:	40001800 	.word	0x40001800
 8009a04:	40014000 	.word	0x40014000
 8009a08:	4000e000 	.word	0x4000e000
 8009a0c:	4000e400 	.word	0x4000e400
 8009a10:	00010007 	.word	0x00010007

08009a14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b085      	sub	sp, #20
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	d001      	beq.n	8009a2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	e05e      	b.n	8009aea <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2202      	movs	r2, #2
 8009a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	68da      	ldr	r2, [r3, #12]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f042 0201 	orr.w	r2, r2, #1
 8009a42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a2b      	ldr	r2, [pc, #172]	@ (8009af8 <HAL_TIM_Base_Start_IT+0xe4>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d02c      	beq.n	8009aa8 <HAL_TIM_Base_Start_IT+0x94>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a56:	d027      	beq.n	8009aa8 <HAL_TIM_Base_Start_IT+0x94>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4a27      	ldr	r2, [pc, #156]	@ (8009afc <HAL_TIM_Base_Start_IT+0xe8>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d022      	beq.n	8009aa8 <HAL_TIM_Base_Start_IT+0x94>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a26      	ldr	r2, [pc, #152]	@ (8009b00 <HAL_TIM_Base_Start_IT+0xec>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d01d      	beq.n	8009aa8 <HAL_TIM_Base_Start_IT+0x94>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	4a24      	ldr	r2, [pc, #144]	@ (8009b04 <HAL_TIM_Base_Start_IT+0xf0>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d018      	beq.n	8009aa8 <HAL_TIM_Base_Start_IT+0x94>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4a23      	ldr	r2, [pc, #140]	@ (8009b08 <HAL_TIM_Base_Start_IT+0xf4>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d013      	beq.n	8009aa8 <HAL_TIM_Base_Start_IT+0x94>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a21      	ldr	r2, [pc, #132]	@ (8009b0c <HAL_TIM_Base_Start_IT+0xf8>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d00e      	beq.n	8009aa8 <HAL_TIM_Base_Start_IT+0x94>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	4a20      	ldr	r2, [pc, #128]	@ (8009b10 <HAL_TIM_Base_Start_IT+0xfc>)
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d009      	beq.n	8009aa8 <HAL_TIM_Base_Start_IT+0x94>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	4a1e      	ldr	r2, [pc, #120]	@ (8009b14 <HAL_TIM_Base_Start_IT+0x100>)
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d004      	beq.n	8009aa8 <HAL_TIM_Base_Start_IT+0x94>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a1d      	ldr	r2, [pc, #116]	@ (8009b18 <HAL_TIM_Base_Start_IT+0x104>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d115      	bne.n	8009ad4 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	689a      	ldr	r2, [r3, #8]
 8009aae:	4b1b      	ldr	r3, [pc, #108]	@ (8009b1c <HAL_TIM_Base_Start_IT+0x108>)
 8009ab0:	4013      	ands	r3, r2
 8009ab2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	2b06      	cmp	r3, #6
 8009ab8:	d015      	beq.n	8009ae6 <HAL_TIM_Base_Start_IT+0xd2>
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ac0:	d011      	beq.n	8009ae6 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	681a      	ldr	r2, [r3, #0]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f042 0201 	orr.w	r2, r2, #1
 8009ad0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ad2:	e008      	b.n	8009ae6 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	681a      	ldr	r2, [r3, #0]
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f042 0201 	orr.w	r2, r2, #1
 8009ae2:	601a      	str	r2, [r3, #0]
 8009ae4:	e000      	b.n	8009ae8 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ae6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009ae8:	2300      	movs	r3, #0
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3714      	adds	r7, #20
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr
 8009af6:	bf00      	nop
 8009af8:	40010000 	.word	0x40010000
 8009afc:	40000400 	.word	0x40000400
 8009b00:	40000800 	.word	0x40000800
 8009b04:	40000c00 	.word	0x40000c00
 8009b08:	40010400 	.word	0x40010400
 8009b0c:	40001800 	.word	0x40001800
 8009b10:	40014000 	.word	0x40014000
 8009b14:	4000e000 	.word	0x4000e000
 8009b18:	4000e400 	.word	0x4000e400
 8009b1c:	00010007 	.word	0x00010007

08009b20 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b082      	sub	sp, #8
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d101      	bne.n	8009b32 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e049      	b.n	8009bc6 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b38:	b2db      	uxtb	r3, r3
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d106      	bne.n	8009b4c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2200      	movs	r2, #0
 8009b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f000 f841 	bl	8009bce <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2202      	movs	r2, #2
 8009b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681a      	ldr	r2, [r3, #0]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	3304      	adds	r3, #4
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	4610      	mov	r0, r2
 8009b60:	f000 fc56 	bl	800a410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2201      	movs	r2, #1
 8009b68:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2201      	movs	r2, #1
 8009b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2201      	movs	r2, #1
 8009b78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2201      	movs	r2, #1
 8009b80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2201      	movs	r2, #1
 8009b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2201      	movs	r2, #1
 8009b98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2201      	movs	r2, #1
 8009bb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009bc4:	2300      	movs	r3, #0
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3708      	adds	r7, #8
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}

08009bce <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8009bce:	b480      	push	{r7}
 8009bd0:	b083      	sub	sp, #12
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8009bd6:	bf00      	nop
 8009bd8:	370c      	adds	r7, #12
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be0:	4770      	bx	lr

08009be2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009be2:	b580      	push	{r7, lr}
 8009be4:	b082      	sub	sp, #8
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d101      	bne.n	8009bf4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	e049      	b.n	8009c88 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d106      	bne.n	8009c0e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2200      	movs	r2, #0
 8009c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f000 f841 	bl	8009c90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2202      	movs	r2, #2
 8009c12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681a      	ldr	r2, [r3, #0]
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	3304      	adds	r3, #4
 8009c1e:	4619      	mov	r1, r3
 8009c20:	4610      	mov	r0, r2
 8009c22:	f000 fbf5 	bl	800a410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2201      	movs	r2, #1
 8009c2a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2201      	movs	r2, #1
 8009c32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2201      	movs	r2, #1
 8009c3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2201      	movs	r2, #1
 8009c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2201      	movs	r2, #1
 8009c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2201      	movs	r2, #1
 8009c52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2201      	movs	r2, #1
 8009c5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2201      	movs	r2, #1
 8009c62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2201      	movs	r2, #1
 8009c6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2201      	movs	r2, #1
 8009c72:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2201      	movs	r2, #1
 8009c7a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2201      	movs	r2, #1
 8009c82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009c86:	2300      	movs	r3, #0
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3708      	adds	r7, #8
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}

08009c90 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009c98:	bf00      	nop
 8009c9a:	370c      	adds	r7, #12
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca2:	4770      	bx	lr

08009ca4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b084      	sub	sp, #16
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	68db      	ldr	r3, [r3, #12]
 8009cb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	691b      	ldr	r3, [r3, #16]
 8009cba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	f003 0302 	and.w	r3, r3, #2
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d020      	beq.n	8009d08 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	f003 0302 	and.w	r3, r3, #2
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d01b      	beq.n	8009d08 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	f06f 0202 	mvn.w	r2, #2
 8009cd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2201      	movs	r2, #1
 8009cde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	699b      	ldr	r3, [r3, #24]
 8009ce6:	f003 0303 	and.w	r3, r3, #3
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d003      	beq.n	8009cf6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f000 fb70 	bl	800a3d4 <HAL_TIM_IC_CaptureCallback>
 8009cf4:	e005      	b.n	8009d02 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f000 fb62 	bl	800a3c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 fb73 	bl	800a3e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2200      	movs	r2, #0
 8009d06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	f003 0304 	and.w	r3, r3, #4
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d020      	beq.n	8009d54 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	f003 0304 	and.w	r3, r3, #4
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d01b      	beq.n	8009d54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	f06f 0204 	mvn.w	r2, #4
 8009d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2202      	movs	r2, #2
 8009d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	699b      	ldr	r3, [r3, #24]
 8009d32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d003      	beq.n	8009d42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f000 fb4a 	bl	800a3d4 <HAL_TIM_IC_CaptureCallback>
 8009d40:	e005      	b.n	8009d4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 fb3c 	bl	800a3c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 fb4d 	bl	800a3e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	f003 0308 	and.w	r3, r3, #8
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d020      	beq.n	8009da0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f003 0308 	and.w	r3, r3, #8
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d01b      	beq.n	8009da0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f06f 0208 	mvn.w	r2, #8
 8009d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2204      	movs	r2, #4
 8009d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	69db      	ldr	r3, [r3, #28]
 8009d7e:	f003 0303 	and.w	r3, r3, #3
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d003      	beq.n	8009d8e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d86:	6878      	ldr	r0, [r7, #4]
 8009d88:	f000 fb24 	bl	800a3d4 <HAL_TIM_IC_CaptureCallback>
 8009d8c:	e005      	b.n	8009d9a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 fb16 	bl	800a3c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f000 fb27 	bl	800a3e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	f003 0310 	and.w	r3, r3, #16
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d020      	beq.n	8009dec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f003 0310 	and.w	r3, r3, #16
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d01b      	beq.n	8009dec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f06f 0210 	mvn.w	r2, #16
 8009dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2208      	movs	r2, #8
 8009dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	69db      	ldr	r3, [r3, #28]
 8009dca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d003      	beq.n	8009dda <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f000 fafe 	bl	800a3d4 <HAL_TIM_IC_CaptureCallback>
 8009dd8:	e005      	b.n	8009de6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f000 faf0 	bl	800a3c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f000 fb01 	bl	800a3e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2200      	movs	r2, #0
 8009dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	f003 0301 	and.w	r3, r3, #1
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d00c      	beq.n	8009e10 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	f003 0301 	and.w	r3, r3, #1
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d007      	beq.n	8009e10 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f06f 0201 	mvn.w	r2, #1
 8009e08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f7f7 f9d4 	bl	80011b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d104      	bne.n	8009e24 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d00c      	beq.n	8009e3e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d007      	beq.n	8009e3e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009e36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f001 f83b 	bl	800aeb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d00c      	beq.n	8009e62 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d007      	beq.n	8009e62 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009e5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f001 f833 	bl	800aec8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d00c      	beq.n	8009e86 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d007      	beq.n	8009e86 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009e7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f000 fabb 	bl	800a3fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	f003 0320 	and.w	r3, r3, #32
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d00c      	beq.n	8009eaa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	f003 0320 	and.w	r3, r3, #32
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d007      	beq.n	8009eaa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f06f 0220 	mvn.w	r2, #32
 8009ea2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f000 fffb 	bl	800aea0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009eaa:	bf00      	nop
 8009eac:	3710      	adds	r7, #16
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}
	...

08009eb4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b086      	sub	sp, #24
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	60f8      	str	r0, [r7, #12]
 8009ebc:	60b9      	str	r1, [r7, #8]
 8009ebe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	d101      	bne.n	8009ed2 <HAL_TIM_OC_ConfigChannel+0x1e>
 8009ece:	2302      	movs	r3, #2
 8009ed0:	e066      	b.n	8009fa0 <HAL_TIM_OC_ConfigChannel+0xec>
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	2201      	movs	r2, #1
 8009ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2b14      	cmp	r3, #20
 8009ede:	d857      	bhi.n	8009f90 <HAL_TIM_OC_ConfigChannel+0xdc>
 8009ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8009ee8 <HAL_TIM_OC_ConfigChannel+0x34>)
 8009ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ee6:	bf00      	nop
 8009ee8:	08009f3d 	.word	0x08009f3d
 8009eec:	08009f91 	.word	0x08009f91
 8009ef0:	08009f91 	.word	0x08009f91
 8009ef4:	08009f91 	.word	0x08009f91
 8009ef8:	08009f4b 	.word	0x08009f4b
 8009efc:	08009f91 	.word	0x08009f91
 8009f00:	08009f91 	.word	0x08009f91
 8009f04:	08009f91 	.word	0x08009f91
 8009f08:	08009f59 	.word	0x08009f59
 8009f0c:	08009f91 	.word	0x08009f91
 8009f10:	08009f91 	.word	0x08009f91
 8009f14:	08009f91 	.word	0x08009f91
 8009f18:	08009f67 	.word	0x08009f67
 8009f1c:	08009f91 	.word	0x08009f91
 8009f20:	08009f91 	.word	0x08009f91
 8009f24:	08009f91 	.word	0x08009f91
 8009f28:	08009f75 	.word	0x08009f75
 8009f2c:	08009f91 	.word	0x08009f91
 8009f30:	08009f91 	.word	0x08009f91
 8009f34:	08009f91 	.word	0x08009f91
 8009f38:	08009f83 	.word	0x08009f83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	68b9      	ldr	r1, [r7, #8]
 8009f42:	4618      	mov	r0, r3
 8009f44:	f000 fb10 	bl	800a568 <TIM_OC1_SetConfig>
      break;
 8009f48:	e025      	b.n	8009f96 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	68b9      	ldr	r1, [r7, #8]
 8009f50:	4618      	mov	r0, r3
 8009f52:	f000 fb99 	bl	800a688 <TIM_OC2_SetConfig>
      break;
 8009f56:	e01e      	b.n	8009f96 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	68b9      	ldr	r1, [r7, #8]
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f000 fc1c 	bl	800a79c <TIM_OC3_SetConfig>
      break;
 8009f64:	e017      	b.n	8009f96 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	68b9      	ldr	r1, [r7, #8]
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	f000 fc9d 	bl	800a8ac <TIM_OC4_SetConfig>
      break;
 8009f72:	e010      	b.n	8009f96 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	68b9      	ldr	r1, [r7, #8]
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f000 fd00 	bl	800a980 <TIM_OC5_SetConfig>
      break;
 8009f80:	e009      	b.n	8009f96 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	68b9      	ldr	r1, [r7, #8]
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f000 fd5d 	bl	800aa48 <TIM_OC6_SetConfig>
      break;
 8009f8e:	e002      	b.n	8009f96 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8009f90:	2301      	movs	r3, #1
 8009f92:	75fb      	strb	r3, [r7, #23]
      break;
 8009f94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009f9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3718      	adds	r7, #24
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}

08009fa8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b086      	sub	sp, #24
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	60f8      	str	r0, [r7, #12]
 8009fb0:	60b9      	str	r1, [r7, #8]
 8009fb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009fbe:	2b01      	cmp	r3, #1
 8009fc0:	d101      	bne.n	8009fc6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009fc2:	2302      	movs	r3, #2
 8009fc4:	e0ff      	b.n	800a1c6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2201      	movs	r2, #1
 8009fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2b14      	cmp	r3, #20
 8009fd2:	f200 80f0 	bhi.w	800a1b6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8009fdc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fdc:	0800a031 	.word	0x0800a031
 8009fe0:	0800a1b7 	.word	0x0800a1b7
 8009fe4:	0800a1b7 	.word	0x0800a1b7
 8009fe8:	0800a1b7 	.word	0x0800a1b7
 8009fec:	0800a071 	.word	0x0800a071
 8009ff0:	0800a1b7 	.word	0x0800a1b7
 8009ff4:	0800a1b7 	.word	0x0800a1b7
 8009ff8:	0800a1b7 	.word	0x0800a1b7
 8009ffc:	0800a0b3 	.word	0x0800a0b3
 800a000:	0800a1b7 	.word	0x0800a1b7
 800a004:	0800a1b7 	.word	0x0800a1b7
 800a008:	0800a1b7 	.word	0x0800a1b7
 800a00c:	0800a0f3 	.word	0x0800a0f3
 800a010:	0800a1b7 	.word	0x0800a1b7
 800a014:	0800a1b7 	.word	0x0800a1b7
 800a018:	0800a1b7 	.word	0x0800a1b7
 800a01c:	0800a135 	.word	0x0800a135
 800a020:	0800a1b7 	.word	0x0800a1b7
 800a024:	0800a1b7 	.word	0x0800a1b7
 800a028:	0800a1b7 	.word	0x0800a1b7
 800a02c:	0800a175 	.word	0x0800a175
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	68b9      	ldr	r1, [r7, #8]
 800a036:	4618      	mov	r0, r3
 800a038:	f000 fa96 	bl	800a568 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	699a      	ldr	r2, [r3, #24]
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f042 0208 	orr.w	r2, r2, #8
 800a04a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	699a      	ldr	r2, [r3, #24]
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f022 0204 	bic.w	r2, r2, #4
 800a05a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	6999      	ldr	r1, [r3, #24]
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	691a      	ldr	r2, [r3, #16]
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	430a      	orrs	r2, r1
 800a06c:	619a      	str	r2, [r3, #24]
      break;
 800a06e:	e0a5      	b.n	800a1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	68b9      	ldr	r1, [r7, #8]
 800a076:	4618      	mov	r0, r3
 800a078:	f000 fb06 	bl	800a688 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	699a      	ldr	r2, [r3, #24]
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a08a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	699a      	ldr	r2, [r3, #24]
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a09a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	6999      	ldr	r1, [r3, #24]
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	691b      	ldr	r3, [r3, #16]
 800a0a6:	021a      	lsls	r2, r3, #8
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	430a      	orrs	r2, r1
 800a0ae:	619a      	str	r2, [r3, #24]
      break;
 800a0b0:	e084      	b.n	800a1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	68b9      	ldr	r1, [r7, #8]
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f000 fb6f 	bl	800a79c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	69da      	ldr	r2, [r3, #28]
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f042 0208 	orr.w	r2, r2, #8
 800a0cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	69da      	ldr	r2, [r3, #28]
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f022 0204 	bic.w	r2, r2, #4
 800a0dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	69d9      	ldr	r1, [r3, #28]
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	691a      	ldr	r2, [r3, #16]
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	430a      	orrs	r2, r1
 800a0ee:	61da      	str	r2, [r3, #28]
      break;
 800a0f0:	e064      	b.n	800a1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	68b9      	ldr	r1, [r7, #8]
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f000 fbd7 	bl	800a8ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	69da      	ldr	r2, [r3, #28]
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a10c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	69da      	ldr	r2, [r3, #28]
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a11c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	69d9      	ldr	r1, [r3, #28]
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	691b      	ldr	r3, [r3, #16]
 800a128:	021a      	lsls	r2, r3, #8
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	430a      	orrs	r2, r1
 800a130:	61da      	str	r2, [r3, #28]
      break;
 800a132:	e043      	b.n	800a1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	68b9      	ldr	r1, [r7, #8]
 800a13a:	4618      	mov	r0, r3
 800a13c:	f000 fc20 	bl	800a980 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f042 0208 	orr.w	r2, r2, #8
 800a14e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f022 0204 	bic.w	r2, r2, #4
 800a15e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	691a      	ldr	r2, [r3, #16]
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	430a      	orrs	r2, r1
 800a170:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a172:	e023      	b.n	800a1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	68b9      	ldr	r1, [r7, #8]
 800a17a:	4618      	mov	r0, r3
 800a17c:	f000 fc64 	bl	800aa48 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a18e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a19e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	691b      	ldr	r3, [r3, #16]
 800a1aa:	021a      	lsls	r2, r3, #8
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	430a      	orrs	r2, r1
 800a1b2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a1b4:	e002      	b.n	800a1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	75fb      	strb	r3, [r7, #23]
      break;
 800a1ba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a1c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3718      	adds	r7, #24
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop

0800a1d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b084      	sub	sp, #16
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
 800a1d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a1da:	2300      	movs	r3, #0
 800a1dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	d101      	bne.n	800a1ec <HAL_TIM_ConfigClockSource+0x1c>
 800a1e8:	2302      	movs	r3, #2
 800a1ea:	e0dc      	b.n	800a3a6 <HAL_TIM_ConfigClockSource+0x1d6>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2201      	movs	r2, #1
 800a1f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2202      	movs	r2, #2
 800a1f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	689b      	ldr	r3, [r3, #8]
 800a202:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a204:	68ba      	ldr	r2, [r7, #8]
 800a206:	4b6a      	ldr	r3, [pc, #424]	@ (800a3b0 <HAL_TIM_ConfigClockSource+0x1e0>)
 800a208:	4013      	ands	r3, r2
 800a20a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a20c:	68bb      	ldr	r3, [r7, #8]
 800a20e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a212:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	68ba      	ldr	r2, [r7, #8]
 800a21a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	4a64      	ldr	r2, [pc, #400]	@ (800a3b4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a222:	4293      	cmp	r3, r2
 800a224:	f000 80a9 	beq.w	800a37a <HAL_TIM_ConfigClockSource+0x1aa>
 800a228:	4a62      	ldr	r2, [pc, #392]	@ (800a3b4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	f200 80ae 	bhi.w	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a230:	4a61      	ldr	r2, [pc, #388]	@ (800a3b8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a232:	4293      	cmp	r3, r2
 800a234:	f000 80a1 	beq.w	800a37a <HAL_TIM_ConfigClockSource+0x1aa>
 800a238:	4a5f      	ldr	r2, [pc, #380]	@ (800a3b8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	f200 80a6 	bhi.w	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a240:	4a5e      	ldr	r2, [pc, #376]	@ (800a3bc <HAL_TIM_ConfigClockSource+0x1ec>)
 800a242:	4293      	cmp	r3, r2
 800a244:	f000 8099 	beq.w	800a37a <HAL_TIM_ConfigClockSource+0x1aa>
 800a248:	4a5c      	ldr	r2, [pc, #368]	@ (800a3bc <HAL_TIM_ConfigClockSource+0x1ec>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	f200 809e 	bhi.w	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a250:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a254:	f000 8091 	beq.w	800a37a <HAL_TIM_ConfigClockSource+0x1aa>
 800a258:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a25c:	f200 8096 	bhi.w	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a260:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a264:	f000 8089 	beq.w	800a37a <HAL_TIM_ConfigClockSource+0x1aa>
 800a268:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a26c:	f200 808e 	bhi.w	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a270:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a274:	d03e      	beq.n	800a2f4 <HAL_TIM_ConfigClockSource+0x124>
 800a276:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a27a:	f200 8087 	bhi.w	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a27e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a282:	f000 8086 	beq.w	800a392 <HAL_TIM_ConfigClockSource+0x1c2>
 800a286:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a28a:	d87f      	bhi.n	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a28c:	2b70      	cmp	r3, #112	@ 0x70
 800a28e:	d01a      	beq.n	800a2c6 <HAL_TIM_ConfigClockSource+0xf6>
 800a290:	2b70      	cmp	r3, #112	@ 0x70
 800a292:	d87b      	bhi.n	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a294:	2b60      	cmp	r3, #96	@ 0x60
 800a296:	d050      	beq.n	800a33a <HAL_TIM_ConfigClockSource+0x16a>
 800a298:	2b60      	cmp	r3, #96	@ 0x60
 800a29a:	d877      	bhi.n	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a29c:	2b50      	cmp	r3, #80	@ 0x50
 800a29e:	d03c      	beq.n	800a31a <HAL_TIM_ConfigClockSource+0x14a>
 800a2a0:	2b50      	cmp	r3, #80	@ 0x50
 800a2a2:	d873      	bhi.n	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a2a4:	2b40      	cmp	r3, #64	@ 0x40
 800a2a6:	d058      	beq.n	800a35a <HAL_TIM_ConfigClockSource+0x18a>
 800a2a8:	2b40      	cmp	r3, #64	@ 0x40
 800a2aa:	d86f      	bhi.n	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a2ac:	2b30      	cmp	r3, #48	@ 0x30
 800a2ae:	d064      	beq.n	800a37a <HAL_TIM_ConfigClockSource+0x1aa>
 800a2b0:	2b30      	cmp	r3, #48	@ 0x30
 800a2b2:	d86b      	bhi.n	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a2b4:	2b20      	cmp	r3, #32
 800a2b6:	d060      	beq.n	800a37a <HAL_TIM_ConfigClockSource+0x1aa>
 800a2b8:	2b20      	cmp	r3, #32
 800a2ba:	d867      	bhi.n	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d05c      	beq.n	800a37a <HAL_TIM_ConfigClockSource+0x1aa>
 800a2c0:	2b10      	cmp	r3, #16
 800a2c2:	d05a      	beq.n	800a37a <HAL_TIM_ConfigClockSource+0x1aa>
 800a2c4:	e062      	b.n	800a38c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a2d6:	f000 fc9b 	bl	800ac10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	689b      	ldr	r3, [r3, #8]
 800a2e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a2e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	68ba      	ldr	r2, [r7, #8]
 800a2f0:	609a      	str	r2, [r3, #8]
      break;
 800a2f2:	e04f      	b.n	800a394 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a304:	f000 fc84 	bl	800ac10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	689a      	ldr	r2, [r3, #8]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a316:	609a      	str	r2, [r3, #8]
      break;
 800a318:	e03c      	b.n	800a394 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a326:	461a      	mov	r2, r3
 800a328:	f000 fbf4 	bl	800ab14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	2150      	movs	r1, #80	@ 0x50
 800a332:	4618      	mov	r0, r3
 800a334:	f000 fc4e 	bl	800abd4 <TIM_ITRx_SetConfig>
      break;
 800a338:	e02c      	b.n	800a394 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a346:	461a      	mov	r2, r3
 800a348:	f000 fc13 	bl	800ab72 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	2160      	movs	r1, #96	@ 0x60
 800a352:	4618      	mov	r0, r3
 800a354:	f000 fc3e 	bl	800abd4 <TIM_ITRx_SetConfig>
      break;
 800a358:	e01c      	b.n	800a394 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a366:	461a      	mov	r2, r3
 800a368:	f000 fbd4 	bl	800ab14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	2140      	movs	r1, #64	@ 0x40
 800a372:	4618      	mov	r0, r3
 800a374:	f000 fc2e 	bl	800abd4 <TIM_ITRx_SetConfig>
      break;
 800a378:	e00c      	b.n	800a394 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681a      	ldr	r2, [r3, #0]
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	4619      	mov	r1, r3
 800a384:	4610      	mov	r0, r2
 800a386:	f000 fc25 	bl	800abd4 <TIM_ITRx_SetConfig>
      break;
 800a38a:	e003      	b.n	800a394 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800a38c:	2301      	movs	r3, #1
 800a38e:	73fb      	strb	r3, [r7, #15]
      break;
 800a390:	e000      	b.n	800a394 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800a392:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2201      	movs	r2, #1
 800a398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a3a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	3710      	adds	r7, #16
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	ffceff88 	.word	0xffceff88
 800a3b4:	00100040 	.word	0x00100040
 800a3b8:	00100030 	.word	0x00100030
 800a3bc:	00100020 	.word	0x00100020

0800a3c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a3c8:	bf00      	nop
 800a3ca:	370c      	adds	r7, #12
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr

0800a3d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b083      	sub	sp, #12
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a3dc:	bf00      	nop
 800a3de:	370c      	adds	r7, #12
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a3f0:	bf00      	nop
 800a3f2:	370c      	adds	r7, #12
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fa:	4770      	bx	lr

0800a3fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b083      	sub	sp, #12
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a404:	bf00      	nop
 800a406:	370c      	adds	r7, #12
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr

0800a410 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a410:	b480      	push	{r7}
 800a412:	b085      	sub	sp, #20
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	4a47      	ldr	r2, [pc, #284]	@ (800a540 <TIM_Base_SetConfig+0x130>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d013      	beq.n	800a450 <TIM_Base_SetConfig+0x40>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a42e:	d00f      	beq.n	800a450 <TIM_Base_SetConfig+0x40>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	4a44      	ldr	r2, [pc, #272]	@ (800a544 <TIM_Base_SetConfig+0x134>)
 800a434:	4293      	cmp	r3, r2
 800a436:	d00b      	beq.n	800a450 <TIM_Base_SetConfig+0x40>
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	4a43      	ldr	r2, [pc, #268]	@ (800a548 <TIM_Base_SetConfig+0x138>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d007      	beq.n	800a450 <TIM_Base_SetConfig+0x40>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	4a42      	ldr	r2, [pc, #264]	@ (800a54c <TIM_Base_SetConfig+0x13c>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d003      	beq.n	800a450 <TIM_Base_SetConfig+0x40>
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	4a41      	ldr	r2, [pc, #260]	@ (800a550 <TIM_Base_SetConfig+0x140>)
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d108      	bne.n	800a462 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a456:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	68fa      	ldr	r2, [r7, #12]
 800a45e:	4313      	orrs	r3, r2
 800a460:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	4a36      	ldr	r2, [pc, #216]	@ (800a540 <TIM_Base_SetConfig+0x130>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d027      	beq.n	800a4ba <TIM_Base_SetConfig+0xaa>
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a470:	d023      	beq.n	800a4ba <TIM_Base_SetConfig+0xaa>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	4a33      	ldr	r2, [pc, #204]	@ (800a544 <TIM_Base_SetConfig+0x134>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d01f      	beq.n	800a4ba <TIM_Base_SetConfig+0xaa>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	4a32      	ldr	r2, [pc, #200]	@ (800a548 <TIM_Base_SetConfig+0x138>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d01b      	beq.n	800a4ba <TIM_Base_SetConfig+0xaa>
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	4a31      	ldr	r2, [pc, #196]	@ (800a54c <TIM_Base_SetConfig+0x13c>)
 800a486:	4293      	cmp	r3, r2
 800a488:	d017      	beq.n	800a4ba <TIM_Base_SetConfig+0xaa>
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	4a30      	ldr	r2, [pc, #192]	@ (800a550 <TIM_Base_SetConfig+0x140>)
 800a48e:	4293      	cmp	r3, r2
 800a490:	d013      	beq.n	800a4ba <TIM_Base_SetConfig+0xaa>
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	4a2f      	ldr	r2, [pc, #188]	@ (800a554 <TIM_Base_SetConfig+0x144>)
 800a496:	4293      	cmp	r3, r2
 800a498:	d00f      	beq.n	800a4ba <TIM_Base_SetConfig+0xaa>
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	4a2e      	ldr	r2, [pc, #184]	@ (800a558 <TIM_Base_SetConfig+0x148>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d00b      	beq.n	800a4ba <TIM_Base_SetConfig+0xaa>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	4a2d      	ldr	r2, [pc, #180]	@ (800a55c <TIM_Base_SetConfig+0x14c>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d007      	beq.n	800a4ba <TIM_Base_SetConfig+0xaa>
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	4a2c      	ldr	r2, [pc, #176]	@ (800a560 <TIM_Base_SetConfig+0x150>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d003      	beq.n	800a4ba <TIM_Base_SetConfig+0xaa>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	4a2b      	ldr	r2, [pc, #172]	@ (800a564 <TIM_Base_SetConfig+0x154>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d108      	bne.n	800a4cc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a4c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	68db      	ldr	r3, [r3, #12]
 800a4c6:	68fa      	ldr	r2, [r7, #12]
 800a4c8:	4313      	orrs	r3, r2
 800a4ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	695b      	ldr	r3, [r3, #20]
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	689a      	ldr	r2, [r3, #8]
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	4a14      	ldr	r2, [pc, #80]	@ (800a540 <TIM_Base_SetConfig+0x130>)
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	d00f      	beq.n	800a512 <TIM_Base_SetConfig+0x102>
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	4a16      	ldr	r2, [pc, #88]	@ (800a550 <TIM_Base_SetConfig+0x140>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d00b      	beq.n	800a512 <TIM_Base_SetConfig+0x102>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	4a15      	ldr	r2, [pc, #84]	@ (800a554 <TIM_Base_SetConfig+0x144>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d007      	beq.n	800a512 <TIM_Base_SetConfig+0x102>
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	4a14      	ldr	r2, [pc, #80]	@ (800a558 <TIM_Base_SetConfig+0x148>)
 800a506:	4293      	cmp	r3, r2
 800a508:	d003      	beq.n	800a512 <TIM_Base_SetConfig+0x102>
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	4a13      	ldr	r2, [pc, #76]	@ (800a55c <TIM_Base_SetConfig+0x14c>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d103      	bne.n	800a51a <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	691a      	ldr	r2, [r3, #16]
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f043 0204 	orr.w	r2, r3, #4
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2201      	movs	r2, #1
 800a52a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	68fa      	ldr	r2, [r7, #12]
 800a530:	601a      	str	r2, [r3, #0]
}
 800a532:	bf00      	nop
 800a534:	3714      	adds	r7, #20
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr
 800a53e:	bf00      	nop
 800a540:	40010000 	.word	0x40010000
 800a544:	40000400 	.word	0x40000400
 800a548:	40000800 	.word	0x40000800
 800a54c:	40000c00 	.word	0x40000c00
 800a550:	40010400 	.word	0x40010400
 800a554:	40014000 	.word	0x40014000
 800a558:	40014400 	.word	0x40014400
 800a55c:	40014800 	.word	0x40014800
 800a560:	4000e000 	.word	0x4000e000
 800a564:	4000e400 	.word	0x4000e400

0800a568 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a568:	b480      	push	{r7}
 800a56a:	b087      	sub	sp, #28
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6a1b      	ldr	r3, [r3, #32]
 800a576:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	6a1b      	ldr	r3, [r3, #32]
 800a57c:	f023 0201 	bic.w	r2, r3, #1
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	685b      	ldr	r3, [r3, #4]
 800a588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	699b      	ldr	r3, [r3, #24]
 800a58e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a590:	68fa      	ldr	r2, [r7, #12]
 800a592:	4b37      	ldr	r3, [pc, #220]	@ (800a670 <TIM_OC1_SetConfig+0x108>)
 800a594:	4013      	ands	r3, r2
 800a596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	f023 0303 	bic.w	r3, r3, #3
 800a59e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	68fa      	ldr	r2, [r7, #12]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	f023 0302 	bic.w	r3, r3, #2
 800a5b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	689b      	ldr	r3, [r3, #8]
 800a5b6:	697a      	ldr	r2, [r7, #20]
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	4a2d      	ldr	r2, [pc, #180]	@ (800a674 <TIM_OC1_SetConfig+0x10c>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d00f      	beq.n	800a5e4 <TIM_OC1_SetConfig+0x7c>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	4a2c      	ldr	r2, [pc, #176]	@ (800a678 <TIM_OC1_SetConfig+0x110>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d00b      	beq.n	800a5e4 <TIM_OC1_SetConfig+0x7c>
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	4a2b      	ldr	r2, [pc, #172]	@ (800a67c <TIM_OC1_SetConfig+0x114>)
 800a5d0:	4293      	cmp	r3, r2
 800a5d2:	d007      	beq.n	800a5e4 <TIM_OC1_SetConfig+0x7c>
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	4a2a      	ldr	r2, [pc, #168]	@ (800a680 <TIM_OC1_SetConfig+0x118>)
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	d003      	beq.n	800a5e4 <TIM_OC1_SetConfig+0x7c>
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	4a29      	ldr	r2, [pc, #164]	@ (800a684 <TIM_OC1_SetConfig+0x11c>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	d10c      	bne.n	800a5fe <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a5e4:	697b      	ldr	r3, [r7, #20]
 800a5e6:	f023 0308 	bic.w	r3, r3, #8
 800a5ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	68db      	ldr	r3, [r3, #12]
 800a5f0:	697a      	ldr	r2, [r7, #20]
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	f023 0304 	bic.w	r3, r3, #4
 800a5fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	4a1c      	ldr	r2, [pc, #112]	@ (800a674 <TIM_OC1_SetConfig+0x10c>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d00f      	beq.n	800a626 <TIM_OC1_SetConfig+0xbe>
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	4a1b      	ldr	r2, [pc, #108]	@ (800a678 <TIM_OC1_SetConfig+0x110>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d00b      	beq.n	800a626 <TIM_OC1_SetConfig+0xbe>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	4a1a      	ldr	r2, [pc, #104]	@ (800a67c <TIM_OC1_SetConfig+0x114>)
 800a612:	4293      	cmp	r3, r2
 800a614:	d007      	beq.n	800a626 <TIM_OC1_SetConfig+0xbe>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	4a19      	ldr	r2, [pc, #100]	@ (800a680 <TIM_OC1_SetConfig+0x118>)
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d003      	beq.n	800a626 <TIM_OC1_SetConfig+0xbe>
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	4a18      	ldr	r2, [pc, #96]	@ (800a684 <TIM_OC1_SetConfig+0x11c>)
 800a622:	4293      	cmp	r3, r2
 800a624:	d111      	bne.n	800a64a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a626:	693b      	ldr	r3, [r7, #16]
 800a628:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a62c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a634:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	695b      	ldr	r3, [r3, #20]
 800a63a:	693a      	ldr	r2, [r7, #16]
 800a63c:	4313      	orrs	r3, r2
 800a63e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	699b      	ldr	r3, [r3, #24]
 800a644:	693a      	ldr	r2, [r7, #16]
 800a646:	4313      	orrs	r3, r2
 800a648:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	693a      	ldr	r2, [r7, #16]
 800a64e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	68fa      	ldr	r2, [r7, #12]
 800a654:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	685a      	ldr	r2, [r3, #4]
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	697a      	ldr	r2, [r7, #20]
 800a662:	621a      	str	r2, [r3, #32]
}
 800a664:	bf00      	nop
 800a666:	371c      	adds	r7, #28
 800a668:	46bd      	mov	sp, r7
 800a66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66e:	4770      	bx	lr
 800a670:	fffeff8f 	.word	0xfffeff8f
 800a674:	40010000 	.word	0x40010000
 800a678:	40010400 	.word	0x40010400
 800a67c:	40014000 	.word	0x40014000
 800a680:	40014400 	.word	0x40014400
 800a684:	40014800 	.word	0x40014800

0800a688 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a688:	b480      	push	{r7}
 800a68a:	b087      	sub	sp, #28
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6a1b      	ldr	r3, [r3, #32]
 800a696:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6a1b      	ldr	r3, [r3, #32]
 800a69c:	f023 0210 	bic.w	r2, r3, #16
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	685b      	ldr	r3, [r3, #4]
 800a6a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	699b      	ldr	r3, [r3, #24]
 800a6ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a6b0:	68fa      	ldr	r2, [r7, #12]
 800a6b2:	4b34      	ldr	r3, [pc, #208]	@ (800a784 <TIM_OC2_SetConfig+0xfc>)
 800a6b4:	4013      	ands	r3, r2
 800a6b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a6be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	021b      	lsls	r3, r3, #8
 800a6c6:	68fa      	ldr	r2, [r7, #12]
 800a6c8:	4313      	orrs	r3, r2
 800a6ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a6cc:	697b      	ldr	r3, [r7, #20]
 800a6ce:	f023 0320 	bic.w	r3, r3, #32
 800a6d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	689b      	ldr	r3, [r3, #8]
 800a6d8:	011b      	lsls	r3, r3, #4
 800a6da:	697a      	ldr	r2, [r7, #20]
 800a6dc:	4313      	orrs	r3, r2
 800a6de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	4a29      	ldr	r2, [pc, #164]	@ (800a788 <TIM_OC2_SetConfig+0x100>)
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	d003      	beq.n	800a6f0 <TIM_OC2_SetConfig+0x68>
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	4a28      	ldr	r2, [pc, #160]	@ (800a78c <TIM_OC2_SetConfig+0x104>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d10d      	bne.n	800a70c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a6f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	68db      	ldr	r3, [r3, #12]
 800a6fc:	011b      	lsls	r3, r3, #4
 800a6fe:	697a      	ldr	r2, [r7, #20]
 800a700:	4313      	orrs	r3, r2
 800a702:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a70a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	4a1e      	ldr	r2, [pc, #120]	@ (800a788 <TIM_OC2_SetConfig+0x100>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d00f      	beq.n	800a734 <TIM_OC2_SetConfig+0xac>
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	4a1d      	ldr	r2, [pc, #116]	@ (800a78c <TIM_OC2_SetConfig+0x104>)
 800a718:	4293      	cmp	r3, r2
 800a71a:	d00b      	beq.n	800a734 <TIM_OC2_SetConfig+0xac>
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	4a1c      	ldr	r2, [pc, #112]	@ (800a790 <TIM_OC2_SetConfig+0x108>)
 800a720:	4293      	cmp	r3, r2
 800a722:	d007      	beq.n	800a734 <TIM_OC2_SetConfig+0xac>
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	4a1b      	ldr	r2, [pc, #108]	@ (800a794 <TIM_OC2_SetConfig+0x10c>)
 800a728:	4293      	cmp	r3, r2
 800a72a:	d003      	beq.n	800a734 <TIM_OC2_SetConfig+0xac>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	4a1a      	ldr	r2, [pc, #104]	@ (800a798 <TIM_OC2_SetConfig+0x110>)
 800a730:	4293      	cmp	r3, r2
 800a732:	d113      	bne.n	800a75c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a734:	693b      	ldr	r3, [r7, #16]
 800a736:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a73a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a742:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	695b      	ldr	r3, [r3, #20]
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	693a      	ldr	r2, [r7, #16]
 800a74c:	4313      	orrs	r3, r2
 800a74e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	699b      	ldr	r3, [r3, #24]
 800a754:	009b      	lsls	r3, r3, #2
 800a756:	693a      	ldr	r2, [r7, #16]
 800a758:	4313      	orrs	r3, r2
 800a75a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	693a      	ldr	r2, [r7, #16]
 800a760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	68fa      	ldr	r2, [r7, #12]
 800a766:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	685a      	ldr	r2, [r3, #4]
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	697a      	ldr	r2, [r7, #20]
 800a774:	621a      	str	r2, [r3, #32]
}
 800a776:	bf00      	nop
 800a778:	371c      	adds	r7, #28
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr
 800a782:	bf00      	nop
 800a784:	feff8fff 	.word	0xfeff8fff
 800a788:	40010000 	.word	0x40010000
 800a78c:	40010400 	.word	0x40010400
 800a790:	40014000 	.word	0x40014000
 800a794:	40014400 	.word	0x40014400
 800a798:	40014800 	.word	0x40014800

0800a79c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b087      	sub	sp, #28
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
 800a7a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6a1b      	ldr	r3, [r3, #32]
 800a7aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6a1b      	ldr	r3, [r3, #32]
 800a7b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	685b      	ldr	r3, [r3, #4]
 800a7bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	69db      	ldr	r3, [r3, #28]
 800a7c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a7c4:	68fa      	ldr	r2, [r7, #12]
 800a7c6:	4b33      	ldr	r3, [pc, #204]	@ (800a894 <TIM_OC3_SetConfig+0xf8>)
 800a7c8:	4013      	ands	r3, r2
 800a7ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	f023 0303 	bic.w	r3, r3, #3
 800a7d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	68fa      	ldr	r2, [r7, #12]
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a7e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	689b      	ldr	r3, [r3, #8]
 800a7ea:	021b      	lsls	r3, r3, #8
 800a7ec:	697a      	ldr	r2, [r7, #20]
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	4a28      	ldr	r2, [pc, #160]	@ (800a898 <TIM_OC3_SetConfig+0xfc>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d003      	beq.n	800a802 <TIM_OC3_SetConfig+0x66>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4a27      	ldr	r2, [pc, #156]	@ (800a89c <TIM_OC3_SetConfig+0x100>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d10d      	bne.n	800a81e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a808:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	021b      	lsls	r3, r3, #8
 800a810:	697a      	ldr	r2, [r7, #20]
 800a812:	4313      	orrs	r3, r2
 800a814:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a816:	697b      	ldr	r3, [r7, #20]
 800a818:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a81c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	4a1d      	ldr	r2, [pc, #116]	@ (800a898 <TIM_OC3_SetConfig+0xfc>)
 800a822:	4293      	cmp	r3, r2
 800a824:	d00f      	beq.n	800a846 <TIM_OC3_SetConfig+0xaa>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	4a1c      	ldr	r2, [pc, #112]	@ (800a89c <TIM_OC3_SetConfig+0x100>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d00b      	beq.n	800a846 <TIM_OC3_SetConfig+0xaa>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	4a1b      	ldr	r2, [pc, #108]	@ (800a8a0 <TIM_OC3_SetConfig+0x104>)
 800a832:	4293      	cmp	r3, r2
 800a834:	d007      	beq.n	800a846 <TIM_OC3_SetConfig+0xaa>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	4a1a      	ldr	r2, [pc, #104]	@ (800a8a4 <TIM_OC3_SetConfig+0x108>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d003      	beq.n	800a846 <TIM_OC3_SetConfig+0xaa>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	4a19      	ldr	r2, [pc, #100]	@ (800a8a8 <TIM_OC3_SetConfig+0x10c>)
 800a842:	4293      	cmp	r3, r2
 800a844:	d113      	bne.n	800a86e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a846:	693b      	ldr	r3, [r7, #16]
 800a848:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a84c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a84e:	693b      	ldr	r3, [r7, #16]
 800a850:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a854:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	695b      	ldr	r3, [r3, #20]
 800a85a:	011b      	lsls	r3, r3, #4
 800a85c:	693a      	ldr	r2, [r7, #16]
 800a85e:	4313      	orrs	r3, r2
 800a860:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	699b      	ldr	r3, [r3, #24]
 800a866:	011b      	lsls	r3, r3, #4
 800a868:	693a      	ldr	r2, [r7, #16]
 800a86a:	4313      	orrs	r3, r2
 800a86c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	693a      	ldr	r2, [r7, #16]
 800a872:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	68fa      	ldr	r2, [r7, #12]
 800a878:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	685a      	ldr	r2, [r3, #4]
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	697a      	ldr	r2, [r7, #20]
 800a886:	621a      	str	r2, [r3, #32]
}
 800a888:	bf00      	nop
 800a88a:	371c      	adds	r7, #28
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr
 800a894:	fffeff8f 	.word	0xfffeff8f
 800a898:	40010000 	.word	0x40010000
 800a89c:	40010400 	.word	0x40010400
 800a8a0:	40014000 	.word	0x40014000
 800a8a4:	40014400 	.word	0x40014400
 800a8a8:	40014800 	.word	0x40014800

0800a8ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b087      	sub	sp, #28
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
 800a8b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6a1b      	ldr	r3, [r3, #32]
 800a8ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6a1b      	ldr	r3, [r3, #32]
 800a8c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	685b      	ldr	r3, [r3, #4]
 800a8cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	69db      	ldr	r3, [r3, #28]
 800a8d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a8d4:	68fa      	ldr	r2, [r7, #12]
 800a8d6:	4b24      	ldr	r3, [pc, #144]	@ (800a968 <TIM_OC4_SetConfig+0xbc>)
 800a8d8:	4013      	ands	r3, r2
 800a8da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a8e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	021b      	lsls	r3, r3, #8
 800a8ea:	68fa      	ldr	r2, [r7, #12]
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a8f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	689b      	ldr	r3, [r3, #8]
 800a8fc:	031b      	lsls	r3, r3, #12
 800a8fe:	693a      	ldr	r2, [r7, #16]
 800a900:	4313      	orrs	r3, r2
 800a902:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	4a19      	ldr	r2, [pc, #100]	@ (800a96c <TIM_OC4_SetConfig+0xc0>)
 800a908:	4293      	cmp	r3, r2
 800a90a:	d00f      	beq.n	800a92c <TIM_OC4_SetConfig+0x80>
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	4a18      	ldr	r2, [pc, #96]	@ (800a970 <TIM_OC4_SetConfig+0xc4>)
 800a910:	4293      	cmp	r3, r2
 800a912:	d00b      	beq.n	800a92c <TIM_OC4_SetConfig+0x80>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	4a17      	ldr	r2, [pc, #92]	@ (800a974 <TIM_OC4_SetConfig+0xc8>)
 800a918:	4293      	cmp	r3, r2
 800a91a:	d007      	beq.n	800a92c <TIM_OC4_SetConfig+0x80>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	4a16      	ldr	r2, [pc, #88]	@ (800a978 <TIM_OC4_SetConfig+0xcc>)
 800a920:	4293      	cmp	r3, r2
 800a922:	d003      	beq.n	800a92c <TIM_OC4_SetConfig+0x80>
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	4a15      	ldr	r2, [pc, #84]	@ (800a97c <TIM_OC4_SetConfig+0xd0>)
 800a928:	4293      	cmp	r3, r2
 800a92a:	d109      	bne.n	800a940 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a92c:	697b      	ldr	r3, [r7, #20]
 800a92e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a932:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	695b      	ldr	r3, [r3, #20]
 800a938:	019b      	lsls	r3, r3, #6
 800a93a:	697a      	ldr	r2, [r7, #20]
 800a93c:	4313      	orrs	r3, r2
 800a93e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	697a      	ldr	r2, [r7, #20]
 800a944:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	68fa      	ldr	r2, [r7, #12]
 800a94a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	685a      	ldr	r2, [r3, #4]
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	693a      	ldr	r2, [r7, #16]
 800a958:	621a      	str	r2, [r3, #32]
}
 800a95a:	bf00      	nop
 800a95c:	371c      	adds	r7, #28
 800a95e:	46bd      	mov	sp, r7
 800a960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a964:	4770      	bx	lr
 800a966:	bf00      	nop
 800a968:	feff8fff 	.word	0xfeff8fff
 800a96c:	40010000 	.word	0x40010000
 800a970:	40010400 	.word	0x40010400
 800a974:	40014000 	.word	0x40014000
 800a978:	40014400 	.word	0x40014400
 800a97c:	40014800 	.word	0x40014800

0800a980 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a980:	b480      	push	{r7}
 800a982:	b087      	sub	sp, #28
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6a1b      	ldr	r3, [r3, #32]
 800a98e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	6a1b      	ldr	r3, [r3, #32]
 800a994:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	685b      	ldr	r3, [r3, #4]
 800a9a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a9a8:	68fa      	ldr	r2, [r7, #12]
 800a9aa:	4b21      	ldr	r3, [pc, #132]	@ (800aa30 <TIM_OC5_SetConfig+0xb0>)
 800a9ac:	4013      	ands	r3, r2
 800a9ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	68fa      	ldr	r2, [r7, #12]
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a9c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	689b      	ldr	r3, [r3, #8]
 800a9c6:	041b      	lsls	r3, r3, #16
 800a9c8:	693a      	ldr	r2, [r7, #16]
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	4a18      	ldr	r2, [pc, #96]	@ (800aa34 <TIM_OC5_SetConfig+0xb4>)
 800a9d2:	4293      	cmp	r3, r2
 800a9d4:	d00f      	beq.n	800a9f6 <TIM_OC5_SetConfig+0x76>
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	4a17      	ldr	r2, [pc, #92]	@ (800aa38 <TIM_OC5_SetConfig+0xb8>)
 800a9da:	4293      	cmp	r3, r2
 800a9dc:	d00b      	beq.n	800a9f6 <TIM_OC5_SetConfig+0x76>
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	4a16      	ldr	r2, [pc, #88]	@ (800aa3c <TIM_OC5_SetConfig+0xbc>)
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d007      	beq.n	800a9f6 <TIM_OC5_SetConfig+0x76>
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	4a15      	ldr	r2, [pc, #84]	@ (800aa40 <TIM_OC5_SetConfig+0xc0>)
 800a9ea:	4293      	cmp	r3, r2
 800a9ec:	d003      	beq.n	800a9f6 <TIM_OC5_SetConfig+0x76>
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	4a14      	ldr	r2, [pc, #80]	@ (800aa44 <TIM_OC5_SetConfig+0xc4>)
 800a9f2:	4293      	cmp	r3, r2
 800a9f4:	d109      	bne.n	800aa0a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a9fc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	695b      	ldr	r3, [r3, #20]
 800aa02:	021b      	lsls	r3, r3, #8
 800aa04:	697a      	ldr	r2, [r7, #20]
 800aa06:	4313      	orrs	r3, r2
 800aa08:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	697a      	ldr	r2, [r7, #20]
 800aa0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	68fa      	ldr	r2, [r7, #12]
 800aa14:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	685a      	ldr	r2, [r3, #4]
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	693a      	ldr	r2, [r7, #16]
 800aa22:	621a      	str	r2, [r3, #32]
}
 800aa24:	bf00      	nop
 800aa26:	371c      	adds	r7, #28
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2e:	4770      	bx	lr
 800aa30:	fffeff8f 	.word	0xfffeff8f
 800aa34:	40010000 	.word	0x40010000
 800aa38:	40010400 	.word	0x40010400
 800aa3c:	40014000 	.word	0x40014000
 800aa40:	40014400 	.word	0x40014400
 800aa44:	40014800 	.word	0x40014800

0800aa48 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aa48:	b480      	push	{r7}
 800aa4a:	b087      	sub	sp, #28
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
 800aa50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6a1b      	ldr	r3, [r3, #32]
 800aa56:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6a1b      	ldr	r3, [r3, #32]
 800aa5c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	685b      	ldr	r3, [r3, #4]
 800aa68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800aa70:	68fa      	ldr	r2, [r7, #12]
 800aa72:	4b22      	ldr	r3, [pc, #136]	@ (800aafc <TIM_OC6_SetConfig+0xb4>)
 800aa74:	4013      	ands	r3, r2
 800aa76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	021b      	lsls	r3, r3, #8
 800aa7e:	68fa      	ldr	r2, [r7, #12]
 800aa80:	4313      	orrs	r3, r2
 800aa82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aa8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	689b      	ldr	r3, [r3, #8]
 800aa90:	051b      	lsls	r3, r3, #20
 800aa92:	693a      	ldr	r2, [r7, #16]
 800aa94:	4313      	orrs	r3, r2
 800aa96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	4a19      	ldr	r2, [pc, #100]	@ (800ab00 <TIM_OC6_SetConfig+0xb8>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d00f      	beq.n	800aac0 <TIM_OC6_SetConfig+0x78>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	4a18      	ldr	r2, [pc, #96]	@ (800ab04 <TIM_OC6_SetConfig+0xbc>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d00b      	beq.n	800aac0 <TIM_OC6_SetConfig+0x78>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	4a17      	ldr	r2, [pc, #92]	@ (800ab08 <TIM_OC6_SetConfig+0xc0>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d007      	beq.n	800aac0 <TIM_OC6_SetConfig+0x78>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	4a16      	ldr	r2, [pc, #88]	@ (800ab0c <TIM_OC6_SetConfig+0xc4>)
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d003      	beq.n	800aac0 <TIM_OC6_SetConfig+0x78>
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	4a15      	ldr	r2, [pc, #84]	@ (800ab10 <TIM_OC6_SetConfig+0xc8>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d109      	bne.n	800aad4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800aac0:	697b      	ldr	r3, [r7, #20]
 800aac2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800aac6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	695b      	ldr	r3, [r3, #20]
 800aacc:	029b      	lsls	r3, r3, #10
 800aace:	697a      	ldr	r2, [r7, #20]
 800aad0:	4313      	orrs	r3, r2
 800aad2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	697a      	ldr	r2, [r7, #20]
 800aad8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	68fa      	ldr	r2, [r7, #12]
 800aade:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	685a      	ldr	r2, [r3, #4]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	693a      	ldr	r2, [r7, #16]
 800aaec:	621a      	str	r2, [r3, #32]
}
 800aaee:	bf00      	nop
 800aaf0:	371c      	adds	r7, #28
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf8:	4770      	bx	lr
 800aafa:	bf00      	nop
 800aafc:	feff8fff 	.word	0xfeff8fff
 800ab00:	40010000 	.word	0x40010000
 800ab04:	40010400 	.word	0x40010400
 800ab08:	40014000 	.word	0x40014000
 800ab0c:	40014400 	.word	0x40014400
 800ab10:	40014800 	.word	0x40014800

0800ab14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b087      	sub	sp, #28
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	60f8      	str	r0, [r7, #12]
 800ab1c:	60b9      	str	r1, [r7, #8]
 800ab1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	6a1b      	ldr	r3, [r3, #32]
 800ab24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	6a1b      	ldr	r3, [r3, #32]
 800ab2a:	f023 0201 	bic.w	r2, r3, #1
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	699b      	ldr	r3, [r3, #24]
 800ab36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ab38:	693b      	ldr	r3, [r7, #16]
 800ab3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ab3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	011b      	lsls	r3, r3, #4
 800ab44:	693a      	ldr	r2, [r7, #16]
 800ab46:	4313      	orrs	r3, r2
 800ab48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	f023 030a 	bic.w	r3, r3, #10
 800ab50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ab52:	697a      	ldr	r2, [r7, #20]
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	4313      	orrs	r3, r2
 800ab58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	693a      	ldr	r2, [r7, #16]
 800ab5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	697a      	ldr	r2, [r7, #20]
 800ab64:	621a      	str	r2, [r3, #32]
}
 800ab66:	bf00      	nop
 800ab68:	371c      	adds	r7, #28
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr

0800ab72 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ab72:	b480      	push	{r7}
 800ab74:	b087      	sub	sp, #28
 800ab76:	af00      	add	r7, sp, #0
 800ab78:	60f8      	str	r0, [r7, #12]
 800ab7a:	60b9      	str	r1, [r7, #8]
 800ab7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	6a1b      	ldr	r3, [r3, #32]
 800ab82:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	6a1b      	ldr	r3, [r3, #32]
 800ab88:	f023 0210 	bic.w	r2, r3, #16
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	699b      	ldr	r3, [r3, #24]
 800ab94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ab96:	693b      	ldr	r3, [r7, #16]
 800ab98:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ab9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	031b      	lsls	r3, r3, #12
 800aba2:	693a      	ldr	r2, [r7, #16]
 800aba4:	4313      	orrs	r3, r2
 800aba6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800abae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	011b      	lsls	r3, r3, #4
 800abb4:	697a      	ldr	r2, [r7, #20]
 800abb6:	4313      	orrs	r3, r2
 800abb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	693a      	ldr	r2, [r7, #16]
 800abbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	697a      	ldr	r2, [r7, #20]
 800abc4:	621a      	str	r2, [r3, #32]
}
 800abc6:	bf00      	nop
 800abc8:	371c      	adds	r7, #28
 800abca:	46bd      	mov	sp, r7
 800abcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd0:	4770      	bx	lr
	...

0800abd4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b085      	sub	sp, #20
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
 800abdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	689b      	ldr	r3, [r3, #8]
 800abe2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800abe4:	68fa      	ldr	r2, [r7, #12]
 800abe6:	4b09      	ldr	r3, [pc, #36]	@ (800ac0c <TIM_ITRx_SetConfig+0x38>)
 800abe8:	4013      	ands	r3, r2
 800abea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800abec:	683a      	ldr	r2, [r7, #0]
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	4313      	orrs	r3, r2
 800abf2:	f043 0307 	orr.w	r3, r3, #7
 800abf6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	609a      	str	r2, [r3, #8]
}
 800abfe:	bf00      	nop
 800ac00:	3714      	adds	r7, #20
 800ac02:	46bd      	mov	sp, r7
 800ac04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac08:	4770      	bx	lr
 800ac0a:	bf00      	nop
 800ac0c:	ffcfff8f 	.word	0xffcfff8f

0800ac10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ac10:	b480      	push	{r7}
 800ac12:	b087      	sub	sp, #28
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	60f8      	str	r0, [r7, #12]
 800ac18:	60b9      	str	r1, [r7, #8]
 800ac1a:	607a      	str	r2, [r7, #4]
 800ac1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	689b      	ldr	r3, [r3, #8]
 800ac22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ac24:	697b      	ldr	r3, [r7, #20]
 800ac26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ac2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	021a      	lsls	r2, r3, #8
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	431a      	orrs	r2, r3
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	4313      	orrs	r3, r2
 800ac38:	697a      	ldr	r2, [r7, #20]
 800ac3a:	4313      	orrs	r3, r2
 800ac3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	697a      	ldr	r2, [r7, #20]
 800ac42:	609a      	str	r2, [r3, #8]
}
 800ac44:	bf00      	nop
 800ac46:	371c      	adds	r7, #28
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4e:	4770      	bx	lr

0800ac50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ac50:	b480      	push	{r7}
 800ac52:	b085      	sub	sp, #20
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
 800ac58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ac60:	2b01      	cmp	r3, #1
 800ac62:	d101      	bne.n	800ac68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ac64:	2302      	movs	r3, #2
 800ac66:	e077      	b.n	800ad58 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2202      	movs	r2, #2
 800ac74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	689b      	ldr	r3, [r3, #8]
 800ac86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	4a35      	ldr	r2, [pc, #212]	@ (800ad64 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d004      	beq.n	800ac9c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	4a34      	ldr	r2, [pc, #208]	@ (800ad68 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d108      	bne.n	800acae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800aca2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	685b      	ldr	r3, [r3, #4]
 800aca8:	68fa      	ldr	r2, [r7, #12]
 800acaa:	4313      	orrs	r3, r2
 800acac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acb4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	68fa      	ldr	r2, [r7, #12]
 800acbc:	4313      	orrs	r3, r2
 800acbe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	68fa      	ldr	r2, [r7, #12]
 800acc6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	4a25      	ldr	r2, [pc, #148]	@ (800ad64 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800acce:	4293      	cmp	r3, r2
 800acd0:	d02c      	beq.n	800ad2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acda:	d027      	beq.n	800ad2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	4a22      	ldr	r2, [pc, #136]	@ (800ad6c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d022      	beq.n	800ad2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4a21      	ldr	r2, [pc, #132]	@ (800ad70 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800acec:	4293      	cmp	r3, r2
 800acee:	d01d      	beq.n	800ad2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	4a1f      	ldr	r2, [pc, #124]	@ (800ad74 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800acf6:	4293      	cmp	r3, r2
 800acf8:	d018      	beq.n	800ad2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	4a1a      	ldr	r2, [pc, #104]	@ (800ad68 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ad00:	4293      	cmp	r3, r2
 800ad02:	d013      	beq.n	800ad2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	4a1b      	ldr	r2, [pc, #108]	@ (800ad78 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d00e      	beq.n	800ad2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	4a1a      	ldr	r2, [pc, #104]	@ (800ad7c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d009      	beq.n	800ad2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	4a18      	ldr	r2, [pc, #96]	@ (800ad80 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800ad1e:	4293      	cmp	r3, r2
 800ad20:	d004      	beq.n	800ad2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	4a17      	ldr	r2, [pc, #92]	@ (800ad84 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d10c      	bne.n	800ad46 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad32:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	68ba      	ldr	r2, [r7, #8]
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	68ba      	ldr	r2, [r7, #8]
 800ad44:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2201      	movs	r2, #1
 800ad4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2200      	movs	r2, #0
 800ad52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ad56:	2300      	movs	r3, #0
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3714      	adds	r7, #20
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad62:	4770      	bx	lr
 800ad64:	40010000 	.word	0x40010000
 800ad68:	40010400 	.word	0x40010400
 800ad6c:	40000400 	.word	0x40000400
 800ad70:	40000800 	.word	0x40000800
 800ad74:	40000c00 	.word	0x40000c00
 800ad78:	40001800 	.word	0x40001800
 800ad7c:	40014000 	.word	0x40014000
 800ad80:	4000e000 	.word	0x4000e000
 800ad84:	4000e400 	.word	0x4000e400

0800ad88 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b085      	sub	sp, #20
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
 800ad90:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ad92:	2300      	movs	r3, #0
 800ad94:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ad9c:	2b01      	cmp	r3, #1
 800ad9e:	d101      	bne.n	800ada4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ada0:	2302      	movs	r3, #2
 800ada2:	e073      	b.n	800ae8c <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2201      	movs	r2, #1
 800ada8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	68db      	ldr	r3, [r3, #12]
 800adb6:	4313      	orrs	r3, r2
 800adb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	689b      	ldr	r3, [r3, #8]
 800adc4:	4313      	orrs	r3, r2
 800adc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	685b      	ldr	r3, [r3, #4]
 800add2:	4313      	orrs	r3, r2
 800add4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	4313      	orrs	r3, r2
 800ade2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	691b      	ldr	r3, [r3, #16]
 800adee:	4313      	orrs	r3, r2
 800adf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	695b      	ldr	r3, [r3, #20]
 800adfc:	4313      	orrs	r3, r2
 800adfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae0a:	4313      	orrs	r3, r2
 800ae0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	699b      	ldr	r3, [r3, #24]
 800ae18:	041b      	lsls	r3, r3, #16
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	69db      	ldr	r3, [r3, #28]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	4a19      	ldr	r2, [pc, #100]	@ (800ae98 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800ae32:	4293      	cmp	r3, r2
 800ae34:	d004      	beq.n	800ae40 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	4a18      	ldr	r2, [pc, #96]	@ (800ae9c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800ae3c:	4293      	cmp	r3, r2
 800ae3e:	d11c      	bne.n	800ae7a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae4a:	051b      	lsls	r3, r3, #20
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	6a1b      	ldr	r3, [r3, #32]
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae68:	4313      	orrs	r3, r2
 800ae6a:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae76:	4313      	orrs	r3, r2
 800ae78:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	68fa      	ldr	r2, [r7, #12]
 800ae80:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2200      	movs	r2, #0
 800ae86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ae8a:	2300      	movs	r3, #0
}
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	3714      	adds	r7, #20
 800ae90:	46bd      	mov	sp, r7
 800ae92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae96:	4770      	bx	lr
 800ae98:	40010000 	.word	0x40010000
 800ae9c:	40010400 	.word	0x40010400

0800aea0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aea0:	b480      	push	{r7}
 800aea2:	b083      	sub	sp, #12
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aea8:	bf00      	nop
 800aeaa:	370c      	adds	r7, #12
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr

0800aeb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b083      	sub	sp, #12
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aebc:	bf00      	nop
 800aebe:	370c      	adds	r7, #12
 800aec0:	46bd      	mov	sp, r7
 800aec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec6:	4770      	bx	lr

0800aec8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800aec8:	b480      	push	{r7}
 800aeca:	b083      	sub	sp, #12
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800aed0:	bf00      	nop
 800aed2:	370c      	adds	r7, #12
 800aed4:	46bd      	mov	sp, r7
 800aed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeda:	4770      	bx	lr

0800aedc <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b084      	sub	sp, #16
 800aee0:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 10;
 800aee2:	4b92      	ldr	r3, [pc, #584]	@ (800b12c <MX_LWIP_Init+0x250>)
 800aee4:	220a      	movs	r2, #10
 800aee6:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 20;
 800aee8:	4b90      	ldr	r3, [pc, #576]	@ (800b12c <MX_LWIP_Init+0x250>)
 800aeea:	2214      	movs	r2, #20
 800aeec:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 3;
 800aeee:	4b8f      	ldr	r3, [pc, #572]	@ (800b12c <MX_LWIP_Init+0x250>)
 800aef0:	2203      	movs	r2, #3
 800aef2:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 3;
 800aef4:	4b8d      	ldr	r3, [pc, #564]	@ (800b12c <MX_LWIP_Init+0x250>)
 800aef6:	2203      	movs	r2, #3
 800aef8:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800aefa:	4b8d      	ldr	r3, [pc, #564]	@ (800b130 <MX_LWIP_Init+0x254>)
 800aefc:	22ff      	movs	r2, #255	@ 0xff
 800aefe:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800af00:	4b8b      	ldr	r3, [pc, #556]	@ (800b130 <MX_LWIP_Init+0x254>)
 800af02:	22ff      	movs	r2, #255	@ 0xff
 800af04:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 0;
 800af06:	4b8a      	ldr	r3, [pc, #552]	@ (800b130 <MX_LWIP_Init+0x254>)
 800af08:	2200      	movs	r2, #0
 800af0a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800af0c:	4b88      	ldr	r3, [pc, #544]	@ (800b130 <MX_LWIP_Init+0x254>)
 800af0e:	2200      	movs	r2, #0
 800af10:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 10;
 800af12:	4b88      	ldr	r3, [pc, #544]	@ (800b134 <MX_LWIP_Init+0x258>)
 800af14:	220a      	movs	r2, #10
 800af16:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 20;
 800af18:	4b86      	ldr	r3, [pc, #536]	@ (800b134 <MX_LWIP_Init+0x258>)
 800af1a:	2214      	movs	r2, #20
 800af1c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800af1e:	4b85      	ldr	r3, [pc, #532]	@ (800b134 <MX_LWIP_Init+0x258>)
 800af20:	2201      	movs	r2, #1
 800af22:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 3;
 800af24:	4b83      	ldr	r3, [pc, #524]	@ (800b134 <MX_LWIP_Init+0x258>)
 800af26:	2203      	movs	r2, #3
 800af28:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800af2a:	2100      	movs	r1, #0
 800af2c:	2000      	movs	r0, #0
 800af2e:	f004 ff5b 	bl	800fde8 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800af32:	4b7e      	ldr	r3, [pc, #504]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	061a      	lsls	r2, r3, #24
 800af38:	4b7c      	ldr	r3, [pc, #496]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af3a:	785b      	ldrb	r3, [r3, #1]
 800af3c:	041b      	lsls	r3, r3, #16
 800af3e:	431a      	orrs	r2, r3
 800af40:	4b7a      	ldr	r3, [pc, #488]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af42:	789b      	ldrb	r3, [r3, #2]
 800af44:	021b      	lsls	r3, r3, #8
 800af46:	4313      	orrs	r3, r2
 800af48:	4a78      	ldr	r2, [pc, #480]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af4a:	78d2      	ldrb	r2, [r2, #3]
 800af4c:	4313      	orrs	r3, r2
 800af4e:	061a      	lsls	r2, r3, #24
 800af50:	4b76      	ldr	r3, [pc, #472]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af52:	781b      	ldrb	r3, [r3, #0]
 800af54:	0619      	lsls	r1, r3, #24
 800af56:	4b75      	ldr	r3, [pc, #468]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af58:	785b      	ldrb	r3, [r3, #1]
 800af5a:	041b      	lsls	r3, r3, #16
 800af5c:	4319      	orrs	r1, r3
 800af5e:	4b73      	ldr	r3, [pc, #460]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af60:	789b      	ldrb	r3, [r3, #2]
 800af62:	021b      	lsls	r3, r3, #8
 800af64:	430b      	orrs	r3, r1
 800af66:	4971      	ldr	r1, [pc, #452]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af68:	78c9      	ldrb	r1, [r1, #3]
 800af6a:	430b      	orrs	r3, r1
 800af6c:	021b      	lsls	r3, r3, #8
 800af6e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800af72:	431a      	orrs	r2, r3
 800af74:	4b6d      	ldr	r3, [pc, #436]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af76:	781b      	ldrb	r3, [r3, #0]
 800af78:	0619      	lsls	r1, r3, #24
 800af7a:	4b6c      	ldr	r3, [pc, #432]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af7c:	785b      	ldrb	r3, [r3, #1]
 800af7e:	041b      	lsls	r3, r3, #16
 800af80:	4319      	orrs	r1, r3
 800af82:	4b6a      	ldr	r3, [pc, #424]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af84:	789b      	ldrb	r3, [r3, #2]
 800af86:	021b      	lsls	r3, r3, #8
 800af88:	430b      	orrs	r3, r1
 800af8a:	4968      	ldr	r1, [pc, #416]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af8c:	78c9      	ldrb	r1, [r1, #3]
 800af8e:	430b      	orrs	r3, r1
 800af90:	0a1b      	lsrs	r3, r3, #8
 800af92:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800af96:	431a      	orrs	r2, r3
 800af98:	4b64      	ldr	r3, [pc, #400]	@ (800b12c <MX_LWIP_Init+0x250>)
 800af9a:	781b      	ldrb	r3, [r3, #0]
 800af9c:	0619      	lsls	r1, r3, #24
 800af9e:	4b63      	ldr	r3, [pc, #396]	@ (800b12c <MX_LWIP_Init+0x250>)
 800afa0:	785b      	ldrb	r3, [r3, #1]
 800afa2:	041b      	lsls	r3, r3, #16
 800afa4:	4319      	orrs	r1, r3
 800afa6:	4b61      	ldr	r3, [pc, #388]	@ (800b12c <MX_LWIP_Init+0x250>)
 800afa8:	789b      	ldrb	r3, [r3, #2]
 800afaa:	021b      	lsls	r3, r3, #8
 800afac:	430b      	orrs	r3, r1
 800afae:	495f      	ldr	r1, [pc, #380]	@ (800b12c <MX_LWIP_Init+0x250>)
 800afb0:	78c9      	ldrb	r1, [r1, #3]
 800afb2:	430b      	orrs	r3, r1
 800afb4:	0e1b      	lsrs	r3, r3, #24
 800afb6:	4313      	orrs	r3, r2
 800afb8:	4a5f      	ldr	r2, [pc, #380]	@ (800b138 <MX_LWIP_Init+0x25c>)
 800afba:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800afbc:	4b5c      	ldr	r3, [pc, #368]	@ (800b130 <MX_LWIP_Init+0x254>)
 800afbe:	781b      	ldrb	r3, [r3, #0]
 800afc0:	061a      	lsls	r2, r3, #24
 800afc2:	4b5b      	ldr	r3, [pc, #364]	@ (800b130 <MX_LWIP_Init+0x254>)
 800afc4:	785b      	ldrb	r3, [r3, #1]
 800afc6:	041b      	lsls	r3, r3, #16
 800afc8:	431a      	orrs	r2, r3
 800afca:	4b59      	ldr	r3, [pc, #356]	@ (800b130 <MX_LWIP_Init+0x254>)
 800afcc:	789b      	ldrb	r3, [r3, #2]
 800afce:	021b      	lsls	r3, r3, #8
 800afd0:	4313      	orrs	r3, r2
 800afd2:	4a57      	ldr	r2, [pc, #348]	@ (800b130 <MX_LWIP_Init+0x254>)
 800afd4:	78d2      	ldrb	r2, [r2, #3]
 800afd6:	4313      	orrs	r3, r2
 800afd8:	061a      	lsls	r2, r3, #24
 800afda:	4b55      	ldr	r3, [pc, #340]	@ (800b130 <MX_LWIP_Init+0x254>)
 800afdc:	781b      	ldrb	r3, [r3, #0]
 800afde:	0619      	lsls	r1, r3, #24
 800afe0:	4b53      	ldr	r3, [pc, #332]	@ (800b130 <MX_LWIP_Init+0x254>)
 800afe2:	785b      	ldrb	r3, [r3, #1]
 800afe4:	041b      	lsls	r3, r3, #16
 800afe6:	4319      	orrs	r1, r3
 800afe8:	4b51      	ldr	r3, [pc, #324]	@ (800b130 <MX_LWIP_Init+0x254>)
 800afea:	789b      	ldrb	r3, [r3, #2]
 800afec:	021b      	lsls	r3, r3, #8
 800afee:	430b      	orrs	r3, r1
 800aff0:	494f      	ldr	r1, [pc, #316]	@ (800b130 <MX_LWIP_Init+0x254>)
 800aff2:	78c9      	ldrb	r1, [r1, #3]
 800aff4:	430b      	orrs	r3, r1
 800aff6:	021b      	lsls	r3, r3, #8
 800aff8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800affc:	431a      	orrs	r2, r3
 800affe:	4b4c      	ldr	r3, [pc, #304]	@ (800b130 <MX_LWIP_Init+0x254>)
 800b000:	781b      	ldrb	r3, [r3, #0]
 800b002:	0619      	lsls	r1, r3, #24
 800b004:	4b4a      	ldr	r3, [pc, #296]	@ (800b130 <MX_LWIP_Init+0x254>)
 800b006:	785b      	ldrb	r3, [r3, #1]
 800b008:	041b      	lsls	r3, r3, #16
 800b00a:	4319      	orrs	r1, r3
 800b00c:	4b48      	ldr	r3, [pc, #288]	@ (800b130 <MX_LWIP_Init+0x254>)
 800b00e:	789b      	ldrb	r3, [r3, #2]
 800b010:	021b      	lsls	r3, r3, #8
 800b012:	430b      	orrs	r3, r1
 800b014:	4946      	ldr	r1, [pc, #280]	@ (800b130 <MX_LWIP_Init+0x254>)
 800b016:	78c9      	ldrb	r1, [r1, #3]
 800b018:	430b      	orrs	r3, r1
 800b01a:	0a1b      	lsrs	r3, r3, #8
 800b01c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b020:	431a      	orrs	r2, r3
 800b022:	4b43      	ldr	r3, [pc, #268]	@ (800b130 <MX_LWIP_Init+0x254>)
 800b024:	781b      	ldrb	r3, [r3, #0]
 800b026:	0619      	lsls	r1, r3, #24
 800b028:	4b41      	ldr	r3, [pc, #260]	@ (800b130 <MX_LWIP_Init+0x254>)
 800b02a:	785b      	ldrb	r3, [r3, #1]
 800b02c:	041b      	lsls	r3, r3, #16
 800b02e:	4319      	orrs	r1, r3
 800b030:	4b3f      	ldr	r3, [pc, #252]	@ (800b130 <MX_LWIP_Init+0x254>)
 800b032:	789b      	ldrb	r3, [r3, #2]
 800b034:	021b      	lsls	r3, r3, #8
 800b036:	430b      	orrs	r3, r1
 800b038:	493d      	ldr	r1, [pc, #244]	@ (800b130 <MX_LWIP_Init+0x254>)
 800b03a:	78c9      	ldrb	r1, [r1, #3]
 800b03c:	430b      	orrs	r3, r1
 800b03e:	0e1b      	lsrs	r3, r3, #24
 800b040:	4313      	orrs	r3, r2
 800b042:	4a3e      	ldr	r2, [pc, #248]	@ (800b13c <MX_LWIP_Init+0x260>)
 800b044:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800b046:	4b3b      	ldr	r3, [pc, #236]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b048:	781b      	ldrb	r3, [r3, #0]
 800b04a:	061a      	lsls	r2, r3, #24
 800b04c:	4b39      	ldr	r3, [pc, #228]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b04e:	785b      	ldrb	r3, [r3, #1]
 800b050:	041b      	lsls	r3, r3, #16
 800b052:	431a      	orrs	r2, r3
 800b054:	4b37      	ldr	r3, [pc, #220]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b056:	789b      	ldrb	r3, [r3, #2]
 800b058:	021b      	lsls	r3, r3, #8
 800b05a:	4313      	orrs	r3, r2
 800b05c:	4a35      	ldr	r2, [pc, #212]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b05e:	78d2      	ldrb	r2, [r2, #3]
 800b060:	4313      	orrs	r3, r2
 800b062:	061a      	lsls	r2, r3, #24
 800b064:	4b33      	ldr	r3, [pc, #204]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b066:	781b      	ldrb	r3, [r3, #0]
 800b068:	0619      	lsls	r1, r3, #24
 800b06a:	4b32      	ldr	r3, [pc, #200]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b06c:	785b      	ldrb	r3, [r3, #1]
 800b06e:	041b      	lsls	r3, r3, #16
 800b070:	4319      	orrs	r1, r3
 800b072:	4b30      	ldr	r3, [pc, #192]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b074:	789b      	ldrb	r3, [r3, #2]
 800b076:	021b      	lsls	r3, r3, #8
 800b078:	430b      	orrs	r3, r1
 800b07a:	492e      	ldr	r1, [pc, #184]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b07c:	78c9      	ldrb	r1, [r1, #3]
 800b07e:	430b      	orrs	r3, r1
 800b080:	021b      	lsls	r3, r3, #8
 800b082:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b086:	431a      	orrs	r2, r3
 800b088:	4b2a      	ldr	r3, [pc, #168]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b08a:	781b      	ldrb	r3, [r3, #0]
 800b08c:	0619      	lsls	r1, r3, #24
 800b08e:	4b29      	ldr	r3, [pc, #164]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b090:	785b      	ldrb	r3, [r3, #1]
 800b092:	041b      	lsls	r3, r3, #16
 800b094:	4319      	orrs	r1, r3
 800b096:	4b27      	ldr	r3, [pc, #156]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b098:	789b      	ldrb	r3, [r3, #2]
 800b09a:	021b      	lsls	r3, r3, #8
 800b09c:	430b      	orrs	r3, r1
 800b09e:	4925      	ldr	r1, [pc, #148]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b0a0:	78c9      	ldrb	r1, [r1, #3]
 800b0a2:	430b      	orrs	r3, r1
 800b0a4:	0a1b      	lsrs	r3, r3, #8
 800b0a6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b0aa:	431a      	orrs	r2, r3
 800b0ac:	4b21      	ldr	r3, [pc, #132]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b0ae:	781b      	ldrb	r3, [r3, #0]
 800b0b0:	0619      	lsls	r1, r3, #24
 800b0b2:	4b20      	ldr	r3, [pc, #128]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b0b4:	785b      	ldrb	r3, [r3, #1]
 800b0b6:	041b      	lsls	r3, r3, #16
 800b0b8:	4319      	orrs	r1, r3
 800b0ba:	4b1e      	ldr	r3, [pc, #120]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b0bc:	789b      	ldrb	r3, [r3, #2]
 800b0be:	021b      	lsls	r3, r3, #8
 800b0c0:	430b      	orrs	r3, r1
 800b0c2:	491c      	ldr	r1, [pc, #112]	@ (800b134 <MX_LWIP_Init+0x258>)
 800b0c4:	78c9      	ldrb	r1, [r1, #3]
 800b0c6:	430b      	orrs	r3, r1
 800b0c8:	0e1b      	lsrs	r3, r3, #24
 800b0ca:	4313      	orrs	r3, r2
 800b0cc:	4a1c      	ldr	r2, [pc, #112]	@ (800b140 <MX_LWIP_Init+0x264>)
 800b0ce:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800b0d0:	4b1c      	ldr	r3, [pc, #112]	@ (800b144 <MX_LWIP_Init+0x268>)
 800b0d2:	9302      	str	r3, [sp, #8]
 800b0d4:	4b1c      	ldr	r3, [pc, #112]	@ (800b148 <MX_LWIP_Init+0x26c>)
 800b0d6:	9301      	str	r3, [sp, #4]
 800b0d8:	2300      	movs	r3, #0
 800b0da:	9300      	str	r3, [sp, #0]
 800b0dc:	4b18      	ldr	r3, [pc, #96]	@ (800b140 <MX_LWIP_Init+0x264>)
 800b0de:	4a17      	ldr	r2, [pc, #92]	@ (800b13c <MX_LWIP_Init+0x260>)
 800b0e0:	4915      	ldr	r1, [pc, #84]	@ (800b138 <MX_LWIP_Init+0x25c>)
 800b0e2:	481a      	ldr	r0, [pc, #104]	@ (800b14c <MX_LWIP_Init+0x270>)
 800b0e4:	f005 fd02 	bl	8010aec <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800b0e8:	4818      	ldr	r0, [pc, #96]	@ (800b14c <MX_LWIP_Init+0x270>)
 800b0ea:	f005 feb5 	bl	8010e58 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800b0ee:	4817      	ldr	r0, [pc, #92]	@ (800b14c <MX_LWIP_Init+0x270>)
 800b0f0:	f005 fec2 	bl	8010e78 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800b0f4:	4916      	ldr	r1, [pc, #88]	@ (800b150 <MX_LWIP_Init+0x274>)
 800b0f6:	4815      	ldr	r0, [pc, #84]	@ (800b14c <MX_LWIP_Init+0x270>)
 800b0f8:	f005 ffc0 	bl	801107c <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800b0fc:	2224      	movs	r2, #36	@ 0x24
 800b0fe:	2100      	movs	r1, #0
 800b100:	4814      	ldr	r0, [pc, #80]	@ (800b154 <MX_LWIP_Init+0x278>)
 800b102:	f00f fc14 	bl	801a92e <memset>
  attributes.name = "EthLink";
 800b106:	4b13      	ldr	r3, [pc, #76]	@ (800b154 <MX_LWIP_Init+0x278>)
 800b108:	4a13      	ldr	r2, [pc, #76]	@ (800b158 <MX_LWIP_Init+0x27c>)
 800b10a:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800b10c:	4b11      	ldr	r3, [pc, #68]	@ (800b154 <MX_LWIP_Init+0x278>)
 800b10e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b112:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800b114:	4b0f      	ldr	r3, [pc, #60]	@ (800b154 <MX_LWIP_Init+0x278>)
 800b116:	2210      	movs	r2, #16
 800b118:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800b11a:	4a0e      	ldr	r2, [pc, #56]	@ (800b154 <MX_LWIP_Init+0x278>)
 800b11c:	490b      	ldr	r1, [pc, #44]	@ (800b14c <MX_LWIP_Init+0x270>)
 800b11e:	480f      	ldr	r0, [pc, #60]	@ (800b15c <MX_LWIP_Init+0x280>)
 800b120:	f000 fde1 	bl	800bce6 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800b124:	bf00      	nop
 800b126:	46bd      	mov	sp, r7
 800b128:	bd80      	pop	{r7, pc}
 800b12a:	bf00      	nop
 800b12c:	24005900 	.word	0x24005900
 800b130:	24005904 	.word	0x24005904
 800b134:	24005908 	.word	0x24005908
 800b138:	240058f4 	.word	0x240058f4
 800b13c:	240058f8 	.word	0x240058f8
 800b140:	240058fc 	.word	0x240058fc
 800b144:	0800fd25 	.word	0x0800fd25
 800b148:	0800b649 	.word	0x0800b649
 800b14c:	240058c0 	.word	0x240058c0
 800b150:	0800b161 	.word	0x0800b161
 800b154:	2400590c 	.word	0x2400590c
 800b158:	0801b764 	.word	0x0801b764
 800b15c:	0800b93d 	.word	0x0800b93d

0800b160 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800b160:	b480      	push	{r7}
 800b162:	b083      	sub	sp, #12
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800b168:	bf00      	nop
 800b16a:	370c      	adds	r7, #12
 800b16c:	46bd      	mov	sp, r7
 800b16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b172:	4770      	bx	lr

0800b174 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b082      	sub	sp, #8
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800b17c:	4b04      	ldr	r3, [pc, #16]	@ (800b190 <HAL_ETH_RxCpltCallback+0x1c>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	4618      	mov	r0, r3
 800b182:	f001 f847 	bl	800c214 <osSemaphoreRelease>
}
 800b186:	bf00      	nop
 800b188:	3708      	adds	r7, #8
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd80      	pop	{r7, pc}
 800b18e:	bf00      	nop
 800b190:	24005938 	.word	0x24005938

0800b194 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b082      	sub	sp, #8
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800b19c:	4b04      	ldr	r3, [pc, #16]	@ (800b1b0 <HAL_ETH_TxCpltCallback+0x1c>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	f001 f837 	bl	800c214 <osSemaphoreRelease>
}
 800b1a6:	bf00      	nop
 800b1a8:	3708      	adds	r7, #8
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}
 800b1ae:	bf00      	nop
 800b1b0:	2400593c 	.word	0x2400593c

0800b1b4 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b082      	sub	sp, #8
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f7f9 fe76 	bl	8004eae <HAL_ETH_GetDMAError>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1c8:	2b80      	cmp	r3, #128	@ 0x80
 800b1ca:	d104      	bne.n	800b1d6 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800b1cc:	4b04      	ldr	r3, [pc, #16]	@ (800b1e0 <HAL_ETH_ErrorCallback+0x2c>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	f001 f81f 	bl	800c214 <osSemaphoreRelease>
  }
}
 800b1d6:	bf00      	nop
 800b1d8:	3708      	adds	r7, #8
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	bd80      	pop	{r7, pc}
 800b1de:	bf00      	nop
 800b1e0:	24005938 	.word	0x24005938

0800b1e4 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b0aa      	sub	sp, #168	@ 0xa8
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 800b1fe:	f107 0310 	add.w	r3, r7, #16
 800b202:	2264      	movs	r2, #100	@ 0x64
 800b204:	2100      	movs	r1, #0
 800b206:	4618      	mov	r0, r3
 800b208:	f00f fb91 	bl	801a92e <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800b20c:	4b89      	ldr	r3, [pc, #548]	@ (800b434 <low_level_init+0x250>)
 800b20e:	4a8a      	ldr	r2, [pc, #552]	@ (800b438 <low_level_init+0x254>)
 800b210:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800b212:	2300      	movs	r3, #0
 800b214:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800b216:	2380      	movs	r3, #128	@ 0x80
 800b218:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800b21a:	23e1      	movs	r3, #225	@ 0xe1
 800b21c:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800b21e:	2300      	movs	r3, #0
 800b220:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800b222:	2300      	movs	r3, #0
 800b224:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800b226:	2300      	movs	r3, #0
 800b228:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800b22a:	4a82      	ldr	r2, [pc, #520]	@ (800b434 <low_level_init+0x250>)
 800b22c:	f107 0308 	add.w	r3, r7, #8
 800b230:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800b232:	4b80      	ldr	r3, [pc, #512]	@ (800b434 <low_level_init+0x250>)
 800b234:	2201      	movs	r2, #1
 800b236:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800b238:	4b7e      	ldr	r3, [pc, #504]	@ (800b434 <low_level_init+0x250>)
 800b23a:	4a80      	ldr	r2, [pc, #512]	@ (800b43c <low_level_init+0x258>)
 800b23c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800b23e:	4b7d      	ldr	r3, [pc, #500]	@ (800b434 <low_level_init+0x250>)
 800b240:	4a7f      	ldr	r2, [pc, #508]	@ (800b440 <low_level_init+0x25c>)
 800b242:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800b244:	4b7b      	ldr	r3, [pc, #492]	@ (800b434 <low_level_init+0x250>)
 800b246:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b24a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800b24c:	4879      	ldr	r0, [pc, #484]	@ (800b434 <low_level_init+0x250>)
 800b24e:	f7f8 fe55 	bl	8003efc <HAL_ETH_Init>
 800b252:	4603      	mov	r3, r0
 800b254:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800b258:	2238      	movs	r2, #56	@ 0x38
 800b25a:	2100      	movs	r1, #0
 800b25c:	4879      	ldr	r0, [pc, #484]	@ (800b444 <low_level_init+0x260>)
 800b25e:	f00f fb66 	bl	801a92e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800b262:	4b78      	ldr	r3, [pc, #480]	@ (800b444 <low_level_init+0x260>)
 800b264:	2221      	movs	r2, #33	@ 0x21
 800b266:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800b268:	4b76      	ldr	r3, [pc, #472]	@ (800b444 <low_level_init+0x260>)
 800b26a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800b26e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800b270:	4b74      	ldr	r3, [pc, #464]	@ (800b444 <low_level_init+0x260>)
 800b272:	2200      	movs	r2, #0
 800b274:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800b276:	4874      	ldr	r0, [pc, #464]	@ (800b448 <low_level_init+0x264>)
 800b278:	f005 faf2 	bl	8010860 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2206      	movs	r2, #6
 800b280:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800b284:	4b6b      	ldr	r3, [pc, #428]	@ (800b434 <low_level_init+0x250>)
 800b286:	685b      	ldr	r3, [r3, #4]
 800b288:	781a      	ldrb	r2, [r3, #0]
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800b290:	4b68      	ldr	r3, [pc, #416]	@ (800b434 <low_level_init+0x250>)
 800b292:	685b      	ldr	r3, [r3, #4]
 800b294:	785a      	ldrb	r2, [r3, #1]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800b29c:	4b65      	ldr	r3, [pc, #404]	@ (800b434 <low_level_init+0x250>)
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	789a      	ldrb	r2, [r3, #2]
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800b2a8:	4b62      	ldr	r3, [pc, #392]	@ (800b434 <low_level_init+0x250>)
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	78da      	ldrb	r2, [r3, #3]
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800b2b4:	4b5f      	ldr	r3, [pc, #380]	@ (800b434 <low_level_init+0x250>)
 800b2b6:	685b      	ldr	r3, [r3, #4]
 800b2b8:	791a      	ldrb	r2, [r3, #4]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800b2c0:	4b5c      	ldr	r3, [pc, #368]	@ (800b434 <low_level_init+0x250>)
 800b2c2:	685b      	ldr	r3, [r3, #4]
 800b2c4:	795a      	ldrb	r2, [r3, #5]
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800b2d2:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b2da:	f043 030a 	orr.w	r3, r3, #10
 800b2de:	b2da      	uxtb	r2, r3
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	2100      	movs	r1, #0
 800b2ea:	2001      	movs	r0, #1
 800b2ec:	f000 feb6 	bl	800c05c <osSemaphoreNew>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	4a56      	ldr	r2, [pc, #344]	@ (800b44c <low_level_init+0x268>)
 800b2f4:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	2100      	movs	r1, #0
 800b2fa:	2001      	movs	r0, #1
 800b2fc:	f000 feae 	bl	800c05c <osSemaphoreNew>
 800b300:	4603      	mov	r3, r0
 800b302:	4a53      	ldr	r2, [pc, #332]	@ (800b450 <low_level_init+0x26c>)
 800b304:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800b306:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b30a:	2224      	movs	r2, #36	@ 0x24
 800b30c:	2100      	movs	r1, #0
 800b30e:	4618      	mov	r0, r3
 800b310:	f00f fb0d 	bl	801a92e <memset>
  attributes.name = "EthIf";
 800b314:	4b4f      	ldr	r3, [pc, #316]	@ (800b454 <low_level_init+0x270>)
 800b316:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800b318:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 800b31c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 800b320:	2330      	movs	r3, #48	@ 0x30
 800b322:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800b326:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b32a:	461a      	mov	r2, r3
 800b32c:	6879      	ldr	r1, [r7, #4]
 800b32e:	484a      	ldr	r0, [pc, #296]	@ (800b458 <low_level_init+0x274>)
 800b330:	f000 fcd9 	bl	800bce6 <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800b334:	4949      	ldr	r1, [pc, #292]	@ (800b45c <low_level_init+0x278>)
 800b336:	484a      	ldr	r0, [pc, #296]	@ (800b460 <low_level_init+0x27c>)
 800b338:	f7f6 fbe9 	bl	8001b0e <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800b33c:	4848      	ldr	r0, [pc, #288]	@ (800b460 <low_level_init+0x27c>)
 800b33e:	f7f6 fc18 	bl	8001b72 <LAN8742_Init>
 800b342:	4603      	mov	r3, r0
 800b344:	2b00      	cmp	r3, #0
 800b346:	d006      	beq.n	800b356 <low_level_init+0x172>
  {
    netif_set_link_down(netif);
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f005 fe67 	bl	801101c <netif_set_link_down>
    netif_set_down(netif);
 800b34e:	6878      	ldr	r0, [r7, #4]
 800b350:	f005 fdfe 	bl	8010f50 <netif_set_down>
 800b354:	e06b      	b.n	800b42e <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800b356:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d165      	bne.n	800b42a <low_level_init+0x246>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b35e:	4840      	ldr	r0, [pc, #256]	@ (800b460 <low_level_init+0x27c>)
 800b360:	f7f6 fc54 	bl	8001c0c <LAN8742_GetLinkState>
 800b364:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800b368:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	dc06      	bgt.n	800b37e <low_level_init+0x19a>
    {
      netif_set_link_down(netif);
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f005 fe53 	bl	801101c <netif_set_link_down>
      netif_set_down(netif);
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f005 fdea 	bl	8010f50 <netif_set_down>
 800b37c:	e057      	b.n	800b42e <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 800b37e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b382:	3b02      	subs	r3, #2
 800b384:	2b03      	cmp	r3, #3
 800b386:	d82b      	bhi.n	800b3e0 <low_level_init+0x1fc>
 800b388:	a201      	add	r2, pc, #4	@ (adr r2, 800b390 <low_level_init+0x1ac>)
 800b38a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b38e:	bf00      	nop
 800b390:	0800b3a1 	.word	0x0800b3a1
 800b394:	0800b3b3 	.word	0x0800b3b3
 800b398:	0800b3c3 	.word	0x0800b3c3
 800b39c:	0800b3d3 	.word	0x0800b3d3
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800b3a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b3a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b3a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b3ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b3b0:	e01f      	b.n	800b3f2 <low_level_init+0x20e>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b3b8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b3bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b3c0:	e017      	b.n	800b3f2 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800b3c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b3c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b3d0:	e00f      	b.n	800b3f2 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b3de:	e008      	b.n	800b3f2 <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800b3e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b3e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b3e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b3ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b3f0:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b3f2:	f107 0310 	add.w	r3, r7, #16
 800b3f6:	4619      	mov	r1, r3
 800b3f8:	480e      	ldr	r0, [pc, #56]	@ (800b434 <low_level_init+0x250>)
 800b3fa:	f7f9 fb0d 	bl	8004a18 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800b3fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b402:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 800b404:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b408:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b40a:	f107 0310 	add.w	r3, r7, #16
 800b40e:	4619      	mov	r1, r3
 800b410:	4808      	ldr	r0, [pc, #32]	@ (800b434 <low_level_init+0x250>)
 800b412:	f7f9 fcd5 	bl	8004dc0 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800b416:	4807      	ldr	r0, [pc, #28]	@ (800b434 <low_level_init+0x250>)
 800b418:	f7f8 fe6e 	bl	80040f8 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	f005 fd2b 	bl	8010e78 <netif_set_up>
    netif_set_link_up(netif);
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f005 fdc6 	bl	8010fb4 <netif_set_link_up>
 800b428:	e001      	b.n	800b42e <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 800b42a:	f7f5 fed7 	bl	80011dc <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800b42e:	37a8      	adds	r7, #168	@ 0xa8
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}
 800b434:	24005940 	.word	0x24005940
 800b438:	40028000 	.word	0x40028000
 800b43c:	30000100 	.word	0x30000100
 800b440:	30000000 	.word	0x30000000
 800b444:	240059f0 	.word	0x240059f0
 800b448:	0801e394 	.word	0x0801e394
 800b44c:	24005938 	.word	0x24005938
 800b450:	2400593c 	.word	0x2400593c
 800b454:	0801b76c 	.word	0x0801b76c
 800b458:	0800b5f5 	.word	0x0800b5f5
 800b45c:	240049a0 	.word	0x240049a0
 800b460:	24005a28 	.word	0x24005a28

0800b464 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b092      	sub	sp, #72	@ 0x48
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800b46e:	2300      	movs	r3, #0
 800b470:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800b472:	2300      	movs	r3, #0
 800b474:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800b476:	2300      	movs	r3, #0
 800b478:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800b47c:	f107 030c 	add.w	r3, r7, #12
 800b480:	2230      	movs	r2, #48	@ 0x30
 800b482:	2100      	movs	r1, #0
 800b484:	4618      	mov	r0, r3
 800b486:	f00f fa52 	bl	801a92e <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800b48a:	f107 030c 	add.w	r3, r7, #12
 800b48e:	2230      	movs	r2, #48	@ 0x30
 800b490:	2100      	movs	r1, #0
 800b492:	4618      	mov	r0, r3
 800b494:	f00f fa4b 	bl	801a92e <memset>

  for(q = p; q != NULL; q = q->next)
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b49c:	e045      	b.n	800b52a <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800b49e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4a0:	2b03      	cmp	r3, #3
 800b4a2:	d902      	bls.n	800b4aa <low_level_output+0x46>
      return ERR_IF;
 800b4a4:	f06f 030b 	mvn.w	r3, #11
 800b4a8:	e07f      	b.n	800b5aa <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800b4aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4ac:	6859      	ldr	r1, [r3, #4]
 800b4ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4b0:	4613      	mov	r3, r2
 800b4b2:	005b      	lsls	r3, r3, #1
 800b4b4:	4413      	add	r3, r2
 800b4b6:	009b      	lsls	r3, r3, #2
 800b4b8:	3348      	adds	r3, #72	@ 0x48
 800b4ba:	443b      	add	r3, r7
 800b4bc:	3b3c      	subs	r3, #60	@ 0x3c
 800b4be:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800b4c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4c2:	895b      	ldrh	r3, [r3, #10]
 800b4c4:	4619      	mov	r1, r3
 800b4c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4c8:	4613      	mov	r3, r2
 800b4ca:	005b      	lsls	r3, r3, #1
 800b4cc:	4413      	add	r3, r2
 800b4ce:	009b      	lsls	r3, r3, #2
 800b4d0:	3348      	adds	r3, #72	@ 0x48
 800b4d2:	443b      	add	r3, r7
 800b4d4:	3b38      	subs	r3, #56	@ 0x38
 800b4d6:	6019      	str	r1, [r3, #0]

    if(i>0)
 800b4d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d011      	beq.n	800b502 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800b4de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4e0:	1e5a      	subs	r2, r3, #1
 800b4e2:	f107 000c 	add.w	r0, r7, #12
 800b4e6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b4e8:	460b      	mov	r3, r1
 800b4ea:	005b      	lsls	r3, r3, #1
 800b4ec:	440b      	add	r3, r1
 800b4ee:	009b      	lsls	r3, r3, #2
 800b4f0:	18c1      	adds	r1, r0, r3
 800b4f2:	4613      	mov	r3, r2
 800b4f4:	005b      	lsls	r3, r3, #1
 800b4f6:	4413      	add	r3, r2
 800b4f8:	009b      	lsls	r3, r3, #2
 800b4fa:	3348      	adds	r3, #72	@ 0x48
 800b4fc:	443b      	add	r3, r7
 800b4fe:	3b34      	subs	r3, #52	@ 0x34
 800b500:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800b502:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d109      	bne.n	800b51e <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800b50a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b50c:	4613      	mov	r3, r2
 800b50e:	005b      	lsls	r3, r3, #1
 800b510:	4413      	add	r3, r2
 800b512:	009b      	lsls	r3, r3, #2
 800b514:	3348      	adds	r3, #72	@ 0x48
 800b516:	443b      	add	r3, r7
 800b518:	3b34      	subs	r3, #52	@ 0x34
 800b51a:	2200      	movs	r2, #0
 800b51c:	601a      	str	r2, [r3, #0]
    }

    i++;
 800b51e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b520:	3301      	adds	r3, #1
 800b522:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800b524:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	643b      	str	r3, [r7, #64]	@ 0x40
 800b52a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d1b6      	bne.n	800b49e <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	891b      	ldrh	r3, [r3, #8]
 800b534:	461a      	mov	r2, r3
 800b536:	4b1f      	ldr	r3, [pc, #124]	@ (800b5b4 <low_level_output+0x150>)
 800b538:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800b53a:	4a1e      	ldr	r2, [pc, #120]	@ (800b5b4 <low_level_output+0x150>)
 800b53c:	f107 030c 	add.w	r3, r7, #12
 800b540:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800b542:	4a1c      	ldr	r2, [pc, #112]	@ (800b5b4 <low_level_output+0x150>)
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800b548:	6838      	ldr	r0, [r7, #0]
 800b54a:	f006 f9ef 	bl	801192c <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800b54e:	4919      	ldr	r1, [pc, #100]	@ (800b5b4 <low_level_output+0x150>)
 800b550:	4819      	ldr	r0, [pc, #100]	@ (800b5b8 <low_level_output+0x154>)
 800b552:	f7f8 febd 	bl	80042d0 <HAL_ETH_Transmit_IT>
 800b556:	4603      	mov	r3, r0
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d103      	bne.n	800b564 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800b55c:	2300      	movs	r3, #0
 800b55e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b562:	e01b      	b.n	800b59c <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800b564:	4814      	ldr	r0, [pc, #80]	@ (800b5b8 <low_level_output+0x154>)
 800b566:	f7f9 fc95 	bl	8004e94 <HAL_ETH_GetError>
 800b56a:	4603      	mov	r3, r0
 800b56c:	f003 0302 	and.w	r3, r3, #2
 800b570:	2b00      	cmp	r3, #0
 800b572:	d00d      	beq.n	800b590 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800b574:	4b11      	ldr	r3, [pc, #68]	@ (800b5bc <low_level_output+0x158>)
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800b57c:	4618      	mov	r0, r3
 800b57e:	f000 fdf7 	bl	800c170 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800b582:	480d      	ldr	r0, [pc, #52]	@ (800b5b8 <low_level_output+0x154>)
 800b584:	f7f9 f82b 	bl	80045de <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800b588:	23fe      	movs	r3, #254	@ 0xfe
 800b58a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b58e:	e005      	b.n	800b59c <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800b590:	6838      	ldr	r0, [r7, #0]
 800b592:	f006 f925 	bl	80117e0 <pbuf_free>
        errval =  ERR_IF;
 800b596:	23f4      	movs	r3, #244	@ 0xf4
 800b598:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800b59c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b5a0:	f113 0f02 	cmn.w	r3, #2
 800b5a4:	d0d3      	beq.n	800b54e <low_level_output+0xea>

  return errval;
 800b5a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	3748      	adds	r7, #72	@ 0x48
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}
 800b5b2:	bf00      	nop
 800b5b4:	240059f0 	.word	0x240059f0
 800b5b8:	24005940 	.word	0x24005940
 800b5bc:	2400593c 	.word	0x2400593c

0800b5c0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b084      	sub	sp, #16
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800b5cc:	4b07      	ldr	r3, [pc, #28]	@ (800b5ec <low_level_input+0x2c>)
 800b5ce:	781b      	ldrb	r3, [r3, #0]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d105      	bne.n	800b5e0 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800b5d4:	f107 030c 	add.w	r3, r7, #12
 800b5d8:	4619      	mov	r1, r3
 800b5da:	4805      	ldr	r0, [pc, #20]	@ (800b5f0 <low_level_input+0x30>)
 800b5dc:	f7f8 fec9 	bl	8004372 <HAL_ETH_ReadData>
  }

  return p;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
}
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	3710      	adds	r7, #16
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	bd80      	pop	{r7, pc}
 800b5ea:	bf00      	nop
 800b5ec:	24005934 	.word	0x24005934
 800b5f0:	24005940 	.word	0x24005940

0800b5f4 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b084      	sub	sp, #16
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b604:	4b0f      	ldr	r3, [pc, #60]	@ (800b644 <ethernetif_input+0x50>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f04f 31ff 	mov.w	r1, #4294967295
 800b60c:	4618      	mov	r0, r3
 800b60e:	f000 fdaf 	bl	800c170 <osSemaphoreAcquire>
 800b612:	4603      	mov	r3, r0
 800b614:	2b00      	cmp	r3, #0
 800b616:	d1f5      	bne.n	800b604 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800b618:	68b8      	ldr	r0, [r7, #8]
 800b61a:	f7ff ffd1 	bl	800b5c0 <low_level_input>
 800b61e:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d00a      	beq.n	800b63c <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	691b      	ldr	r3, [r3, #16]
 800b62a:	68b9      	ldr	r1, [r7, #8]
 800b62c:	68f8      	ldr	r0, [r7, #12]
 800b62e:	4798      	blx	r3
 800b630:	4603      	mov	r3, r0
 800b632:	2b00      	cmp	r3, #0
 800b634:	d002      	beq.n	800b63c <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800b636:	68f8      	ldr	r0, [r7, #12]
 800b638:	f006 f8d2 	bl	80117e0 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d1ea      	bne.n	800b618 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b642:	e7df      	b.n	800b604 <ethernetif_input+0x10>
 800b644:	24005938 	.word	0x24005938

0800b648 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b082      	sub	sp, #8
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d106      	bne.n	800b664 <ethernetif_init+0x1c>
 800b656:	4b0e      	ldr	r3, [pc, #56]	@ (800b690 <ethernetif_init+0x48>)
 800b658:	f44f 7205 	mov.w	r2, #532	@ 0x214
 800b65c:	490d      	ldr	r1, [pc, #52]	@ (800b694 <ethernetif_init+0x4c>)
 800b65e:	480e      	ldr	r0, [pc, #56]	@ (800b698 <ethernetif_init+0x50>)
 800b660:	f00f f900 	bl	801a864 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2273      	movs	r2, #115	@ 0x73
 800b668:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2274      	movs	r2, #116	@ 0x74
 800b670:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	4a09      	ldr	r2, [pc, #36]	@ (800b69c <ethernetif_init+0x54>)
 800b678:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	4a08      	ldr	r2, [pc, #32]	@ (800b6a0 <ethernetif_init+0x58>)
 800b67e:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800b680:	6878      	ldr	r0, [r7, #4]
 800b682:	f7ff fdaf 	bl	800b1e4 <low_level_init>

  return ERR_OK;
 800b686:	2300      	movs	r3, #0
}
 800b688:	4618      	mov	r0, r3
 800b68a:	3708      	adds	r7, #8
 800b68c:	46bd      	mov	sp, r7
 800b68e:	bd80      	pop	{r7, pc}
 800b690:	0801b774 	.word	0x0801b774
 800b694:	0801b790 	.word	0x0801b790
 800b698:	0801b7a0 	.word	0x0801b7a0
 800b69c:	08018729 	.word	0x08018729
 800b6a0:	0800b465 	.word	0x0800b465

0800b6a4 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b084      	sub	sp, #16
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800b6b0:	68f9      	ldr	r1, [r7, #12]
 800b6b2:	4809      	ldr	r0, [pc, #36]	@ (800b6d8 <pbuf_free_custom+0x34>)
 800b6b4:	f005 f9c4 	bl	8010a40 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800b6b8:	4b08      	ldr	r3, [pc, #32]	@ (800b6dc <pbuf_free_custom+0x38>)
 800b6ba:	781b      	ldrb	r3, [r3, #0]
 800b6bc:	2b01      	cmp	r3, #1
 800b6be:	d107      	bne.n	800b6d0 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800b6c0:	4b06      	ldr	r3, [pc, #24]	@ (800b6dc <pbuf_free_custom+0x38>)
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800b6c6:	4b06      	ldr	r3, [pc, #24]	@ (800b6e0 <pbuf_free_custom+0x3c>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f000 fda2 	bl	800c214 <osSemaphoreRelease>
  }
}
 800b6d0:	bf00      	nop
 800b6d2:	3710      	adds	r7, #16
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}
 800b6d8:	0801e394 	.word	0x0801e394
 800b6dc:	24005934 	.word	0x24005934
 800b6e0:	24005938 	.word	0x24005938

0800b6e4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b6e8:	f7f6 fb68 	bl	8001dbc <HAL_GetTick>
 800b6ec:	4603      	mov	r3, r0
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	bd80      	pop	{r7, pc}
	...

0800b6f4 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b08e      	sub	sp, #56	@ 0x38
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b6fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b700:	2200      	movs	r2, #0
 800b702:	601a      	str	r2, [r3, #0]
 800b704:	605a      	str	r2, [r3, #4]
 800b706:	609a      	str	r2, [r3, #8]
 800b708:	60da      	str	r2, [r3, #12]
 800b70a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	4a5d      	ldr	r2, [pc, #372]	@ (800b888 <HAL_ETH_MspInit+0x194>)
 800b712:	4293      	cmp	r3, r2
 800b714:	f040 80b3 	bne.w	800b87e <HAL_ETH_MspInit+0x18a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800b718:	4b5c      	ldr	r3, [pc, #368]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b71a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b71e:	4a5b      	ldr	r2, [pc, #364]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b720:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b724:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800b728:	4b58      	ldr	r3, [pc, #352]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b72a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b72e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b732:	623b      	str	r3, [r7, #32]
 800b734:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800b736:	4b55      	ldr	r3, [pc, #340]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b738:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b73c:	4a53      	ldr	r2, [pc, #332]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b73e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b742:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800b746:	4b51      	ldr	r3, [pc, #324]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b748:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b74c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b750:	61fb      	str	r3, [r7, #28]
 800b752:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800b754:	4b4d      	ldr	r3, [pc, #308]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b756:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b75a:	4a4c      	ldr	r2, [pc, #304]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b75c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b760:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800b764:	4b49      	ldr	r3, [pc, #292]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b766:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b76a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b76e:	61bb      	str	r3, [r7, #24]
 800b770:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b772:	4b46      	ldr	r3, [pc, #280]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b774:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b778:	4a44      	ldr	r2, [pc, #272]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b77a:	f043 0304 	orr.w	r3, r3, #4
 800b77e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b782:	4b42      	ldr	r3, [pc, #264]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b784:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b788:	f003 0304 	and.w	r3, r3, #4
 800b78c:	617b      	str	r3, [r7, #20]
 800b78e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b790:	4b3e      	ldr	r3, [pc, #248]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b792:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b796:	4a3d      	ldr	r2, [pc, #244]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b798:	f043 0301 	orr.w	r3, r3, #1
 800b79c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b7a0:	4b3a      	ldr	r3, [pc, #232]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b7a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7a6:	f003 0301 	and.w	r3, r3, #1
 800b7aa:	613b      	str	r3, [r7, #16]
 800b7ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b7ae:	4b37      	ldr	r3, [pc, #220]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b7b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7b4:	4a35      	ldr	r2, [pc, #212]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b7b6:	f043 0302 	orr.w	r3, r3, #2
 800b7ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b7be:	4b33      	ldr	r3, [pc, #204]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b7c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7c4:	f003 0302 	and.w	r3, r3, #2
 800b7c8:	60fb      	str	r3, [r7, #12]
 800b7ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800b7cc:	4b2f      	ldr	r3, [pc, #188]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b7ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7d2:	4a2e      	ldr	r2, [pc, #184]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b7d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b7dc:	4b2b      	ldr	r3, [pc, #172]	@ (800b88c <HAL_ETH_MspInit+0x198>)
 800b7de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7e6:	60bb      	str	r3, [r7, #8]
 800b7e8:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800b7ea:	2332      	movs	r3, #50	@ 0x32
 800b7ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b7ee:	2302      	movs	r3, #2
 800b7f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b7f6:	2303      	movs	r3, #3
 800b7f8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b7fa:	230b      	movs	r3, #11
 800b7fc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b7fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b802:	4619      	mov	r1, r3
 800b804:	4822      	ldr	r0, [pc, #136]	@ (800b890 <HAL_ETH_MspInit+0x19c>)
 800b806:	f7fa f8e1 	bl	80059cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800b80a:	2386      	movs	r3, #134	@ 0x86
 800b80c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b80e:	2302      	movs	r3, #2
 800b810:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b812:	2300      	movs	r3, #0
 800b814:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b816:	2303      	movs	r3, #3
 800b818:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b81a:	230b      	movs	r3, #11
 800b81c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b81e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b822:	4619      	mov	r1, r3
 800b824:	481b      	ldr	r0, [pc, #108]	@ (800b894 <HAL_ETH_MspInit+0x1a0>)
 800b826:	f7fa f8d1 	bl	80059cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800b82a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b82e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b830:	2302      	movs	r3, #2
 800b832:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b834:	2300      	movs	r3, #0
 800b836:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b838:	2303      	movs	r3, #3
 800b83a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b83c:	230b      	movs	r3, #11
 800b83e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b840:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b844:	4619      	mov	r1, r3
 800b846:	4814      	ldr	r0, [pc, #80]	@ (800b898 <HAL_ETH_MspInit+0x1a4>)
 800b848:	f7fa f8c0 	bl	80059cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800b84c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800b850:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b852:	2302      	movs	r3, #2
 800b854:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b856:	2300      	movs	r3, #0
 800b858:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b85a:	2303      	movs	r3, #3
 800b85c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b85e:	230b      	movs	r3, #11
 800b860:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b862:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b866:	4619      	mov	r1, r3
 800b868:	480c      	ldr	r0, [pc, #48]	@ (800b89c <HAL_ETH_MspInit+0x1a8>)
 800b86a:	f7fa f8af 	bl	80059cc <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800b86e:	2200      	movs	r2, #0
 800b870:	2105      	movs	r1, #5
 800b872:	203d      	movs	r0, #61	@ 0x3d
 800b874:	f7f6 fb9e 	bl	8001fb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800b878:	203d      	movs	r0, #61	@ 0x3d
 800b87a:	f7f6 fbb5 	bl	8001fe8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800b87e:	bf00      	nop
 800b880:	3738      	adds	r7, #56	@ 0x38
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}
 800b886:	bf00      	nop
 800b888:	40028000 	.word	0x40028000
 800b88c:	58024400 	.word	0x58024400
 800b890:	58020800 	.word	0x58020800
 800b894:	58020000 	.word	0x58020000
 800b898:	58020400 	.word	0x58020400
 800b89c:	58021800 	.word	0x58021800

0800b8a0 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800b8a4:	4802      	ldr	r0, [pc, #8]	@ (800b8b0 <ETH_PHY_IO_Init+0x10>)
 800b8a6:	f7f9 faa5 	bl	8004df4 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800b8aa:	2300      	movs	r3, #0
}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	bd80      	pop	{r7, pc}
 800b8b0:	24005940 	.word	0x24005940

0800b8b4 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800b8b4:	b480      	push	{r7}
 800b8b6:	af00      	add	r7, sp, #0
  return 0;
 800b8b8:	2300      	movs	r3, #0
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c2:	4770      	bx	lr

0800b8c4 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b084      	sub	sp, #16
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	60f8      	str	r0, [r7, #12]
 800b8cc:	60b9      	str	r1, [r7, #8]
 800b8ce:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	68ba      	ldr	r2, [r7, #8]
 800b8d4:	68f9      	ldr	r1, [r7, #12]
 800b8d6:	4807      	ldr	r0, [pc, #28]	@ (800b8f4 <ETH_PHY_IO_ReadReg+0x30>)
 800b8d8:	f7f8 fff6 	bl	80048c8 <HAL_ETH_ReadPHYRegister>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d002      	beq.n	800b8e8 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800b8e2:	f04f 33ff 	mov.w	r3, #4294967295
 800b8e6:	e000      	b.n	800b8ea <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800b8e8:	2300      	movs	r3, #0
}
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	3710      	adds	r7, #16
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	bd80      	pop	{r7, pc}
 800b8f2:	bf00      	nop
 800b8f4:	24005940 	.word	0x24005940

0800b8f8 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b084      	sub	sp, #16
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	60f8      	str	r0, [r7, #12]
 800b900:	60b9      	str	r1, [r7, #8]
 800b902:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	68ba      	ldr	r2, [r7, #8]
 800b908:	68f9      	ldr	r1, [r7, #12]
 800b90a:	4807      	ldr	r0, [pc, #28]	@ (800b928 <ETH_PHY_IO_WriteReg+0x30>)
 800b90c:	f7f9 f830 	bl	8004970 <HAL_ETH_WritePHYRegister>
 800b910:	4603      	mov	r3, r0
 800b912:	2b00      	cmp	r3, #0
 800b914:	d002      	beq.n	800b91c <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800b916:	f04f 33ff 	mov.w	r3, #4294967295
 800b91a:	e000      	b.n	800b91e <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800b91c:	2300      	movs	r3, #0
}
 800b91e:	4618      	mov	r0, r3
 800b920:	3710      	adds	r7, #16
 800b922:	46bd      	mov	sp, r7
 800b924:	bd80      	pop	{r7, pc}
 800b926:	bf00      	nop
 800b928:	24005940 	.word	0x24005940

0800b92c <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b930:	f7f6 fa44 	bl	8001dbc <HAL_GetTick>
 800b934:	4603      	mov	r3, r0
}
 800b936:	4618      	mov	r0, r3
 800b938:	bd80      	pop	{r7, pc}
	...

0800b93c <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b0a0      	sub	sp, #128	@ 0x80
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800b944:	f107 0308 	add.w	r3, r7, #8
 800b948:	2264      	movs	r2, #100	@ 0x64
 800b94a:	2100      	movs	r1, #0
 800b94c:	4618      	mov	r0, r3
 800b94e:	f00e ffee 	bl	801a92e <memset>
  int32_t PHYLinkState = 0;
 800b952:	2300      	movs	r3, #0
 800b954:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800b956:	2300      	movs	r3, #0
 800b958:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b95a:	2300      	movs	r3, #0
 800b95c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b95e:	2300      	movs	r3, #0
 800b960:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b966:	483a      	ldr	r0, [pc, #232]	@ (800ba50 <ethernet_link_thread+0x114>)
 800b968:	f7f6 f950 	bl	8001c0c <LAN8742_GetLinkState>
 800b96c:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800b96e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b970:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b974:	089b      	lsrs	r3, r3, #2
 800b976:	f003 0301 	and.w	r3, r3, #1
 800b97a:	b2db      	uxtb	r3, r3
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d00c      	beq.n	800b99a <ethernet_link_thread+0x5e>
 800b980:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b982:	2b01      	cmp	r3, #1
 800b984:	dc09      	bgt.n	800b99a <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800b986:	4833      	ldr	r0, [pc, #204]	@ (800ba54 <ethernet_link_thread+0x118>)
 800b988:	f7f8 fc2a 	bl	80041e0 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800b98c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b98e:	f005 fadf 	bl	8010f50 <netif_set_down>
    netif_set_link_down(netif);
 800b992:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b994:	f005 fb42 	bl	801101c <netif_set_link_down>
 800b998:	e055      	b.n	800ba46 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800b99a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b99c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b9a0:	f003 0304 	and.w	r3, r3, #4
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d14e      	bne.n	800ba46 <ethernet_link_thread+0x10a>
 800b9a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b9aa:	2b01      	cmp	r3, #1
 800b9ac:	dd4b      	ble.n	800ba46 <ethernet_link_thread+0x10a>
  {

    switch (PHYLinkState)
 800b9ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b9b0:	3b02      	subs	r3, #2
 800b9b2:	2b03      	cmp	r3, #3
 800b9b4:	d82a      	bhi.n	800ba0c <ethernet_link_thread+0xd0>
 800b9b6:	a201      	add	r2, pc, #4	@ (adr r2, 800b9bc <ethernet_link_thread+0x80>)
 800b9b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9bc:	0800b9cd 	.word	0x0800b9cd
 800b9c0:	0800b9df 	.word	0x0800b9df
 800b9c4:	0800b9ef 	.word	0x0800b9ef
 800b9c8:	0800b9ff 	.word	0x0800b9ff
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b9cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b9d0:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b9d2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b9d6:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b9d8:	2301      	movs	r3, #1
 800b9da:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b9dc:	e017      	b.n	800ba0e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b9de:	2300      	movs	r3, #0
 800b9e0:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b9e2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b9e6:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b9ec:	e00f      	b.n	800ba0e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b9ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b9f2:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b9fc:	e007      	b.n	800ba0e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800ba02:	2300      	movs	r3, #0
 800ba04:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800ba06:	2301      	movs	r3, #1
 800ba08:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800ba0a:	e000      	b.n	800ba0e <ethernet_link_thread+0xd2>
    default:
      break;
 800ba0c:	bf00      	nop
    }

    if(linkchanged)
 800ba0e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d018      	beq.n	800ba46 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800ba14:	f107 0308 	add.w	r3, r7, #8
 800ba18:	4619      	mov	r1, r3
 800ba1a:	480e      	ldr	r0, [pc, #56]	@ (800ba54 <ethernet_link_thread+0x118>)
 800ba1c:	f7f8 fffc 	bl	8004a18 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800ba20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ba22:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800ba24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ba26:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800ba28:	f107 0308 	add.w	r3, r7, #8
 800ba2c:	4619      	mov	r1, r3
 800ba2e:	4809      	ldr	r0, [pc, #36]	@ (800ba54 <ethernet_link_thread+0x118>)
 800ba30:	f7f9 f9c6 	bl	8004dc0 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800ba34:	4807      	ldr	r0, [pc, #28]	@ (800ba54 <ethernet_link_thread+0x118>)
 800ba36:	f7f8 fb5f 	bl	80040f8 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800ba3a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba3c:	f005 fa1c 	bl	8010e78 <netif_set_up>
      netif_set_link_up(netif);
 800ba40:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba42:	f005 fab7 	bl	8010fb4 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800ba46:	2064      	movs	r0, #100	@ 0x64
 800ba48:	f000 f9df 	bl	800be0a <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800ba4c:	e78b      	b.n	800b966 <ethernet_link_thread+0x2a>
 800ba4e:	bf00      	nop
 800ba50:	24005a28 	.word	0x24005a28
 800ba54:	24005940 	.word	0x24005940

0800ba58 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b086      	sub	sp, #24
 800ba5c:	af02      	add	r7, sp, #8
 800ba5e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800ba60:	4812      	ldr	r0, [pc, #72]	@ (800baac <HAL_ETH_RxAllocateCallback+0x54>)
 800ba62:	f004 ff79 	bl	8010958 <memp_malloc_pool>
 800ba66:	60f8      	str	r0, [r7, #12]
  if (p)
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d014      	beq.n	800ba98 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	f103 0220 	add.w	r2, r3, #32
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	4a0d      	ldr	r2, [pc, #52]	@ (800bab0 <HAL_ETH_RxAllocateCallback+0x58>)
 800ba7c:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800ba86:	9201      	str	r2, [sp, #4]
 800ba88:	9300      	str	r3, [sp, #0]
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	2241      	movs	r2, #65	@ 0x41
 800ba8e:	2100      	movs	r1, #0
 800ba90:	2000      	movs	r0, #0
 800ba92:	f005 fceb 	bl	801146c <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800ba96:	e005      	b.n	800baa4 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800ba98:	4b06      	ldr	r3, [pc, #24]	@ (800bab4 <HAL_ETH_RxAllocateCallback+0x5c>)
 800ba9a:	2201      	movs	r2, #1
 800ba9c:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2200      	movs	r2, #0
 800baa2:	601a      	str	r2, [r3, #0]
}
 800baa4:	bf00      	nop
 800baa6:	3710      	adds	r7, #16
 800baa8:	46bd      	mov	sp, r7
 800baaa:	bd80      	pop	{r7, pc}
 800baac:	0801e394 	.word	0x0801e394
 800bab0:	0800b6a5 	.word	0x0800b6a5
 800bab4:	24005934 	.word	0x24005934

0800bab8 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800bab8:	b480      	push	{r7}
 800baba:	b08d      	sub	sp, #52	@ 0x34
 800babc:	af00      	add	r7, sp, #0
 800babe:	60f8      	str	r0, [r7, #12]
 800bac0:	60b9      	str	r1, [r7, #8]
 800bac2:	607a      	str	r2, [r7, #4]
 800bac4:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800baca:	68bb      	ldr	r3, [r7, #8]
 800bacc:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 800bace:	2300      	movs	r3, #0
 800bad0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	3b20      	subs	r3, #32
 800bad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  p->next = NULL;
 800bad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bada:	2200      	movs	r2, #0
 800badc:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800bade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bae0:	2200      	movs	r2, #0
 800bae2:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800bae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bae6:	887a      	ldrh	r2, [r7, #2]
 800bae8:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800baea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d103      	bne.n	800bafa <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800baf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800baf6:	601a      	str	r2, [r3, #0]
 800baf8:	e003      	b.n	800bb02 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800bafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb00:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800bb02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb06:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800bb08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb0e:	e009      	b.n	800bb24 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800bb10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb12:	891a      	ldrh	r2, [r3, #8]
 800bb14:	887b      	ldrh	r3, [r7, #2]
 800bb16:	4413      	add	r3, r2
 800bb18:	b29a      	uxth	r2, r3
 800bb1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb1c:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800bb1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d1f2      	bne.n	800bb10 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800bb2a:	887b      	ldrh	r3, [r7, #2]
 800bb2c:	687a      	ldr	r2, [r7, #4]
 800bb2e:	623a      	str	r2, [r7, #32]
 800bb30:	61fb      	str	r3, [r7, #28]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800bb32:	69fb      	ldr	r3, [r7, #28]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	dd1d      	ble.n	800bb74 <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800bb38:	6a3b      	ldr	r3, [r7, #32]
 800bb3a:	f003 021f 	and.w	r2, r3, #31
 800bb3e:	69fb      	ldr	r3, [r7, #28]
 800bb40:	4413      	add	r3, r2
 800bb42:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800bb44:	6a3b      	ldr	r3, [r7, #32]
 800bb46:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800bb48:	f3bf 8f4f 	dsb	sy
}
 800bb4c:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800bb4e:	4a0d      	ldr	r2, [pc, #52]	@ (800bb84 <HAL_ETH_RxLinkCallback+0xcc>)
 800bb50:	697b      	ldr	r3, [r7, #20]
 800bb52:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	3320      	adds	r3, #32
 800bb5a:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800bb5c:	69bb      	ldr	r3, [r7, #24]
 800bb5e:	3b20      	subs	r3, #32
 800bb60:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 800bb62:	69bb      	ldr	r3, [r7, #24]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	dcf2      	bgt.n	800bb4e <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 800bb68:	f3bf 8f4f 	dsb	sy
}
 800bb6c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800bb6e:	f3bf 8f6f 	isb	sy
}
 800bb72:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 800bb74:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 800bb76:	bf00      	nop
 800bb78:	3734      	adds	r7, #52	@ 0x34
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb80:	4770      	bx	lr
 800bb82:	bf00      	nop
 800bb84:	e000ed00 	.word	0xe000ed00

0800bb88 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b082      	sub	sp, #8
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f005 fe25 	bl	80117e0 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800bb96:	bf00      	nop
 800bb98:	3708      	adds	r7, #8
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}
	...

0800bba0 <__NVIC_SetPriority>:
{
 800bba0:	b480      	push	{r7}
 800bba2:	b083      	sub	sp, #12
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	4603      	mov	r3, r0
 800bba8:	6039      	str	r1, [r7, #0]
 800bbaa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800bbac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	db0a      	blt.n	800bbca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bbb4:	683b      	ldr	r3, [r7, #0]
 800bbb6:	b2da      	uxtb	r2, r3
 800bbb8:	490c      	ldr	r1, [pc, #48]	@ (800bbec <__NVIC_SetPriority+0x4c>)
 800bbba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bbbe:	0112      	lsls	r2, r2, #4
 800bbc0:	b2d2      	uxtb	r2, r2
 800bbc2:	440b      	add	r3, r1
 800bbc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800bbc8:	e00a      	b.n	800bbe0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	b2da      	uxtb	r2, r3
 800bbce:	4908      	ldr	r1, [pc, #32]	@ (800bbf0 <__NVIC_SetPriority+0x50>)
 800bbd0:	88fb      	ldrh	r3, [r7, #6]
 800bbd2:	f003 030f 	and.w	r3, r3, #15
 800bbd6:	3b04      	subs	r3, #4
 800bbd8:	0112      	lsls	r2, r2, #4
 800bbda:	b2d2      	uxtb	r2, r2
 800bbdc:	440b      	add	r3, r1
 800bbde:	761a      	strb	r2, [r3, #24]
}
 800bbe0:	bf00      	nop
 800bbe2:	370c      	adds	r7, #12
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbea:	4770      	bx	lr
 800bbec:	e000e100 	.word	0xe000e100
 800bbf0:	e000ed00 	.word	0xe000ed00

0800bbf4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800bbf8:	4b05      	ldr	r3, [pc, #20]	@ (800bc10 <SysTick_Handler+0x1c>)
 800bbfa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800bbfc:	f002 fd3a 	bl	800e674 <xTaskGetSchedulerState>
 800bc00:	4603      	mov	r3, r0
 800bc02:	2b01      	cmp	r3, #1
 800bc04:	d001      	beq.n	800bc0a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800bc06:	f003 fd17 	bl	800f638 <xPortSysTickHandler>
  }
}
 800bc0a:	bf00      	nop
 800bc0c:	bd80      	pop	{r7, pc}
 800bc0e:	bf00      	nop
 800bc10:	e000e010 	.word	0xe000e010

0800bc14 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800bc14:	b580      	push	{r7, lr}
 800bc16:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800bc18:	2100      	movs	r1, #0
 800bc1a:	f06f 0004 	mvn.w	r0, #4
 800bc1e:	f7ff ffbf 	bl	800bba0 <__NVIC_SetPriority>
#endif
}
 800bc22:	bf00      	nop
 800bc24:	bd80      	pop	{r7, pc}
	...

0800bc28 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800bc28:	b480      	push	{r7}
 800bc2a:	b083      	sub	sp, #12
 800bc2c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bc2e:	f3ef 8305 	mrs	r3, IPSR
 800bc32:	603b      	str	r3, [r7, #0]
  return(result);
 800bc34:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d003      	beq.n	800bc42 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800bc3a:	f06f 0305 	mvn.w	r3, #5
 800bc3e:	607b      	str	r3, [r7, #4]
 800bc40:	e00c      	b.n	800bc5c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800bc42:	4b0a      	ldr	r3, [pc, #40]	@ (800bc6c <osKernelInitialize+0x44>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d105      	bne.n	800bc56 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800bc4a:	4b08      	ldr	r3, [pc, #32]	@ (800bc6c <osKernelInitialize+0x44>)
 800bc4c:	2201      	movs	r2, #1
 800bc4e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800bc50:	2300      	movs	r3, #0
 800bc52:	607b      	str	r3, [r7, #4]
 800bc54:	e002      	b.n	800bc5c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800bc56:	f04f 33ff 	mov.w	r3, #4294967295
 800bc5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bc5c:	687b      	ldr	r3, [r7, #4]
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	370c      	adds	r7, #12
 800bc62:	46bd      	mov	sp, r7
 800bc64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc68:	4770      	bx	lr
 800bc6a:	bf00      	nop
 800bc6c:	24005a48 	.word	0x24005a48

0800bc70 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b082      	sub	sp, #8
 800bc74:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bc76:	f3ef 8305 	mrs	r3, IPSR
 800bc7a:	603b      	str	r3, [r7, #0]
  return(result);
 800bc7c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d003      	beq.n	800bc8a <osKernelStart+0x1a>
    stat = osErrorISR;
 800bc82:	f06f 0305 	mvn.w	r3, #5
 800bc86:	607b      	str	r3, [r7, #4]
 800bc88:	e010      	b.n	800bcac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800bc8a:	4b0b      	ldr	r3, [pc, #44]	@ (800bcb8 <osKernelStart+0x48>)
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	2b01      	cmp	r3, #1
 800bc90:	d109      	bne.n	800bca6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800bc92:	f7ff ffbf 	bl	800bc14 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800bc96:	4b08      	ldr	r3, [pc, #32]	@ (800bcb8 <osKernelStart+0x48>)
 800bc98:	2202      	movs	r2, #2
 800bc9a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800bc9c:	f002 f864 	bl	800dd68 <vTaskStartScheduler>
      stat = osOK;
 800bca0:	2300      	movs	r3, #0
 800bca2:	607b      	str	r3, [r7, #4]
 800bca4:	e002      	b.n	800bcac <osKernelStart+0x3c>
    } else {
      stat = osError;
 800bca6:	f04f 33ff 	mov.w	r3, #4294967295
 800bcaa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bcac:	687b      	ldr	r3, [r7, #4]
}
 800bcae:	4618      	mov	r0, r3
 800bcb0:	3708      	adds	r7, #8
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bd80      	pop	{r7, pc}
 800bcb6:	bf00      	nop
 800bcb8:	24005a48 	.word	0x24005a48

0800bcbc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b082      	sub	sp, #8
 800bcc0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bcc2:	f3ef 8305 	mrs	r3, IPSR
 800bcc6:	603b      	str	r3, [r7, #0]
  return(result);
 800bcc8:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d003      	beq.n	800bcd6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800bcce:	f002 f977 	bl	800dfc0 <xTaskGetTickCountFromISR>
 800bcd2:	6078      	str	r0, [r7, #4]
 800bcd4:	e002      	b.n	800bcdc <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800bcd6:	f002 f963 	bl	800dfa0 <xTaskGetTickCount>
 800bcda:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800bcdc:	687b      	ldr	r3, [r7, #4]
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	3708      	adds	r7, #8
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}

0800bce6 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800bce6:	b580      	push	{r7, lr}
 800bce8:	b08e      	sub	sp, #56	@ 0x38
 800bcea:	af04      	add	r7, sp, #16
 800bcec:	60f8      	str	r0, [r7, #12]
 800bcee:	60b9      	str	r1, [r7, #8]
 800bcf0:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bcf6:	f3ef 8305 	mrs	r3, IPSR
 800bcfa:	617b      	str	r3, [r7, #20]
  return(result);
 800bcfc:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d17e      	bne.n	800be00 <osThreadNew+0x11a>
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d07b      	beq.n	800be00 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800bd08:	2380      	movs	r3, #128	@ 0x80
 800bd0a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800bd0c:	2318      	movs	r3, #24
 800bd0e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800bd10:	2300      	movs	r3, #0
 800bd12:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800bd14:	f04f 33ff 	mov.w	r3, #4294967295
 800bd18:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d045      	beq.n	800bdac <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d002      	beq.n	800bd2e <osThreadNew+0x48>
        name = attr->name;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	699b      	ldr	r3, [r3, #24]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d002      	beq.n	800bd3c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	699b      	ldr	r3, [r3, #24]
 800bd3a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800bd3c:	69fb      	ldr	r3, [r7, #28]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d008      	beq.n	800bd54 <osThreadNew+0x6e>
 800bd42:	69fb      	ldr	r3, [r7, #28]
 800bd44:	2b38      	cmp	r3, #56	@ 0x38
 800bd46:	d805      	bhi.n	800bd54 <osThreadNew+0x6e>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	685b      	ldr	r3, [r3, #4]
 800bd4c:	f003 0301 	and.w	r3, r3, #1
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d001      	beq.n	800bd58 <osThreadNew+0x72>
        return (NULL);
 800bd54:	2300      	movs	r3, #0
 800bd56:	e054      	b.n	800be02 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	695b      	ldr	r3, [r3, #20]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d003      	beq.n	800bd68 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	695b      	ldr	r3, [r3, #20]
 800bd64:	089b      	lsrs	r3, r3, #2
 800bd66:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	689b      	ldr	r3, [r3, #8]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d00e      	beq.n	800bd8e <osThreadNew+0xa8>
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	68db      	ldr	r3, [r3, #12]
 800bd74:	2ba7      	cmp	r3, #167	@ 0xa7
 800bd76:	d90a      	bls.n	800bd8e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d006      	beq.n	800bd8e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	695b      	ldr	r3, [r3, #20]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d002      	beq.n	800bd8e <osThreadNew+0xa8>
        mem = 1;
 800bd88:	2301      	movs	r3, #1
 800bd8a:	61bb      	str	r3, [r7, #24]
 800bd8c:	e010      	b.n	800bdb0 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	689b      	ldr	r3, [r3, #8]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d10c      	bne.n	800bdb0 <osThreadNew+0xca>
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	68db      	ldr	r3, [r3, #12]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d108      	bne.n	800bdb0 <osThreadNew+0xca>
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	691b      	ldr	r3, [r3, #16]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d104      	bne.n	800bdb0 <osThreadNew+0xca>
          mem = 0;
 800bda6:	2300      	movs	r3, #0
 800bda8:	61bb      	str	r3, [r7, #24]
 800bdaa:	e001      	b.n	800bdb0 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800bdac:	2300      	movs	r3, #0
 800bdae:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800bdb0:	69bb      	ldr	r3, [r7, #24]
 800bdb2:	2b01      	cmp	r3, #1
 800bdb4:	d110      	bne.n	800bdd8 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800bdba:	687a      	ldr	r2, [r7, #4]
 800bdbc:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800bdbe:	9202      	str	r2, [sp, #8]
 800bdc0:	9301      	str	r3, [sp, #4]
 800bdc2:	69fb      	ldr	r3, [r7, #28]
 800bdc4:	9300      	str	r3, [sp, #0]
 800bdc6:	68bb      	ldr	r3, [r7, #8]
 800bdc8:	6a3a      	ldr	r2, [r7, #32]
 800bdca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bdcc:	68f8      	ldr	r0, [r7, #12]
 800bdce:	f001 fd63 	bl	800d898 <xTaskCreateStatic>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	613b      	str	r3, [r7, #16]
 800bdd6:	e013      	b.n	800be00 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800bdd8:	69bb      	ldr	r3, [r7, #24]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d110      	bne.n	800be00 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800bdde:	6a3b      	ldr	r3, [r7, #32]
 800bde0:	b29a      	uxth	r2, r3
 800bde2:	f107 0310 	add.w	r3, r7, #16
 800bde6:	9301      	str	r3, [sp, #4]
 800bde8:	69fb      	ldr	r3, [r7, #28]
 800bdea:	9300      	str	r3, [sp, #0]
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bdf0:	68f8      	ldr	r0, [r7, #12]
 800bdf2:	f001 fdb1 	bl	800d958 <xTaskCreate>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	2b01      	cmp	r3, #1
 800bdfa:	d001      	beq.n	800be00 <osThreadNew+0x11a>
            hTask = NULL;
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800be00:	693b      	ldr	r3, [r7, #16]
}
 800be02:	4618      	mov	r0, r3
 800be04:	3728      	adds	r7, #40	@ 0x28
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}

0800be0a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800be0a:	b580      	push	{r7, lr}
 800be0c:	b084      	sub	sp, #16
 800be0e:	af00      	add	r7, sp, #0
 800be10:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be12:	f3ef 8305 	mrs	r3, IPSR
 800be16:	60bb      	str	r3, [r7, #8]
  return(result);
 800be18:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d003      	beq.n	800be26 <osDelay+0x1c>
    stat = osErrorISR;
 800be1e:	f06f 0305 	mvn.w	r3, #5
 800be22:	60fb      	str	r3, [r7, #12]
 800be24:	e007      	b.n	800be36 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800be26:	2300      	movs	r3, #0
 800be28:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d002      	beq.n	800be36 <osDelay+0x2c>
      vTaskDelay(ticks);
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f001 ff63 	bl	800dcfc <vTaskDelay>
    }
  }

  return (stat);
 800be36:	68fb      	ldr	r3, [r7, #12]
}
 800be38:	4618      	mov	r0, r3
 800be3a:	3710      	adds	r7, #16
 800be3c:	46bd      	mov	sp, r7
 800be3e:	bd80      	pop	{r7, pc}

0800be40 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800be40:	b580      	push	{r7, lr}
 800be42:	b088      	sub	sp, #32
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800be48:	2300      	movs	r3, #0
 800be4a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be4c:	f3ef 8305 	mrs	r3, IPSR
 800be50:	60bb      	str	r3, [r7, #8]
  return(result);
 800be52:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800be54:	2b00      	cmp	r3, #0
 800be56:	d174      	bne.n	800bf42 <osMutexNew+0x102>
    if (attr != NULL) {
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d003      	beq.n	800be66 <osMutexNew+0x26>
      type = attr->attr_bits;
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	685b      	ldr	r3, [r3, #4]
 800be62:	61bb      	str	r3, [r7, #24]
 800be64:	e001      	b.n	800be6a <osMutexNew+0x2a>
    } else {
      type = 0U;
 800be66:	2300      	movs	r3, #0
 800be68:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800be6a:	69bb      	ldr	r3, [r7, #24]
 800be6c:	f003 0301 	and.w	r3, r3, #1
 800be70:	2b00      	cmp	r3, #0
 800be72:	d002      	beq.n	800be7a <osMutexNew+0x3a>
      rmtx = 1U;
 800be74:	2301      	movs	r3, #1
 800be76:	617b      	str	r3, [r7, #20]
 800be78:	e001      	b.n	800be7e <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800be7a:	2300      	movs	r3, #0
 800be7c:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800be7e:	69bb      	ldr	r3, [r7, #24]
 800be80:	f003 0308 	and.w	r3, r3, #8
 800be84:	2b00      	cmp	r3, #0
 800be86:	d15c      	bne.n	800bf42 <osMutexNew+0x102>
      mem = -1;
 800be88:	f04f 33ff 	mov.w	r3, #4294967295
 800be8c:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d015      	beq.n	800bec0 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	689b      	ldr	r3, [r3, #8]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d006      	beq.n	800beaa <osMutexNew+0x6a>
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	68db      	ldr	r3, [r3, #12]
 800bea0:	2b4f      	cmp	r3, #79	@ 0x4f
 800bea2:	d902      	bls.n	800beaa <osMutexNew+0x6a>
          mem = 1;
 800bea4:	2301      	movs	r3, #1
 800bea6:	613b      	str	r3, [r7, #16]
 800bea8:	e00c      	b.n	800bec4 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	689b      	ldr	r3, [r3, #8]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d108      	bne.n	800bec4 <osMutexNew+0x84>
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	68db      	ldr	r3, [r3, #12]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d104      	bne.n	800bec4 <osMutexNew+0x84>
            mem = 0;
 800beba:	2300      	movs	r3, #0
 800bebc:	613b      	str	r3, [r7, #16]
 800bebe:	e001      	b.n	800bec4 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800bec0:	2300      	movs	r3, #0
 800bec2:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800bec4:	693b      	ldr	r3, [r7, #16]
 800bec6:	2b01      	cmp	r3, #1
 800bec8:	d112      	bne.n	800bef0 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800beca:	697b      	ldr	r3, [r7, #20]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d007      	beq.n	800bee0 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	689b      	ldr	r3, [r3, #8]
 800bed4:	4619      	mov	r1, r3
 800bed6:	2004      	movs	r0, #4
 800bed8:	f000 fd71 	bl	800c9be <xQueueCreateMutexStatic>
 800bedc:	61f8      	str	r0, [r7, #28]
 800bede:	e016      	b.n	800bf0e <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	689b      	ldr	r3, [r3, #8]
 800bee4:	4619      	mov	r1, r3
 800bee6:	2001      	movs	r0, #1
 800bee8:	f000 fd69 	bl	800c9be <xQueueCreateMutexStatic>
 800beec:	61f8      	str	r0, [r7, #28]
 800beee:	e00e      	b.n	800bf0e <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800bef0:	693b      	ldr	r3, [r7, #16]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d10b      	bne.n	800bf0e <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800bef6:	697b      	ldr	r3, [r7, #20]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d004      	beq.n	800bf06 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800befc:	2004      	movs	r0, #4
 800befe:	f000 fd46 	bl	800c98e <xQueueCreateMutex>
 800bf02:	61f8      	str	r0, [r7, #28]
 800bf04:	e003      	b.n	800bf0e <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800bf06:	2001      	movs	r0, #1
 800bf08:	f000 fd41 	bl	800c98e <xQueueCreateMutex>
 800bf0c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800bf0e:	69fb      	ldr	r3, [r7, #28]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d00c      	beq.n	800bf2e <osMutexNew+0xee>
        if (attr != NULL) {
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d003      	beq.n	800bf22 <osMutexNew+0xe2>
          name = attr->name;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	60fb      	str	r3, [r7, #12]
 800bf20:	e001      	b.n	800bf26 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800bf22:	2300      	movs	r3, #0
 800bf24:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800bf26:	68f9      	ldr	r1, [r7, #12]
 800bf28:	69f8      	ldr	r0, [r7, #28]
 800bf2a:	f001 fc2d 	bl	800d788 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800bf2e:	69fb      	ldr	r3, [r7, #28]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d006      	beq.n	800bf42 <osMutexNew+0x102>
 800bf34:	697b      	ldr	r3, [r7, #20]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d003      	beq.n	800bf42 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800bf3a:	69fb      	ldr	r3, [r7, #28]
 800bf3c:	f043 0301 	orr.w	r3, r3, #1
 800bf40:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800bf42:	69fb      	ldr	r3, [r7, #28]
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	3720      	adds	r7, #32
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}

0800bf4c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b086      	sub	sp, #24
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
 800bf54:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	f023 0301 	bic.w	r3, r3, #1
 800bf5c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	f003 0301 	and.w	r3, r3, #1
 800bf64:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800bf66:	2300      	movs	r3, #0
 800bf68:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bf6a:	f3ef 8305 	mrs	r3, IPSR
 800bf6e:	60bb      	str	r3, [r7, #8]
  return(result);
 800bf70:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d003      	beq.n	800bf7e <osMutexAcquire+0x32>
    stat = osErrorISR;
 800bf76:	f06f 0305 	mvn.w	r3, #5
 800bf7a:	617b      	str	r3, [r7, #20]
 800bf7c:	e02c      	b.n	800bfd8 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d103      	bne.n	800bf8c <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800bf84:	f06f 0303 	mvn.w	r3, #3
 800bf88:	617b      	str	r3, [r7, #20]
 800bf8a:	e025      	b.n	800bfd8 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d011      	beq.n	800bfb6 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800bf92:	6839      	ldr	r1, [r7, #0]
 800bf94:	6938      	ldr	r0, [r7, #16]
 800bf96:	f000 fd62 	bl	800ca5e <xQueueTakeMutexRecursive>
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	2b01      	cmp	r3, #1
 800bf9e:	d01b      	beq.n	800bfd8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800bfa0:	683b      	ldr	r3, [r7, #0]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d003      	beq.n	800bfae <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800bfa6:	f06f 0301 	mvn.w	r3, #1
 800bfaa:	617b      	str	r3, [r7, #20]
 800bfac:	e014      	b.n	800bfd8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800bfae:	f06f 0302 	mvn.w	r3, #2
 800bfb2:	617b      	str	r3, [r7, #20]
 800bfb4:	e010      	b.n	800bfd8 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800bfb6:	6839      	ldr	r1, [r7, #0]
 800bfb8:	6938      	ldr	r0, [r7, #16]
 800bfba:	f001 f907 	bl	800d1cc <xQueueSemaphoreTake>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	d009      	beq.n	800bfd8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d003      	beq.n	800bfd2 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800bfca:	f06f 0301 	mvn.w	r3, #1
 800bfce:	617b      	str	r3, [r7, #20]
 800bfd0:	e002      	b.n	800bfd8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800bfd2:	f06f 0302 	mvn.w	r3, #2
 800bfd6:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800bfd8:	697b      	ldr	r3, [r7, #20]
}
 800bfda:	4618      	mov	r0, r3
 800bfdc:	3718      	adds	r7, #24
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	bd80      	pop	{r7, pc}

0800bfe2 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800bfe2:	b580      	push	{r7, lr}
 800bfe4:	b086      	sub	sp, #24
 800bfe6:	af00      	add	r7, sp, #0
 800bfe8:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	f023 0301 	bic.w	r3, r3, #1
 800bff0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f003 0301 	and.w	r3, r3, #1
 800bff8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800bffa:	2300      	movs	r3, #0
 800bffc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bffe:	f3ef 8305 	mrs	r3, IPSR
 800c002:	60bb      	str	r3, [r7, #8]
  return(result);
 800c004:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c006:	2b00      	cmp	r3, #0
 800c008:	d003      	beq.n	800c012 <osMutexRelease+0x30>
    stat = osErrorISR;
 800c00a:	f06f 0305 	mvn.w	r3, #5
 800c00e:	617b      	str	r3, [r7, #20]
 800c010:	e01f      	b.n	800c052 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d103      	bne.n	800c020 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800c018:	f06f 0303 	mvn.w	r3, #3
 800c01c:	617b      	str	r3, [r7, #20]
 800c01e:	e018      	b.n	800c052 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d009      	beq.n	800c03a <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800c026:	6938      	ldr	r0, [r7, #16]
 800c028:	f000 fce4 	bl	800c9f4 <xQueueGiveMutexRecursive>
 800c02c:	4603      	mov	r3, r0
 800c02e:	2b01      	cmp	r3, #1
 800c030:	d00f      	beq.n	800c052 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c032:	f06f 0302 	mvn.w	r3, #2
 800c036:	617b      	str	r3, [r7, #20]
 800c038:	e00b      	b.n	800c052 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800c03a:	2300      	movs	r3, #0
 800c03c:	2200      	movs	r2, #0
 800c03e:	2100      	movs	r1, #0
 800c040:	6938      	ldr	r0, [r7, #16]
 800c042:	f000 fdb1 	bl	800cba8 <xQueueGenericSend>
 800c046:	4603      	mov	r3, r0
 800c048:	2b01      	cmp	r3, #1
 800c04a:	d002      	beq.n	800c052 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c04c:	f06f 0302 	mvn.w	r3, #2
 800c050:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c052:	697b      	ldr	r3, [r7, #20]
}
 800c054:	4618      	mov	r0, r3
 800c056:	3718      	adds	r7, #24
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd80      	pop	{r7, pc}

0800c05c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b08a      	sub	sp, #40	@ 0x28
 800c060:	af02      	add	r7, sp, #8
 800c062:	60f8      	str	r0, [r7, #12]
 800c064:	60b9      	str	r1, [r7, #8]
 800c066:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800c068:	2300      	movs	r3, #0
 800c06a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c06c:	f3ef 8305 	mrs	r3, IPSR
 800c070:	613b      	str	r3, [r7, #16]
  return(result);
 800c072:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800c074:	2b00      	cmp	r3, #0
 800c076:	d175      	bne.n	800c164 <osSemaphoreNew+0x108>
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d072      	beq.n	800c164 <osSemaphoreNew+0x108>
 800c07e:	68ba      	ldr	r2, [r7, #8]
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	429a      	cmp	r2, r3
 800c084:	d86e      	bhi.n	800c164 <osSemaphoreNew+0x108>
    mem = -1;
 800c086:	f04f 33ff 	mov.w	r3, #4294967295
 800c08a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d015      	beq.n	800c0be <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	689b      	ldr	r3, [r3, #8]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d006      	beq.n	800c0a8 <osSemaphoreNew+0x4c>
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	68db      	ldr	r3, [r3, #12]
 800c09e:	2b4f      	cmp	r3, #79	@ 0x4f
 800c0a0:	d902      	bls.n	800c0a8 <osSemaphoreNew+0x4c>
        mem = 1;
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	61bb      	str	r3, [r7, #24]
 800c0a6:	e00c      	b.n	800c0c2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	689b      	ldr	r3, [r3, #8]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d108      	bne.n	800c0c2 <osSemaphoreNew+0x66>
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	68db      	ldr	r3, [r3, #12]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d104      	bne.n	800c0c2 <osSemaphoreNew+0x66>
          mem = 0;
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	61bb      	str	r3, [r7, #24]
 800c0bc:	e001      	b.n	800c0c2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800c0be:	2300      	movs	r3, #0
 800c0c0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800c0c2:	69bb      	ldr	r3, [r7, #24]
 800c0c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0c8:	d04c      	beq.n	800c164 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	2b01      	cmp	r3, #1
 800c0ce:	d128      	bne.n	800c122 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800c0d0:	69bb      	ldr	r3, [r7, #24]
 800c0d2:	2b01      	cmp	r3, #1
 800c0d4:	d10a      	bne.n	800c0ec <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	689b      	ldr	r3, [r3, #8]
 800c0da:	2203      	movs	r2, #3
 800c0dc:	9200      	str	r2, [sp, #0]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	2100      	movs	r1, #0
 800c0e2:	2001      	movs	r0, #1
 800c0e4:	f000 fb5e 	bl	800c7a4 <xQueueGenericCreateStatic>
 800c0e8:	61f8      	str	r0, [r7, #28]
 800c0ea:	e005      	b.n	800c0f8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800c0ec:	2203      	movs	r2, #3
 800c0ee:	2100      	movs	r1, #0
 800c0f0:	2001      	movs	r0, #1
 800c0f2:	f000 fbd4 	bl	800c89e <xQueueGenericCreate>
 800c0f6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800c0f8:	69fb      	ldr	r3, [r7, #28]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d022      	beq.n	800c144 <osSemaphoreNew+0xe8>
 800c0fe:	68bb      	ldr	r3, [r7, #8]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d01f      	beq.n	800c144 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c104:	2300      	movs	r3, #0
 800c106:	2200      	movs	r2, #0
 800c108:	2100      	movs	r1, #0
 800c10a:	69f8      	ldr	r0, [r7, #28]
 800c10c:	f000 fd4c 	bl	800cba8 <xQueueGenericSend>
 800c110:	4603      	mov	r3, r0
 800c112:	2b01      	cmp	r3, #1
 800c114:	d016      	beq.n	800c144 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800c116:	69f8      	ldr	r0, [r7, #28]
 800c118:	f001 f9ea 	bl	800d4f0 <vQueueDelete>
            hSemaphore = NULL;
 800c11c:	2300      	movs	r3, #0
 800c11e:	61fb      	str	r3, [r7, #28]
 800c120:	e010      	b.n	800c144 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800c122:	69bb      	ldr	r3, [r7, #24]
 800c124:	2b01      	cmp	r3, #1
 800c126:	d108      	bne.n	800c13a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	689b      	ldr	r3, [r3, #8]
 800c12c:	461a      	mov	r2, r3
 800c12e:	68b9      	ldr	r1, [r7, #8]
 800c130:	68f8      	ldr	r0, [r7, #12]
 800c132:	f000 fccb 	bl	800cacc <xQueueCreateCountingSemaphoreStatic>
 800c136:	61f8      	str	r0, [r7, #28]
 800c138:	e004      	b.n	800c144 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800c13a:	68b9      	ldr	r1, [r7, #8]
 800c13c:	68f8      	ldr	r0, [r7, #12]
 800c13e:	f000 fcfe 	bl	800cb3e <xQueueCreateCountingSemaphore>
 800c142:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800c144:	69fb      	ldr	r3, [r7, #28]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d00c      	beq.n	800c164 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d003      	beq.n	800c158 <osSemaphoreNew+0xfc>
          name = attr->name;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	617b      	str	r3, [r7, #20]
 800c156:	e001      	b.n	800c15c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800c158:	2300      	movs	r3, #0
 800c15a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800c15c:	6979      	ldr	r1, [r7, #20]
 800c15e:	69f8      	ldr	r0, [r7, #28]
 800c160:	f001 fb12 	bl	800d788 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800c164:	69fb      	ldr	r3, [r7, #28]
}
 800c166:	4618      	mov	r0, r3
 800c168:	3720      	adds	r7, #32
 800c16a:	46bd      	mov	sp, r7
 800c16c:	bd80      	pop	{r7, pc}
	...

0800c170 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800c170:	b580      	push	{r7, lr}
 800c172:	b086      	sub	sp, #24
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
 800c178:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c17e:	2300      	movs	r3, #0
 800c180:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c182:	693b      	ldr	r3, [r7, #16]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d103      	bne.n	800c190 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800c188:	f06f 0303 	mvn.w	r3, #3
 800c18c:	617b      	str	r3, [r7, #20]
 800c18e:	e039      	b.n	800c204 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c190:	f3ef 8305 	mrs	r3, IPSR
 800c194:	60fb      	str	r3, [r7, #12]
  return(result);
 800c196:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d022      	beq.n	800c1e2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800c19c:	683b      	ldr	r3, [r7, #0]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d003      	beq.n	800c1aa <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800c1a2:	f06f 0303 	mvn.w	r3, #3
 800c1a6:	617b      	str	r3, [r7, #20]
 800c1a8:	e02c      	b.n	800c204 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800c1ae:	f107 0308 	add.w	r3, r7, #8
 800c1b2:	461a      	mov	r2, r3
 800c1b4:	2100      	movs	r1, #0
 800c1b6:	6938      	ldr	r0, [r7, #16]
 800c1b8:	f001 f918 	bl	800d3ec <xQueueReceiveFromISR>
 800c1bc:	4603      	mov	r3, r0
 800c1be:	2b01      	cmp	r3, #1
 800c1c0:	d003      	beq.n	800c1ca <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800c1c2:	f06f 0302 	mvn.w	r3, #2
 800c1c6:	617b      	str	r3, [r7, #20]
 800c1c8:	e01c      	b.n	800c204 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800c1ca:	68bb      	ldr	r3, [r7, #8]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d019      	beq.n	800c204 <osSemaphoreAcquire+0x94>
 800c1d0:	4b0f      	ldr	r3, [pc, #60]	@ (800c210 <osSemaphoreAcquire+0xa0>)
 800c1d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c1d6:	601a      	str	r2, [r3, #0]
 800c1d8:	f3bf 8f4f 	dsb	sy
 800c1dc:	f3bf 8f6f 	isb	sy
 800c1e0:	e010      	b.n	800c204 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800c1e2:	6839      	ldr	r1, [r7, #0]
 800c1e4:	6938      	ldr	r0, [r7, #16]
 800c1e6:	f000 fff1 	bl	800d1cc <xQueueSemaphoreTake>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	2b01      	cmp	r3, #1
 800c1ee:	d009      	beq.n	800c204 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d003      	beq.n	800c1fe <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800c1f6:	f06f 0301 	mvn.w	r3, #1
 800c1fa:	617b      	str	r3, [r7, #20]
 800c1fc:	e002      	b.n	800c204 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800c1fe:	f06f 0302 	mvn.w	r3, #2
 800c202:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c204:	697b      	ldr	r3, [r7, #20]
}
 800c206:	4618      	mov	r0, r3
 800c208:	3718      	adds	r7, #24
 800c20a:	46bd      	mov	sp, r7
 800c20c:	bd80      	pop	{r7, pc}
 800c20e:	bf00      	nop
 800c210:	e000ed04 	.word	0xe000ed04

0800c214 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800c214:	b580      	push	{r7, lr}
 800c216:	b086      	sub	sp, #24
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c220:	2300      	movs	r3, #0
 800c222:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c224:	693b      	ldr	r3, [r7, #16]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d103      	bne.n	800c232 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800c22a:	f06f 0303 	mvn.w	r3, #3
 800c22e:	617b      	str	r3, [r7, #20]
 800c230:	e02c      	b.n	800c28c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c232:	f3ef 8305 	mrs	r3, IPSR
 800c236:	60fb      	str	r3, [r7, #12]
  return(result);
 800c238:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d01a      	beq.n	800c274 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800c23e:	2300      	movs	r3, #0
 800c240:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800c242:	f107 0308 	add.w	r3, r7, #8
 800c246:	4619      	mov	r1, r3
 800c248:	6938      	ldr	r0, [r7, #16]
 800c24a:	f000 fe4d 	bl	800cee8 <xQueueGiveFromISR>
 800c24e:	4603      	mov	r3, r0
 800c250:	2b01      	cmp	r3, #1
 800c252:	d003      	beq.n	800c25c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800c254:	f06f 0302 	mvn.w	r3, #2
 800c258:	617b      	str	r3, [r7, #20]
 800c25a:	e017      	b.n	800c28c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d014      	beq.n	800c28c <osSemaphoreRelease+0x78>
 800c262:	4b0d      	ldr	r3, [pc, #52]	@ (800c298 <osSemaphoreRelease+0x84>)
 800c264:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c268:	601a      	str	r2, [r3, #0]
 800c26a:	f3bf 8f4f 	dsb	sy
 800c26e:	f3bf 8f6f 	isb	sy
 800c272:	e00b      	b.n	800c28c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c274:	2300      	movs	r3, #0
 800c276:	2200      	movs	r2, #0
 800c278:	2100      	movs	r1, #0
 800c27a:	6938      	ldr	r0, [r7, #16]
 800c27c:	f000 fc94 	bl	800cba8 <xQueueGenericSend>
 800c280:	4603      	mov	r3, r0
 800c282:	2b01      	cmp	r3, #1
 800c284:	d002      	beq.n	800c28c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800c286:	f06f 0302 	mvn.w	r3, #2
 800c28a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800c28c:	697b      	ldr	r3, [r7, #20]
}
 800c28e:	4618      	mov	r0, r3
 800c290:	3718      	adds	r7, #24
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}
 800c296:	bf00      	nop
 800c298:	e000ed04 	.word	0xe000ed04

0800c29c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800c29c:	b580      	push	{r7, lr}
 800c29e:	b08a      	sub	sp, #40	@ 0x28
 800c2a0:	af02      	add	r7, sp, #8
 800c2a2:	60f8      	str	r0, [r7, #12]
 800c2a4:	60b9      	str	r1, [r7, #8]
 800c2a6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c2ac:	f3ef 8305 	mrs	r3, IPSR
 800c2b0:	613b      	str	r3, [r7, #16]
  return(result);
 800c2b2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d15f      	bne.n	800c378 <osMessageQueueNew+0xdc>
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d05c      	beq.n	800c378 <osMessageQueueNew+0xdc>
 800c2be:	68bb      	ldr	r3, [r7, #8]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d059      	beq.n	800c378 <osMessageQueueNew+0xdc>
    mem = -1;
 800c2c4:	f04f 33ff 	mov.w	r3, #4294967295
 800c2c8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d029      	beq.n	800c324 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	689b      	ldr	r3, [r3, #8]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d012      	beq.n	800c2fe <osMessageQueueNew+0x62>
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	68db      	ldr	r3, [r3, #12]
 800c2dc:	2b4f      	cmp	r3, #79	@ 0x4f
 800c2de:	d90e      	bls.n	800c2fe <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d00a      	beq.n	800c2fe <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	695a      	ldr	r2, [r3, #20]
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	68b9      	ldr	r1, [r7, #8]
 800c2f0:	fb01 f303 	mul.w	r3, r1, r3
 800c2f4:	429a      	cmp	r2, r3
 800c2f6:	d302      	bcc.n	800c2fe <osMessageQueueNew+0x62>
        mem = 1;
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	61bb      	str	r3, [r7, #24]
 800c2fc:	e014      	b.n	800c328 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	689b      	ldr	r3, [r3, #8]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d110      	bne.n	800c328 <osMessageQueueNew+0x8c>
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	68db      	ldr	r3, [r3, #12]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d10c      	bne.n	800c328 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c312:	2b00      	cmp	r3, #0
 800c314:	d108      	bne.n	800c328 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	695b      	ldr	r3, [r3, #20]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d104      	bne.n	800c328 <osMessageQueueNew+0x8c>
          mem = 0;
 800c31e:	2300      	movs	r3, #0
 800c320:	61bb      	str	r3, [r7, #24]
 800c322:	e001      	b.n	800c328 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800c324:	2300      	movs	r3, #0
 800c326:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c328:	69bb      	ldr	r3, [r7, #24]
 800c32a:	2b01      	cmp	r3, #1
 800c32c:	d10b      	bne.n	800c346 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	691a      	ldr	r2, [r3, #16]
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	689b      	ldr	r3, [r3, #8]
 800c336:	2100      	movs	r1, #0
 800c338:	9100      	str	r1, [sp, #0]
 800c33a:	68b9      	ldr	r1, [r7, #8]
 800c33c:	68f8      	ldr	r0, [r7, #12]
 800c33e:	f000 fa31 	bl	800c7a4 <xQueueGenericCreateStatic>
 800c342:	61f8      	str	r0, [r7, #28]
 800c344:	e008      	b.n	800c358 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800c346:	69bb      	ldr	r3, [r7, #24]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d105      	bne.n	800c358 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800c34c:	2200      	movs	r2, #0
 800c34e:	68b9      	ldr	r1, [r7, #8]
 800c350:	68f8      	ldr	r0, [r7, #12]
 800c352:	f000 faa4 	bl	800c89e <xQueueGenericCreate>
 800c356:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800c358:	69fb      	ldr	r3, [r7, #28]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d00c      	beq.n	800c378 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d003      	beq.n	800c36c <osMessageQueueNew+0xd0>
        name = attr->name;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	617b      	str	r3, [r7, #20]
 800c36a:	e001      	b.n	800c370 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800c36c:	2300      	movs	r3, #0
 800c36e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800c370:	6979      	ldr	r1, [r7, #20]
 800c372:	69f8      	ldr	r0, [r7, #28]
 800c374:	f001 fa08 	bl	800d788 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800c378:	69fb      	ldr	r3, [r7, #28]
}
 800c37a:	4618      	mov	r0, r3
 800c37c:	3720      	adds	r7, #32
 800c37e:	46bd      	mov	sp, r7
 800c380:	bd80      	pop	{r7, pc}
	...

0800c384 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800c384:	b580      	push	{r7, lr}
 800c386:	b088      	sub	sp, #32
 800c388:	af00      	add	r7, sp, #0
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	603b      	str	r3, [r7, #0]
 800c390:	4613      	mov	r3, r2
 800c392:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800c398:	2300      	movs	r3, #0
 800c39a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c39c:	f3ef 8305 	mrs	r3, IPSR
 800c3a0:	617b      	str	r3, [r7, #20]
  return(result);
 800c3a2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d028      	beq.n	800c3fa <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800c3a8:	69bb      	ldr	r3, [r7, #24]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d005      	beq.n	800c3ba <osMessageQueuePut+0x36>
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d002      	beq.n	800c3ba <osMessageQueuePut+0x36>
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d003      	beq.n	800c3c2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800c3ba:	f06f 0303 	mvn.w	r3, #3
 800c3be:	61fb      	str	r3, [r7, #28]
 800c3c0:	e038      	b.n	800c434 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800c3c6:	f107 0210 	add.w	r2, r7, #16
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	68b9      	ldr	r1, [r7, #8]
 800c3ce:	69b8      	ldr	r0, [r7, #24]
 800c3d0:	f000 fcec 	bl	800cdac <xQueueGenericSendFromISR>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	2b01      	cmp	r3, #1
 800c3d8:	d003      	beq.n	800c3e2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800c3da:	f06f 0302 	mvn.w	r3, #2
 800c3de:	61fb      	str	r3, [r7, #28]
 800c3e0:	e028      	b.n	800c434 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800c3e2:	693b      	ldr	r3, [r7, #16]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d025      	beq.n	800c434 <osMessageQueuePut+0xb0>
 800c3e8:	4b15      	ldr	r3, [pc, #84]	@ (800c440 <osMessageQueuePut+0xbc>)
 800c3ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c3ee:	601a      	str	r2, [r3, #0]
 800c3f0:	f3bf 8f4f 	dsb	sy
 800c3f4:	f3bf 8f6f 	isb	sy
 800c3f8:	e01c      	b.n	800c434 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800c3fa:	69bb      	ldr	r3, [r7, #24]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d002      	beq.n	800c406 <osMessageQueuePut+0x82>
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d103      	bne.n	800c40e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800c406:	f06f 0303 	mvn.w	r3, #3
 800c40a:	61fb      	str	r3, [r7, #28]
 800c40c:	e012      	b.n	800c434 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800c40e:	2300      	movs	r3, #0
 800c410:	683a      	ldr	r2, [r7, #0]
 800c412:	68b9      	ldr	r1, [r7, #8]
 800c414:	69b8      	ldr	r0, [r7, #24]
 800c416:	f000 fbc7 	bl	800cba8 <xQueueGenericSend>
 800c41a:	4603      	mov	r3, r0
 800c41c:	2b01      	cmp	r3, #1
 800c41e:	d009      	beq.n	800c434 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800c420:	683b      	ldr	r3, [r7, #0]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d003      	beq.n	800c42e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800c426:	f06f 0301 	mvn.w	r3, #1
 800c42a:	61fb      	str	r3, [r7, #28]
 800c42c:	e002      	b.n	800c434 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800c42e:	f06f 0302 	mvn.w	r3, #2
 800c432:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800c434:	69fb      	ldr	r3, [r7, #28]
}
 800c436:	4618      	mov	r0, r3
 800c438:	3720      	adds	r7, #32
 800c43a:	46bd      	mov	sp, r7
 800c43c:	bd80      	pop	{r7, pc}
 800c43e:	bf00      	nop
 800c440:	e000ed04 	.word	0xe000ed04

0800c444 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800c444:	b580      	push	{r7, lr}
 800c446:	b088      	sub	sp, #32
 800c448:	af00      	add	r7, sp, #0
 800c44a:	60f8      	str	r0, [r7, #12]
 800c44c:	60b9      	str	r1, [r7, #8]
 800c44e:	607a      	str	r2, [r7, #4]
 800c450:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800c456:	2300      	movs	r3, #0
 800c458:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c45a:	f3ef 8305 	mrs	r3, IPSR
 800c45e:	617b      	str	r3, [r7, #20]
  return(result);
 800c460:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800c462:	2b00      	cmp	r3, #0
 800c464:	d028      	beq.n	800c4b8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800c466:	69bb      	ldr	r3, [r7, #24]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d005      	beq.n	800c478 <osMessageQueueGet+0x34>
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d002      	beq.n	800c478 <osMessageQueueGet+0x34>
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d003      	beq.n	800c480 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800c478:	f06f 0303 	mvn.w	r3, #3
 800c47c:	61fb      	str	r3, [r7, #28]
 800c47e:	e037      	b.n	800c4f0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800c480:	2300      	movs	r3, #0
 800c482:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800c484:	f107 0310 	add.w	r3, r7, #16
 800c488:	461a      	mov	r2, r3
 800c48a:	68b9      	ldr	r1, [r7, #8]
 800c48c:	69b8      	ldr	r0, [r7, #24]
 800c48e:	f000 ffad 	bl	800d3ec <xQueueReceiveFromISR>
 800c492:	4603      	mov	r3, r0
 800c494:	2b01      	cmp	r3, #1
 800c496:	d003      	beq.n	800c4a0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800c498:	f06f 0302 	mvn.w	r3, #2
 800c49c:	61fb      	str	r3, [r7, #28]
 800c49e:	e027      	b.n	800c4f0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800c4a0:	693b      	ldr	r3, [r7, #16]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d024      	beq.n	800c4f0 <osMessageQueueGet+0xac>
 800c4a6:	4b15      	ldr	r3, [pc, #84]	@ (800c4fc <osMessageQueueGet+0xb8>)
 800c4a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4ac:	601a      	str	r2, [r3, #0]
 800c4ae:	f3bf 8f4f 	dsb	sy
 800c4b2:	f3bf 8f6f 	isb	sy
 800c4b6:	e01b      	b.n	800c4f0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800c4b8:	69bb      	ldr	r3, [r7, #24]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d002      	beq.n	800c4c4 <osMessageQueueGet+0x80>
 800c4be:	68bb      	ldr	r3, [r7, #8]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d103      	bne.n	800c4cc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800c4c4:	f06f 0303 	mvn.w	r3, #3
 800c4c8:	61fb      	str	r3, [r7, #28]
 800c4ca:	e011      	b.n	800c4f0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800c4cc:	683a      	ldr	r2, [r7, #0]
 800c4ce:	68b9      	ldr	r1, [r7, #8]
 800c4d0:	69b8      	ldr	r0, [r7, #24]
 800c4d2:	f000 fd99 	bl	800d008 <xQueueReceive>
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	2b01      	cmp	r3, #1
 800c4da:	d009      	beq.n	800c4f0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800c4dc:	683b      	ldr	r3, [r7, #0]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d003      	beq.n	800c4ea <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800c4e2:	f06f 0301 	mvn.w	r3, #1
 800c4e6:	61fb      	str	r3, [r7, #28]
 800c4e8:	e002      	b.n	800c4f0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800c4ea:	f06f 0302 	mvn.w	r3, #2
 800c4ee:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800c4f0:	69fb      	ldr	r3, [r7, #28]
}
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	3720      	adds	r7, #32
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	bd80      	pop	{r7, pc}
 800c4fa:	bf00      	nop
 800c4fc:	e000ed04 	.word	0xe000ed04

0800c500 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c500:	b480      	push	{r7}
 800c502:	b085      	sub	sp, #20
 800c504:	af00      	add	r7, sp, #0
 800c506:	60f8      	str	r0, [r7, #12]
 800c508:	60b9      	str	r1, [r7, #8]
 800c50a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	4a07      	ldr	r2, [pc, #28]	@ (800c52c <vApplicationGetIdleTaskMemory+0x2c>)
 800c510:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c512:	68bb      	ldr	r3, [r7, #8]
 800c514:	4a06      	ldr	r2, [pc, #24]	@ (800c530 <vApplicationGetIdleTaskMemory+0x30>)
 800c516:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2280      	movs	r2, #128	@ 0x80
 800c51c:	601a      	str	r2, [r3, #0]
}
 800c51e:	bf00      	nop
 800c520:	3714      	adds	r7, #20
 800c522:	46bd      	mov	sp, r7
 800c524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c528:	4770      	bx	lr
 800c52a:	bf00      	nop
 800c52c:	24005a4c 	.word	0x24005a4c
 800c530:	24005af4 	.word	0x24005af4

0800c534 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c534:	b480      	push	{r7}
 800c536:	b085      	sub	sp, #20
 800c538:	af00      	add	r7, sp, #0
 800c53a:	60f8      	str	r0, [r7, #12]
 800c53c:	60b9      	str	r1, [r7, #8]
 800c53e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	4a07      	ldr	r2, [pc, #28]	@ (800c560 <vApplicationGetTimerTaskMemory+0x2c>)
 800c544:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c546:	68bb      	ldr	r3, [r7, #8]
 800c548:	4a06      	ldr	r2, [pc, #24]	@ (800c564 <vApplicationGetTimerTaskMemory+0x30>)
 800c54a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c552:	601a      	str	r2, [r3, #0]
}
 800c554:	bf00      	nop
 800c556:	3714      	adds	r7, #20
 800c558:	46bd      	mov	sp, r7
 800c55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55e:	4770      	bx	lr
 800c560:	24005cf4 	.word	0x24005cf4
 800c564:	24005d9c 	.word	0x24005d9c

0800c568 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c568:	b480      	push	{r7}
 800c56a:	b083      	sub	sp, #12
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f103 0208 	add.w	r2, r3, #8
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	f04f 32ff 	mov.w	r2, #4294967295
 800c580:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f103 0208 	add.w	r2, r3, #8
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	f103 0208 	add.w	r2, r3, #8
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	2200      	movs	r2, #0
 800c59a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c59c:	bf00      	nop
 800c59e:	370c      	adds	r7, #12
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a6:	4770      	bx	lr

0800c5a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b083      	sub	sp, #12
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c5b6:	bf00      	nop
 800c5b8:	370c      	adds	r7, #12
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c0:	4770      	bx	lr

0800c5c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c5c2:	b480      	push	{r7}
 800c5c4:	b085      	sub	sp, #20
 800c5c6:	af00      	add	r7, sp, #0
 800c5c8:	6078      	str	r0, [r7, #4]
 800c5ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	685b      	ldr	r3, [r3, #4]
 800c5d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	68fa      	ldr	r2, [r7, #12]
 800c5d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	689a      	ldr	r2, [r3, #8]
 800c5dc:	683b      	ldr	r3, [r7, #0]
 800c5de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	689b      	ldr	r3, [r3, #8]
 800c5e4:	683a      	ldr	r2, [r7, #0]
 800c5e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	683a      	ldr	r2, [r7, #0]
 800c5ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	687a      	ldr	r2, [r7, #4]
 800c5f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	1c5a      	adds	r2, r3, #1
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	601a      	str	r2, [r3, #0]
}
 800c5fe:	bf00      	nop
 800c600:	3714      	adds	r7, #20
 800c602:	46bd      	mov	sp, r7
 800c604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c608:	4770      	bx	lr

0800c60a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c60a:	b480      	push	{r7}
 800c60c:	b085      	sub	sp, #20
 800c60e:	af00      	add	r7, sp, #0
 800c610:	6078      	str	r0, [r7, #4]
 800c612:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c61a:	68bb      	ldr	r3, [r7, #8]
 800c61c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c620:	d103      	bne.n	800c62a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	691b      	ldr	r3, [r3, #16]
 800c626:	60fb      	str	r3, [r7, #12]
 800c628:	e00c      	b.n	800c644 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	3308      	adds	r3, #8
 800c62e:	60fb      	str	r3, [r7, #12]
 800c630:	e002      	b.n	800c638 <vListInsert+0x2e>
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	685b      	ldr	r3, [r3, #4]
 800c636:	60fb      	str	r3, [r7, #12]
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	685b      	ldr	r3, [r3, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	68ba      	ldr	r2, [r7, #8]
 800c640:	429a      	cmp	r2, r3
 800c642:	d2f6      	bcs.n	800c632 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	685a      	ldr	r2, [r3, #4]
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c64c:	683b      	ldr	r3, [r7, #0]
 800c64e:	685b      	ldr	r3, [r3, #4]
 800c650:	683a      	ldr	r2, [r7, #0]
 800c652:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	68fa      	ldr	r2, [r7, #12]
 800c658:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	683a      	ldr	r2, [r7, #0]
 800c65e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c660:	683b      	ldr	r3, [r7, #0]
 800c662:	687a      	ldr	r2, [r7, #4]
 800c664:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	1c5a      	adds	r2, r3, #1
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	601a      	str	r2, [r3, #0]
}
 800c670:	bf00      	nop
 800c672:	3714      	adds	r7, #20
 800c674:	46bd      	mov	sp, r7
 800c676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67a:	4770      	bx	lr

0800c67c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c67c:	b480      	push	{r7}
 800c67e:	b085      	sub	sp, #20
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	691b      	ldr	r3, [r3, #16]
 800c688:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	685b      	ldr	r3, [r3, #4]
 800c68e:	687a      	ldr	r2, [r7, #4]
 800c690:	6892      	ldr	r2, [r2, #8]
 800c692:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	689b      	ldr	r3, [r3, #8]
 800c698:	687a      	ldr	r2, [r7, #4]
 800c69a:	6852      	ldr	r2, [r2, #4]
 800c69c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	685b      	ldr	r3, [r3, #4]
 800c6a2:	687a      	ldr	r2, [r7, #4]
 800c6a4:	429a      	cmp	r2, r3
 800c6a6:	d103      	bne.n	800c6b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	689a      	ldr	r2, [r3, #8]
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	1e5a      	subs	r2, r3, #1
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	681b      	ldr	r3, [r3, #0]
}
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	3714      	adds	r7, #20
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ce:	4770      	bx	lr

0800c6d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b084      	sub	sp, #16
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
 800c6d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d10b      	bne.n	800c6fc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c6e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6e8:	f383 8811 	msr	BASEPRI, r3
 800c6ec:	f3bf 8f6f 	isb	sy
 800c6f0:	f3bf 8f4f 	dsb	sy
 800c6f4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c6f6:	bf00      	nop
 800c6f8:	bf00      	nop
 800c6fa:	e7fd      	b.n	800c6f8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c6fc:	f002 ff0c 	bl	800f518 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	681a      	ldr	r2, [r3, #0]
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c708:	68f9      	ldr	r1, [r7, #12]
 800c70a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c70c:	fb01 f303 	mul.w	r3, r1, r3
 800c710:	441a      	add	r2, r3
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	2200      	movs	r2, #0
 800c71a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	681a      	ldr	r2, [r3, #0]
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	681a      	ldr	r2, [r3, #0]
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c72c:	3b01      	subs	r3, #1
 800c72e:	68f9      	ldr	r1, [r7, #12]
 800c730:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c732:	fb01 f303 	mul.w	r3, r1, r3
 800c736:	441a      	add	r2, r3
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	22ff      	movs	r2, #255	@ 0xff
 800c740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	22ff      	movs	r2, #255	@ 0xff
 800c748:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d114      	bne.n	800c77c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	691b      	ldr	r3, [r3, #16]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d01a      	beq.n	800c790 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	3310      	adds	r3, #16
 800c75e:	4618      	mov	r0, r3
 800c760:	f001 fdb2 	bl	800e2c8 <xTaskRemoveFromEventList>
 800c764:	4603      	mov	r3, r0
 800c766:	2b00      	cmp	r3, #0
 800c768:	d012      	beq.n	800c790 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c76a:	4b0d      	ldr	r3, [pc, #52]	@ (800c7a0 <xQueueGenericReset+0xd0>)
 800c76c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c770:	601a      	str	r2, [r3, #0]
 800c772:	f3bf 8f4f 	dsb	sy
 800c776:	f3bf 8f6f 	isb	sy
 800c77a:	e009      	b.n	800c790 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	3310      	adds	r3, #16
 800c780:	4618      	mov	r0, r3
 800c782:	f7ff fef1 	bl	800c568 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	3324      	adds	r3, #36	@ 0x24
 800c78a:	4618      	mov	r0, r3
 800c78c:	f7ff feec 	bl	800c568 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c790:	f002 fef4 	bl	800f57c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c794:	2301      	movs	r3, #1
}
 800c796:	4618      	mov	r0, r3
 800c798:	3710      	adds	r7, #16
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}
 800c79e:	bf00      	nop
 800c7a0:	e000ed04 	.word	0xe000ed04

0800c7a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b08e      	sub	sp, #56	@ 0x38
 800c7a8:	af02      	add	r7, sp, #8
 800c7aa:	60f8      	str	r0, [r7, #12]
 800c7ac:	60b9      	str	r1, [r7, #8]
 800c7ae:	607a      	str	r2, [r7, #4]
 800c7b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d10b      	bne.n	800c7d0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c7b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7bc:	f383 8811 	msr	BASEPRI, r3
 800c7c0:	f3bf 8f6f 	isb	sy
 800c7c4:	f3bf 8f4f 	dsb	sy
 800c7c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c7ca:	bf00      	nop
 800c7cc:	bf00      	nop
 800c7ce:	e7fd      	b.n	800c7cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d10b      	bne.n	800c7ee <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c7d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7da:	f383 8811 	msr	BASEPRI, r3
 800c7de:	f3bf 8f6f 	isb	sy
 800c7e2:	f3bf 8f4f 	dsb	sy
 800c7e6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c7e8:	bf00      	nop
 800c7ea:	bf00      	nop
 800c7ec:	e7fd      	b.n	800c7ea <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d002      	beq.n	800c7fa <xQueueGenericCreateStatic+0x56>
 800c7f4:	68bb      	ldr	r3, [r7, #8]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d001      	beq.n	800c7fe <xQueueGenericCreateStatic+0x5a>
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	e000      	b.n	800c800 <xQueueGenericCreateStatic+0x5c>
 800c7fe:	2300      	movs	r3, #0
 800c800:	2b00      	cmp	r3, #0
 800c802:	d10b      	bne.n	800c81c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c808:	f383 8811 	msr	BASEPRI, r3
 800c80c:	f3bf 8f6f 	isb	sy
 800c810:	f3bf 8f4f 	dsb	sy
 800c814:	623b      	str	r3, [r7, #32]
}
 800c816:	bf00      	nop
 800c818:	bf00      	nop
 800c81a:	e7fd      	b.n	800c818 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d102      	bne.n	800c828 <xQueueGenericCreateStatic+0x84>
 800c822:	68bb      	ldr	r3, [r7, #8]
 800c824:	2b00      	cmp	r3, #0
 800c826:	d101      	bne.n	800c82c <xQueueGenericCreateStatic+0x88>
 800c828:	2301      	movs	r3, #1
 800c82a:	e000      	b.n	800c82e <xQueueGenericCreateStatic+0x8a>
 800c82c:	2300      	movs	r3, #0
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d10b      	bne.n	800c84a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c836:	f383 8811 	msr	BASEPRI, r3
 800c83a:	f3bf 8f6f 	isb	sy
 800c83e:	f3bf 8f4f 	dsb	sy
 800c842:	61fb      	str	r3, [r7, #28]
}
 800c844:	bf00      	nop
 800c846:	bf00      	nop
 800c848:	e7fd      	b.n	800c846 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c84a:	2350      	movs	r3, #80	@ 0x50
 800c84c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c84e:	697b      	ldr	r3, [r7, #20]
 800c850:	2b50      	cmp	r3, #80	@ 0x50
 800c852:	d00b      	beq.n	800c86c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c858:	f383 8811 	msr	BASEPRI, r3
 800c85c:	f3bf 8f6f 	isb	sy
 800c860:	f3bf 8f4f 	dsb	sy
 800c864:	61bb      	str	r3, [r7, #24]
}
 800c866:	bf00      	nop
 800c868:	bf00      	nop
 800c86a:	e7fd      	b.n	800c868 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c86c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c874:	2b00      	cmp	r3, #0
 800c876:	d00d      	beq.n	800c894 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c87a:	2201      	movs	r2, #1
 800c87c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c880:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c886:	9300      	str	r3, [sp, #0]
 800c888:	4613      	mov	r3, r2
 800c88a:	687a      	ldr	r2, [r7, #4]
 800c88c:	68b9      	ldr	r1, [r7, #8]
 800c88e:	68f8      	ldr	r0, [r7, #12]
 800c890:	f000 f840 	bl	800c914 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c896:	4618      	mov	r0, r3
 800c898:	3730      	adds	r7, #48	@ 0x30
 800c89a:	46bd      	mov	sp, r7
 800c89c:	bd80      	pop	{r7, pc}

0800c89e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c89e:	b580      	push	{r7, lr}
 800c8a0:	b08a      	sub	sp, #40	@ 0x28
 800c8a2:	af02      	add	r7, sp, #8
 800c8a4:	60f8      	str	r0, [r7, #12]
 800c8a6:	60b9      	str	r1, [r7, #8]
 800c8a8:	4613      	mov	r3, r2
 800c8aa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d10b      	bne.n	800c8ca <xQueueGenericCreate+0x2c>
	__asm volatile
 800c8b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8b6:	f383 8811 	msr	BASEPRI, r3
 800c8ba:	f3bf 8f6f 	isb	sy
 800c8be:	f3bf 8f4f 	dsb	sy
 800c8c2:	613b      	str	r3, [r7, #16]
}
 800c8c4:	bf00      	nop
 800c8c6:	bf00      	nop
 800c8c8:	e7fd      	b.n	800c8c6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	68ba      	ldr	r2, [r7, #8]
 800c8ce:	fb02 f303 	mul.w	r3, r2, r3
 800c8d2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c8d4:	69fb      	ldr	r3, [r7, #28]
 800c8d6:	3350      	adds	r3, #80	@ 0x50
 800c8d8:	4618      	mov	r0, r3
 800c8da:	f002 ff3f 	bl	800f75c <pvPortMalloc>
 800c8de:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c8e0:	69bb      	ldr	r3, [r7, #24]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d011      	beq.n	800c90a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c8e6:	69bb      	ldr	r3, [r7, #24]
 800c8e8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c8ea:	697b      	ldr	r3, [r7, #20]
 800c8ec:	3350      	adds	r3, #80	@ 0x50
 800c8ee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c8f0:	69bb      	ldr	r3, [r7, #24]
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c8f8:	79fa      	ldrb	r2, [r7, #7]
 800c8fa:	69bb      	ldr	r3, [r7, #24]
 800c8fc:	9300      	str	r3, [sp, #0]
 800c8fe:	4613      	mov	r3, r2
 800c900:	697a      	ldr	r2, [r7, #20]
 800c902:	68b9      	ldr	r1, [r7, #8]
 800c904:	68f8      	ldr	r0, [r7, #12]
 800c906:	f000 f805 	bl	800c914 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c90a:	69bb      	ldr	r3, [r7, #24]
	}
 800c90c:	4618      	mov	r0, r3
 800c90e:	3720      	adds	r7, #32
 800c910:	46bd      	mov	sp, r7
 800c912:	bd80      	pop	{r7, pc}

0800c914 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b084      	sub	sp, #16
 800c918:	af00      	add	r7, sp, #0
 800c91a:	60f8      	str	r0, [r7, #12]
 800c91c:	60b9      	str	r1, [r7, #8]
 800c91e:	607a      	str	r2, [r7, #4]
 800c920:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c922:	68bb      	ldr	r3, [r7, #8]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d103      	bne.n	800c930 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c928:	69bb      	ldr	r3, [r7, #24]
 800c92a:	69ba      	ldr	r2, [r7, #24]
 800c92c:	601a      	str	r2, [r3, #0]
 800c92e:	e002      	b.n	800c936 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c930:	69bb      	ldr	r3, [r7, #24]
 800c932:	687a      	ldr	r2, [r7, #4]
 800c934:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c936:	69bb      	ldr	r3, [r7, #24]
 800c938:	68fa      	ldr	r2, [r7, #12]
 800c93a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c93c:	69bb      	ldr	r3, [r7, #24]
 800c93e:	68ba      	ldr	r2, [r7, #8]
 800c940:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c942:	2101      	movs	r1, #1
 800c944:	69b8      	ldr	r0, [r7, #24]
 800c946:	f7ff fec3 	bl	800c6d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c94a:	69bb      	ldr	r3, [r7, #24]
 800c94c:	78fa      	ldrb	r2, [r7, #3]
 800c94e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c952:	bf00      	nop
 800c954:	3710      	adds	r7, #16
 800c956:	46bd      	mov	sp, r7
 800c958:	bd80      	pop	{r7, pc}

0800c95a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c95a:	b580      	push	{r7, lr}
 800c95c:	b082      	sub	sp, #8
 800c95e:	af00      	add	r7, sp, #0
 800c960:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d00e      	beq.n	800c986 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	2200      	movs	r2, #0
 800c96c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	2200      	movs	r2, #0
 800c972:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2200      	movs	r2, #0
 800c978:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c97a:	2300      	movs	r3, #0
 800c97c:	2200      	movs	r2, #0
 800c97e:	2100      	movs	r1, #0
 800c980:	6878      	ldr	r0, [r7, #4]
 800c982:	f000 f911 	bl	800cba8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c986:	bf00      	nop
 800c988:	3708      	adds	r7, #8
 800c98a:	46bd      	mov	sp, r7
 800c98c:	bd80      	pop	{r7, pc}

0800c98e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c98e:	b580      	push	{r7, lr}
 800c990:	b086      	sub	sp, #24
 800c992:	af00      	add	r7, sp, #0
 800c994:	4603      	mov	r3, r0
 800c996:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c998:	2301      	movs	r3, #1
 800c99a:	617b      	str	r3, [r7, #20]
 800c99c:	2300      	movs	r3, #0
 800c99e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c9a0:	79fb      	ldrb	r3, [r7, #7]
 800c9a2:	461a      	mov	r2, r3
 800c9a4:	6939      	ldr	r1, [r7, #16]
 800c9a6:	6978      	ldr	r0, [r7, #20]
 800c9a8:	f7ff ff79 	bl	800c89e <xQueueGenericCreate>
 800c9ac:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c9ae:	68f8      	ldr	r0, [r7, #12]
 800c9b0:	f7ff ffd3 	bl	800c95a <prvInitialiseMutex>

		return xNewQueue;
 800c9b4:	68fb      	ldr	r3, [r7, #12]
	}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	3718      	adds	r7, #24
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	bd80      	pop	{r7, pc}

0800c9be <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800c9be:	b580      	push	{r7, lr}
 800c9c0:	b088      	sub	sp, #32
 800c9c2:	af02      	add	r7, sp, #8
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	6039      	str	r1, [r7, #0]
 800c9c8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	617b      	str	r3, [r7, #20]
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800c9d2:	79fb      	ldrb	r3, [r7, #7]
 800c9d4:	9300      	str	r3, [sp, #0]
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	2200      	movs	r2, #0
 800c9da:	6939      	ldr	r1, [r7, #16]
 800c9dc:	6978      	ldr	r0, [r7, #20]
 800c9de:	f7ff fee1 	bl	800c7a4 <xQueueGenericCreateStatic>
 800c9e2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c9e4:	68f8      	ldr	r0, [r7, #12]
 800c9e6:	f7ff ffb8 	bl	800c95a <prvInitialiseMutex>

		return xNewQueue;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
	}
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	3718      	adds	r7, #24
 800c9f0:	46bd      	mov	sp, r7
 800c9f2:	bd80      	pop	{r7, pc}

0800c9f4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800c9f4:	b590      	push	{r4, r7, lr}
 800c9f6:	b087      	sub	sp, #28
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800ca00:	693b      	ldr	r3, [r7, #16]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d10b      	bne.n	800ca1e <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800ca06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca0a:	f383 8811 	msr	BASEPRI, r3
 800ca0e:	f3bf 8f6f 	isb	sy
 800ca12:	f3bf 8f4f 	dsb	sy
 800ca16:	60fb      	str	r3, [r7, #12]
}
 800ca18:	bf00      	nop
 800ca1a:	bf00      	nop
 800ca1c:	e7fd      	b.n	800ca1a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800ca1e:	693b      	ldr	r3, [r7, #16]
 800ca20:	689c      	ldr	r4, [r3, #8]
 800ca22:	f001 fe17 	bl	800e654 <xTaskGetCurrentTaskHandle>
 800ca26:	4603      	mov	r3, r0
 800ca28:	429c      	cmp	r4, r3
 800ca2a:	d111      	bne.n	800ca50 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800ca2c:	693b      	ldr	r3, [r7, #16]
 800ca2e:	68db      	ldr	r3, [r3, #12]
 800ca30:	1e5a      	subs	r2, r3, #1
 800ca32:	693b      	ldr	r3, [r7, #16]
 800ca34:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800ca36:	693b      	ldr	r3, [r7, #16]
 800ca38:	68db      	ldr	r3, [r3, #12]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d105      	bne.n	800ca4a <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800ca3e:	2300      	movs	r3, #0
 800ca40:	2200      	movs	r2, #0
 800ca42:	2100      	movs	r1, #0
 800ca44:	6938      	ldr	r0, [r7, #16]
 800ca46:	f000 f8af 	bl	800cba8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	617b      	str	r3, [r7, #20]
 800ca4e:	e001      	b.n	800ca54 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800ca50:	2300      	movs	r3, #0
 800ca52:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800ca54:	697b      	ldr	r3, [r7, #20]
	}
 800ca56:	4618      	mov	r0, r3
 800ca58:	371c      	adds	r7, #28
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd90      	pop	{r4, r7, pc}

0800ca5e <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800ca5e:	b590      	push	{r4, r7, lr}
 800ca60:	b087      	sub	sp, #28
 800ca62:	af00      	add	r7, sp, #0
 800ca64:	6078      	str	r0, [r7, #4]
 800ca66:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d10b      	bne.n	800ca8a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800ca72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca76:	f383 8811 	msr	BASEPRI, r3
 800ca7a:	f3bf 8f6f 	isb	sy
 800ca7e:	f3bf 8f4f 	dsb	sy
 800ca82:	60fb      	str	r3, [r7, #12]
}
 800ca84:	bf00      	nop
 800ca86:	bf00      	nop
 800ca88:	e7fd      	b.n	800ca86 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800ca8a:	693b      	ldr	r3, [r7, #16]
 800ca8c:	689c      	ldr	r4, [r3, #8]
 800ca8e:	f001 fde1 	bl	800e654 <xTaskGetCurrentTaskHandle>
 800ca92:	4603      	mov	r3, r0
 800ca94:	429c      	cmp	r4, r3
 800ca96:	d107      	bne.n	800caa8 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800ca98:	693b      	ldr	r3, [r7, #16]
 800ca9a:	68db      	ldr	r3, [r3, #12]
 800ca9c:	1c5a      	adds	r2, r3, #1
 800ca9e:	693b      	ldr	r3, [r7, #16]
 800caa0:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800caa2:	2301      	movs	r3, #1
 800caa4:	617b      	str	r3, [r7, #20]
 800caa6:	e00c      	b.n	800cac2 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800caa8:	6839      	ldr	r1, [r7, #0]
 800caaa:	6938      	ldr	r0, [r7, #16]
 800caac:	f000 fb8e 	bl	800d1cc <xQueueSemaphoreTake>
 800cab0:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800cab2:	697b      	ldr	r3, [r7, #20]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d004      	beq.n	800cac2 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800cab8:	693b      	ldr	r3, [r7, #16]
 800caba:	68db      	ldr	r3, [r3, #12]
 800cabc:	1c5a      	adds	r2, r3, #1
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800cac2:	697b      	ldr	r3, [r7, #20]
	}
 800cac4:	4618      	mov	r0, r3
 800cac6:	371c      	adds	r7, #28
 800cac8:	46bd      	mov	sp, r7
 800caca:	bd90      	pop	{r4, r7, pc}

0800cacc <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b08a      	sub	sp, #40	@ 0x28
 800cad0:	af02      	add	r7, sp, #8
 800cad2:	60f8      	str	r0, [r7, #12]
 800cad4:	60b9      	str	r1, [r7, #8]
 800cad6:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d10b      	bne.n	800caf6 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800cade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cae2:	f383 8811 	msr	BASEPRI, r3
 800cae6:	f3bf 8f6f 	isb	sy
 800caea:	f3bf 8f4f 	dsb	sy
 800caee:	61bb      	str	r3, [r7, #24]
}
 800caf0:	bf00      	nop
 800caf2:	bf00      	nop
 800caf4:	e7fd      	b.n	800caf2 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800caf6:	68ba      	ldr	r2, [r7, #8]
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	429a      	cmp	r2, r3
 800cafc:	d90b      	bls.n	800cb16 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800cafe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb02:	f383 8811 	msr	BASEPRI, r3
 800cb06:	f3bf 8f6f 	isb	sy
 800cb0a:	f3bf 8f4f 	dsb	sy
 800cb0e:	617b      	str	r3, [r7, #20]
}
 800cb10:	bf00      	nop
 800cb12:	bf00      	nop
 800cb14:	e7fd      	b.n	800cb12 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800cb16:	2302      	movs	r3, #2
 800cb18:	9300      	str	r3, [sp, #0]
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	2100      	movs	r1, #0
 800cb20:	68f8      	ldr	r0, [r7, #12]
 800cb22:	f7ff fe3f 	bl	800c7a4 <xQueueGenericCreateStatic>
 800cb26:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800cb28:	69fb      	ldr	r3, [r7, #28]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d002      	beq.n	800cb34 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800cb2e:	69fb      	ldr	r3, [r7, #28]
 800cb30:	68ba      	ldr	r2, [r7, #8]
 800cb32:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800cb34:	69fb      	ldr	r3, [r7, #28]
	}
 800cb36:	4618      	mov	r0, r3
 800cb38:	3720      	adds	r7, #32
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	bd80      	pop	{r7, pc}

0800cb3e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800cb3e:	b580      	push	{r7, lr}
 800cb40:	b086      	sub	sp, #24
 800cb42:	af00      	add	r7, sp, #0
 800cb44:	6078      	str	r0, [r7, #4]
 800cb46:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d10b      	bne.n	800cb66 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800cb4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb52:	f383 8811 	msr	BASEPRI, r3
 800cb56:	f3bf 8f6f 	isb	sy
 800cb5a:	f3bf 8f4f 	dsb	sy
 800cb5e:	613b      	str	r3, [r7, #16]
}
 800cb60:	bf00      	nop
 800cb62:	bf00      	nop
 800cb64:	e7fd      	b.n	800cb62 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800cb66:	683a      	ldr	r2, [r7, #0]
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	429a      	cmp	r2, r3
 800cb6c:	d90b      	bls.n	800cb86 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800cb6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb72:	f383 8811 	msr	BASEPRI, r3
 800cb76:	f3bf 8f6f 	isb	sy
 800cb7a:	f3bf 8f4f 	dsb	sy
 800cb7e:	60fb      	str	r3, [r7, #12]
}
 800cb80:	bf00      	nop
 800cb82:	bf00      	nop
 800cb84:	e7fd      	b.n	800cb82 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800cb86:	2202      	movs	r2, #2
 800cb88:	2100      	movs	r1, #0
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f7ff fe87 	bl	800c89e <xQueueGenericCreate>
 800cb90:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800cb92:	697b      	ldr	r3, [r7, #20]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d002      	beq.n	800cb9e <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	683a      	ldr	r2, [r7, #0]
 800cb9c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800cb9e:	697b      	ldr	r3, [r7, #20]
	}
 800cba0:	4618      	mov	r0, r3
 800cba2:	3718      	adds	r7, #24
 800cba4:	46bd      	mov	sp, r7
 800cba6:	bd80      	pop	{r7, pc}

0800cba8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b08e      	sub	sp, #56	@ 0x38
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	60f8      	str	r0, [r7, #12]
 800cbb0:	60b9      	str	r1, [r7, #8]
 800cbb2:	607a      	str	r2, [r7, #4]
 800cbb4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800cbbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d10b      	bne.n	800cbdc <xQueueGenericSend+0x34>
	__asm volatile
 800cbc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbc8:	f383 8811 	msr	BASEPRI, r3
 800cbcc:	f3bf 8f6f 	isb	sy
 800cbd0:	f3bf 8f4f 	dsb	sy
 800cbd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cbd6:	bf00      	nop
 800cbd8:	bf00      	nop
 800cbda:	e7fd      	b.n	800cbd8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cbdc:	68bb      	ldr	r3, [r7, #8]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d103      	bne.n	800cbea <xQueueGenericSend+0x42>
 800cbe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d101      	bne.n	800cbee <xQueueGenericSend+0x46>
 800cbea:	2301      	movs	r3, #1
 800cbec:	e000      	b.n	800cbf0 <xQueueGenericSend+0x48>
 800cbee:	2300      	movs	r3, #0
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d10b      	bne.n	800cc0c <xQueueGenericSend+0x64>
	__asm volatile
 800cbf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbf8:	f383 8811 	msr	BASEPRI, r3
 800cbfc:	f3bf 8f6f 	isb	sy
 800cc00:	f3bf 8f4f 	dsb	sy
 800cc04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cc06:	bf00      	nop
 800cc08:	bf00      	nop
 800cc0a:	e7fd      	b.n	800cc08 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	2b02      	cmp	r3, #2
 800cc10:	d103      	bne.n	800cc1a <xQueueGenericSend+0x72>
 800cc12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc16:	2b01      	cmp	r3, #1
 800cc18:	d101      	bne.n	800cc1e <xQueueGenericSend+0x76>
 800cc1a:	2301      	movs	r3, #1
 800cc1c:	e000      	b.n	800cc20 <xQueueGenericSend+0x78>
 800cc1e:	2300      	movs	r3, #0
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d10b      	bne.n	800cc3c <xQueueGenericSend+0x94>
	__asm volatile
 800cc24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc28:	f383 8811 	msr	BASEPRI, r3
 800cc2c:	f3bf 8f6f 	isb	sy
 800cc30:	f3bf 8f4f 	dsb	sy
 800cc34:	623b      	str	r3, [r7, #32]
}
 800cc36:	bf00      	nop
 800cc38:	bf00      	nop
 800cc3a:	e7fd      	b.n	800cc38 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cc3c:	f001 fd1a 	bl	800e674 <xTaskGetSchedulerState>
 800cc40:	4603      	mov	r3, r0
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d102      	bne.n	800cc4c <xQueueGenericSend+0xa4>
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d101      	bne.n	800cc50 <xQueueGenericSend+0xa8>
 800cc4c:	2301      	movs	r3, #1
 800cc4e:	e000      	b.n	800cc52 <xQueueGenericSend+0xaa>
 800cc50:	2300      	movs	r3, #0
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d10b      	bne.n	800cc6e <xQueueGenericSend+0xc6>
	__asm volatile
 800cc56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc5a:	f383 8811 	msr	BASEPRI, r3
 800cc5e:	f3bf 8f6f 	isb	sy
 800cc62:	f3bf 8f4f 	dsb	sy
 800cc66:	61fb      	str	r3, [r7, #28]
}
 800cc68:	bf00      	nop
 800cc6a:	bf00      	nop
 800cc6c:	e7fd      	b.n	800cc6a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cc6e:	f002 fc53 	bl	800f518 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cc72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc7a:	429a      	cmp	r2, r3
 800cc7c:	d302      	bcc.n	800cc84 <xQueueGenericSend+0xdc>
 800cc7e:	683b      	ldr	r3, [r7, #0]
 800cc80:	2b02      	cmp	r3, #2
 800cc82:	d129      	bne.n	800ccd8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cc84:	683a      	ldr	r2, [r7, #0]
 800cc86:	68b9      	ldr	r1, [r7, #8]
 800cc88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cc8a:	f000 fc6d 	bl	800d568 <prvCopyDataToQueue>
 800cc8e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cc90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d010      	beq.n	800ccba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cc98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc9a:	3324      	adds	r3, #36	@ 0x24
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	f001 fb13 	bl	800e2c8 <xTaskRemoveFromEventList>
 800cca2:	4603      	mov	r3, r0
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d013      	beq.n	800ccd0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cca8:	4b3f      	ldr	r3, [pc, #252]	@ (800cda8 <xQueueGenericSend+0x200>)
 800ccaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ccae:	601a      	str	r2, [r3, #0]
 800ccb0:	f3bf 8f4f 	dsb	sy
 800ccb4:	f3bf 8f6f 	isb	sy
 800ccb8:	e00a      	b.n	800ccd0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ccba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d007      	beq.n	800ccd0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ccc0:	4b39      	ldr	r3, [pc, #228]	@ (800cda8 <xQueueGenericSend+0x200>)
 800ccc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ccc6:	601a      	str	r2, [r3, #0]
 800ccc8:	f3bf 8f4f 	dsb	sy
 800cccc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ccd0:	f002 fc54 	bl	800f57c <vPortExitCritical>
				return pdPASS;
 800ccd4:	2301      	movs	r3, #1
 800ccd6:	e063      	b.n	800cda0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d103      	bne.n	800cce6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ccde:	f002 fc4d 	bl	800f57c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cce2:	2300      	movs	r3, #0
 800cce4:	e05c      	b.n	800cda0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d106      	bne.n	800ccfa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ccec:	f107 0314 	add.w	r3, r7, #20
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	f001 fb4d 	bl	800e390 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ccfa:	f002 fc3f 	bl	800f57c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ccfe:	f001 f8a3 	bl	800de48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cd02:	f002 fc09 	bl	800f518 <vPortEnterCritical>
 800cd06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cd0c:	b25b      	sxtb	r3, r3
 800cd0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd12:	d103      	bne.n	800cd1c <xQueueGenericSend+0x174>
 800cd14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd16:	2200      	movs	r2, #0
 800cd18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cd1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cd22:	b25b      	sxtb	r3, r3
 800cd24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd28:	d103      	bne.n	800cd32 <xQueueGenericSend+0x18a>
 800cd2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cd32:	f002 fc23 	bl	800f57c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cd36:	1d3a      	adds	r2, r7, #4
 800cd38:	f107 0314 	add.w	r3, r7, #20
 800cd3c:	4611      	mov	r1, r2
 800cd3e:	4618      	mov	r0, r3
 800cd40:	f001 fb3c 	bl	800e3bc <xTaskCheckForTimeOut>
 800cd44:	4603      	mov	r3, r0
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d124      	bne.n	800cd94 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800cd4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cd4c:	f000 fd04 	bl	800d758 <prvIsQueueFull>
 800cd50:	4603      	mov	r3, r0
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d018      	beq.n	800cd88 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800cd56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd58:	3310      	adds	r3, #16
 800cd5a:	687a      	ldr	r2, [r7, #4]
 800cd5c:	4611      	mov	r1, r2
 800cd5e:	4618      	mov	r0, r3
 800cd60:	f001 fa60 	bl	800e224 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cd64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cd66:	f000 fc8f 	bl	800d688 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cd6a:	f001 f87b 	bl	800de64 <xTaskResumeAll>
 800cd6e:	4603      	mov	r3, r0
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	f47f af7c 	bne.w	800cc6e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800cd76:	4b0c      	ldr	r3, [pc, #48]	@ (800cda8 <xQueueGenericSend+0x200>)
 800cd78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd7c:	601a      	str	r2, [r3, #0]
 800cd7e:	f3bf 8f4f 	dsb	sy
 800cd82:	f3bf 8f6f 	isb	sy
 800cd86:	e772      	b.n	800cc6e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cd88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cd8a:	f000 fc7d 	bl	800d688 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cd8e:	f001 f869 	bl	800de64 <xTaskResumeAll>
 800cd92:	e76c      	b.n	800cc6e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cd94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cd96:	f000 fc77 	bl	800d688 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cd9a:	f001 f863 	bl	800de64 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cd9e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cda0:	4618      	mov	r0, r3
 800cda2:	3738      	adds	r7, #56	@ 0x38
 800cda4:	46bd      	mov	sp, r7
 800cda6:	bd80      	pop	{r7, pc}
 800cda8:	e000ed04 	.word	0xe000ed04

0800cdac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b090      	sub	sp, #64	@ 0x40
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	60f8      	str	r0, [r7, #12]
 800cdb4:	60b9      	str	r1, [r7, #8]
 800cdb6:	607a      	str	r2, [r7, #4]
 800cdb8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800cdbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d10b      	bne.n	800cddc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800cdc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdc8:	f383 8811 	msr	BASEPRI, r3
 800cdcc:	f3bf 8f6f 	isb	sy
 800cdd0:	f3bf 8f4f 	dsb	sy
 800cdd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cdd6:	bf00      	nop
 800cdd8:	bf00      	nop
 800cdda:	e7fd      	b.n	800cdd8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cddc:	68bb      	ldr	r3, [r7, #8]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d103      	bne.n	800cdea <xQueueGenericSendFromISR+0x3e>
 800cde2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cde4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d101      	bne.n	800cdee <xQueueGenericSendFromISR+0x42>
 800cdea:	2301      	movs	r3, #1
 800cdec:	e000      	b.n	800cdf0 <xQueueGenericSendFromISR+0x44>
 800cdee:	2300      	movs	r3, #0
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d10b      	bne.n	800ce0c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800cdf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdf8:	f383 8811 	msr	BASEPRI, r3
 800cdfc:	f3bf 8f6f 	isb	sy
 800ce00:	f3bf 8f4f 	dsb	sy
 800ce04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ce06:	bf00      	nop
 800ce08:	bf00      	nop
 800ce0a:	e7fd      	b.n	800ce08 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ce0c:	683b      	ldr	r3, [r7, #0]
 800ce0e:	2b02      	cmp	r3, #2
 800ce10:	d103      	bne.n	800ce1a <xQueueGenericSendFromISR+0x6e>
 800ce12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce16:	2b01      	cmp	r3, #1
 800ce18:	d101      	bne.n	800ce1e <xQueueGenericSendFromISR+0x72>
 800ce1a:	2301      	movs	r3, #1
 800ce1c:	e000      	b.n	800ce20 <xQueueGenericSendFromISR+0x74>
 800ce1e:	2300      	movs	r3, #0
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d10b      	bne.n	800ce3c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800ce24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce28:	f383 8811 	msr	BASEPRI, r3
 800ce2c:	f3bf 8f6f 	isb	sy
 800ce30:	f3bf 8f4f 	dsb	sy
 800ce34:	623b      	str	r3, [r7, #32]
}
 800ce36:	bf00      	nop
 800ce38:	bf00      	nop
 800ce3a:	e7fd      	b.n	800ce38 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ce3c:	f002 fc4c 	bl	800f6d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ce40:	f3ef 8211 	mrs	r2, BASEPRI
 800ce44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce48:	f383 8811 	msr	BASEPRI, r3
 800ce4c:	f3bf 8f6f 	isb	sy
 800ce50:	f3bf 8f4f 	dsb	sy
 800ce54:	61fa      	str	r2, [r7, #28]
 800ce56:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ce58:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ce5a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ce5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ce60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce64:	429a      	cmp	r2, r3
 800ce66:	d302      	bcc.n	800ce6e <xQueueGenericSendFromISR+0xc2>
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	2b02      	cmp	r3, #2
 800ce6c:	d12f      	bne.n	800cece <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ce6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ce74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ce78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ce7e:	683a      	ldr	r2, [r7, #0]
 800ce80:	68b9      	ldr	r1, [r7, #8]
 800ce82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ce84:	f000 fb70 	bl	800d568 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ce88:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ce8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce90:	d112      	bne.n	800ceb8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ce92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d016      	beq.n	800cec8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ce9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce9c:	3324      	adds	r3, #36	@ 0x24
 800ce9e:	4618      	mov	r0, r3
 800cea0:	f001 fa12 	bl	800e2c8 <xTaskRemoveFromEventList>
 800cea4:	4603      	mov	r3, r0
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d00e      	beq.n	800cec8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d00b      	beq.n	800cec8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	2201      	movs	r2, #1
 800ceb4:	601a      	str	r2, [r3, #0]
 800ceb6:	e007      	b.n	800cec8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ceb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800cebc:	3301      	adds	r3, #1
 800cebe:	b2db      	uxtb	r3, r3
 800cec0:	b25a      	sxtb	r2, r3
 800cec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cec4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800cec8:	2301      	movs	r3, #1
 800ceca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800cecc:	e001      	b.n	800ced2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cece:	2300      	movs	r3, #0
 800ced0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ced2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ced4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ced6:	697b      	ldr	r3, [r7, #20]
 800ced8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800cedc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800cee0:	4618      	mov	r0, r3
 800cee2:	3740      	adds	r7, #64	@ 0x40
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bd80      	pop	{r7, pc}

0800cee8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b08e      	sub	sp, #56	@ 0x38
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]
 800cef0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800cef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d10b      	bne.n	800cf14 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800cefc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf00:	f383 8811 	msr	BASEPRI, r3
 800cf04:	f3bf 8f6f 	isb	sy
 800cf08:	f3bf 8f4f 	dsb	sy
 800cf0c:	623b      	str	r3, [r7, #32]
}
 800cf0e:	bf00      	nop
 800cf10:	bf00      	nop
 800cf12:	e7fd      	b.n	800cf10 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800cf14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d00b      	beq.n	800cf34 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800cf1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf20:	f383 8811 	msr	BASEPRI, r3
 800cf24:	f3bf 8f6f 	isb	sy
 800cf28:	f3bf 8f4f 	dsb	sy
 800cf2c:	61fb      	str	r3, [r7, #28]
}
 800cf2e:	bf00      	nop
 800cf30:	bf00      	nop
 800cf32:	e7fd      	b.n	800cf30 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800cf34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d103      	bne.n	800cf44 <xQueueGiveFromISR+0x5c>
 800cf3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf3e:	689b      	ldr	r3, [r3, #8]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d101      	bne.n	800cf48 <xQueueGiveFromISR+0x60>
 800cf44:	2301      	movs	r3, #1
 800cf46:	e000      	b.n	800cf4a <xQueueGiveFromISR+0x62>
 800cf48:	2300      	movs	r3, #0
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d10b      	bne.n	800cf66 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800cf4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf52:	f383 8811 	msr	BASEPRI, r3
 800cf56:	f3bf 8f6f 	isb	sy
 800cf5a:	f3bf 8f4f 	dsb	sy
 800cf5e:	61bb      	str	r3, [r7, #24]
}
 800cf60:	bf00      	nop
 800cf62:	bf00      	nop
 800cf64:	e7fd      	b.n	800cf62 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cf66:	f002 fbb7 	bl	800f6d8 <vPortValidateInterruptPriority>
	__asm volatile
 800cf6a:	f3ef 8211 	mrs	r2, BASEPRI
 800cf6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf72:	f383 8811 	msr	BASEPRI, r3
 800cf76:	f3bf 8f6f 	isb	sy
 800cf7a:	f3bf 8f4f 	dsb	sy
 800cf7e:	617a      	str	r2, [r7, #20]
 800cf80:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800cf82:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cf84:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cf86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf8a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800cf8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf92:	429a      	cmp	r2, r3
 800cf94:	d22b      	bcs.n	800cfee <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cf96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cf9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cfa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfa2:	1c5a      	adds	r2, r3, #1
 800cfa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfa6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cfa8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800cfac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfb0:	d112      	bne.n	800cfd8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cfb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d016      	beq.n	800cfe8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cfba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfbc:	3324      	adds	r3, #36	@ 0x24
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	f001 f982 	bl	800e2c8 <xTaskRemoveFromEventList>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d00e      	beq.n	800cfe8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d00b      	beq.n	800cfe8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	601a      	str	r2, [r3, #0]
 800cfd6:	e007      	b.n	800cfe8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cfd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cfdc:	3301      	adds	r3, #1
 800cfde:	b2db      	uxtb	r3, r3
 800cfe0:	b25a      	sxtb	r2, r3
 800cfe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfe4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800cfe8:	2301      	movs	r3, #1
 800cfea:	637b      	str	r3, [r7, #52]	@ 0x34
 800cfec:	e001      	b.n	800cff2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cfee:	2300      	movs	r3, #0
 800cff0:	637b      	str	r3, [r7, #52]	@ 0x34
 800cff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cff4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	f383 8811 	msr	BASEPRI, r3
}
 800cffc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d000:	4618      	mov	r0, r3
 800d002:	3738      	adds	r7, #56	@ 0x38
 800d004:	46bd      	mov	sp, r7
 800d006:	bd80      	pop	{r7, pc}

0800d008 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b08c      	sub	sp, #48	@ 0x30
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	60f8      	str	r0, [r7, #12]
 800d010:	60b9      	str	r1, [r7, #8]
 800d012:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d014:	2300      	movs	r3, #0
 800d016:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d01c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d10b      	bne.n	800d03a <xQueueReceive+0x32>
	__asm volatile
 800d022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d026:	f383 8811 	msr	BASEPRI, r3
 800d02a:	f3bf 8f6f 	isb	sy
 800d02e:	f3bf 8f4f 	dsb	sy
 800d032:	623b      	str	r3, [r7, #32]
}
 800d034:	bf00      	nop
 800d036:	bf00      	nop
 800d038:	e7fd      	b.n	800d036 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d03a:	68bb      	ldr	r3, [r7, #8]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d103      	bne.n	800d048 <xQueueReceive+0x40>
 800d040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d044:	2b00      	cmp	r3, #0
 800d046:	d101      	bne.n	800d04c <xQueueReceive+0x44>
 800d048:	2301      	movs	r3, #1
 800d04a:	e000      	b.n	800d04e <xQueueReceive+0x46>
 800d04c:	2300      	movs	r3, #0
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d10b      	bne.n	800d06a <xQueueReceive+0x62>
	__asm volatile
 800d052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d056:	f383 8811 	msr	BASEPRI, r3
 800d05a:	f3bf 8f6f 	isb	sy
 800d05e:	f3bf 8f4f 	dsb	sy
 800d062:	61fb      	str	r3, [r7, #28]
}
 800d064:	bf00      	nop
 800d066:	bf00      	nop
 800d068:	e7fd      	b.n	800d066 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d06a:	f001 fb03 	bl	800e674 <xTaskGetSchedulerState>
 800d06e:	4603      	mov	r3, r0
 800d070:	2b00      	cmp	r3, #0
 800d072:	d102      	bne.n	800d07a <xQueueReceive+0x72>
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d101      	bne.n	800d07e <xQueueReceive+0x76>
 800d07a:	2301      	movs	r3, #1
 800d07c:	e000      	b.n	800d080 <xQueueReceive+0x78>
 800d07e:	2300      	movs	r3, #0
 800d080:	2b00      	cmp	r3, #0
 800d082:	d10b      	bne.n	800d09c <xQueueReceive+0x94>
	__asm volatile
 800d084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d088:	f383 8811 	msr	BASEPRI, r3
 800d08c:	f3bf 8f6f 	isb	sy
 800d090:	f3bf 8f4f 	dsb	sy
 800d094:	61bb      	str	r3, [r7, #24]
}
 800d096:	bf00      	nop
 800d098:	bf00      	nop
 800d09a:	e7fd      	b.n	800d098 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d09c:	f002 fa3c 	bl	800f518 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d0a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0a4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d01f      	beq.n	800d0ec <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d0ac:	68b9      	ldr	r1, [r7, #8]
 800d0ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0b0:	f000 fac4 	bl	800d63c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0b6:	1e5a      	subs	r2, r3, #1
 800d0b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0ba:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d0bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0be:	691b      	ldr	r3, [r3, #16]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d00f      	beq.n	800d0e4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d0c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0c6:	3310      	adds	r3, #16
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	f001 f8fd 	bl	800e2c8 <xTaskRemoveFromEventList>
 800d0ce:	4603      	mov	r3, r0
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d007      	beq.n	800d0e4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d0d4:	4b3c      	ldr	r3, [pc, #240]	@ (800d1c8 <xQueueReceive+0x1c0>)
 800d0d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d0da:	601a      	str	r2, [r3, #0]
 800d0dc:	f3bf 8f4f 	dsb	sy
 800d0e0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d0e4:	f002 fa4a 	bl	800f57c <vPortExitCritical>
				return pdPASS;
 800d0e8:	2301      	movs	r3, #1
 800d0ea:	e069      	b.n	800d1c0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d103      	bne.n	800d0fa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d0f2:	f002 fa43 	bl	800f57c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	e062      	b.n	800d1c0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d0fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d106      	bne.n	800d10e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d100:	f107 0310 	add.w	r3, r7, #16
 800d104:	4618      	mov	r0, r3
 800d106:	f001 f943 	bl	800e390 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d10a:	2301      	movs	r3, #1
 800d10c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d10e:	f002 fa35 	bl	800f57c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d112:	f000 fe99 	bl	800de48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d116:	f002 f9ff 	bl	800f518 <vPortEnterCritical>
 800d11a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d11c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d120:	b25b      	sxtb	r3, r3
 800d122:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d126:	d103      	bne.n	800d130 <xQueueReceive+0x128>
 800d128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d12a:	2200      	movs	r2, #0
 800d12c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d132:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d136:	b25b      	sxtb	r3, r3
 800d138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d13c:	d103      	bne.n	800d146 <xQueueReceive+0x13e>
 800d13e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d140:	2200      	movs	r2, #0
 800d142:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d146:	f002 fa19 	bl	800f57c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d14a:	1d3a      	adds	r2, r7, #4
 800d14c:	f107 0310 	add.w	r3, r7, #16
 800d150:	4611      	mov	r1, r2
 800d152:	4618      	mov	r0, r3
 800d154:	f001 f932 	bl	800e3bc <xTaskCheckForTimeOut>
 800d158:	4603      	mov	r3, r0
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d123      	bne.n	800d1a6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d15e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d160:	f000 fae4 	bl	800d72c <prvIsQueueEmpty>
 800d164:	4603      	mov	r3, r0
 800d166:	2b00      	cmp	r3, #0
 800d168:	d017      	beq.n	800d19a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d16a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d16c:	3324      	adds	r3, #36	@ 0x24
 800d16e:	687a      	ldr	r2, [r7, #4]
 800d170:	4611      	mov	r1, r2
 800d172:	4618      	mov	r0, r3
 800d174:	f001 f856 	bl	800e224 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d178:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d17a:	f000 fa85 	bl	800d688 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d17e:	f000 fe71 	bl	800de64 <xTaskResumeAll>
 800d182:	4603      	mov	r3, r0
 800d184:	2b00      	cmp	r3, #0
 800d186:	d189      	bne.n	800d09c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d188:	4b0f      	ldr	r3, [pc, #60]	@ (800d1c8 <xQueueReceive+0x1c0>)
 800d18a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d18e:	601a      	str	r2, [r3, #0]
 800d190:	f3bf 8f4f 	dsb	sy
 800d194:	f3bf 8f6f 	isb	sy
 800d198:	e780      	b.n	800d09c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d19a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d19c:	f000 fa74 	bl	800d688 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d1a0:	f000 fe60 	bl	800de64 <xTaskResumeAll>
 800d1a4:	e77a      	b.n	800d09c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d1a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d1a8:	f000 fa6e 	bl	800d688 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d1ac:	f000 fe5a 	bl	800de64 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d1b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d1b2:	f000 fabb 	bl	800d72c <prvIsQueueEmpty>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	f43f af6f 	beq.w	800d09c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d1be:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	3730      	adds	r7, #48	@ 0x30
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	bd80      	pop	{r7, pc}
 800d1c8:	e000ed04 	.word	0xe000ed04

0800d1cc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b08e      	sub	sp, #56	@ 0x38
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
 800d1d4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d10b      	bne.n	800d200 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800d1e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1ec:	f383 8811 	msr	BASEPRI, r3
 800d1f0:	f3bf 8f6f 	isb	sy
 800d1f4:	f3bf 8f4f 	dsb	sy
 800d1f8:	623b      	str	r3, [r7, #32]
}
 800d1fa:	bf00      	nop
 800d1fc:	bf00      	nop
 800d1fe:	e7fd      	b.n	800d1fc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d204:	2b00      	cmp	r3, #0
 800d206:	d00b      	beq.n	800d220 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800d208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d20c:	f383 8811 	msr	BASEPRI, r3
 800d210:	f3bf 8f6f 	isb	sy
 800d214:	f3bf 8f4f 	dsb	sy
 800d218:	61fb      	str	r3, [r7, #28]
}
 800d21a:	bf00      	nop
 800d21c:	bf00      	nop
 800d21e:	e7fd      	b.n	800d21c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d220:	f001 fa28 	bl	800e674 <xTaskGetSchedulerState>
 800d224:	4603      	mov	r3, r0
 800d226:	2b00      	cmp	r3, #0
 800d228:	d102      	bne.n	800d230 <xQueueSemaphoreTake+0x64>
 800d22a:	683b      	ldr	r3, [r7, #0]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d101      	bne.n	800d234 <xQueueSemaphoreTake+0x68>
 800d230:	2301      	movs	r3, #1
 800d232:	e000      	b.n	800d236 <xQueueSemaphoreTake+0x6a>
 800d234:	2300      	movs	r3, #0
 800d236:	2b00      	cmp	r3, #0
 800d238:	d10b      	bne.n	800d252 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800d23a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d23e:	f383 8811 	msr	BASEPRI, r3
 800d242:	f3bf 8f6f 	isb	sy
 800d246:	f3bf 8f4f 	dsb	sy
 800d24a:	61bb      	str	r3, [r7, #24]
}
 800d24c:	bf00      	nop
 800d24e:	bf00      	nop
 800d250:	e7fd      	b.n	800d24e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d252:	f002 f961 	bl	800f518 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d25a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d25c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d024      	beq.n	800d2ac <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d264:	1e5a      	subs	r2, r3, #1
 800d266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d268:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d26a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d104      	bne.n	800d27c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800d272:	f001 fb79 	bl	800e968 <pvTaskIncrementMutexHeldCount>
 800d276:	4602      	mov	r2, r0
 800d278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d27a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d27c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d27e:	691b      	ldr	r3, [r3, #16]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d00f      	beq.n	800d2a4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d286:	3310      	adds	r3, #16
 800d288:	4618      	mov	r0, r3
 800d28a:	f001 f81d 	bl	800e2c8 <xTaskRemoveFromEventList>
 800d28e:	4603      	mov	r3, r0
 800d290:	2b00      	cmp	r3, #0
 800d292:	d007      	beq.n	800d2a4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d294:	4b54      	ldr	r3, [pc, #336]	@ (800d3e8 <xQueueSemaphoreTake+0x21c>)
 800d296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d29a:	601a      	str	r2, [r3, #0]
 800d29c:	f3bf 8f4f 	dsb	sy
 800d2a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d2a4:	f002 f96a 	bl	800f57c <vPortExitCritical>
				return pdPASS;
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	e098      	b.n	800d3de <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d112      	bne.n	800d2d8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d00b      	beq.n	800d2d0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800d2b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2bc:	f383 8811 	msr	BASEPRI, r3
 800d2c0:	f3bf 8f6f 	isb	sy
 800d2c4:	f3bf 8f4f 	dsb	sy
 800d2c8:	617b      	str	r3, [r7, #20]
}
 800d2ca:	bf00      	nop
 800d2cc:	bf00      	nop
 800d2ce:	e7fd      	b.n	800d2cc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d2d0:	f002 f954 	bl	800f57c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	e082      	b.n	800d3de <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d2d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d106      	bne.n	800d2ec <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d2de:	f107 030c 	add.w	r3, r7, #12
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	f001 f854 	bl	800e390 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d2ec:	f002 f946 	bl	800f57c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d2f0:	f000 fdaa 	bl	800de48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d2f4:	f002 f910 	bl	800f518 <vPortEnterCritical>
 800d2f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d2fe:	b25b      	sxtb	r3, r3
 800d300:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d304:	d103      	bne.n	800d30e <xQueueSemaphoreTake+0x142>
 800d306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d308:	2200      	movs	r2, #0
 800d30a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d30e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d310:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d314:	b25b      	sxtb	r3, r3
 800d316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d31a:	d103      	bne.n	800d324 <xQueueSemaphoreTake+0x158>
 800d31c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d31e:	2200      	movs	r2, #0
 800d320:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d324:	f002 f92a 	bl	800f57c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d328:	463a      	mov	r2, r7
 800d32a:	f107 030c 	add.w	r3, r7, #12
 800d32e:	4611      	mov	r1, r2
 800d330:	4618      	mov	r0, r3
 800d332:	f001 f843 	bl	800e3bc <xTaskCheckForTimeOut>
 800d336:	4603      	mov	r3, r0
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d132      	bne.n	800d3a2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d33c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d33e:	f000 f9f5 	bl	800d72c <prvIsQueueEmpty>
 800d342:	4603      	mov	r3, r0
 800d344:	2b00      	cmp	r3, #0
 800d346:	d026      	beq.n	800d396 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d109      	bne.n	800d364 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800d350:	f002 f8e2 	bl	800f518 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d356:	689b      	ldr	r3, [r3, #8]
 800d358:	4618      	mov	r0, r3
 800d35a:	f001 f9a9 	bl	800e6b0 <xTaskPriorityInherit>
 800d35e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800d360:	f002 f90c 	bl	800f57c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d366:	3324      	adds	r3, #36	@ 0x24
 800d368:	683a      	ldr	r2, [r7, #0]
 800d36a:	4611      	mov	r1, r2
 800d36c:	4618      	mov	r0, r3
 800d36e:	f000 ff59 	bl	800e224 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d372:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d374:	f000 f988 	bl	800d688 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d378:	f000 fd74 	bl	800de64 <xTaskResumeAll>
 800d37c:	4603      	mov	r3, r0
 800d37e:	2b00      	cmp	r3, #0
 800d380:	f47f af67 	bne.w	800d252 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800d384:	4b18      	ldr	r3, [pc, #96]	@ (800d3e8 <xQueueSemaphoreTake+0x21c>)
 800d386:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d38a:	601a      	str	r2, [r3, #0]
 800d38c:	f3bf 8f4f 	dsb	sy
 800d390:	f3bf 8f6f 	isb	sy
 800d394:	e75d      	b.n	800d252 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d396:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d398:	f000 f976 	bl	800d688 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d39c:	f000 fd62 	bl	800de64 <xTaskResumeAll>
 800d3a0:	e757      	b.n	800d252 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d3a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d3a4:	f000 f970 	bl	800d688 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d3a8:	f000 fd5c 	bl	800de64 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d3ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d3ae:	f000 f9bd 	bl	800d72c <prvIsQueueEmpty>
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	f43f af4c 	beq.w	800d252 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d3ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d00d      	beq.n	800d3dc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800d3c0:	f002 f8aa 	bl	800f518 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d3c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d3c6:	f000 f8b7 	bl	800d538 <prvGetDisinheritPriorityAfterTimeout>
 800d3ca:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d3cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3ce:	689b      	ldr	r3, [r3, #8]
 800d3d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	f001 fa44 	bl	800e860 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d3d8:	f002 f8d0 	bl	800f57c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d3dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d3de:	4618      	mov	r0, r3
 800d3e0:	3738      	adds	r7, #56	@ 0x38
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	bd80      	pop	{r7, pc}
 800d3e6:	bf00      	nop
 800d3e8:	e000ed04 	.word	0xe000ed04

0800d3ec <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b08e      	sub	sp, #56	@ 0x38
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	60f8      	str	r0, [r7, #12]
 800d3f4:	60b9      	str	r1, [r7, #8]
 800d3f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d3fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d10b      	bne.n	800d41a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800d402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d406:	f383 8811 	msr	BASEPRI, r3
 800d40a:	f3bf 8f6f 	isb	sy
 800d40e:	f3bf 8f4f 	dsb	sy
 800d412:	623b      	str	r3, [r7, #32]
}
 800d414:	bf00      	nop
 800d416:	bf00      	nop
 800d418:	e7fd      	b.n	800d416 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d103      	bne.n	800d428 <xQueueReceiveFromISR+0x3c>
 800d420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d424:	2b00      	cmp	r3, #0
 800d426:	d101      	bne.n	800d42c <xQueueReceiveFromISR+0x40>
 800d428:	2301      	movs	r3, #1
 800d42a:	e000      	b.n	800d42e <xQueueReceiveFromISR+0x42>
 800d42c:	2300      	movs	r3, #0
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d10b      	bne.n	800d44a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800d432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d436:	f383 8811 	msr	BASEPRI, r3
 800d43a:	f3bf 8f6f 	isb	sy
 800d43e:	f3bf 8f4f 	dsb	sy
 800d442:	61fb      	str	r3, [r7, #28]
}
 800d444:	bf00      	nop
 800d446:	bf00      	nop
 800d448:	e7fd      	b.n	800d446 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d44a:	f002 f945 	bl	800f6d8 <vPortValidateInterruptPriority>
	__asm volatile
 800d44e:	f3ef 8211 	mrs	r2, BASEPRI
 800d452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d456:	f383 8811 	msr	BASEPRI, r3
 800d45a:	f3bf 8f6f 	isb	sy
 800d45e:	f3bf 8f4f 	dsb	sy
 800d462:	61ba      	str	r2, [r7, #24]
 800d464:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d466:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d468:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d46a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d46c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d46e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d472:	2b00      	cmp	r3, #0
 800d474:	d02f      	beq.n	800d4d6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d478:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d47c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d480:	68b9      	ldr	r1, [r7, #8]
 800d482:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d484:	f000 f8da 	bl	800d63c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d48a:	1e5a      	subs	r2, r3, #1
 800d48c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d48e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d490:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d494:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d498:	d112      	bne.n	800d4c0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d49c:	691b      	ldr	r3, [r3, #16]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d016      	beq.n	800d4d0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4a4:	3310      	adds	r3, #16
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f000 ff0e 	bl	800e2c8 <xTaskRemoveFromEventList>
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d00e      	beq.n	800d4d0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d00b      	beq.n	800d4d0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	2201      	movs	r2, #1
 800d4bc:	601a      	str	r2, [r3, #0]
 800d4be:	e007      	b.n	800d4d0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d4c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d4c4:	3301      	adds	r3, #1
 800d4c6:	b2db      	uxtb	r3, r3
 800d4c8:	b25a      	sxtb	r2, r3
 800d4ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4d4:	e001      	b.n	800d4da <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4dc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d4de:	693b      	ldr	r3, [r7, #16]
 800d4e0:	f383 8811 	msr	BASEPRI, r3
}
 800d4e4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d4e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	3738      	adds	r7, #56	@ 0x38
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	bd80      	pop	{r7, pc}

0800d4f0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b084      	sub	sp, #16
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d10b      	bne.n	800d51a <vQueueDelete+0x2a>
	__asm volatile
 800d502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d506:	f383 8811 	msr	BASEPRI, r3
 800d50a:	f3bf 8f6f 	isb	sy
 800d50e:	f3bf 8f4f 	dsb	sy
 800d512:	60bb      	str	r3, [r7, #8]
}
 800d514:	bf00      	nop
 800d516:	bf00      	nop
 800d518:	e7fd      	b.n	800d516 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800d51a:	68f8      	ldr	r0, [r7, #12]
 800d51c:	f000 f95e 	bl	800d7dc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800d526:	2b00      	cmp	r3, #0
 800d528:	d102      	bne.n	800d530 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800d52a:	68f8      	ldr	r0, [r7, #12]
 800d52c:	f002 f9e4 	bl	800f8f8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800d530:	bf00      	nop
 800d532:	3710      	adds	r7, #16
 800d534:	46bd      	mov	sp, r7
 800d536:	bd80      	pop	{r7, pc}

0800d538 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d538:	b480      	push	{r7}
 800d53a:	b085      	sub	sp, #20
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d544:	2b00      	cmp	r3, #0
 800d546:	d006      	beq.n	800d556 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800d552:	60fb      	str	r3, [r7, #12]
 800d554:	e001      	b.n	800d55a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d556:	2300      	movs	r3, #0
 800d558:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d55a:	68fb      	ldr	r3, [r7, #12]
	}
 800d55c:	4618      	mov	r0, r3
 800d55e:	3714      	adds	r7, #20
 800d560:	46bd      	mov	sp, r7
 800d562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d566:	4770      	bx	lr

0800d568 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b086      	sub	sp, #24
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	60f8      	str	r0, [r7, #12]
 800d570:	60b9      	str	r1, [r7, #8]
 800d572:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d574:	2300      	movs	r3, #0
 800d576:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d57c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d582:	2b00      	cmp	r3, #0
 800d584:	d10d      	bne.n	800d5a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d14d      	bne.n	800d62a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	689b      	ldr	r3, [r3, #8]
 800d592:	4618      	mov	r0, r3
 800d594:	f001 f8f4 	bl	800e780 <xTaskPriorityDisinherit>
 800d598:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	2200      	movs	r2, #0
 800d59e:	609a      	str	r2, [r3, #8]
 800d5a0:	e043      	b.n	800d62a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d119      	bne.n	800d5dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	6858      	ldr	r0, [r3, #4]
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5b0:	461a      	mov	r2, r3
 800d5b2:	68b9      	ldr	r1, [r7, #8]
 800d5b4:	f00d fa8f 	bl	801aad6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	685a      	ldr	r2, [r3, #4]
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5c0:	441a      	add	r2, r3
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	685a      	ldr	r2, [r3, #4]
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	689b      	ldr	r3, [r3, #8]
 800d5ce:	429a      	cmp	r2, r3
 800d5d0:	d32b      	bcc.n	800d62a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	681a      	ldr	r2, [r3, #0]
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	605a      	str	r2, [r3, #4]
 800d5da:	e026      	b.n	800d62a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	68d8      	ldr	r0, [r3, #12]
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5e4:	461a      	mov	r2, r3
 800d5e6:	68b9      	ldr	r1, [r7, #8]
 800d5e8:	f00d fa75 	bl	801aad6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	68da      	ldr	r2, [r3, #12]
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5f4:	425b      	negs	r3, r3
 800d5f6:	441a      	add	r2, r3
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	68da      	ldr	r2, [r3, #12]
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	429a      	cmp	r2, r3
 800d606:	d207      	bcs.n	800d618 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	689a      	ldr	r2, [r3, #8]
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d610:	425b      	negs	r3, r3
 800d612:	441a      	add	r2, r3
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2b02      	cmp	r3, #2
 800d61c:	d105      	bne.n	800d62a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d61e:	693b      	ldr	r3, [r7, #16]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d002      	beq.n	800d62a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d624:	693b      	ldr	r3, [r7, #16]
 800d626:	3b01      	subs	r3, #1
 800d628:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d62a:	693b      	ldr	r3, [r7, #16]
 800d62c:	1c5a      	adds	r2, r3, #1
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d632:	697b      	ldr	r3, [r7, #20]
}
 800d634:	4618      	mov	r0, r3
 800d636:	3718      	adds	r7, #24
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}

0800d63c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b082      	sub	sp, #8
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
 800d644:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d018      	beq.n	800d680 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	68da      	ldr	r2, [r3, #12]
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d656:	441a      	add	r2, r3
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	68da      	ldr	r2, [r3, #12]
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	689b      	ldr	r3, [r3, #8]
 800d664:	429a      	cmp	r2, r3
 800d666:	d303      	bcc.n	800d670 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	681a      	ldr	r2, [r3, #0]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	68d9      	ldr	r1, [r3, #12]
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d678:	461a      	mov	r2, r3
 800d67a:	6838      	ldr	r0, [r7, #0]
 800d67c:	f00d fa2b 	bl	801aad6 <memcpy>
	}
}
 800d680:	bf00      	nop
 800d682:	3708      	adds	r7, #8
 800d684:	46bd      	mov	sp, r7
 800d686:	bd80      	pop	{r7, pc}

0800d688 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	b084      	sub	sp, #16
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d690:	f001 ff42 	bl	800f518 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d69a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d69c:	e011      	b.n	800d6c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d012      	beq.n	800d6cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	3324      	adds	r3, #36	@ 0x24
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f000 fe0c 	bl	800e2c8 <xTaskRemoveFromEventList>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d001      	beq.n	800d6ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d6b6:	f000 fee5 	bl	800e484 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d6ba:	7bfb      	ldrb	r3, [r7, #15]
 800d6bc:	3b01      	subs	r3, #1
 800d6be:	b2db      	uxtb	r3, r3
 800d6c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d6c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	dce9      	bgt.n	800d69e <prvUnlockQueue+0x16>
 800d6ca:	e000      	b.n	800d6ce <prvUnlockQueue+0x46>
					break;
 800d6cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	22ff      	movs	r2, #255	@ 0xff
 800d6d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d6d6:	f001 ff51 	bl	800f57c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d6da:	f001 ff1d 	bl	800f518 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d6e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d6e6:	e011      	b.n	800d70c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	691b      	ldr	r3, [r3, #16]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d012      	beq.n	800d716 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	3310      	adds	r3, #16
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	f000 fde7 	bl	800e2c8 <xTaskRemoveFromEventList>
 800d6fa:	4603      	mov	r3, r0
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d001      	beq.n	800d704 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d700:	f000 fec0 	bl	800e484 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d704:	7bbb      	ldrb	r3, [r7, #14]
 800d706:	3b01      	subs	r3, #1
 800d708:	b2db      	uxtb	r3, r3
 800d70a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d70c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d710:	2b00      	cmp	r3, #0
 800d712:	dce9      	bgt.n	800d6e8 <prvUnlockQueue+0x60>
 800d714:	e000      	b.n	800d718 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d716:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	22ff      	movs	r2, #255	@ 0xff
 800d71c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d720:	f001 ff2c 	bl	800f57c <vPortExitCritical>
}
 800d724:	bf00      	nop
 800d726:	3710      	adds	r7, #16
 800d728:	46bd      	mov	sp, r7
 800d72a:	bd80      	pop	{r7, pc}

0800d72c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b084      	sub	sp, #16
 800d730:	af00      	add	r7, sp, #0
 800d732:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d734:	f001 fef0 	bl	800f518 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d102      	bne.n	800d746 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d740:	2301      	movs	r3, #1
 800d742:	60fb      	str	r3, [r7, #12]
 800d744:	e001      	b.n	800d74a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d746:	2300      	movs	r3, #0
 800d748:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d74a:	f001 ff17 	bl	800f57c <vPortExitCritical>

	return xReturn;
 800d74e:	68fb      	ldr	r3, [r7, #12]
}
 800d750:	4618      	mov	r0, r3
 800d752:	3710      	adds	r7, #16
 800d754:	46bd      	mov	sp, r7
 800d756:	bd80      	pop	{r7, pc}

0800d758 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d758:	b580      	push	{r7, lr}
 800d75a:	b084      	sub	sp, #16
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d760:	f001 feda 	bl	800f518 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d76c:	429a      	cmp	r2, r3
 800d76e:	d102      	bne.n	800d776 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d770:	2301      	movs	r3, #1
 800d772:	60fb      	str	r3, [r7, #12]
 800d774:	e001      	b.n	800d77a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d776:	2300      	movs	r3, #0
 800d778:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d77a:	f001 feff 	bl	800f57c <vPortExitCritical>

	return xReturn;
 800d77e:	68fb      	ldr	r3, [r7, #12]
}
 800d780:	4618      	mov	r0, r3
 800d782:	3710      	adds	r7, #16
 800d784:	46bd      	mov	sp, r7
 800d786:	bd80      	pop	{r7, pc}

0800d788 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d788:	b480      	push	{r7}
 800d78a:	b085      	sub	sp, #20
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
 800d790:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d792:	2300      	movs	r3, #0
 800d794:	60fb      	str	r3, [r7, #12]
 800d796:	e014      	b.n	800d7c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d798:	4a0f      	ldr	r2, [pc, #60]	@ (800d7d8 <vQueueAddToRegistry+0x50>)
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d10b      	bne.n	800d7bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d7a4:	490c      	ldr	r1, [pc, #48]	@ (800d7d8 <vQueueAddToRegistry+0x50>)
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	683a      	ldr	r2, [r7, #0]
 800d7aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d7ae:	4a0a      	ldr	r2, [pc, #40]	@ (800d7d8 <vQueueAddToRegistry+0x50>)
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	00db      	lsls	r3, r3, #3
 800d7b4:	4413      	add	r3, r2
 800d7b6:	687a      	ldr	r2, [r7, #4]
 800d7b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d7ba:	e006      	b.n	800d7ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	3301      	adds	r3, #1
 800d7c0:	60fb      	str	r3, [r7, #12]
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	2b07      	cmp	r3, #7
 800d7c6:	d9e7      	bls.n	800d798 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d7c8:	bf00      	nop
 800d7ca:	bf00      	nop
 800d7cc:	3714      	adds	r7, #20
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d4:	4770      	bx	lr
 800d7d6:	bf00      	nop
 800d7d8:	2400619c 	.word	0x2400619c

0800d7dc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800d7dc:	b480      	push	{r7}
 800d7de:	b085      	sub	sp, #20
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	60fb      	str	r3, [r7, #12]
 800d7e8:	e016      	b.n	800d818 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800d7ea:	4a10      	ldr	r2, [pc, #64]	@ (800d82c <vQueueUnregisterQueue+0x50>)
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	00db      	lsls	r3, r3, #3
 800d7f0:	4413      	add	r3, r2
 800d7f2:	685b      	ldr	r3, [r3, #4]
 800d7f4:	687a      	ldr	r2, [r7, #4]
 800d7f6:	429a      	cmp	r2, r3
 800d7f8:	d10b      	bne.n	800d812 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800d7fa:	4a0c      	ldr	r2, [pc, #48]	@ (800d82c <vQueueUnregisterQueue+0x50>)
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	2100      	movs	r1, #0
 800d800:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800d804:	4a09      	ldr	r2, [pc, #36]	@ (800d82c <vQueueUnregisterQueue+0x50>)
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	00db      	lsls	r3, r3, #3
 800d80a:	4413      	add	r3, r2
 800d80c:	2200      	movs	r2, #0
 800d80e:	605a      	str	r2, [r3, #4]
				break;
 800d810:	e006      	b.n	800d820 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	3301      	adds	r3, #1
 800d816:	60fb      	str	r3, [r7, #12]
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	2b07      	cmp	r3, #7
 800d81c:	d9e5      	bls.n	800d7ea <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800d81e:	bf00      	nop
 800d820:	bf00      	nop
 800d822:	3714      	adds	r7, #20
 800d824:	46bd      	mov	sp, r7
 800d826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82a:	4770      	bx	lr
 800d82c:	2400619c 	.word	0x2400619c

0800d830 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d830:	b580      	push	{r7, lr}
 800d832:	b086      	sub	sp, #24
 800d834:	af00      	add	r7, sp, #0
 800d836:	60f8      	str	r0, [r7, #12]
 800d838:	60b9      	str	r1, [r7, #8]
 800d83a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d840:	f001 fe6a 	bl	800f518 <vPortEnterCritical>
 800d844:	697b      	ldr	r3, [r7, #20]
 800d846:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d84a:	b25b      	sxtb	r3, r3
 800d84c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d850:	d103      	bne.n	800d85a <vQueueWaitForMessageRestricted+0x2a>
 800d852:	697b      	ldr	r3, [r7, #20]
 800d854:	2200      	movs	r2, #0
 800d856:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d85a:	697b      	ldr	r3, [r7, #20]
 800d85c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d860:	b25b      	sxtb	r3, r3
 800d862:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d866:	d103      	bne.n	800d870 <vQueueWaitForMessageRestricted+0x40>
 800d868:	697b      	ldr	r3, [r7, #20]
 800d86a:	2200      	movs	r2, #0
 800d86c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d870:	f001 fe84 	bl	800f57c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d874:	697b      	ldr	r3, [r7, #20]
 800d876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d106      	bne.n	800d88a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d87c:	697b      	ldr	r3, [r7, #20]
 800d87e:	3324      	adds	r3, #36	@ 0x24
 800d880:	687a      	ldr	r2, [r7, #4]
 800d882:	68b9      	ldr	r1, [r7, #8]
 800d884:	4618      	mov	r0, r3
 800d886:	f000 fcf3 	bl	800e270 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d88a:	6978      	ldr	r0, [r7, #20]
 800d88c:	f7ff fefc 	bl	800d688 <prvUnlockQueue>
	}
 800d890:	bf00      	nop
 800d892:	3718      	adds	r7, #24
 800d894:	46bd      	mov	sp, r7
 800d896:	bd80      	pop	{r7, pc}

0800d898 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b08e      	sub	sp, #56	@ 0x38
 800d89c:	af04      	add	r7, sp, #16
 800d89e:	60f8      	str	r0, [r7, #12]
 800d8a0:	60b9      	str	r1, [r7, #8]
 800d8a2:	607a      	str	r2, [r7, #4]
 800d8a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d8a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d10b      	bne.n	800d8c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800d8ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8b0:	f383 8811 	msr	BASEPRI, r3
 800d8b4:	f3bf 8f6f 	isb	sy
 800d8b8:	f3bf 8f4f 	dsb	sy
 800d8bc:	623b      	str	r3, [r7, #32]
}
 800d8be:	bf00      	nop
 800d8c0:	bf00      	nop
 800d8c2:	e7fd      	b.n	800d8c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d10b      	bne.n	800d8e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800d8ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8ce:	f383 8811 	msr	BASEPRI, r3
 800d8d2:	f3bf 8f6f 	isb	sy
 800d8d6:	f3bf 8f4f 	dsb	sy
 800d8da:	61fb      	str	r3, [r7, #28]
}
 800d8dc:	bf00      	nop
 800d8de:	bf00      	nop
 800d8e0:	e7fd      	b.n	800d8de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d8e2:	23a8      	movs	r3, #168	@ 0xa8
 800d8e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d8e6:	693b      	ldr	r3, [r7, #16]
 800d8e8:	2ba8      	cmp	r3, #168	@ 0xa8
 800d8ea:	d00b      	beq.n	800d904 <xTaskCreateStatic+0x6c>
	__asm volatile
 800d8ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8f0:	f383 8811 	msr	BASEPRI, r3
 800d8f4:	f3bf 8f6f 	isb	sy
 800d8f8:	f3bf 8f4f 	dsb	sy
 800d8fc:	61bb      	str	r3, [r7, #24]
}
 800d8fe:	bf00      	nop
 800d900:	bf00      	nop
 800d902:	e7fd      	b.n	800d900 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d904:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d01e      	beq.n	800d94a <xTaskCreateStatic+0xb2>
 800d90c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d01b      	beq.n	800d94a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d914:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d918:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d91a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d91e:	2202      	movs	r2, #2
 800d920:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d924:	2300      	movs	r3, #0
 800d926:	9303      	str	r3, [sp, #12]
 800d928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d92a:	9302      	str	r3, [sp, #8]
 800d92c:	f107 0314 	add.w	r3, r7, #20
 800d930:	9301      	str	r3, [sp, #4]
 800d932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d934:	9300      	str	r3, [sp, #0]
 800d936:	683b      	ldr	r3, [r7, #0]
 800d938:	687a      	ldr	r2, [r7, #4]
 800d93a:	68b9      	ldr	r1, [r7, #8]
 800d93c:	68f8      	ldr	r0, [r7, #12]
 800d93e:	f000 f851 	bl	800d9e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d942:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d944:	f000 f8f6 	bl	800db34 <prvAddNewTaskToReadyList>
 800d948:	e001      	b.n	800d94e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d94a:	2300      	movs	r3, #0
 800d94c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d94e:	697b      	ldr	r3, [r7, #20]
	}
 800d950:	4618      	mov	r0, r3
 800d952:	3728      	adds	r7, #40	@ 0x28
 800d954:	46bd      	mov	sp, r7
 800d956:	bd80      	pop	{r7, pc}

0800d958 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b08c      	sub	sp, #48	@ 0x30
 800d95c:	af04      	add	r7, sp, #16
 800d95e:	60f8      	str	r0, [r7, #12]
 800d960:	60b9      	str	r1, [r7, #8]
 800d962:	603b      	str	r3, [r7, #0]
 800d964:	4613      	mov	r3, r2
 800d966:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d968:	88fb      	ldrh	r3, [r7, #6]
 800d96a:	009b      	lsls	r3, r3, #2
 800d96c:	4618      	mov	r0, r3
 800d96e:	f001 fef5 	bl	800f75c <pvPortMalloc>
 800d972:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d974:	697b      	ldr	r3, [r7, #20]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d00e      	beq.n	800d998 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d97a:	20a8      	movs	r0, #168	@ 0xa8
 800d97c:	f001 feee 	bl	800f75c <pvPortMalloc>
 800d980:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d982:	69fb      	ldr	r3, [r7, #28]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d003      	beq.n	800d990 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d988:	69fb      	ldr	r3, [r7, #28]
 800d98a:	697a      	ldr	r2, [r7, #20]
 800d98c:	631a      	str	r2, [r3, #48]	@ 0x30
 800d98e:	e005      	b.n	800d99c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d990:	6978      	ldr	r0, [r7, #20]
 800d992:	f001 ffb1 	bl	800f8f8 <vPortFree>
 800d996:	e001      	b.n	800d99c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d998:	2300      	movs	r3, #0
 800d99a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d99c:	69fb      	ldr	r3, [r7, #28]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d017      	beq.n	800d9d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d9a2:	69fb      	ldr	r3, [r7, #28]
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d9aa:	88fa      	ldrh	r2, [r7, #6]
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	9303      	str	r3, [sp, #12]
 800d9b0:	69fb      	ldr	r3, [r7, #28]
 800d9b2:	9302      	str	r3, [sp, #8]
 800d9b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9b6:	9301      	str	r3, [sp, #4]
 800d9b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9ba:	9300      	str	r3, [sp, #0]
 800d9bc:	683b      	ldr	r3, [r7, #0]
 800d9be:	68b9      	ldr	r1, [r7, #8]
 800d9c0:	68f8      	ldr	r0, [r7, #12]
 800d9c2:	f000 f80f 	bl	800d9e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d9c6:	69f8      	ldr	r0, [r7, #28]
 800d9c8:	f000 f8b4 	bl	800db34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d9cc:	2301      	movs	r3, #1
 800d9ce:	61bb      	str	r3, [r7, #24]
 800d9d0:	e002      	b.n	800d9d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d9d2:	f04f 33ff 	mov.w	r3, #4294967295
 800d9d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d9d8:	69bb      	ldr	r3, [r7, #24]
	}
 800d9da:	4618      	mov	r0, r3
 800d9dc:	3720      	adds	r7, #32
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	bd80      	pop	{r7, pc}
	...

0800d9e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d9e4:	b580      	push	{r7, lr}
 800d9e6:	b088      	sub	sp, #32
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	60f8      	str	r0, [r7, #12]
 800d9ec:	60b9      	str	r1, [r7, #8]
 800d9ee:	607a      	str	r2, [r7, #4]
 800d9f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9f4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	009b      	lsls	r3, r3, #2
 800d9fa:	461a      	mov	r2, r3
 800d9fc:	21a5      	movs	r1, #165	@ 0xa5
 800d9fe:	f00c ff96 	bl	801a92e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800da02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800da06:	6879      	ldr	r1, [r7, #4]
 800da08:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800da0c:	440b      	add	r3, r1
 800da0e:	009b      	lsls	r3, r3, #2
 800da10:	4413      	add	r3, r2
 800da12:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800da14:	69bb      	ldr	r3, [r7, #24]
 800da16:	f023 0307 	bic.w	r3, r3, #7
 800da1a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800da1c:	69bb      	ldr	r3, [r7, #24]
 800da1e:	f003 0307 	and.w	r3, r3, #7
 800da22:	2b00      	cmp	r3, #0
 800da24:	d00b      	beq.n	800da3e <prvInitialiseNewTask+0x5a>
	__asm volatile
 800da26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da2a:	f383 8811 	msr	BASEPRI, r3
 800da2e:	f3bf 8f6f 	isb	sy
 800da32:	f3bf 8f4f 	dsb	sy
 800da36:	617b      	str	r3, [r7, #20]
}
 800da38:	bf00      	nop
 800da3a:	bf00      	nop
 800da3c:	e7fd      	b.n	800da3a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800da3e:	68bb      	ldr	r3, [r7, #8]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d01f      	beq.n	800da84 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800da44:	2300      	movs	r3, #0
 800da46:	61fb      	str	r3, [r7, #28]
 800da48:	e012      	b.n	800da70 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800da4a:	68ba      	ldr	r2, [r7, #8]
 800da4c:	69fb      	ldr	r3, [r7, #28]
 800da4e:	4413      	add	r3, r2
 800da50:	7819      	ldrb	r1, [r3, #0]
 800da52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da54:	69fb      	ldr	r3, [r7, #28]
 800da56:	4413      	add	r3, r2
 800da58:	3334      	adds	r3, #52	@ 0x34
 800da5a:	460a      	mov	r2, r1
 800da5c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800da5e:	68ba      	ldr	r2, [r7, #8]
 800da60:	69fb      	ldr	r3, [r7, #28]
 800da62:	4413      	add	r3, r2
 800da64:	781b      	ldrb	r3, [r3, #0]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d006      	beq.n	800da78 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800da6a:	69fb      	ldr	r3, [r7, #28]
 800da6c:	3301      	adds	r3, #1
 800da6e:	61fb      	str	r3, [r7, #28]
 800da70:	69fb      	ldr	r3, [r7, #28]
 800da72:	2b0f      	cmp	r3, #15
 800da74:	d9e9      	bls.n	800da4a <prvInitialiseNewTask+0x66>
 800da76:	e000      	b.n	800da7a <prvInitialiseNewTask+0x96>
			{
				break;
 800da78:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800da7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da7c:	2200      	movs	r2, #0
 800da7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800da82:	e003      	b.n	800da8c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800da84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da86:	2200      	movs	r2, #0
 800da88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800da8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da8e:	2b37      	cmp	r3, #55	@ 0x37
 800da90:	d901      	bls.n	800da96 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800da92:	2337      	movs	r3, #55	@ 0x37
 800da94:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800da96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da9a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800da9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800daa0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800daa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daa4:	2200      	movs	r2, #0
 800daa6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800daa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daaa:	3304      	adds	r3, #4
 800daac:	4618      	mov	r0, r3
 800daae:	f7fe fd7b 	bl	800c5a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800dab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dab4:	3318      	adds	r3, #24
 800dab6:	4618      	mov	r0, r3
 800dab8:	f7fe fd76 	bl	800c5a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800dabc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dabe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dac0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dac4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800dac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800dacc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dace:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dad0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800dad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dad4:	2200      	movs	r2, #0
 800dad6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800dada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dadc:	2200      	movs	r2, #0
 800dade:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800dae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dae4:	3354      	adds	r3, #84	@ 0x54
 800dae6:	224c      	movs	r2, #76	@ 0x4c
 800dae8:	2100      	movs	r1, #0
 800daea:	4618      	mov	r0, r3
 800daec:	f00c ff1f 	bl	801a92e <memset>
 800daf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daf2:	4a0d      	ldr	r2, [pc, #52]	@ (800db28 <prvInitialiseNewTask+0x144>)
 800daf4:	659a      	str	r2, [r3, #88]	@ 0x58
 800daf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daf8:	4a0c      	ldr	r2, [pc, #48]	@ (800db2c <prvInitialiseNewTask+0x148>)
 800dafa:	65da      	str	r2, [r3, #92]	@ 0x5c
 800dafc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dafe:	4a0c      	ldr	r2, [pc, #48]	@ (800db30 <prvInitialiseNewTask+0x14c>)
 800db00:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800db02:	683a      	ldr	r2, [r7, #0]
 800db04:	68f9      	ldr	r1, [r7, #12]
 800db06:	69b8      	ldr	r0, [r7, #24]
 800db08:	f001 fbd2 	bl	800f2b0 <pxPortInitialiseStack>
 800db0c:	4602      	mov	r2, r0
 800db0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db10:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800db12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db14:	2b00      	cmp	r3, #0
 800db16:	d002      	beq.n	800db1e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800db18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800db1e:	bf00      	nop
 800db20:	3720      	adds	r7, #32
 800db22:	46bd      	mov	sp, r7
 800db24:	bd80      	pop	{r7, pc}
 800db26:	bf00      	nop
 800db28:	24014cdc 	.word	0x24014cdc
 800db2c:	24014d44 	.word	0x24014d44
 800db30:	24014dac 	.word	0x24014dac

0800db34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800db34:	b580      	push	{r7, lr}
 800db36:	b082      	sub	sp, #8
 800db38:	af00      	add	r7, sp, #0
 800db3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800db3c:	f001 fcec 	bl	800f518 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800db40:	4b2d      	ldr	r3, [pc, #180]	@ (800dbf8 <prvAddNewTaskToReadyList+0xc4>)
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	3301      	adds	r3, #1
 800db46:	4a2c      	ldr	r2, [pc, #176]	@ (800dbf8 <prvAddNewTaskToReadyList+0xc4>)
 800db48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800db4a:	4b2c      	ldr	r3, [pc, #176]	@ (800dbfc <prvAddNewTaskToReadyList+0xc8>)
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d109      	bne.n	800db66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800db52:	4a2a      	ldr	r2, [pc, #168]	@ (800dbfc <prvAddNewTaskToReadyList+0xc8>)
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800db58:	4b27      	ldr	r3, [pc, #156]	@ (800dbf8 <prvAddNewTaskToReadyList+0xc4>)
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	2b01      	cmp	r3, #1
 800db5e:	d110      	bne.n	800db82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800db60:	f000 fcb4 	bl	800e4cc <prvInitialiseTaskLists>
 800db64:	e00d      	b.n	800db82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800db66:	4b26      	ldr	r3, [pc, #152]	@ (800dc00 <prvAddNewTaskToReadyList+0xcc>)
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d109      	bne.n	800db82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800db6e:	4b23      	ldr	r3, [pc, #140]	@ (800dbfc <prvAddNewTaskToReadyList+0xc8>)
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db78:	429a      	cmp	r2, r3
 800db7a:	d802      	bhi.n	800db82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800db7c:	4a1f      	ldr	r2, [pc, #124]	@ (800dbfc <prvAddNewTaskToReadyList+0xc8>)
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800db82:	4b20      	ldr	r3, [pc, #128]	@ (800dc04 <prvAddNewTaskToReadyList+0xd0>)
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	3301      	adds	r3, #1
 800db88:	4a1e      	ldr	r2, [pc, #120]	@ (800dc04 <prvAddNewTaskToReadyList+0xd0>)
 800db8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800db8c:	4b1d      	ldr	r3, [pc, #116]	@ (800dc04 <prvAddNewTaskToReadyList+0xd0>)
 800db8e:	681a      	ldr	r2, [r3, #0]
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db98:	4b1b      	ldr	r3, [pc, #108]	@ (800dc08 <prvAddNewTaskToReadyList+0xd4>)
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	429a      	cmp	r2, r3
 800db9e:	d903      	bls.n	800dba8 <prvAddNewTaskToReadyList+0x74>
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dba4:	4a18      	ldr	r2, [pc, #96]	@ (800dc08 <prvAddNewTaskToReadyList+0xd4>)
 800dba6:	6013      	str	r3, [r2, #0]
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbac:	4613      	mov	r3, r2
 800dbae:	009b      	lsls	r3, r3, #2
 800dbb0:	4413      	add	r3, r2
 800dbb2:	009b      	lsls	r3, r3, #2
 800dbb4:	4a15      	ldr	r2, [pc, #84]	@ (800dc0c <prvAddNewTaskToReadyList+0xd8>)
 800dbb6:	441a      	add	r2, r3
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	3304      	adds	r3, #4
 800dbbc:	4619      	mov	r1, r3
 800dbbe:	4610      	mov	r0, r2
 800dbc0:	f7fe fcff 	bl	800c5c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800dbc4:	f001 fcda 	bl	800f57c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800dbc8:	4b0d      	ldr	r3, [pc, #52]	@ (800dc00 <prvAddNewTaskToReadyList+0xcc>)
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d00e      	beq.n	800dbee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800dbd0:	4b0a      	ldr	r3, [pc, #40]	@ (800dbfc <prvAddNewTaskToReadyList+0xc8>)
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbda:	429a      	cmp	r2, r3
 800dbdc:	d207      	bcs.n	800dbee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800dbde:	4b0c      	ldr	r3, [pc, #48]	@ (800dc10 <prvAddNewTaskToReadyList+0xdc>)
 800dbe0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dbe4:	601a      	str	r2, [r3, #0]
 800dbe6:	f3bf 8f4f 	dsb	sy
 800dbea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dbee:	bf00      	nop
 800dbf0:	3708      	adds	r7, #8
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	bd80      	pop	{r7, pc}
 800dbf6:	bf00      	nop
 800dbf8:	240066b0 	.word	0x240066b0
 800dbfc:	240061dc 	.word	0x240061dc
 800dc00:	240066bc 	.word	0x240066bc
 800dc04:	240066cc 	.word	0x240066cc
 800dc08:	240066b8 	.word	0x240066b8
 800dc0c:	240061e0 	.word	0x240061e0
 800dc10:	e000ed04 	.word	0xe000ed04

0800dc14 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b084      	sub	sp, #16
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800dc1c:	f001 fc7c 	bl	800f518 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d102      	bne.n	800dc2c <vTaskDelete+0x18>
 800dc26:	4b2d      	ldr	r3, [pc, #180]	@ (800dcdc <vTaskDelete+0xc8>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	e000      	b.n	800dc2e <vTaskDelete+0x1a>
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	3304      	adds	r3, #4
 800dc34:	4618      	mov	r0, r3
 800dc36:	f7fe fd21 	bl	800c67c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d004      	beq.n	800dc4c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	3318      	adds	r3, #24
 800dc46:	4618      	mov	r0, r3
 800dc48:	f7fe fd18 	bl	800c67c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800dc4c:	4b24      	ldr	r3, [pc, #144]	@ (800dce0 <vTaskDelete+0xcc>)
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	3301      	adds	r3, #1
 800dc52:	4a23      	ldr	r2, [pc, #140]	@ (800dce0 <vTaskDelete+0xcc>)
 800dc54:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800dc56:	4b21      	ldr	r3, [pc, #132]	@ (800dcdc <vTaskDelete+0xc8>)
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	68fa      	ldr	r2, [r7, #12]
 800dc5c:	429a      	cmp	r2, r3
 800dc5e:	d10b      	bne.n	800dc78 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	3304      	adds	r3, #4
 800dc64:	4619      	mov	r1, r3
 800dc66:	481f      	ldr	r0, [pc, #124]	@ (800dce4 <vTaskDelete+0xd0>)
 800dc68:	f7fe fcab 	bl	800c5c2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800dc6c:	4b1e      	ldr	r3, [pc, #120]	@ (800dce8 <vTaskDelete+0xd4>)
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	3301      	adds	r3, #1
 800dc72:	4a1d      	ldr	r2, [pc, #116]	@ (800dce8 <vTaskDelete+0xd4>)
 800dc74:	6013      	str	r3, [r2, #0]
 800dc76:	e009      	b.n	800dc8c <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800dc78:	4b1c      	ldr	r3, [pc, #112]	@ (800dcec <vTaskDelete+0xd8>)
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	3b01      	subs	r3, #1
 800dc7e:	4a1b      	ldr	r2, [pc, #108]	@ (800dcec <vTaskDelete+0xd8>)
 800dc80:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800dc82:	68f8      	ldr	r0, [r7, #12]
 800dc84:	f000 fc90 	bl	800e5a8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800dc88:	f000 fcc4 	bl	800e614 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800dc8c:	f001 fc76 	bl	800f57c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800dc90:	4b17      	ldr	r3, [pc, #92]	@ (800dcf0 <vTaskDelete+0xdc>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d01c      	beq.n	800dcd2 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 800dc98:	4b10      	ldr	r3, [pc, #64]	@ (800dcdc <vTaskDelete+0xc8>)
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	68fa      	ldr	r2, [r7, #12]
 800dc9e:	429a      	cmp	r2, r3
 800dca0:	d117      	bne.n	800dcd2 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800dca2:	4b14      	ldr	r3, [pc, #80]	@ (800dcf4 <vTaskDelete+0xe0>)
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d00b      	beq.n	800dcc2 <vTaskDelete+0xae>
	__asm volatile
 800dcaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcae:	f383 8811 	msr	BASEPRI, r3
 800dcb2:	f3bf 8f6f 	isb	sy
 800dcb6:	f3bf 8f4f 	dsb	sy
 800dcba:	60bb      	str	r3, [r7, #8]
}
 800dcbc:	bf00      	nop
 800dcbe:	bf00      	nop
 800dcc0:	e7fd      	b.n	800dcbe <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800dcc2:	4b0d      	ldr	r3, [pc, #52]	@ (800dcf8 <vTaskDelete+0xe4>)
 800dcc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dcc8:	601a      	str	r2, [r3, #0]
 800dcca:	f3bf 8f4f 	dsb	sy
 800dcce:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800dcd2:	bf00      	nop
 800dcd4:	3710      	adds	r7, #16
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	bd80      	pop	{r7, pc}
 800dcda:	bf00      	nop
 800dcdc:	240061dc 	.word	0x240061dc
 800dce0:	240066cc 	.word	0x240066cc
 800dce4:	24006684 	.word	0x24006684
 800dce8:	24006698 	.word	0x24006698
 800dcec:	240066b0 	.word	0x240066b0
 800dcf0:	240066bc 	.word	0x240066bc
 800dcf4:	240066d8 	.word	0x240066d8
 800dcf8:	e000ed04 	.word	0xe000ed04

0800dcfc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b084      	sub	sp, #16
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dd04:	2300      	movs	r3, #0
 800dd06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d018      	beq.n	800dd40 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800dd0e:	4b14      	ldr	r3, [pc, #80]	@ (800dd60 <vTaskDelay+0x64>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d00b      	beq.n	800dd2e <vTaskDelay+0x32>
	__asm volatile
 800dd16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd1a:	f383 8811 	msr	BASEPRI, r3
 800dd1e:	f3bf 8f6f 	isb	sy
 800dd22:	f3bf 8f4f 	dsb	sy
 800dd26:	60bb      	str	r3, [r7, #8]
}
 800dd28:	bf00      	nop
 800dd2a:	bf00      	nop
 800dd2c:	e7fd      	b.n	800dd2a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800dd2e:	f000 f88b 	bl	800de48 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800dd32:	2100      	movs	r1, #0
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	f000 ff0d 	bl	800eb54 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800dd3a:	f000 f893 	bl	800de64 <xTaskResumeAll>
 800dd3e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d107      	bne.n	800dd56 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800dd46:	4b07      	ldr	r3, [pc, #28]	@ (800dd64 <vTaskDelay+0x68>)
 800dd48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dd4c:	601a      	str	r2, [r3, #0]
 800dd4e:	f3bf 8f4f 	dsb	sy
 800dd52:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dd56:	bf00      	nop
 800dd58:	3710      	adds	r7, #16
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	bd80      	pop	{r7, pc}
 800dd5e:	bf00      	nop
 800dd60:	240066d8 	.word	0x240066d8
 800dd64:	e000ed04 	.word	0xe000ed04

0800dd68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b08a      	sub	sp, #40	@ 0x28
 800dd6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800dd6e:	2300      	movs	r3, #0
 800dd70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800dd72:	2300      	movs	r3, #0
 800dd74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800dd76:	463a      	mov	r2, r7
 800dd78:	1d39      	adds	r1, r7, #4
 800dd7a:	f107 0308 	add.w	r3, r7, #8
 800dd7e:	4618      	mov	r0, r3
 800dd80:	f7fe fbbe 	bl	800c500 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800dd84:	6839      	ldr	r1, [r7, #0]
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	68ba      	ldr	r2, [r7, #8]
 800dd8a:	9202      	str	r2, [sp, #8]
 800dd8c:	9301      	str	r3, [sp, #4]
 800dd8e:	2300      	movs	r3, #0
 800dd90:	9300      	str	r3, [sp, #0]
 800dd92:	2300      	movs	r3, #0
 800dd94:	460a      	mov	r2, r1
 800dd96:	4924      	ldr	r1, [pc, #144]	@ (800de28 <vTaskStartScheduler+0xc0>)
 800dd98:	4824      	ldr	r0, [pc, #144]	@ (800de2c <vTaskStartScheduler+0xc4>)
 800dd9a:	f7ff fd7d 	bl	800d898 <xTaskCreateStatic>
 800dd9e:	4603      	mov	r3, r0
 800dda0:	4a23      	ldr	r2, [pc, #140]	@ (800de30 <vTaskStartScheduler+0xc8>)
 800dda2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800dda4:	4b22      	ldr	r3, [pc, #136]	@ (800de30 <vTaskStartScheduler+0xc8>)
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d002      	beq.n	800ddb2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ddac:	2301      	movs	r3, #1
 800ddae:	617b      	str	r3, [r7, #20]
 800ddb0:	e001      	b.n	800ddb6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ddb6:	697b      	ldr	r3, [r7, #20]
 800ddb8:	2b01      	cmp	r3, #1
 800ddba:	d102      	bne.n	800ddc2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ddbc:	f000 ff1e 	bl	800ebfc <xTimerCreateTimerTask>
 800ddc0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ddc2:	697b      	ldr	r3, [r7, #20]
 800ddc4:	2b01      	cmp	r3, #1
 800ddc6:	d11b      	bne.n	800de00 <vTaskStartScheduler+0x98>
	__asm volatile
 800ddc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddcc:	f383 8811 	msr	BASEPRI, r3
 800ddd0:	f3bf 8f6f 	isb	sy
 800ddd4:	f3bf 8f4f 	dsb	sy
 800ddd8:	613b      	str	r3, [r7, #16]
}
 800ddda:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800dddc:	4b15      	ldr	r3, [pc, #84]	@ (800de34 <vTaskStartScheduler+0xcc>)
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	3354      	adds	r3, #84	@ 0x54
 800dde2:	4a15      	ldr	r2, [pc, #84]	@ (800de38 <vTaskStartScheduler+0xd0>)
 800dde4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800dde6:	4b15      	ldr	r3, [pc, #84]	@ (800de3c <vTaskStartScheduler+0xd4>)
 800dde8:	f04f 32ff 	mov.w	r2, #4294967295
 800ddec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ddee:	4b14      	ldr	r3, [pc, #80]	@ (800de40 <vTaskStartScheduler+0xd8>)
 800ddf0:	2201      	movs	r2, #1
 800ddf2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ddf4:	4b13      	ldr	r3, [pc, #76]	@ (800de44 <vTaskStartScheduler+0xdc>)
 800ddf6:	2200      	movs	r2, #0
 800ddf8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ddfa:	f001 fae9 	bl	800f3d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ddfe:	e00f      	b.n	800de20 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800de00:	697b      	ldr	r3, [r7, #20]
 800de02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de06:	d10b      	bne.n	800de20 <vTaskStartScheduler+0xb8>
	__asm volatile
 800de08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de0c:	f383 8811 	msr	BASEPRI, r3
 800de10:	f3bf 8f6f 	isb	sy
 800de14:	f3bf 8f4f 	dsb	sy
 800de18:	60fb      	str	r3, [r7, #12]
}
 800de1a:	bf00      	nop
 800de1c:	bf00      	nop
 800de1e:	e7fd      	b.n	800de1c <vTaskStartScheduler+0xb4>
}
 800de20:	bf00      	nop
 800de22:	3718      	adds	r7, #24
 800de24:	46bd      	mov	sp, r7
 800de26:	bd80      	pop	{r7, pc}
 800de28:	0801b7c8 	.word	0x0801b7c8
 800de2c:	0800e49d 	.word	0x0800e49d
 800de30:	240066d4 	.word	0x240066d4
 800de34:	240061dc 	.word	0x240061dc
 800de38:	240049d0 	.word	0x240049d0
 800de3c:	240066d0 	.word	0x240066d0
 800de40:	240066bc 	.word	0x240066bc
 800de44:	240066b4 	.word	0x240066b4

0800de48 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800de48:	b480      	push	{r7}
 800de4a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800de4c:	4b04      	ldr	r3, [pc, #16]	@ (800de60 <vTaskSuspendAll+0x18>)
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	3301      	adds	r3, #1
 800de52:	4a03      	ldr	r2, [pc, #12]	@ (800de60 <vTaskSuspendAll+0x18>)
 800de54:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800de56:	bf00      	nop
 800de58:	46bd      	mov	sp, r7
 800de5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de5e:	4770      	bx	lr
 800de60:	240066d8 	.word	0x240066d8

0800de64 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800de64:	b580      	push	{r7, lr}
 800de66:	b084      	sub	sp, #16
 800de68:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800de6a:	2300      	movs	r3, #0
 800de6c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800de6e:	2300      	movs	r3, #0
 800de70:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800de72:	4b42      	ldr	r3, [pc, #264]	@ (800df7c <xTaskResumeAll+0x118>)
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	2b00      	cmp	r3, #0
 800de78:	d10b      	bne.n	800de92 <xTaskResumeAll+0x2e>
	__asm volatile
 800de7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de7e:	f383 8811 	msr	BASEPRI, r3
 800de82:	f3bf 8f6f 	isb	sy
 800de86:	f3bf 8f4f 	dsb	sy
 800de8a:	603b      	str	r3, [r7, #0]
}
 800de8c:	bf00      	nop
 800de8e:	bf00      	nop
 800de90:	e7fd      	b.n	800de8e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800de92:	f001 fb41 	bl	800f518 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800de96:	4b39      	ldr	r3, [pc, #228]	@ (800df7c <xTaskResumeAll+0x118>)
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	3b01      	subs	r3, #1
 800de9c:	4a37      	ldr	r2, [pc, #220]	@ (800df7c <xTaskResumeAll+0x118>)
 800de9e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dea0:	4b36      	ldr	r3, [pc, #216]	@ (800df7c <xTaskResumeAll+0x118>)
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d162      	bne.n	800df6e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800dea8:	4b35      	ldr	r3, [pc, #212]	@ (800df80 <xTaskResumeAll+0x11c>)
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d05e      	beq.n	800df6e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800deb0:	e02f      	b.n	800df12 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800deb2:	4b34      	ldr	r3, [pc, #208]	@ (800df84 <xTaskResumeAll+0x120>)
 800deb4:	68db      	ldr	r3, [r3, #12]
 800deb6:	68db      	ldr	r3, [r3, #12]
 800deb8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	3318      	adds	r3, #24
 800debe:	4618      	mov	r0, r3
 800dec0:	f7fe fbdc 	bl	800c67c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	3304      	adds	r3, #4
 800dec8:	4618      	mov	r0, r3
 800deca:	f7fe fbd7 	bl	800c67c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ded2:	4b2d      	ldr	r3, [pc, #180]	@ (800df88 <xTaskResumeAll+0x124>)
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	429a      	cmp	r2, r3
 800ded8:	d903      	bls.n	800dee2 <xTaskResumeAll+0x7e>
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dede:	4a2a      	ldr	r2, [pc, #168]	@ (800df88 <xTaskResumeAll+0x124>)
 800dee0:	6013      	str	r3, [r2, #0]
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dee6:	4613      	mov	r3, r2
 800dee8:	009b      	lsls	r3, r3, #2
 800deea:	4413      	add	r3, r2
 800deec:	009b      	lsls	r3, r3, #2
 800deee:	4a27      	ldr	r2, [pc, #156]	@ (800df8c <xTaskResumeAll+0x128>)
 800def0:	441a      	add	r2, r3
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	3304      	adds	r3, #4
 800def6:	4619      	mov	r1, r3
 800def8:	4610      	mov	r0, r2
 800defa:	f7fe fb62 	bl	800c5c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df02:	4b23      	ldr	r3, [pc, #140]	@ (800df90 <xTaskResumeAll+0x12c>)
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df08:	429a      	cmp	r2, r3
 800df0a:	d302      	bcc.n	800df12 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800df0c:	4b21      	ldr	r3, [pc, #132]	@ (800df94 <xTaskResumeAll+0x130>)
 800df0e:	2201      	movs	r2, #1
 800df10:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800df12:	4b1c      	ldr	r3, [pc, #112]	@ (800df84 <xTaskResumeAll+0x120>)
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d1cb      	bne.n	800deb2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d001      	beq.n	800df24 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800df20:	f000 fb78 	bl	800e614 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800df24:	4b1c      	ldr	r3, [pc, #112]	@ (800df98 <xTaskResumeAll+0x134>)
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d010      	beq.n	800df52 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800df30:	f000 f858 	bl	800dfe4 <xTaskIncrementTick>
 800df34:	4603      	mov	r3, r0
 800df36:	2b00      	cmp	r3, #0
 800df38:	d002      	beq.n	800df40 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800df3a:	4b16      	ldr	r3, [pc, #88]	@ (800df94 <xTaskResumeAll+0x130>)
 800df3c:	2201      	movs	r2, #1
 800df3e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	3b01      	subs	r3, #1
 800df44:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d1f1      	bne.n	800df30 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800df4c:	4b12      	ldr	r3, [pc, #72]	@ (800df98 <xTaskResumeAll+0x134>)
 800df4e:	2200      	movs	r2, #0
 800df50:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800df52:	4b10      	ldr	r3, [pc, #64]	@ (800df94 <xTaskResumeAll+0x130>)
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d009      	beq.n	800df6e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800df5a:	2301      	movs	r3, #1
 800df5c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800df5e:	4b0f      	ldr	r3, [pc, #60]	@ (800df9c <xTaskResumeAll+0x138>)
 800df60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df64:	601a      	str	r2, [r3, #0]
 800df66:	f3bf 8f4f 	dsb	sy
 800df6a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800df6e:	f001 fb05 	bl	800f57c <vPortExitCritical>

	return xAlreadyYielded;
 800df72:	68bb      	ldr	r3, [r7, #8]
}
 800df74:	4618      	mov	r0, r3
 800df76:	3710      	adds	r7, #16
 800df78:	46bd      	mov	sp, r7
 800df7a:	bd80      	pop	{r7, pc}
 800df7c:	240066d8 	.word	0x240066d8
 800df80:	240066b0 	.word	0x240066b0
 800df84:	24006670 	.word	0x24006670
 800df88:	240066b8 	.word	0x240066b8
 800df8c:	240061e0 	.word	0x240061e0
 800df90:	240061dc 	.word	0x240061dc
 800df94:	240066c4 	.word	0x240066c4
 800df98:	240066c0 	.word	0x240066c0
 800df9c:	e000ed04 	.word	0xe000ed04

0800dfa0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800dfa0:	b480      	push	{r7}
 800dfa2:	b083      	sub	sp, #12
 800dfa4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800dfa6:	4b05      	ldr	r3, [pc, #20]	@ (800dfbc <xTaskGetTickCount+0x1c>)
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800dfac:	687b      	ldr	r3, [r7, #4]
}
 800dfae:	4618      	mov	r0, r3
 800dfb0:	370c      	adds	r7, #12
 800dfb2:	46bd      	mov	sp, r7
 800dfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb8:	4770      	bx	lr
 800dfba:	bf00      	nop
 800dfbc:	240066b4 	.word	0x240066b4

0800dfc0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800dfc0:	b580      	push	{r7, lr}
 800dfc2:	b082      	sub	sp, #8
 800dfc4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dfc6:	f001 fb87 	bl	800f6d8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800dfca:	2300      	movs	r3, #0
 800dfcc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800dfce:	4b04      	ldr	r3, [pc, #16]	@ (800dfe0 <xTaskGetTickCountFromISR+0x20>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dfd4:	683b      	ldr	r3, [r7, #0]
}
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	3708      	adds	r7, #8
 800dfda:	46bd      	mov	sp, r7
 800dfdc:	bd80      	pop	{r7, pc}
 800dfde:	bf00      	nop
 800dfe0:	240066b4 	.word	0x240066b4

0800dfe4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	b086      	sub	sp, #24
 800dfe8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800dfea:	2300      	movs	r3, #0
 800dfec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dfee:	4b4f      	ldr	r3, [pc, #316]	@ (800e12c <xTaskIncrementTick+0x148>)
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	f040 8090 	bne.w	800e118 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800dff8:	4b4d      	ldr	r3, [pc, #308]	@ (800e130 <xTaskIncrementTick+0x14c>)
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	3301      	adds	r3, #1
 800dffe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e000:	4a4b      	ldr	r2, [pc, #300]	@ (800e130 <xTaskIncrementTick+0x14c>)
 800e002:	693b      	ldr	r3, [r7, #16]
 800e004:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e006:	693b      	ldr	r3, [r7, #16]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d121      	bne.n	800e050 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e00c:	4b49      	ldr	r3, [pc, #292]	@ (800e134 <xTaskIncrementTick+0x150>)
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	2b00      	cmp	r3, #0
 800e014:	d00b      	beq.n	800e02e <xTaskIncrementTick+0x4a>
	__asm volatile
 800e016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e01a:	f383 8811 	msr	BASEPRI, r3
 800e01e:	f3bf 8f6f 	isb	sy
 800e022:	f3bf 8f4f 	dsb	sy
 800e026:	603b      	str	r3, [r7, #0]
}
 800e028:	bf00      	nop
 800e02a:	bf00      	nop
 800e02c:	e7fd      	b.n	800e02a <xTaskIncrementTick+0x46>
 800e02e:	4b41      	ldr	r3, [pc, #260]	@ (800e134 <xTaskIncrementTick+0x150>)
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	60fb      	str	r3, [r7, #12]
 800e034:	4b40      	ldr	r3, [pc, #256]	@ (800e138 <xTaskIncrementTick+0x154>)
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	4a3e      	ldr	r2, [pc, #248]	@ (800e134 <xTaskIncrementTick+0x150>)
 800e03a:	6013      	str	r3, [r2, #0]
 800e03c:	4a3e      	ldr	r2, [pc, #248]	@ (800e138 <xTaskIncrementTick+0x154>)
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	6013      	str	r3, [r2, #0]
 800e042:	4b3e      	ldr	r3, [pc, #248]	@ (800e13c <xTaskIncrementTick+0x158>)
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	3301      	adds	r3, #1
 800e048:	4a3c      	ldr	r2, [pc, #240]	@ (800e13c <xTaskIncrementTick+0x158>)
 800e04a:	6013      	str	r3, [r2, #0]
 800e04c:	f000 fae2 	bl	800e614 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e050:	4b3b      	ldr	r3, [pc, #236]	@ (800e140 <xTaskIncrementTick+0x15c>)
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	693a      	ldr	r2, [r7, #16]
 800e056:	429a      	cmp	r2, r3
 800e058:	d349      	bcc.n	800e0ee <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e05a:	4b36      	ldr	r3, [pc, #216]	@ (800e134 <xTaskIncrementTick+0x150>)
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	2b00      	cmp	r3, #0
 800e062:	d104      	bne.n	800e06e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e064:	4b36      	ldr	r3, [pc, #216]	@ (800e140 <xTaskIncrementTick+0x15c>)
 800e066:	f04f 32ff 	mov.w	r2, #4294967295
 800e06a:	601a      	str	r2, [r3, #0]
					break;
 800e06c:	e03f      	b.n	800e0ee <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e06e:	4b31      	ldr	r3, [pc, #196]	@ (800e134 <xTaskIncrementTick+0x150>)
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	68db      	ldr	r3, [r3, #12]
 800e074:	68db      	ldr	r3, [r3, #12]
 800e076:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e078:	68bb      	ldr	r3, [r7, #8]
 800e07a:	685b      	ldr	r3, [r3, #4]
 800e07c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e07e:	693a      	ldr	r2, [r7, #16]
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	429a      	cmp	r2, r3
 800e084:	d203      	bcs.n	800e08e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e086:	4a2e      	ldr	r2, [pc, #184]	@ (800e140 <xTaskIncrementTick+0x15c>)
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e08c:	e02f      	b.n	800e0ee <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e08e:	68bb      	ldr	r3, [r7, #8]
 800e090:	3304      	adds	r3, #4
 800e092:	4618      	mov	r0, r3
 800e094:	f7fe faf2 	bl	800c67c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e098:	68bb      	ldr	r3, [r7, #8]
 800e09a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d004      	beq.n	800e0aa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e0a0:	68bb      	ldr	r3, [r7, #8]
 800e0a2:	3318      	adds	r3, #24
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f7fe fae9 	bl	800c67c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e0aa:	68bb      	ldr	r3, [r7, #8]
 800e0ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0ae:	4b25      	ldr	r3, [pc, #148]	@ (800e144 <xTaskIncrementTick+0x160>)
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	d903      	bls.n	800e0be <xTaskIncrementTick+0xda>
 800e0b6:	68bb      	ldr	r3, [r7, #8]
 800e0b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0ba:	4a22      	ldr	r2, [pc, #136]	@ (800e144 <xTaskIncrementTick+0x160>)
 800e0bc:	6013      	str	r3, [r2, #0]
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0c2:	4613      	mov	r3, r2
 800e0c4:	009b      	lsls	r3, r3, #2
 800e0c6:	4413      	add	r3, r2
 800e0c8:	009b      	lsls	r3, r3, #2
 800e0ca:	4a1f      	ldr	r2, [pc, #124]	@ (800e148 <xTaskIncrementTick+0x164>)
 800e0cc:	441a      	add	r2, r3
 800e0ce:	68bb      	ldr	r3, [r7, #8]
 800e0d0:	3304      	adds	r3, #4
 800e0d2:	4619      	mov	r1, r3
 800e0d4:	4610      	mov	r0, r2
 800e0d6:	f7fe fa74 	bl	800c5c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e0da:	68bb      	ldr	r3, [r7, #8]
 800e0dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0de:	4b1b      	ldr	r3, [pc, #108]	@ (800e14c <xTaskIncrementTick+0x168>)
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0e4:	429a      	cmp	r2, r3
 800e0e6:	d3b8      	bcc.n	800e05a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e0e8:	2301      	movs	r3, #1
 800e0ea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e0ec:	e7b5      	b.n	800e05a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e0ee:	4b17      	ldr	r3, [pc, #92]	@ (800e14c <xTaskIncrementTick+0x168>)
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0f4:	4914      	ldr	r1, [pc, #80]	@ (800e148 <xTaskIncrementTick+0x164>)
 800e0f6:	4613      	mov	r3, r2
 800e0f8:	009b      	lsls	r3, r3, #2
 800e0fa:	4413      	add	r3, r2
 800e0fc:	009b      	lsls	r3, r3, #2
 800e0fe:	440b      	add	r3, r1
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	2b01      	cmp	r3, #1
 800e104:	d901      	bls.n	800e10a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800e106:	2301      	movs	r3, #1
 800e108:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e10a:	4b11      	ldr	r3, [pc, #68]	@ (800e150 <xTaskIncrementTick+0x16c>)
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d007      	beq.n	800e122 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800e112:	2301      	movs	r3, #1
 800e114:	617b      	str	r3, [r7, #20]
 800e116:	e004      	b.n	800e122 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e118:	4b0e      	ldr	r3, [pc, #56]	@ (800e154 <xTaskIncrementTick+0x170>)
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	3301      	adds	r3, #1
 800e11e:	4a0d      	ldr	r2, [pc, #52]	@ (800e154 <xTaskIncrementTick+0x170>)
 800e120:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e122:	697b      	ldr	r3, [r7, #20]
}
 800e124:	4618      	mov	r0, r3
 800e126:	3718      	adds	r7, #24
 800e128:	46bd      	mov	sp, r7
 800e12a:	bd80      	pop	{r7, pc}
 800e12c:	240066d8 	.word	0x240066d8
 800e130:	240066b4 	.word	0x240066b4
 800e134:	24006668 	.word	0x24006668
 800e138:	2400666c 	.word	0x2400666c
 800e13c:	240066c8 	.word	0x240066c8
 800e140:	240066d0 	.word	0x240066d0
 800e144:	240066b8 	.word	0x240066b8
 800e148:	240061e0 	.word	0x240061e0
 800e14c:	240061dc 	.word	0x240061dc
 800e150:	240066c4 	.word	0x240066c4
 800e154:	240066c0 	.word	0x240066c0

0800e158 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e158:	b480      	push	{r7}
 800e15a:	b085      	sub	sp, #20
 800e15c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e15e:	4b2b      	ldr	r3, [pc, #172]	@ (800e20c <vTaskSwitchContext+0xb4>)
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	2b00      	cmp	r3, #0
 800e164:	d003      	beq.n	800e16e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e166:	4b2a      	ldr	r3, [pc, #168]	@ (800e210 <vTaskSwitchContext+0xb8>)
 800e168:	2201      	movs	r2, #1
 800e16a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e16c:	e047      	b.n	800e1fe <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800e16e:	4b28      	ldr	r3, [pc, #160]	@ (800e210 <vTaskSwitchContext+0xb8>)
 800e170:	2200      	movs	r2, #0
 800e172:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e174:	4b27      	ldr	r3, [pc, #156]	@ (800e214 <vTaskSwitchContext+0xbc>)
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	60fb      	str	r3, [r7, #12]
 800e17a:	e011      	b.n	800e1a0 <vTaskSwitchContext+0x48>
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d10b      	bne.n	800e19a <vTaskSwitchContext+0x42>
	__asm volatile
 800e182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e186:	f383 8811 	msr	BASEPRI, r3
 800e18a:	f3bf 8f6f 	isb	sy
 800e18e:	f3bf 8f4f 	dsb	sy
 800e192:	607b      	str	r3, [r7, #4]
}
 800e194:	bf00      	nop
 800e196:	bf00      	nop
 800e198:	e7fd      	b.n	800e196 <vTaskSwitchContext+0x3e>
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	3b01      	subs	r3, #1
 800e19e:	60fb      	str	r3, [r7, #12]
 800e1a0:	491d      	ldr	r1, [pc, #116]	@ (800e218 <vTaskSwitchContext+0xc0>)
 800e1a2:	68fa      	ldr	r2, [r7, #12]
 800e1a4:	4613      	mov	r3, r2
 800e1a6:	009b      	lsls	r3, r3, #2
 800e1a8:	4413      	add	r3, r2
 800e1aa:	009b      	lsls	r3, r3, #2
 800e1ac:	440b      	add	r3, r1
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d0e3      	beq.n	800e17c <vTaskSwitchContext+0x24>
 800e1b4:	68fa      	ldr	r2, [r7, #12]
 800e1b6:	4613      	mov	r3, r2
 800e1b8:	009b      	lsls	r3, r3, #2
 800e1ba:	4413      	add	r3, r2
 800e1bc:	009b      	lsls	r3, r3, #2
 800e1be:	4a16      	ldr	r2, [pc, #88]	@ (800e218 <vTaskSwitchContext+0xc0>)
 800e1c0:	4413      	add	r3, r2
 800e1c2:	60bb      	str	r3, [r7, #8]
 800e1c4:	68bb      	ldr	r3, [r7, #8]
 800e1c6:	685b      	ldr	r3, [r3, #4]
 800e1c8:	685a      	ldr	r2, [r3, #4]
 800e1ca:	68bb      	ldr	r3, [r7, #8]
 800e1cc:	605a      	str	r2, [r3, #4]
 800e1ce:	68bb      	ldr	r3, [r7, #8]
 800e1d0:	685a      	ldr	r2, [r3, #4]
 800e1d2:	68bb      	ldr	r3, [r7, #8]
 800e1d4:	3308      	adds	r3, #8
 800e1d6:	429a      	cmp	r2, r3
 800e1d8:	d104      	bne.n	800e1e4 <vTaskSwitchContext+0x8c>
 800e1da:	68bb      	ldr	r3, [r7, #8]
 800e1dc:	685b      	ldr	r3, [r3, #4]
 800e1de:	685a      	ldr	r2, [r3, #4]
 800e1e0:	68bb      	ldr	r3, [r7, #8]
 800e1e2:	605a      	str	r2, [r3, #4]
 800e1e4:	68bb      	ldr	r3, [r7, #8]
 800e1e6:	685b      	ldr	r3, [r3, #4]
 800e1e8:	68db      	ldr	r3, [r3, #12]
 800e1ea:	4a0c      	ldr	r2, [pc, #48]	@ (800e21c <vTaskSwitchContext+0xc4>)
 800e1ec:	6013      	str	r3, [r2, #0]
 800e1ee:	4a09      	ldr	r2, [pc, #36]	@ (800e214 <vTaskSwitchContext+0xbc>)
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e1f4:	4b09      	ldr	r3, [pc, #36]	@ (800e21c <vTaskSwitchContext+0xc4>)
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	3354      	adds	r3, #84	@ 0x54
 800e1fa:	4a09      	ldr	r2, [pc, #36]	@ (800e220 <vTaskSwitchContext+0xc8>)
 800e1fc:	6013      	str	r3, [r2, #0]
}
 800e1fe:	bf00      	nop
 800e200:	3714      	adds	r7, #20
 800e202:	46bd      	mov	sp, r7
 800e204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e208:	4770      	bx	lr
 800e20a:	bf00      	nop
 800e20c:	240066d8 	.word	0x240066d8
 800e210:	240066c4 	.word	0x240066c4
 800e214:	240066b8 	.word	0x240066b8
 800e218:	240061e0 	.word	0x240061e0
 800e21c:	240061dc 	.word	0x240061dc
 800e220:	240049d0 	.word	0x240049d0

0800e224 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e224:	b580      	push	{r7, lr}
 800e226:	b084      	sub	sp, #16
 800e228:	af00      	add	r7, sp, #0
 800e22a:	6078      	str	r0, [r7, #4]
 800e22c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d10b      	bne.n	800e24c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e238:	f383 8811 	msr	BASEPRI, r3
 800e23c:	f3bf 8f6f 	isb	sy
 800e240:	f3bf 8f4f 	dsb	sy
 800e244:	60fb      	str	r3, [r7, #12]
}
 800e246:	bf00      	nop
 800e248:	bf00      	nop
 800e24a:	e7fd      	b.n	800e248 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e24c:	4b07      	ldr	r3, [pc, #28]	@ (800e26c <vTaskPlaceOnEventList+0x48>)
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	3318      	adds	r3, #24
 800e252:	4619      	mov	r1, r3
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f7fe f9d8 	bl	800c60a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e25a:	2101      	movs	r1, #1
 800e25c:	6838      	ldr	r0, [r7, #0]
 800e25e:	f000 fc79 	bl	800eb54 <prvAddCurrentTaskToDelayedList>
}
 800e262:	bf00      	nop
 800e264:	3710      	adds	r7, #16
 800e266:	46bd      	mov	sp, r7
 800e268:	bd80      	pop	{r7, pc}
 800e26a:	bf00      	nop
 800e26c:	240061dc 	.word	0x240061dc

0800e270 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e270:	b580      	push	{r7, lr}
 800e272:	b086      	sub	sp, #24
 800e274:	af00      	add	r7, sp, #0
 800e276:	60f8      	str	r0, [r7, #12]
 800e278:	60b9      	str	r1, [r7, #8]
 800e27a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d10b      	bne.n	800e29a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e286:	f383 8811 	msr	BASEPRI, r3
 800e28a:	f3bf 8f6f 	isb	sy
 800e28e:	f3bf 8f4f 	dsb	sy
 800e292:	617b      	str	r3, [r7, #20]
}
 800e294:	bf00      	nop
 800e296:	bf00      	nop
 800e298:	e7fd      	b.n	800e296 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e29a:	4b0a      	ldr	r3, [pc, #40]	@ (800e2c4 <vTaskPlaceOnEventListRestricted+0x54>)
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	3318      	adds	r3, #24
 800e2a0:	4619      	mov	r1, r3
 800e2a2:	68f8      	ldr	r0, [r7, #12]
 800e2a4:	f7fe f98d 	bl	800c5c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d002      	beq.n	800e2b4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e2ae:	f04f 33ff 	mov.w	r3, #4294967295
 800e2b2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e2b4:	6879      	ldr	r1, [r7, #4]
 800e2b6:	68b8      	ldr	r0, [r7, #8]
 800e2b8:	f000 fc4c 	bl	800eb54 <prvAddCurrentTaskToDelayedList>
	}
 800e2bc:	bf00      	nop
 800e2be:	3718      	adds	r7, #24
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	bd80      	pop	{r7, pc}
 800e2c4:	240061dc 	.word	0x240061dc

0800e2c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e2c8:	b580      	push	{r7, lr}
 800e2ca:	b086      	sub	sp, #24
 800e2cc:	af00      	add	r7, sp, #0
 800e2ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	68db      	ldr	r3, [r3, #12]
 800e2d4:	68db      	ldr	r3, [r3, #12]
 800e2d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e2d8:	693b      	ldr	r3, [r7, #16]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d10b      	bne.n	800e2f6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2e2:	f383 8811 	msr	BASEPRI, r3
 800e2e6:	f3bf 8f6f 	isb	sy
 800e2ea:	f3bf 8f4f 	dsb	sy
 800e2ee:	60fb      	str	r3, [r7, #12]
}
 800e2f0:	bf00      	nop
 800e2f2:	bf00      	nop
 800e2f4:	e7fd      	b.n	800e2f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e2f6:	693b      	ldr	r3, [r7, #16]
 800e2f8:	3318      	adds	r3, #24
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	f7fe f9be 	bl	800c67c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e300:	4b1d      	ldr	r3, [pc, #116]	@ (800e378 <xTaskRemoveFromEventList+0xb0>)
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	2b00      	cmp	r3, #0
 800e306:	d11d      	bne.n	800e344 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e308:	693b      	ldr	r3, [r7, #16]
 800e30a:	3304      	adds	r3, #4
 800e30c:	4618      	mov	r0, r3
 800e30e:	f7fe f9b5 	bl	800c67c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e312:	693b      	ldr	r3, [r7, #16]
 800e314:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e316:	4b19      	ldr	r3, [pc, #100]	@ (800e37c <xTaskRemoveFromEventList+0xb4>)
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	429a      	cmp	r2, r3
 800e31c:	d903      	bls.n	800e326 <xTaskRemoveFromEventList+0x5e>
 800e31e:	693b      	ldr	r3, [r7, #16]
 800e320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e322:	4a16      	ldr	r2, [pc, #88]	@ (800e37c <xTaskRemoveFromEventList+0xb4>)
 800e324:	6013      	str	r3, [r2, #0]
 800e326:	693b      	ldr	r3, [r7, #16]
 800e328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e32a:	4613      	mov	r3, r2
 800e32c:	009b      	lsls	r3, r3, #2
 800e32e:	4413      	add	r3, r2
 800e330:	009b      	lsls	r3, r3, #2
 800e332:	4a13      	ldr	r2, [pc, #76]	@ (800e380 <xTaskRemoveFromEventList+0xb8>)
 800e334:	441a      	add	r2, r3
 800e336:	693b      	ldr	r3, [r7, #16]
 800e338:	3304      	adds	r3, #4
 800e33a:	4619      	mov	r1, r3
 800e33c:	4610      	mov	r0, r2
 800e33e:	f7fe f940 	bl	800c5c2 <vListInsertEnd>
 800e342:	e005      	b.n	800e350 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e344:	693b      	ldr	r3, [r7, #16]
 800e346:	3318      	adds	r3, #24
 800e348:	4619      	mov	r1, r3
 800e34a:	480e      	ldr	r0, [pc, #56]	@ (800e384 <xTaskRemoveFromEventList+0xbc>)
 800e34c:	f7fe f939 	bl	800c5c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e350:	693b      	ldr	r3, [r7, #16]
 800e352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e354:	4b0c      	ldr	r3, [pc, #48]	@ (800e388 <xTaskRemoveFromEventList+0xc0>)
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e35a:	429a      	cmp	r2, r3
 800e35c:	d905      	bls.n	800e36a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e35e:	2301      	movs	r3, #1
 800e360:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e362:	4b0a      	ldr	r3, [pc, #40]	@ (800e38c <xTaskRemoveFromEventList+0xc4>)
 800e364:	2201      	movs	r2, #1
 800e366:	601a      	str	r2, [r3, #0]
 800e368:	e001      	b.n	800e36e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800e36a:	2300      	movs	r3, #0
 800e36c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e36e:	697b      	ldr	r3, [r7, #20]
}
 800e370:	4618      	mov	r0, r3
 800e372:	3718      	adds	r7, #24
 800e374:	46bd      	mov	sp, r7
 800e376:	bd80      	pop	{r7, pc}
 800e378:	240066d8 	.word	0x240066d8
 800e37c:	240066b8 	.word	0x240066b8
 800e380:	240061e0 	.word	0x240061e0
 800e384:	24006670 	.word	0x24006670
 800e388:	240061dc 	.word	0x240061dc
 800e38c:	240066c4 	.word	0x240066c4

0800e390 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e390:	b480      	push	{r7}
 800e392:	b083      	sub	sp, #12
 800e394:	af00      	add	r7, sp, #0
 800e396:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e398:	4b06      	ldr	r3, [pc, #24]	@ (800e3b4 <vTaskInternalSetTimeOutState+0x24>)
 800e39a:	681a      	ldr	r2, [r3, #0]
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e3a0:	4b05      	ldr	r3, [pc, #20]	@ (800e3b8 <vTaskInternalSetTimeOutState+0x28>)
 800e3a2:	681a      	ldr	r2, [r3, #0]
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	605a      	str	r2, [r3, #4]
}
 800e3a8:	bf00      	nop
 800e3aa:	370c      	adds	r7, #12
 800e3ac:	46bd      	mov	sp, r7
 800e3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b2:	4770      	bx	lr
 800e3b4:	240066c8 	.word	0x240066c8
 800e3b8:	240066b4 	.word	0x240066b4

0800e3bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b088      	sub	sp, #32
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
 800e3c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d10b      	bne.n	800e3e4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3d0:	f383 8811 	msr	BASEPRI, r3
 800e3d4:	f3bf 8f6f 	isb	sy
 800e3d8:	f3bf 8f4f 	dsb	sy
 800e3dc:	613b      	str	r3, [r7, #16]
}
 800e3de:	bf00      	nop
 800e3e0:	bf00      	nop
 800e3e2:	e7fd      	b.n	800e3e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e3e4:	683b      	ldr	r3, [r7, #0]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d10b      	bne.n	800e402 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e3ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3ee:	f383 8811 	msr	BASEPRI, r3
 800e3f2:	f3bf 8f6f 	isb	sy
 800e3f6:	f3bf 8f4f 	dsb	sy
 800e3fa:	60fb      	str	r3, [r7, #12]
}
 800e3fc:	bf00      	nop
 800e3fe:	bf00      	nop
 800e400:	e7fd      	b.n	800e3fe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e402:	f001 f889 	bl	800f518 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e406:	4b1d      	ldr	r3, [pc, #116]	@ (800e47c <xTaskCheckForTimeOut+0xc0>)
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	685b      	ldr	r3, [r3, #4]
 800e410:	69ba      	ldr	r2, [r7, #24]
 800e412:	1ad3      	subs	r3, r2, r3
 800e414:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e41e:	d102      	bne.n	800e426 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e420:	2300      	movs	r3, #0
 800e422:	61fb      	str	r3, [r7, #28]
 800e424:	e023      	b.n	800e46e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681a      	ldr	r2, [r3, #0]
 800e42a:	4b15      	ldr	r3, [pc, #84]	@ (800e480 <xTaskCheckForTimeOut+0xc4>)
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	429a      	cmp	r2, r3
 800e430:	d007      	beq.n	800e442 <xTaskCheckForTimeOut+0x86>
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	685b      	ldr	r3, [r3, #4]
 800e436:	69ba      	ldr	r2, [r7, #24]
 800e438:	429a      	cmp	r2, r3
 800e43a:	d302      	bcc.n	800e442 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e43c:	2301      	movs	r3, #1
 800e43e:	61fb      	str	r3, [r7, #28]
 800e440:	e015      	b.n	800e46e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e442:	683b      	ldr	r3, [r7, #0]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	697a      	ldr	r2, [r7, #20]
 800e448:	429a      	cmp	r2, r3
 800e44a:	d20b      	bcs.n	800e464 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e44c:	683b      	ldr	r3, [r7, #0]
 800e44e:	681a      	ldr	r2, [r3, #0]
 800e450:	697b      	ldr	r3, [r7, #20]
 800e452:	1ad2      	subs	r2, r2, r3
 800e454:	683b      	ldr	r3, [r7, #0]
 800e456:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e458:	6878      	ldr	r0, [r7, #4]
 800e45a:	f7ff ff99 	bl	800e390 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e45e:	2300      	movs	r3, #0
 800e460:	61fb      	str	r3, [r7, #28]
 800e462:	e004      	b.n	800e46e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800e464:	683b      	ldr	r3, [r7, #0]
 800e466:	2200      	movs	r2, #0
 800e468:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e46a:	2301      	movs	r3, #1
 800e46c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e46e:	f001 f885 	bl	800f57c <vPortExitCritical>

	return xReturn;
 800e472:	69fb      	ldr	r3, [r7, #28]
}
 800e474:	4618      	mov	r0, r3
 800e476:	3720      	adds	r7, #32
 800e478:	46bd      	mov	sp, r7
 800e47a:	bd80      	pop	{r7, pc}
 800e47c:	240066b4 	.word	0x240066b4
 800e480:	240066c8 	.word	0x240066c8

0800e484 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e484:	b480      	push	{r7}
 800e486:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e488:	4b03      	ldr	r3, [pc, #12]	@ (800e498 <vTaskMissedYield+0x14>)
 800e48a:	2201      	movs	r2, #1
 800e48c:	601a      	str	r2, [r3, #0]
}
 800e48e:	bf00      	nop
 800e490:	46bd      	mov	sp, r7
 800e492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e496:	4770      	bx	lr
 800e498:	240066c4 	.word	0x240066c4

0800e49c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b082      	sub	sp, #8
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e4a4:	f000 f852 	bl	800e54c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e4a8:	4b06      	ldr	r3, [pc, #24]	@ (800e4c4 <prvIdleTask+0x28>)
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	2b01      	cmp	r3, #1
 800e4ae:	d9f9      	bls.n	800e4a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e4b0:	4b05      	ldr	r3, [pc, #20]	@ (800e4c8 <prvIdleTask+0x2c>)
 800e4b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e4b6:	601a      	str	r2, [r3, #0]
 800e4b8:	f3bf 8f4f 	dsb	sy
 800e4bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e4c0:	e7f0      	b.n	800e4a4 <prvIdleTask+0x8>
 800e4c2:	bf00      	nop
 800e4c4:	240061e0 	.word	0x240061e0
 800e4c8:	e000ed04 	.word	0xe000ed04

0800e4cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e4cc:	b580      	push	{r7, lr}
 800e4ce:	b082      	sub	sp, #8
 800e4d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	607b      	str	r3, [r7, #4]
 800e4d6:	e00c      	b.n	800e4f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e4d8:	687a      	ldr	r2, [r7, #4]
 800e4da:	4613      	mov	r3, r2
 800e4dc:	009b      	lsls	r3, r3, #2
 800e4de:	4413      	add	r3, r2
 800e4e0:	009b      	lsls	r3, r3, #2
 800e4e2:	4a12      	ldr	r2, [pc, #72]	@ (800e52c <prvInitialiseTaskLists+0x60>)
 800e4e4:	4413      	add	r3, r2
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f7fe f83e 	bl	800c568 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	3301      	adds	r3, #1
 800e4f0:	607b      	str	r3, [r7, #4]
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	2b37      	cmp	r3, #55	@ 0x37
 800e4f6:	d9ef      	bls.n	800e4d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e4f8:	480d      	ldr	r0, [pc, #52]	@ (800e530 <prvInitialiseTaskLists+0x64>)
 800e4fa:	f7fe f835 	bl	800c568 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e4fe:	480d      	ldr	r0, [pc, #52]	@ (800e534 <prvInitialiseTaskLists+0x68>)
 800e500:	f7fe f832 	bl	800c568 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e504:	480c      	ldr	r0, [pc, #48]	@ (800e538 <prvInitialiseTaskLists+0x6c>)
 800e506:	f7fe f82f 	bl	800c568 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e50a:	480c      	ldr	r0, [pc, #48]	@ (800e53c <prvInitialiseTaskLists+0x70>)
 800e50c:	f7fe f82c 	bl	800c568 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e510:	480b      	ldr	r0, [pc, #44]	@ (800e540 <prvInitialiseTaskLists+0x74>)
 800e512:	f7fe f829 	bl	800c568 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e516:	4b0b      	ldr	r3, [pc, #44]	@ (800e544 <prvInitialiseTaskLists+0x78>)
 800e518:	4a05      	ldr	r2, [pc, #20]	@ (800e530 <prvInitialiseTaskLists+0x64>)
 800e51a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e51c:	4b0a      	ldr	r3, [pc, #40]	@ (800e548 <prvInitialiseTaskLists+0x7c>)
 800e51e:	4a05      	ldr	r2, [pc, #20]	@ (800e534 <prvInitialiseTaskLists+0x68>)
 800e520:	601a      	str	r2, [r3, #0]
}
 800e522:	bf00      	nop
 800e524:	3708      	adds	r7, #8
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}
 800e52a:	bf00      	nop
 800e52c:	240061e0 	.word	0x240061e0
 800e530:	24006640 	.word	0x24006640
 800e534:	24006654 	.word	0x24006654
 800e538:	24006670 	.word	0x24006670
 800e53c:	24006684 	.word	0x24006684
 800e540:	2400669c 	.word	0x2400669c
 800e544:	24006668 	.word	0x24006668
 800e548:	2400666c 	.word	0x2400666c

0800e54c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b082      	sub	sp, #8
 800e550:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e552:	e019      	b.n	800e588 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e554:	f000 ffe0 	bl	800f518 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e558:	4b10      	ldr	r3, [pc, #64]	@ (800e59c <prvCheckTasksWaitingTermination+0x50>)
 800e55a:	68db      	ldr	r3, [r3, #12]
 800e55c:	68db      	ldr	r3, [r3, #12]
 800e55e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	3304      	adds	r3, #4
 800e564:	4618      	mov	r0, r3
 800e566:	f7fe f889 	bl	800c67c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e56a:	4b0d      	ldr	r3, [pc, #52]	@ (800e5a0 <prvCheckTasksWaitingTermination+0x54>)
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	3b01      	subs	r3, #1
 800e570:	4a0b      	ldr	r2, [pc, #44]	@ (800e5a0 <prvCheckTasksWaitingTermination+0x54>)
 800e572:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e574:	4b0b      	ldr	r3, [pc, #44]	@ (800e5a4 <prvCheckTasksWaitingTermination+0x58>)
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	3b01      	subs	r3, #1
 800e57a:	4a0a      	ldr	r2, [pc, #40]	@ (800e5a4 <prvCheckTasksWaitingTermination+0x58>)
 800e57c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e57e:	f000 fffd 	bl	800f57c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e582:	6878      	ldr	r0, [r7, #4]
 800e584:	f000 f810 	bl	800e5a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e588:	4b06      	ldr	r3, [pc, #24]	@ (800e5a4 <prvCheckTasksWaitingTermination+0x58>)
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d1e1      	bne.n	800e554 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e590:	bf00      	nop
 800e592:	bf00      	nop
 800e594:	3708      	adds	r7, #8
 800e596:	46bd      	mov	sp, r7
 800e598:	bd80      	pop	{r7, pc}
 800e59a:	bf00      	nop
 800e59c:	24006684 	.word	0x24006684
 800e5a0:	240066b0 	.word	0x240066b0
 800e5a4:	24006698 	.word	0x24006698

0800e5a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e5a8:	b580      	push	{r7, lr}
 800e5aa:	b084      	sub	sp, #16
 800e5ac:	af00      	add	r7, sp, #0
 800e5ae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	3354      	adds	r3, #84	@ 0x54
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	f00c f9d3 	bl	801a960 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d108      	bne.n	800e5d6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f001 f995 	bl	800f8f8 <vPortFree>
				vPortFree( pxTCB );
 800e5ce:	6878      	ldr	r0, [r7, #4]
 800e5d0:	f001 f992 	bl	800f8f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e5d4:	e019      	b.n	800e60a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e5dc:	2b01      	cmp	r3, #1
 800e5de:	d103      	bne.n	800e5e8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e5e0:	6878      	ldr	r0, [r7, #4]
 800e5e2:	f001 f989 	bl	800f8f8 <vPortFree>
	}
 800e5e6:	e010      	b.n	800e60a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e5ee:	2b02      	cmp	r3, #2
 800e5f0:	d00b      	beq.n	800e60a <prvDeleteTCB+0x62>
	__asm volatile
 800e5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5f6:	f383 8811 	msr	BASEPRI, r3
 800e5fa:	f3bf 8f6f 	isb	sy
 800e5fe:	f3bf 8f4f 	dsb	sy
 800e602:	60fb      	str	r3, [r7, #12]
}
 800e604:	bf00      	nop
 800e606:	bf00      	nop
 800e608:	e7fd      	b.n	800e606 <prvDeleteTCB+0x5e>
	}
 800e60a:	bf00      	nop
 800e60c:	3710      	adds	r7, #16
 800e60e:	46bd      	mov	sp, r7
 800e610:	bd80      	pop	{r7, pc}
	...

0800e614 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e614:	b480      	push	{r7}
 800e616:	b083      	sub	sp, #12
 800e618:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e61a:	4b0c      	ldr	r3, [pc, #48]	@ (800e64c <prvResetNextTaskUnblockTime+0x38>)
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d104      	bne.n	800e62e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e624:	4b0a      	ldr	r3, [pc, #40]	@ (800e650 <prvResetNextTaskUnblockTime+0x3c>)
 800e626:	f04f 32ff 	mov.w	r2, #4294967295
 800e62a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e62c:	e008      	b.n	800e640 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e62e:	4b07      	ldr	r3, [pc, #28]	@ (800e64c <prvResetNextTaskUnblockTime+0x38>)
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	68db      	ldr	r3, [r3, #12]
 800e634:	68db      	ldr	r3, [r3, #12]
 800e636:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	685b      	ldr	r3, [r3, #4]
 800e63c:	4a04      	ldr	r2, [pc, #16]	@ (800e650 <prvResetNextTaskUnblockTime+0x3c>)
 800e63e:	6013      	str	r3, [r2, #0]
}
 800e640:	bf00      	nop
 800e642:	370c      	adds	r7, #12
 800e644:	46bd      	mov	sp, r7
 800e646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64a:	4770      	bx	lr
 800e64c:	24006668 	.word	0x24006668
 800e650:	240066d0 	.word	0x240066d0

0800e654 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800e654:	b480      	push	{r7}
 800e656:	b083      	sub	sp, #12
 800e658:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800e65a:	4b05      	ldr	r3, [pc, #20]	@ (800e670 <xTaskGetCurrentTaskHandle+0x1c>)
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800e660:	687b      	ldr	r3, [r7, #4]
	}
 800e662:	4618      	mov	r0, r3
 800e664:	370c      	adds	r7, #12
 800e666:	46bd      	mov	sp, r7
 800e668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e66c:	4770      	bx	lr
 800e66e:	bf00      	nop
 800e670:	240061dc 	.word	0x240061dc

0800e674 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e674:	b480      	push	{r7}
 800e676:	b083      	sub	sp, #12
 800e678:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e67a:	4b0b      	ldr	r3, [pc, #44]	@ (800e6a8 <xTaskGetSchedulerState+0x34>)
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d102      	bne.n	800e688 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e682:	2301      	movs	r3, #1
 800e684:	607b      	str	r3, [r7, #4]
 800e686:	e008      	b.n	800e69a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e688:	4b08      	ldr	r3, [pc, #32]	@ (800e6ac <xTaskGetSchedulerState+0x38>)
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d102      	bne.n	800e696 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e690:	2302      	movs	r3, #2
 800e692:	607b      	str	r3, [r7, #4]
 800e694:	e001      	b.n	800e69a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e696:	2300      	movs	r3, #0
 800e698:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e69a:	687b      	ldr	r3, [r7, #4]
	}
 800e69c:	4618      	mov	r0, r3
 800e69e:	370c      	adds	r7, #12
 800e6a0:	46bd      	mov	sp, r7
 800e6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a6:	4770      	bx	lr
 800e6a8:	240066bc 	.word	0x240066bc
 800e6ac:	240066d8 	.word	0x240066d8

0800e6b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b084      	sub	sp, #16
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e6bc:	2300      	movs	r3, #0
 800e6be:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d051      	beq.n	800e76a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e6c6:	68bb      	ldr	r3, [r7, #8]
 800e6c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6ca:	4b2a      	ldr	r3, [pc, #168]	@ (800e774 <xTaskPriorityInherit+0xc4>)
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6d0:	429a      	cmp	r2, r3
 800e6d2:	d241      	bcs.n	800e758 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e6d4:	68bb      	ldr	r3, [r7, #8]
 800e6d6:	699b      	ldr	r3, [r3, #24]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	db06      	blt.n	800e6ea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e6dc:	4b25      	ldr	r3, [pc, #148]	@ (800e774 <xTaskPriorityInherit+0xc4>)
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6e2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e6e6:	68bb      	ldr	r3, [r7, #8]
 800e6e8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e6ea:	68bb      	ldr	r3, [r7, #8]
 800e6ec:	6959      	ldr	r1, [r3, #20]
 800e6ee:	68bb      	ldr	r3, [r7, #8]
 800e6f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6f2:	4613      	mov	r3, r2
 800e6f4:	009b      	lsls	r3, r3, #2
 800e6f6:	4413      	add	r3, r2
 800e6f8:	009b      	lsls	r3, r3, #2
 800e6fa:	4a1f      	ldr	r2, [pc, #124]	@ (800e778 <xTaskPriorityInherit+0xc8>)
 800e6fc:	4413      	add	r3, r2
 800e6fe:	4299      	cmp	r1, r3
 800e700:	d122      	bne.n	800e748 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e702:	68bb      	ldr	r3, [r7, #8]
 800e704:	3304      	adds	r3, #4
 800e706:	4618      	mov	r0, r3
 800e708:	f7fd ffb8 	bl	800c67c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e70c:	4b19      	ldr	r3, [pc, #100]	@ (800e774 <xTaskPriorityInherit+0xc4>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e712:	68bb      	ldr	r3, [r7, #8]
 800e714:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e716:	68bb      	ldr	r3, [r7, #8]
 800e718:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e71a:	4b18      	ldr	r3, [pc, #96]	@ (800e77c <xTaskPriorityInherit+0xcc>)
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	429a      	cmp	r2, r3
 800e720:	d903      	bls.n	800e72a <xTaskPriorityInherit+0x7a>
 800e722:	68bb      	ldr	r3, [r7, #8]
 800e724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e726:	4a15      	ldr	r2, [pc, #84]	@ (800e77c <xTaskPriorityInherit+0xcc>)
 800e728:	6013      	str	r3, [r2, #0]
 800e72a:	68bb      	ldr	r3, [r7, #8]
 800e72c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e72e:	4613      	mov	r3, r2
 800e730:	009b      	lsls	r3, r3, #2
 800e732:	4413      	add	r3, r2
 800e734:	009b      	lsls	r3, r3, #2
 800e736:	4a10      	ldr	r2, [pc, #64]	@ (800e778 <xTaskPriorityInherit+0xc8>)
 800e738:	441a      	add	r2, r3
 800e73a:	68bb      	ldr	r3, [r7, #8]
 800e73c:	3304      	adds	r3, #4
 800e73e:	4619      	mov	r1, r3
 800e740:	4610      	mov	r0, r2
 800e742:	f7fd ff3e 	bl	800c5c2 <vListInsertEnd>
 800e746:	e004      	b.n	800e752 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e748:	4b0a      	ldr	r3, [pc, #40]	@ (800e774 <xTaskPriorityInherit+0xc4>)
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e74e:	68bb      	ldr	r3, [r7, #8]
 800e750:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e752:	2301      	movs	r3, #1
 800e754:	60fb      	str	r3, [r7, #12]
 800e756:	e008      	b.n	800e76a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e758:	68bb      	ldr	r3, [r7, #8]
 800e75a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e75c:	4b05      	ldr	r3, [pc, #20]	@ (800e774 <xTaskPriorityInherit+0xc4>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e762:	429a      	cmp	r2, r3
 800e764:	d201      	bcs.n	800e76a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e766:	2301      	movs	r3, #1
 800e768:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e76a:	68fb      	ldr	r3, [r7, #12]
	}
 800e76c:	4618      	mov	r0, r3
 800e76e:	3710      	adds	r7, #16
 800e770:	46bd      	mov	sp, r7
 800e772:	bd80      	pop	{r7, pc}
 800e774:	240061dc 	.word	0x240061dc
 800e778:	240061e0 	.word	0x240061e0
 800e77c:	240066b8 	.word	0x240066b8

0800e780 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e780:	b580      	push	{r7, lr}
 800e782:	b086      	sub	sp, #24
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e78c:	2300      	movs	r3, #0
 800e78e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	2b00      	cmp	r3, #0
 800e794:	d058      	beq.n	800e848 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e796:	4b2f      	ldr	r3, [pc, #188]	@ (800e854 <xTaskPriorityDisinherit+0xd4>)
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	693a      	ldr	r2, [r7, #16]
 800e79c:	429a      	cmp	r2, r3
 800e79e:	d00b      	beq.n	800e7b8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e7a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7a4:	f383 8811 	msr	BASEPRI, r3
 800e7a8:	f3bf 8f6f 	isb	sy
 800e7ac:	f3bf 8f4f 	dsb	sy
 800e7b0:	60fb      	str	r3, [r7, #12]
}
 800e7b2:	bf00      	nop
 800e7b4:	bf00      	nop
 800e7b6:	e7fd      	b.n	800e7b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e7b8:	693b      	ldr	r3, [r7, #16]
 800e7ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d10b      	bne.n	800e7d8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e7c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7c4:	f383 8811 	msr	BASEPRI, r3
 800e7c8:	f3bf 8f6f 	isb	sy
 800e7cc:	f3bf 8f4f 	dsb	sy
 800e7d0:	60bb      	str	r3, [r7, #8]
}
 800e7d2:	bf00      	nop
 800e7d4:	bf00      	nop
 800e7d6:	e7fd      	b.n	800e7d4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e7d8:	693b      	ldr	r3, [r7, #16]
 800e7da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7dc:	1e5a      	subs	r2, r3, #1
 800e7de:	693b      	ldr	r3, [r7, #16]
 800e7e0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e7e2:	693b      	ldr	r3, [r7, #16]
 800e7e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7e6:	693b      	ldr	r3, [r7, #16]
 800e7e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7ea:	429a      	cmp	r2, r3
 800e7ec:	d02c      	beq.n	800e848 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e7ee:	693b      	ldr	r3, [r7, #16]
 800e7f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d128      	bne.n	800e848 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e7f6:	693b      	ldr	r3, [r7, #16]
 800e7f8:	3304      	adds	r3, #4
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	f7fd ff3e 	bl	800c67c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e800:	693b      	ldr	r3, [r7, #16]
 800e802:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e804:	693b      	ldr	r3, [r7, #16]
 800e806:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e808:	693b      	ldr	r3, [r7, #16]
 800e80a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e80c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e810:	693b      	ldr	r3, [r7, #16]
 800e812:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e814:	693b      	ldr	r3, [r7, #16]
 800e816:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e818:	4b0f      	ldr	r3, [pc, #60]	@ (800e858 <xTaskPriorityDisinherit+0xd8>)
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	429a      	cmp	r2, r3
 800e81e:	d903      	bls.n	800e828 <xTaskPriorityDisinherit+0xa8>
 800e820:	693b      	ldr	r3, [r7, #16]
 800e822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e824:	4a0c      	ldr	r2, [pc, #48]	@ (800e858 <xTaskPriorityDisinherit+0xd8>)
 800e826:	6013      	str	r3, [r2, #0]
 800e828:	693b      	ldr	r3, [r7, #16]
 800e82a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e82c:	4613      	mov	r3, r2
 800e82e:	009b      	lsls	r3, r3, #2
 800e830:	4413      	add	r3, r2
 800e832:	009b      	lsls	r3, r3, #2
 800e834:	4a09      	ldr	r2, [pc, #36]	@ (800e85c <xTaskPriorityDisinherit+0xdc>)
 800e836:	441a      	add	r2, r3
 800e838:	693b      	ldr	r3, [r7, #16]
 800e83a:	3304      	adds	r3, #4
 800e83c:	4619      	mov	r1, r3
 800e83e:	4610      	mov	r0, r2
 800e840:	f7fd febf 	bl	800c5c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e844:	2301      	movs	r3, #1
 800e846:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e848:	697b      	ldr	r3, [r7, #20]
	}
 800e84a:	4618      	mov	r0, r3
 800e84c:	3718      	adds	r7, #24
 800e84e:	46bd      	mov	sp, r7
 800e850:	bd80      	pop	{r7, pc}
 800e852:	bf00      	nop
 800e854:	240061dc 	.word	0x240061dc
 800e858:	240066b8 	.word	0x240066b8
 800e85c:	240061e0 	.word	0x240061e0

0800e860 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e860:	b580      	push	{r7, lr}
 800e862:	b088      	sub	sp, #32
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]
 800e868:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e86e:	2301      	movs	r3, #1
 800e870:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d06c      	beq.n	800e952 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e878:	69bb      	ldr	r3, [r7, #24]
 800e87a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d10b      	bne.n	800e898 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800e880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e884:	f383 8811 	msr	BASEPRI, r3
 800e888:	f3bf 8f6f 	isb	sy
 800e88c:	f3bf 8f4f 	dsb	sy
 800e890:	60fb      	str	r3, [r7, #12]
}
 800e892:	bf00      	nop
 800e894:	bf00      	nop
 800e896:	e7fd      	b.n	800e894 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e898:	69bb      	ldr	r3, [r7, #24]
 800e89a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e89c:	683a      	ldr	r2, [r7, #0]
 800e89e:	429a      	cmp	r2, r3
 800e8a0:	d902      	bls.n	800e8a8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e8a2:	683b      	ldr	r3, [r7, #0]
 800e8a4:	61fb      	str	r3, [r7, #28]
 800e8a6:	e002      	b.n	800e8ae <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e8a8:	69bb      	ldr	r3, [r7, #24]
 800e8aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e8ac:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e8ae:	69bb      	ldr	r3, [r7, #24]
 800e8b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8b2:	69fa      	ldr	r2, [r7, #28]
 800e8b4:	429a      	cmp	r2, r3
 800e8b6:	d04c      	beq.n	800e952 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e8b8:	69bb      	ldr	r3, [r7, #24]
 800e8ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e8bc:	697a      	ldr	r2, [r7, #20]
 800e8be:	429a      	cmp	r2, r3
 800e8c0:	d147      	bne.n	800e952 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e8c2:	4b26      	ldr	r3, [pc, #152]	@ (800e95c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	69ba      	ldr	r2, [r7, #24]
 800e8c8:	429a      	cmp	r2, r3
 800e8ca:	d10b      	bne.n	800e8e4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800e8cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8d0:	f383 8811 	msr	BASEPRI, r3
 800e8d4:	f3bf 8f6f 	isb	sy
 800e8d8:	f3bf 8f4f 	dsb	sy
 800e8dc:	60bb      	str	r3, [r7, #8]
}
 800e8de:	bf00      	nop
 800e8e0:	bf00      	nop
 800e8e2:	e7fd      	b.n	800e8e0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e8e4:	69bb      	ldr	r3, [r7, #24]
 800e8e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e8ea:	69bb      	ldr	r3, [r7, #24]
 800e8ec:	69fa      	ldr	r2, [r7, #28]
 800e8ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e8f0:	69bb      	ldr	r3, [r7, #24]
 800e8f2:	699b      	ldr	r3, [r3, #24]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	db04      	blt.n	800e902 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e8f8:	69fb      	ldr	r3, [r7, #28]
 800e8fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e8fe:	69bb      	ldr	r3, [r7, #24]
 800e900:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e902:	69bb      	ldr	r3, [r7, #24]
 800e904:	6959      	ldr	r1, [r3, #20]
 800e906:	693a      	ldr	r2, [r7, #16]
 800e908:	4613      	mov	r3, r2
 800e90a:	009b      	lsls	r3, r3, #2
 800e90c:	4413      	add	r3, r2
 800e90e:	009b      	lsls	r3, r3, #2
 800e910:	4a13      	ldr	r2, [pc, #76]	@ (800e960 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e912:	4413      	add	r3, r2
 800e914:	4299      	cmp	r1, r3
 800e916:	d11c      	bne.n	800e952 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e918:	69bb      	ldr	r3, [r7, #24]
 800e91a:	3304      	adds	r3, #4
 800e91c:	4618      	mov	r0, r3
 800e91e:	f7fd fead 	bl	800c67c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e922:	69bb      	ldr	r3, [r7, #24]
 800e924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e926:	4b0f      	ldr	r3, [pc, #60]	@ (800e964 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	429a      	cmp	r2, r3
 800e92c:	d903      	bls.n	800e936 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800e92e:	69bb      	ldr	r3, [r7, #24]
 800e930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e932:	4a0c      	ldr	r2, [pc, #48]	@ (800e964 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e934:	6013      	str	r3, [r2, #0]
 800e936:	69bb      	ldr	r3, [r7, #24]
 800e938:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e93a:	4613      	mov	r3, r2
 800e93c:	009b      	lsls	r3, r3, #2
 800e93e:	4413      	add	r3, r2
 800e940:	009b      	lsls	r3, r3, #2
 800e942:	4a07      	ldr	r2, [pc, #28]	@ (800e960 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e944:	441a      	add	r2, r3
 800e946:	69bb      	ldr	r3, [r7, #24]
 800e948:	3304      	adds	r3, #4
 800e94a:	4619      	mov	r1, r3
 800e94c:	4610      	mov	r0, r2
 800e94e:	f7fd fe38 	bl	800c5c2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e952:	bf00      	nop
 800e954:	3720      	adds	r7, #32
 800e956:	46bd      	mov	sp, r7
 800e958:	bd80      	pop	{r7, pc}
 800e95a:	bf00      	nop
 800e95c:	240061dc 	.word	0x240061dc
 800e960:	240061e0 	.word	0x240061e0
 800e964:	240066b8 	.word	0x240066b8

0800e968 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e968:	b480      	push	{r7}
 800e96a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e96c:	4b07      	ldr	r3, [pc, #28]	@ (800e98c <pvTaskIncrementMutexHeldCount+0x24>)
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	2b00      	cmp	r3, #0
 800e972:	d004      	beq.n	800e97e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e974:	4b05      	ldr	r3, [pc, #20]	@ (800e98c <pvTaskIncrementMutexHeldCount+0x24>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e97a:	3201      	adds	r2, #1
 800e97c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800e97e:	4b03      	ldr	r3, [pc, #12]	@ (800e98c <pvTaskIncrementMutexHeldCount+0x24>)
 800e980:	681b      	ldr	r3, [r3, #0]
	}
 800e982:	4618      	mov	r0, r3
 800e984:	46bd      	mov	sp, r7
 800e986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98a:	4770      	bx	lr
 800e98c:	240061dc 	.word	0x240061dc

0800e990 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800e990:	b580      	push	{r7, lr}
 800e992:	b084      	sub	sp, #16
 800e994:	af00      	add	r7, sp, #0
 800e996:	6078      	str	r0, [r7, #4]
 800e998:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800e99a:	f000 fdbd 	bl	800f518 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800e99e:	4b20      	ldr	r3, [pc, #128]	@ (800ea20 <ulTaskNotifyTake+0x90>)
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d113      	bne.n	800e9d2 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800e9aa:	4b1d      	ldr	r3, [pc, #116]	@ (800ea20 <ulTaskNotifyTake+0x90>)
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	2201      	movs	r2, #1
 800e9b0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d00b      	beq.n	800e9d2 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e9ba:	2101      	movs	r1, #1
 800e9bc:	6838      	ldr	r0, [r7, #0]
 800e9be:	f000 f8c9 	bl	800eb54 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800e9c2:	4b18      	ldr	r3, [pc, #96]	@ (800ea24 <ulTaskNotifyTake+0x94>)
 800e9c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e9c8:	601a      	str	r2, [r3, #0]
 800e9ca:	f3bf 8f4f 	dsb	sy
 800e9ce:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800e9d2:	f000 fdd3 	bl	800f57c <vPortExitCritical>

		taskENTER_CRITICAL();
 800e9d6:	f000 fd9f 	bl	800f518 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800e9da:	4b11      	ldr	r3, [pc, #68]	@ (800ea20 <ulTaskNotifyTake+0x90>)
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e9e2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d00e      	beq.n	800ea08 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d005      	beq.n	800e9fc <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800e9f0:	4b0b      	ldr	r3, [pc, #44]	@ (800ea20 <ulTaskNotifyTake+0x90>)
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	2200      	movs	r2, #0
 800e9f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800e9fa:	e005      	b.n	800ea08 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800e9fc:	4b08      	ldr	r3, [pc, #32]	@ (800ea20 <ulTaskNotifyTake+0x90>)
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	68fa      	ldr	r2, [r7, #12]
 800ea02:	3a01      	subs	r2, #1
 800ea04:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ea08:	4b05      	ldr	r3, [pc, #20]	@ (800ea20 <ulTaskNotifyTake+0x90>)
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800ea12:	f000 fdb3 	bl	800f57c <vPortExitCritical>

		return ulReturn;
 800ea16:	68fb      	ldr	r3, [r7, #12]
	}
 800ea18:	4618      	mov	r0, r3
 800ea1a:	3710      	adds	r7, #16
 800ea1c:	46bd      	mov	sp, r7
 800ea1e:	bd80      	pop	{r7, pc}
 800ea20:	240061dc 	.word	0x240061dc
 800ea24:	e000ed04 	.word	0xe000ed04

0800ea28 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b08a      	sub	sp, #40	@ 0x28
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d10b      	bne.n	800ea50 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800ea38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea3c:	f383 8811 	msr	BASEPRI, r3
 800ea40:	f3bf 8f6f 	isb	sy
 800ea44:	f3bf 8f4f 	dsb	sy
 800ea48:	61bb      	str	r3, [r7, #24]
}
 800ea4a:	bf00      	nop
 800ea4c:	bf00      	nop
 800ea4e:	e7fd      	b.n	800ea4c <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ea50:	f000 fe42 	bl	800f6d8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 800ea58:	f3ef 8211 	mrs	r2, BASEPRI
 800ea5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea60:	f383 8811 	msr	BASEPRI, r3
 800ea64:	f3bf 8f6f 	isb	sy
 800ea68:	f3bf 8f4f 	dsb	sy
 800ea6c:	617a      	str	r2, [r7, #20]
 800ea6e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800ea70:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ea72:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800ea74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea76:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800ea7a:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800ea7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea7e:	2202      	movs	r2, #2
 800ea80:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800ea84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea86:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ea8a:	1c5a      	adds	r2, r3, #1
 800ea8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea8e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800ea92:	7ffb      	ldrb	r3, [r7, #31]
 800ea94:	2b01      	cmp	r3, #1
 800ea96:	d147      	bne.n	800eb28 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800ea98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d00b      	beq.n	800eab8 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800eaa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eaa4:	f383 8811 	msr	BASEPRI, r3
 800eaa8:	f3bf 8f6f 	isb	sy
 800eaac:	f3bf 8f4f 	dsb	sy
 800eab0:	60fb      	str	r3, [r7, #12]
}
 800eab2:	bf00      	nop
 800eab4:	bf00      	nop
 800eab6:	e7fd      	b.n	800eab4 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eab8:	4b20      	ldr	r3, [pc, #128]	@ (800eb3c <vTaskNotifyGiveFromISR+0x114>)
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d11d      	bne.n	800eafc <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eac2:	3304      	adds	r3, #4
 800eac4:	4618      	mov	r0, r3
 800eac6:	f7fd fdd9 	bl	800c67c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800eaca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eacc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eace:	4b1c      	ldr	r3, [pc, #112]	@ (800eb40 <vTaskNotifyGiveFromISR+0x118>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	429a      	cmp	r2, r3
 800ead4:	d903      	bls.n	800eade <vTaskNotifyGiveFromISR+0xb6>
 800ead6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ead8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eada:	4a19      	ldr	r2, [pc, #100]	@ (800eb40 <vTaskNotifyGiveFromISR+0x118>)
 800eadc:	6013      	str	r3, [r2, #0]
 800eade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eae2:	4613      	mov	r3, r2
 800eae4:	009b      	lsls	r3, r3, #2
 800eae6:	4413      	add	r3, r2
 800eae8:	009b      	lsls	r3, r3, #2
 800eaea:	4a16      	ldr	r2, [pc, #88]	@ (800eb44 <vTaskNotifyGiveFromISR+0x11c>)
 800eaec:	441a      	add	r2, r3
 800eaee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaf0:	3304      	adds	r3, #4
 800eaf2:	4619      	mov	r1, r3
 800eaf4:	4610      	mov	r0, r2
 800eaf6:	f7fd fd64 	bl	800c5c2 <vListInsertEnd>
 800eafa:	e005      	b.n	800eb08 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800eafc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eafe:	3318      	adds	r3, #24
 800eb00:	4619      	mov	r1, r3
 800eb02:	4811      	ldr	r0, [pc, #68]	@ (800eb48 <vTaskNotifyGiveFromISR+0x120>)
 800eb04:	f7fd fd5d 	bl	800c5c2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eb08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb0c:	4b0f      	ldr	r3, [pc, #60]	@ (800eb4c <vTaskNotifyGiveFromISR+0x124>)
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb12:	429a      	cmp	r2, r3
 800eb14:	d908      	bls.n	800eb28 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800eb16:	683b      	ldr	r3, [r7, #0]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d002      	beq.n	800eb22 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800eb1c:	683b      	ldr	r3, [r7, #0]
 800eb1e:	2201      	movs	r2, #1
 800eb20:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800eb22:	4b0b      	ldr	r3, [pc, #44]	@ (800eb50 <vTaskNotifyGiveFromISR+0x128>)
 800eb24:	2201      	movs	r2, #1
 800eb26:	601a      	str	r2, [r3, #0]
 800eb28:	6a3b      	ldr	r3, [r7, #32]
 800eb2a:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800eb2c:	68bb      	ldr	r3, [r7, #8]
 800eb2e:	f383 8811 	msr	BASEPRI, r3
}
 800eb32:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800eb34:	bf00      	nop
 800eb36:	3728      	adds	r7, #40	@ 0x28
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	bd80      	pop	{r7, pc}
 800eb3c:	240066d8 	.word	0x240066d8
 800eb40:	240066b8 	.word	0x240066b8
 800eb44:	240061e0 	.word	0x240061e0
 800eb48:	24006670 	.word	0x24006670
 800eb4c:	240061dc 	.word	0x240061dc
 800eb50:	240066c4 	.word	0x240066c4

0800eb54 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b084      	sub	sp, #16
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
 800eb5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800eb5e:	4b21      	ldr	r3, [pc, #132]	@ (800ebe4 <prvAddCurrentTaskToDelayedList+0x90>)
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eb64:	4b20      	ldr	r3, [pc, #128]	@ (800ebe8 <prvAddCurrentTaskToDelayedList+0x94>)
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	3304      	adds	r3, #4
 800eb6a:	4618      	mov	r0, r3
 800eb6c:	f7fd fd86 	bl	800c67c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb76:	d10a      	bne.n	800eb8e <prvAddCurrentTaskToDelayedList+0x3a>
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d007      	beq.n	800eb8e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eb7e:	4b1a      	ldr	r3, [pc, #104]	@ (800ebe8 <prvAddCurrentTaskToDelayedList+0x94>)
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	3304      	adds	r3, #4
 800eb84:	4619      	mov	r1, r3
 800eb86:	4819      	ldr	r0, [pc, #100]	@ (800ebec <prvAddCurrentTaskToDelayedList+0x98>)
 800eb88:	f7fd fd1b 	bl	800c5c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800eb8c:	e026      	b.n	800ebdc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800eb8e:	68fa      	ldr	r2, [r7, #12]
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	4413      	add	r3, r2
 800eb94:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800eb96:	4b14      	ldr	r3, [pc, #80]	@ (800ebe8 <prvAddCurrentTaskToDelayedList+0x94>)
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	68ba      	ldr	r2, [r7, #8]
 800eb9c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800eb9e:	68ba      	ldr	r2, [r7, #8]
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	429a      	cmp	r2, r3
 800eba4:	d209      	bcs.n	800ebba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eba6:	4b12      	ldr	r3, [pc, #72]	@ (800ebf0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800eba8:	681a      	ldr	r2, [r3, #0]
 800ebaa:	4b0f      	ldr	r3, [pc, #60]	@ (800ebe8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	3304      	adds	r3, #4
 800ebb0:	4619      	mov	r1, r3
 800ebb2:	4610      	mov	r0, r2
 800ebb4:	f7fd fd29 	bl	800c60a <vListInsert>
}
 800ebb8:	e010      	b.n	800ebdc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ebba:	4b0e      	ldr	r3, [pc, #56]	@ (800ebf4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ebbc:	681a      	ldr	r2, [r3, #0]
 800ebbe:	4b0a      	ldr	r3, [pc, #40]	@ (800ebe8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	3304      	adds	r3, #4
 800ebc4:	4619      	mov	r1, r3
 800ebc6:	4610      	mov	r0, r2
 800ebc8:	f7fd fd1f 	bl	800c60a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ebcc:	4b0a      	ldr	r3, [pc, #40]	@ (800ebf8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	68ba      	ldr	r2, [r7, #8]
 800ebd2:	429a      	cmp	r2, r3
 800ebd4:	d202      	bcs.n	800ebdc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ebd6:	4a08      	ldr	r2, [pc, #32]	@ (800ebf8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ebd8:	68bb      	ldr	r3, [r7, #8]
 800ebda:	6013      	str	r3, [r2, #0]
}
 800ebdc:	bf00      	nop
 800ebde:	3710      	adds	r7, #16
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bd80      	pop	{r7, pc}
 800ebe4:	240066b4 	.word	0x240066b4
 800ebe8:	240061dc 	.word	0x240061dc
 800ebec:	2400669c 	.word	0x2400669c
 800ebf0:	2400666c 	.word	0x2400666c
 800ebf4:	24006668 	.word	0x24006668
 800ebf8:	240066d0 	.word	0x240066d0

0800ebfc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b08a      	sub	sp, #40	@ 0x28
 800ec00:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ec02:	2300      	movs	r3, #0
 800ec04:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ec06:	f000 fb13 	bl	800f230 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ec0a:	4b1d      	ldr	r3, [pc, #116]	@ (800ec80 <xTimerCreateTimerTask+0x84>)
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d021      	beq.n	800ec56 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ec12:	2300      	movs	r3, #0
 800ec14:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ec16:	2300      	movs	r3, #0
 800ec18:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ec1a:	1d3a      	adds	r2, r7, #4
 800ec1c:	f107 0108 	add.w	r1, r7, #8
 800ec20:	f107 030c 	add.w	r3, r7, #12
 800ec24:	4618      	mov	r0, r3
 800ec26:	f7fd fc85 	bl	800c534 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ec2a:	6879      	ldr	r1, [r7, #4]
 800ec2c:	68bb      	ldr	r3, [r7, #8]
 800ec2e:	68fa      	ldr	r2, [r7, #12]
 800ec30:	9202      	str	r2, [sp, #8]
 800ec32:	9301      	str	r3, [sp, #4]
 800ec34:	2302      	movs	r3, #2
 800ec36:	9300      	str	r3, [sp, #0]
 800ec38:	2300      	movs	r3, #0
 800ec3a:	460a      	mov	r2, r1
 800ec3c:	4911      	ldr	r1, [pc, #68]	@ (800ec84 <xTimerCreateTimerTask+0x88>)
 800ec3e:	4812      	ldr	r0, [pc, #72]	@ (800ec88 <xTimerCreateTimerTask+0x8c>)
 800ec40:	f7fe fe2a 	bl	800d898 <xTaskCreateStatic>
 800ec44:	4603      	mov	r3, r0
 800ec46:	4a11      	ldr	r2, [pc, #68]	@ (800ec8c <xTimerCreateTimerTask+0x90>)
 800ec48:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ec4a:	4b10      	ldr	r3, [pc, #64]	@ (800ec8c <xTimerCreateTimerTask+0x90>)
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d001      	beq.n	800ec56 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ec52:	2301      	movs	r3, #1
 800ec54:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ec56:	697b      	ldr	r3, [r7, #20]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d10b      	bne.n	800ec74 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ec5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec60:	f383 8811 	msr	BASEPRI, r3
 800ec64:	f3bf 8f6f 	isb	sy
 800ec68:	f3bf 8f4f 	dsb	sy
 800ec6c:	613b      	str	r3, [r7, #16]
}
 800ec6e:	bf00      	nop
 800ec70:	bf00      	nop
 800ec72:	e7fd      	b.n	800ec70 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ec74:	697b      	ldr	r3, [r7, #20]
}
 800ec76:	4618      	mov	r0, r3
 800ec78:	3718      	adds	r7, #24
 800ec7a:	46bd      	mov	sp, r7
 800ec7c:	bd80      	pop	{r7, pc}
 800ec7e:	bf00      	nop
 800ec80:	2400670c 	.word	0x2400670c
 800ec84:	0801b7d0 	.word	0x0801b7d0
 800ec88:	0800edc9 	.word	0x0800edc9
 800ec8c:	24006710 	.word	0x24006710

0800ec90 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ec90:	b580      	push	{r7, lr}
 800ec92:	b08a      	sub	sp, #40	@ 0x28
 800ec94:	af00      	add	r7, sp, #0
 800ec96:	60f8      	str	r0, [r7, #12]
 800ec98:	60b9      	str	r1, [r7, #8]
 800ec9a:	607a      	str	r2, [r7, #4]
 800ec9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ec9e:	2300      	movs	r3, #0
 800eca0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d10b      	bne.n	800ecc0 <xTimerGenericCommand+0x30>
	__asm volatile
 800eca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecac:	f383 8811 	msr	BASEPRI, r3
 800ecb0:	f3bf 8f6f 	isb	sy
 800ecb4:	f3bf 8f4f 	dsb	sy
 800ecb8:	623b      	str	r3, [r7, #32]
}
 800ecba:	bf00      	nop
 800ecbc:	bf00      	nop
 800ecbe:	e7fd      	b.n	800ecbc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ecc0:	4b19      	ldr	r3, [pc, #100]	@ (800ed28 <xTimerGenericCommand+0x98>)
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d02a      	beq.n	800ed1e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ecc8:	68bb      	ldr	r3, [r7, #8]
 800ecca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ecd4:	68bb      	ldr	r3, [r7, #8]
 800ecd6:	2b05      	cmp	r3, #5
 800ecd8:	dc18      	bgt.n	800ed0c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ecda:	f7ff fccb 	bl	800e674 <xTaskGetSchedulerState>
 800ecde:	4603      	mov	r3, r0
 800ece0:	2b02      	cmp	r3, #2
 800ece2:	d109      	bne.n	800ecf8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ece4:	4b10      	ldr	r3, [pc, #64]	@ (800ed28 <xTimerGenericCommand+0x98>)
 800ece6:	6818      	ldr	r0, [r3, #0]
 800ece8:	f107 0110 	add.w	r1, r7, #16
 800ecec:	2300      	movs	r3, #0
 800ecee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ecf0:	f7fd ff5a 	bl	800cba8 <xQueueGenericSend>
 800ecf4:	6278      	str	r0, [r7, #36]	@ 0x24
 800ecf6:	e012      	b.n	800ed1e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ecf8:	4b0b      	ldr	r3, [pc, #44]	@ (800ed28 <xTimerGenericCommand+0x98>)
 800ecfa:	6818      	ldr	r0, [r3, #0]
 800ecfc:	f107 0110 	add.w	r1, r7, #16
 800ed00:	2300      	movs	r3, #0
 800ed02:	2200      	movs	r2, #0
 800ed04:	f7fd ff50 	bl	800cba8 <xQueueGenericSend>
 800ed08:	6278      	str	r0, [r7, #36]	@ 0x24
 800ed0a:	e008      	b.n	800ed1e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ed0c:	4b06      	ldr	r3, [pc, #24]	@ (800ed28 <xTimerGenericCommand+0x98>)
 800ed0e:	6818      	ldr	r0, [r3, #0]
 800ed10:	f107 0110 	add.w	r1, r7, #16
 800ed14:	2300      	movs	r3, #0
 800ed16:	683a      	ldr	r2, [r7, #0]
 800ed18:	f7fe f848 	bl	800cdac <xQueueGenericSendFromISR>
 800ed1c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ed1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ed20:	4618      	mov	r0, r3
 800ed22:	3728      	adds	r7, #40	@ 0x28
 800ed24:	46bd      	mov	sp, r7
 800ed26:	bd80      	pop	{r7, pc}
 800ed28:	2400670c 	.word	0x2400670c

0800ed2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b088      	sub	sp, #32
 800ed30:	af02      	add	r7, sp, #8
 800ed32:	6078      	str	r0, [r7, #4]
 800ed34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ed36:	4b23      	ldr	r3, [pc, #140]	@ (800edc4 <prvProcessExpiredTimer+0x98>)
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	68db      	ldr	r3, [r3, #12]
 800ed3c:	68db      	ldr	r3, [r3, #12]
 800ed3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ed40:	697b      	ldr	r3, [r7, #20]
 800ed42:	3304      	adds	r3, #4
 800ed44:	4618      	mov	r0, r3
 800ed46:	f7fd fc99 	bl	800c67c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ed4a:	697b      	ldr	r3, [r7, #20]
 800ed4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed50:	f003 0304 	and.w	r3, r3, #4
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d023      	beq.n	800eda0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ed58:	697b      	ldr	r3, [r7, #20]
 800ed5a:	699a      	ldr	r2, [r3, #24]
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	18d1      	adds	r1, r2, r3
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	683a      	ldr	r2, [r7, #0]
 800ed64:	6978      	ldr	r0, [r7, #20]
 800ed66:	f000 f8d5 	bl	800ef14 <prvInsertTimerInActiveList>
 800ed6a:	4603      	mov	r3, r0
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d020      	beq.n	800edb2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ed70:	2300      	movs	r3, #0
 800ed72:	9300      	str	r3, [sp, #0]
 800ed74:	2300      	movs	r3, #0
 800ed76:	687a      	ldr	r2, [r7, #4]
 800ed78:	2100      	movs	r1, #0
 800ed7a:	6978      	ldr	r0, [r7, #20]
 800ed7c:	f7ff ff88 	bl	800ec90 <xTimerGenericCommand>
 800ed80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ed82:	693b      	ldr	r3, [r7, #16]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d114      	bne.n	800edb2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ed88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed8c:	f383 8811 	msr	BASEPRI, r3
 800ed90:	f3bf 8f6f 	isb	sy
 800ed94:	f3bf 8f4f 	dsb	sy
 800ed98:	60fb      	str	r3, [r7, #12]
}
 800ed9a:	bf00      	nop
 800ed9c:	bf00      	nop
 800ed9e:	e7fd      	b.n	800ed9c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eda0:	697b      	ldr	r3, [r7, #20]
 800eda2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eda6:	f023 0301 	bic.w	r3, r3, #1
 800edaa:	b2da      	uxtb	r2, r3
 800edac:	697b      	ldr	r3, [r7, #20]
 800edae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800edb2:	697b      	ldr	r3, [r7, #20]
 800edb4:	6a1b      	ldr	r3, [r3, #32]
 800edb6:	6978      	ldr	r0, [r7, #20]
 800edb8:	4798      	blx	r3
}
 800edba:	bf00      	nop
 800edbc:	3718      	adds	r7, #24
 800edbe:	46bd      	mov	sp, r7
 800edc0:	bd80      	pop	{r7, pc}
 800edc2:	bf00      	nop
 800edc4:	24006704 	.word	0x24006704

0800edc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800edc8:	b580      	push	{r7, lr}
 800edca:	b084      	sub	sp, #16
 800edcc:	af00      	add	r7, sp, #0
 800edce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800edd0:	f107 0308 	add.w	r3, r7, #8
 800edd4:	4618      	mov	r0, r3
 800edd6:	f000 f859 	bl	800ee8c <prvGetNextExpireTime>
 800edda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800eddc:	68bb      	ldr	r3, [r7, #8]
 800edde:	4619      	mov	r1, r3
 800ede0:	68f8      	ldr	r0, [r7, #12]
 800ede2:	f000 f805 	bl	800edf0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ede6:	f000 f8d7 	bl	800ef98 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800edea:	bf00      	nop
 800edec:	e7f0      	b.n	800edd0 <prvTimerTask+0x8>
	...

0800edf0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b084      	sub	sp, #16
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	6078      	str	r0, [r7, #4]
 800edf8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800edfa:	f7ff f825 	bl	800de48 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800edfe:	f107 0308 	add.w	r3, r7, #8
 800ee02:	4618      	mov	r0, r3
 800ee04:	f000 f866 	bl	800eed4 <prvSampleTimeNow>
 800ee08:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ee0a:	68bb      	ldr	r3, [r7, #8]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d130      	bne.n	800ee72 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ee10:	683b      	ldr	r3, [r7, #0]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d10a      	bne.n	800ee2c <prvProcessTimerOrBlockTask+0x3c>
 800ee16:	687a      	ldr	r2, [r7, #4]
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	429a      	cmp	r2, r3
 800ee1c:	d806      	bhi.n	800ee2c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ee1e:	f7ff f821 	bl	800de64 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ee22:	68f9      	ldr	r1, [r7, #12]
 800ee24:	6878      	ldr	r0, [r7, #4]
 800ee26:	f7ff ff81 	bl	800ed2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ee2a:	e024      	b.n	800ee76 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ee2c:	683b      	ldr	r3, [r7, #0]
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d008      	beq.n	800ee44 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ee32:	4b13      	ldr	r3, [pc, #76]	@ (800ee80 <prvProcessTimerOrBlockTask+0x90>)
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d101      	bne.n	800ee40 <prvProcessTimerOrBlockTask+0x50>
 800ee3c:	2301      	movs	r3, #1
 800ee3e:	e000      	b.n	800ee42 <prvProcessTimerOrBlockTask+0x52>
 800ee40:	2300      	movs	r3, #0
 800ee42:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ee44:	4b0f      	ldr	r3, [pc, #60]	@ (800ee84 <prvProcessTimerOrBlockTask+0x94>)
 800ee46:	6818      	ldr	r0, [r3, #0]
 800ee48:	687a      	ldr	r2, [r7, #4]
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	1ad3      	subs	r3, r2, r3
 800ee4e:	683a      	ldr	r2, [r7, #0]
 800ee50:	4619      	mov	r1, r3
 800ee52:	f7fe fced 	bl	800d830 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ee56:	f7ff f805 	bl	800de64 <xTaskResumeAll>
 800ee5a:	4603      	mov	r3, r0
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d10a      	bne.n	800ee76 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ee60:	4b09      	ldr	r3, [pc, #36]	@ (800ee88 <prvProcessTimerOrBlockTask+0x98>)
 800ee62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee66:	601a      	str	r2, [r3, #0]
 800ee68:	f3bf 8f4f 	dsb	sy
 800ee6c:	f3bf 8f6f 	isb	sy
}
 800ee70:	e001      	b.n	800ee76 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ee72:	f7fe fff7 	bl	800de64 <xTaskResumeAll>
}
 800ee76:	bf00      	nop
 800ee78:	3710      	adds	r7, #16
 800ee7a:	46bd      	mov	sp, r7
 800ee7c:	bd80      	pop	{r7, pc}
 800ee7e:	bf00      	nop
 800ee80:	24006708 	.word	0x24006708
 800ee84:	2400670c 	.word	0x2400670c
 800ee88:	e000ed04 	.word	0xe000ed04

0800ee8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ee8c:	b480      	push	{r7}
 800ee8e:	b085      	sub	sp, #20
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ee94:	4b0e      	ldr	r3, [pc, #56]	@ (800eed0 <prvGetNextExpireTime+0x44>)
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d101      	bne.n	800eea2 <prvGetNextExpireTime+0x16>
 800ee9e:	2201      	movs	r2, #1
 800eea0:	e000      	b.n	800eea4 <prvGetNextExpireTime+0x18>
 800eea2:	2200      	movs	r2, #0
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d105      	bne.n	800eebc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800eeb0:	4b07      	ldr	r3, [pc, #28]	@ (800eed0 <prvGetNextExpireTime+0x44>)
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	68db      	ldr	r3, [r3, #12]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	60fb      	str	r3, [r7, #12]
 800eeba:	e001      	b.n	800eec0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800eebc:	2300      	movs	r3, #0
 800eebe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800eec0:	68fb      	ldr	r3, [r7, #12]
}
 800eec2:	4618      	mov	r0, r3
 800eec4:	3714      	adds	r7, #20
 800eec6:	46bd      	mov	sp, r7
 800eec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eecc:	4770      	bx	lr
 800eece:	bf00      	nop
 800eed0:	24006704 	.word	0x24006704

0800eed4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800eed4:	b580      	push	{r7, lr}
 800eed6:	b084      	sub	sp, #16
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800eedc:	f7ff f860 	bl	800dfa0 <xTaskGetTickCount>
 800eee0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800eee2:	4b0b      	ldr	r3, [pc, #44]	@ (800ef10 <prvSampleTimeNow+0x3c>)
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	68fa      	ldr	r2, [r7, #12]
 800eee8:	429a      	cmp	r2, r3
 800eeea:	d205      	bcs.n	800eef8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800eeec:	f000 f93a 	bl	800f164 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	2201      	movs	r2, #1
 800eef4:	601a      	str	r2, [r3, #0]
 800eef6:	e002      	b.n	800eefe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	2200      	movs	r2, #0
 800eefc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800eefe:	4a04      	ldr	r2, [pc, #16]	@ (800ef10 <prvSampleTimeNow+0x3c>)
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ef04:	68fb      	ldr	r3, [r7, #12]
}
 800ef06:	4618      	mov	r0, r3
 800ef08:	3710      	adds	r7, #16
 800ef0a:	46bd      	mov	sp, r7
 800ef0c:	bd80      	pop	{r7, pc}
 800ef0e:	bf00      	nop
 800ef10:	24006714 	.word	0x24006714

0800ef14 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b086      	sub	sp, #24
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	60f8      	str	r0, [r7, #12]
 800ef1c:	60b9      	str	r1, [r7, #8]
 800ef1e:	607a      	str	r2, [r7, #4]
 800ef20:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ef22:	2300      	movs	r3, #0
 800ef24:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	68ba      	ldr	r2, [r7, #8]
 800ef2a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	68fa      	ldr	r2, [r7, #12]
 800ef30:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ef32:	68ba      	ldr	r2, [r7, #8]
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	429a      	cmp	r2, r3
 800ef38:	d812      	bhi.n	800ef60 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ef3a:	687a      	ldr	r2, [r7, #4]
 800ef3c:	683b      	ldr	r3, [r7, #0]
 800ef3e:	1ad2      	subs	r2, r2, r3
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	699b      	ldr	r3, [r3, #24]
 800ef44:	429a      	cmp	r2, r3
 800ef46:	d302      	bcc.n	800ef4e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ef48:	2301      	movs	r3, #1
 800ef4a:	617b      	str	r3, [r7, #20]
 800ef4c:	e01b      	b.n	800ef86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ef4e:	4b10      	ldr	r3, [pc, #64]	@ (800ef90 <prvInsertTimerInActiveList+0x7c>)
 800ef50:	681a      	ldr	r2, [r3, #0]
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	3304      	adds	r3, #4
 800ef56:	4619      	mov	r1, r3
 800ef58:	4610      	mov	r0, r2
 800ef5a:	f7fd fb56 	bl	800c60a <vListInsert>
 800ef5e:	e012      	b.n	800ef86 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ef60:	687a      	ldr	r2, [r7, #4]
 800ef62:	683b      	ldr	r3, [r7, #0]
 800ef64:	429a      	cmp	r2, r3
 800ef66:	d206      	bcs.n	800ef76 <prvInsertTimerInActiveList+0x62>
 800ef68:	68ba      	ldr	r2, [r7, #8]
 800ef6a:	683b      	ldr	r3, [r7, #0]
 800ef6c:	429a      	cmp	r2, r3
 800ef6e:	d302      	bcc.n	800ef76 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ef70:	2301      	movs	r3, #1
 800ef72:	617b      	str	r3, [r7, #20]
 800ef74:	e007      	b.n	800ef86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ef76:	4b07      	ldr	r3, [pc, #28]	@ (800ef94 <prvInsertTimerInActiveList+0x80>)
 800ef78:	681a      	ldr	r2, [r3, #0]
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	3304      	adds	r3, #4
 800ef7e:	4619      	mov	r1, r3
 800ef80:	4610      	mov	r0, r2
 800ef82:	f7fd fb42 	bl	800c60a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ef86:	697b      	ldr	r3, [r7, #20]
}
 800ef88:	4618      	mov	r0, r3
 800ef8a:	3718      	adds	r7, #24
 800ef8c:	46bd      	mov	sp, r7
 800ef8e:	bd80      	pop	{r7, pc}
 800ef90:	24006708 	.word	0x24006708
 800ef94:	24006704 	.word	0x24006704

0800ef98 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b08e      	sub	sp, #56	@ 0x38
 800ef9c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ef9e:	e0ce      	b.n	800f13e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	da19      	bge.n	800efda <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800efa6:	1d3b      	adds	r3, r7, #4
 800efa8:	3304      	adds	r3, #4
 800efaa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800efac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d10b      	bne.n	800efca <prvProcessReceivedCommands+0x32>
	__asm volatile
 800efb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efb6:	f383 8811 	msr	BASEPRI, r3
 800efba:	f3bf 8f6f 	isb	sy
 800efbe:	f3bf 8f4f 	dsb	sy
 800efc2:	61fb      	str	r3, [r7, #28]
}
 800efc4:	bf00      	nop
 800efc6:	bf00      	nop
 800efc8:	e7fd      	b.n	800efc6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800efca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800efd0:	6850      	ldr	r0, [r2, #4]
 800efd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800efd4:	6892      	ldr	r2, [r2, #8]
 800efd6:	4611      	mov	r1, r2
 800efd8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	f2c0 80ae 	blt.w	800f13e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800efe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efe8:	695b      	ldr	r3, [r3, #20]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d004      	beq.n	800eff8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800efee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eff0:	3304      	adds	r3, #4
 800eff2:	4618      	mov	r0, r3
 800eff4:	f7fd fb42 	bl	800c67c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800eff8:	463b      	mov	r3, r7
 800effa:	4618      	mov	r0, r3
 800effc:	f7ff ff6a 	bl	800eed4 <prvSampleTimeNow>
 800f000:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	2b09      	cmp	r3, #9
 800f006:	f200 8097 	bhi.w	800f138 <prvProcessReceivedCommands+0x1a0>
 800f00a:	a201      	add	r2, pc, #4	@ (adr r2, 800f010 <prvProcessReceivedCommands+0x78>)
 800f00c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f010:	0800f039 	.word	0x0800f039
 800f014:	0800f039 	.word	0x0800f039
 800f018:	0800f039 	.word	0x0800f039
 800f01c:	0800f0af 	.word	0x0800f0af
 800f020:	0800f0c3 	.word	0x0800f0c3
 800f024:	0800f10f 	.word	0x0800f10f
 800f028:	0800f039 	.word	0x0800f039
 800f02c:	0800f039 	.word	0x0800f039
 800f030:	0800f0af 	.word	0x0800f0af
 800f034:	0800f0c3 	.word	0x0800f0c3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f03a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f03e:	f043 0301 	orr.w	r3, r3, #1
 800f042:	b2da      	uxtb	r2, r3
 800f044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f046:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f04a:	68ba      	ldr	r2, [r7, #8]
 800f04c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f04e:	699b      	ldr	r3, [r3, #24]
 800f050:	18d1      	adds	r1, r2, r3
 800f052:	68bb      	ldr	r3, [r7, #8]
 800f054:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f056:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f058:	f7ff ff5c 	bl	800ef14 <prvInsertTimerInActiveList>
 800f05c:	4603      	mov	r3, r0
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d06c      	beq.n	800f13c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f064:	6a1b      	ldr	r3, [r3, #32]
 800f066:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f068:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f06a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f06c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f070:	f003 0304 	and.w	r3, r3, #4
 800f074:	2b00      	cmp	r3, #0
 800f076:	d061      	beq.n	800f13c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f078:	68ba      	ldr	r2, [r7, #8]
 800f07a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f07c:	699b      	ldr	r3, [r3, #24]
 800f07e:	441a      	add	r2, r3
 800f080:	2300      	movs	r3, #0
 800f082:	9300      	str	r3, [sp, #0]
 800f084:	2300      	movs	r3, #0
 800f086:	2100      	movs	r1, #0
 800f088:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f08a:	f7ff fe01 	bl	800ec90 <xTimerGenericCommand>
 800f08e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f090:	6a3b      	ldr	r3, [r7, #32]
 800f092:	2b00      	cmp	r3, #0
 800f094:	d152      	bne.n	800f13c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800f096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f09a:	f383 8811 	msr	BASEPRI, r3
 800f09e:	f3bf 8f6f 	isb	sy
 800f0a2:	f3bf 8f4f 	dsb	sy
 800f0a6:	61bb      	str	r3, [r7, #24]
}
 800f0a8:	bf00      	nop
 800f0aa:	bf00      	nop
 800f0ac:	e7fd      	b.n	800f0aa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f0ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f0b4:	f023 0301 	bic.w	r3, r3, #1
 800f0b8:	b2da      	uxtb	r2, r3
 800f0ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f0c0:	e03d      	b.n	800f13e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f0c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f0c8:	f043 0301 	orr.w	r3, r3, #1
 800f0cc:	b2da      	uxtb	r2, r3
 800f0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f0d4:	68ba      	ldr	r2, [r7, #8]
 800f0d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0d8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f0da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0dc:	699b      	ldr	r3, [r3, #24]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d10b      	bne.n	800f0fa <prvProcessReceivedCommands+0x162>
	__asm volatile
 800f0e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0e6:	f383 8811 	msr	BASEPRI, r3
 800f0ea:	f3bf 8f6f 	isb	sy
 800f0ee:	f3bf 8f4f 	dsb	sy
 800f0f2:	617b      	str	r3, [r7, #20]
}
 800f0f4:	bf00      	nop
 800f0f6:	bf00      	nop
 800f0f8:	e7fd      	b.n	800f0f6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f0fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0fc:	699a      	ldr	r2, [r3, #24]
 800f0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f100:	18d1      	adds	r1, r2, r3
 800f102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f104:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f106:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f108:	f7ff ff04 	bl	800ef14 <prvInsertTimerInActiveList>
					break;
 800f10c:	e017      	b.n	800f13e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f10e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f110:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f114:	f003 0302 	and.w	r3, r3, #2
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d103      	bne.n	800f124 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800f11c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f11e:	f000 fbeb 	bl	800f8f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f122:	e00c      	b.n	800f13e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f126:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f12a:	f023 0301 	bic.w	r3, r3, #1
 800f12e:	b2da      	uxtb	r2, r3
 800f130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f132:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f136:	e002      	b.n	800f13e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800f138:	bf00      	nop
 800f13a:	e000      	b.n	800f13e <prvProcessReceivedCommands+0x1a6>
					break;
 800f13c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f13e:	4b08      	ldr	r3, [pc, #32]	@ (800f160 <prvProcessReceivedCommands+0x1c8>)
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	1d39      	adds	r1, r7, #4
 800f144:	2200      	movs	r2, #0
 800f146:	4618      	mov	r0, r3
 800f148:	f7fd ff5e 	bl	800d008 <xQueueReceive>
 800f14c:	4603      	mov	r3, r0
 800f14e:	2b00      	cmp	r3, #0
 800f150:	f47f af26 	bne.w	800efa0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f154:	bf00      	nop
 800f156:	bf00      	nop
 800f158:	3730      	adds	r7, #48	@ 0x30
 800f15a:	46bd      	mov	sp, r7
 800f15c:	bd80      	pop	{r7, pc}
 800f15e:	bf00      	nop
 800f160:	2400670c 	.word	0x2400670c

0800f164 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f164:	b580      	push	{r7, lr}
 800f166:	b088      	sub	sp, #32
 800f168:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f16a:	e049      	b.n	800f200 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f16c:	4b2e      	ldr	r3, [pc, #184]	@ (800f228 <prvSwitchTimerLists+0xc4>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	68db      	ldr	r3, [r3, #12]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f176:	4b2c      	ldr	r3, [pc, #176]	@ (800f228 <prvSwitchTimerLists+0xc4>)
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	68db      	ldr	r3, [r3, #12]
 800f17c:	68db      	ldr	r3, [r3, #12]
 800f17e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	3304      	adds	r3, #4
 800f184:	4618      	mov	r0, r3
 800f186:	f7fd fa79 	bl	800c67c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	6a1b      	ldr	r3, [r3, #32]
 800f18e:	68f8      	ldr	r0, [r7, #12]
 800f190:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f198:	f003 0304 	and.w	r3, r3, #4
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d02f      	beq.n	800f200 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	699b      	ldr	r3, [r3, #24]
 800f1a4:	693a      	ldr	r2, [r7, #16]
 800f1a6:	4413      	add	r3, r2
 800f1a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f1aa:	68ba      	ldr	r2, [r7, #8]
 800f1ac:	693b      	ldr	r3, [r7, #16]
 800f1ae:	429a      	cmp	r2, r3
 800f1b0:	d90e      	bls.n	800f1d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	68ba      	ldr	r2, [r7, #8]
 800f1b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	68fa      	ldr	r2, [r7, #12]
 800f1bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f1be:	4b1a      	ldr	r3, [pc, #104]	@ (800f228 <prvSwitchTimerLists+0xc4>)
 800f1c0:	681a      	ldr	r2, [r3, #0]
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	3304      	adds	r3, #4
 800f1c6:	4619      	mov	r1, r3
 800f1c8:	4610      	mov	r0, r2
 800f1ca:	f7fd fa1e 	bl	800c60a <vListInsert>
 800f1ce:	e017      	b.n	800f200 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	9300      	str	r3, [sp, #0]
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	693a      	ldr	r2, [r7, #16]
 800f1d8:	2100      	movs	r1, #0
 800f1da:	68f8      	ldr	r0, [r7, #12]
 800f1dc:	f7ff fd58 	bl	800ec90 <xTimerGenericCommand>
 800f1e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d10b      	bne.n	800f200 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800f1e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1ec:	f383 8811 	msr	BASEPRI, r3
 800f1f0:	f3bf 8f6f 	isb	sy
 800f1f4:	f3bf 8f4f 	dsb	sy
 800f1f8:	603b      	str	r3, [r7, #0]
}
 800f1fa:	bf00      	nop
 800f1fc:	bf00      	nop
 800f1fe:	e7fd      	b.n	800f1fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f200:	4b09      	ldr	r3, [pc, #36]	@ (800f228 <prvSwitchTimerLists+0xc4>)
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d1b0      	bne.n	800f16c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f20a:	4b07      	ldr	r3, [pc, #28]	@ (800f228 <prvSwitchTimerLists+0xc4>)
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f210:	4b06      	ldr	r3, [pc, #24]	@ (800f22c <prvSwitchTimerLists+0xc8>)
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	4a04      	ldr	r2, [pc, #16]	@ (800f228 <prvSwitchTimerLists+0xc4>)
 800f216:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f218:	4a04      	ldr	r2, [pc, #16]	@ (800f22c <prvSwitchTimerLists+0xc8>)
 800f21a:	697b      	ldr	r3, [r7, #20]
 800f21c:	6013      	str	r3, [r2, #0]
}
 800f21e:	bf00      	nop
 800f220:	3718      	adds	r7, #24
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}
 800f226:	bf00      	nop
 800f228:	24006704 	.word	0x24006704
 800f22c:	24006708 	.word	0x24006708

0800f230 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f230:	b580      	push	{r7, lr}
 800f232:	b082      	sub	sp, #8
 800f234:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f236:	f000 f96f 	bl	800f518 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f23a:	4b15      	ldr	r3, [pc, #84]	@ (800f290 <prvCheckForValidListAndQueue+0x60>)
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d120      	bne.n	800f284 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f242:	4814      	ldr	r0, [pc, #80]	@ (800f294 <prvCheckForValidListAndQueue+0x64>)
 800f244:	f7fd f990 	bl	800c568 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f248:	4813      	ldr	r0, [pc, #76]	@ (800f298 <prvCheckForValidListAndQueue+0x68>)
 800f24a:	f7fd f98d 	bl	800c568 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f24e:	4b13      	ldr	r3, [pc, #76]	@ (800f29c <prvCheckForValidListAndQueue+0x6c>)
 800f250:	4a10      	ldr	r2, [pc, #64]	@ (800f294 <prvCheckForValidListAndQueue+0x64>)
 800f252:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f254:	4b12      	ldr	r3, [pc, #72]	@ (800f2a0 <prvCheckForValidListAndQueue+0x70>)
 800f256:	4a10      	ldr	r2, [pc, #64]	@ (800f298 <prvCheckForValidListAndQueue+0x68>)
 800f258:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f25a:	2300      	movs	r3, #0
 800f25c:	9300      	str	r3, [sp, #0]
 800f25e:	4b11      	ldr	r3, [pc, #68]	@ (800f2a4 <prvCheckForValidListAndQueue+0x74>)
 800f260:	4a11      	ldr	r2, [pc, #68]	@ (800f2a8 <prvCheckForValidListAndQueue+0x78>)
 800f262:	2110      	movs	r1, #16
 800f264:	200a      	movs	r0, #10
 800f266:	f7fd fa9d 	bl	800c7a4 <xQueueGenericCreateStatic>
 800f26a:	4603      	mov	r3, r0
 800f26c:	4a08      	ldr	r2, [pc, #32]	@ (800f290 <prvCheckForValidListAndQueue+0x60>)
 800f26e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f270:	4b07      	ldr	r3, [pc, #28]	@ (800f290 <prvCheckForValidListAndQueue+0x60>)
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d005      	beq.n	800f284 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f278:	4b05      	ldr	r3, [pc, #20]	@ (800f290 <prvCheckForValidListAndQueue+0x60>)
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	490b      	ldr	r1, [pc, #44]	@ (800f2ac <prvCheckForValidListAndQueue+0x7c>)
 800f27e:	4618      	mov	r0, r3
 800f280:	f7fe fa82 	bl	800d788 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f284:	f000 f97a 	bl	800f57c <vPortExitCritical>
}
 800f288:	bf00      	nop
 800f28a:	46bd      	mov	sp, r7
 800f28c:	bd80      	pop	{r7, pc}
 800f28e:	bf00      	nop
 800f290:	2400670c 	.word	0x2400670c
 800f294:	240066dc 	.word	0x240066dc
 800f298:	240066f0 	.word	0x240066f0
 800f29c:	24006704 	.word	0x24006704
 800f2a0:	24006708 	.word	0x24006708
 800f2a4:	240067b8 	.word	0x240067b8
 800f2a8:	24006718 	.word	0x24006718
 800f2ac:	0801b7d8 	.word	0x0801b7d8

0800f2b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f2b0:	b480      	push	{r7}
 800f2b2:	b085      	sub	sp, #20
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	60f8      	str	r0, [r7, #12]
 800f2b8:	60b9      	str	r1, [r7, #8]
 800f2ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	3b04      	subs	r3, #4
 800f2c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f2c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	3b04      	subs	r3, #4
 800f2ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f2d0:	68bb      	ldr	r3, [r7, #8]
 800f2d2:	f023 0201 	bic.w	r2, r3, #1
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	3b04      	subs	r3, #4
 800f2de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f2e0:	4a0c      	ldr	r2, [pc, #48]	@ (800f314 <pxPortInitialiseStack+0x64>)
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	3b14      	subs	r3, #20
 800f2ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f2ec:	687a      	ldr	r2, [r7, #4]
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	3b04      	subs	r3, #4
 800f2f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	f06f 0202 	mvn.w	r2, #2
 800f2fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	3b20      	subs	r3, #32
 800f304:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f306:	68fb      	ldr	r3, [r7, #12]
}
 800f308:	4618      	mov	r0, r3
 800f30a:	3714      	adds	r7, #20
 800f30c:	46bd      	mov	sp, r7
 800f30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f312:	4770      	bx	lr
 800f314:	0800f319 	.word	0x0800f319

0800f318 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f318:	b480      	push	{r7}
 800f31a:	b085      	sub	sp, #20
 800f31c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f31e:	2300      	movs	r3, #0
 800f320:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f322:	4b13      	ldr	r3, [pc, #76]	@ (800f370 <prvTaskExitError+0x58>)
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f32a:	d00b      	beq.n	800f344 <prvTaskExitError+0x2c>
	__asm volatile
 800f32c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f330:	f383 8811 	msr	BASEPRI, r3
 800f334:	f3bf 8f6f 	isb	sy
 800f338:	f3bf 8f4f 	dsb	sy
 800f33c:	60fb      	str	r3, [r7, #12]
}
 800f33e:	bf00      	nop
 800f340:	bf00      	nop
 800f342:	e7fd      	b.n	800f340 <prvTaskExitError+0x28>
	__asm volatile
 800f344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f348:	f383 8811 	msr	BASEPRI, r3
 800f34c:	f3bf 8f6f 	isb	sy
 800f350:	f3bf 8f4f 	dsb	sy
 800f354:	60bb      	str	r3, [r7, #8]
}
 800f356:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f358:	bf00      	nop
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d0fc      	beq.n	800f35a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f360:	bf00      	nop
 800f362:	bf00      	nop
 800f364:	3714      	adds	r7, #20
 800f366:	46bd      	mov	sp, r7
 800f368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36c:	4770      	bx	lr
 800f36e:	bf00      	nop
 800f370:	240049b4 	.word	0x240049b4
	...

0800f380 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f380:	4b07      	ldr	r3, [pc, #28]	@ (800f3a0 <pxCurrentTCBConst2>)
 800f382:	6819      	ldr	r1, [r3, #0]
 800f384:	6808      	ldr	r0, [r1, #0]
 800f386:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f38a:	f380 8809 	msr	PSP, r0
 800f38e:	f3bf 8f6f 	isb	sy
 800f392:	f04f 0000 	mov.w	r0, #0
 800f396:	f380 8811 	msr	BASEPRI, r0
 800f39a:	4770      	bx	lr
 800f39c:	f3af 8000 	nop.w

0800f3a0 <pxCurrentTCBConst2>:
 800f3a0:	240061dc 	.word	0x240061dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f3a4:	bf00      	nop
 800f3a6:	bf00      	nop

0800f3a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f3a8:	4808      	ldr	r0, [pc, #32]	@ (800f3cc <prvPortStartFirstTask+0x24>)
 800f3aa:	6800      	ldr	r0, [r0, #0]
 800f3ac:	6800      	ldr	r0, [r0, #0]
 800f3ae:	f380 8808 	msr	MSP, r0
 800f3b2:	f04f 0000 	mov.w	r0, #0
 800f3b6:	f380 8814 	msr	CONTROL, r0
 800f3ba:	b662      	cpsie	i
 800f3bc:	b661      	cpsie	f
 800f3be:	f3bf 8f4f 	dsb	sy
 800f3c2:	f3bf 8f6f 	isb	sy
 800f3c6:	df00      	svc	0
 800f3c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f3ca:	bf00      	nop
 800f3cc:	e000ed08 	.word	0xe000ed08

0800f3d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b086      	sub	sp, #24
 800f3d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f3d6:	4b47      	ldr	r3, [pc, #284]	@ (800f4f4 <xPortStartScheduler+0x124>)
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	4a47      	ldr	r2, [pc, #284]	@ (800f4f8 <xPortStartScheduler+0x128>)
 800f3dc:	4293      	cmp	r3, r2
 800f3de:	d10b      	bne.n	800f3f8 <xPortStartScheduler+0x28>
	__asm volatile
 800f3e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3e4:	f383 8811 	msr	BASEPRI, r3
 800f3e8:	f3bf 8f6f 	isb	sy
 800f3ec:	f3bf 8f4f 	dsb	sy
 800f3f0:	60fb      	str	r3, [r7, #12]
}
 800f3f2:	bf00      	nop
 800f3f4:	bf00      	nop
 800f3f6:	e7fd      	b.n	800f3f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f3f8:	4b3e      	ldr	r3, [pc, #248]	@ (800f4f4 <xPortStartScheduler+0x124>)
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	4a3f      	ldr	r2, [pc, #252]	@ (800f4fc <xPortStartScheduler+0x12c>)
 800f3fe:	4293      	cmp	r3, r2
 800f400:	d10b      	bne.n	800f41a <xPortStartScheduler+0x4a>
	__asm volatile
 800f402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f406:	f383 8811 	msr	BASEPRI, r3
 800f40a:	f3bf 8f6f 	isb	sy
 800f40e:	f3bf 8f4f 	dsb	sy
 800f412:	613b      	str	r3, [r7, #16]
}
 800f414:	bf00      	nop
 800f416:	bf00      	nop
 800f418:	e7fd      	b.n	800f416 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f41a:	4b39      	ldr	r3, [pc, #228]	@ (800f500 <xPortStartScheduler+0x130>)
 800f41c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f41e:	697b      	ldr	r3, [r7, #20]
 800f420:	781b      	ldrb	r3, [r3, #0]
 800f422:	b2db      	uxtb	r3, r3
 800f424:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f426:	697b      	ldr	r3, [r7, #20]
 800f428:	22ff      	movs	r2, #255	@ 0xff
 800f42a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f42c:	697b      	ldr	r3, [r7, #20]
 800f42e:	781b      	ldrb	r3, [r3, #0]
 800f430:	b2db      	uxtb	r3, r3
 800f432:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f434:	78fb      	ldrb	r3, [r7, #3]
 800f436:	b2db      	uxtb	r3, r3
 800f438:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f43c:	b2da      	uxtb	r2, r3
 800f43e:	4b31      	ldr	r3, [pc, #196]	@ (800f504 <xPortStartScheduler+0x134>)
 800f440:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f442:	4b31      	ldr	r3, [pc, #196]	@ (800f508 <xPortStartScheduler+0x138>)
 800f444:	2207      	movs	r2, #7
 800f446:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f448:	e009      	b.n	800f45e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f44a:	4b2f      	ldr	r3, [pc, #188]	@ (800f508 <xPortStartScheduler+0x138>)
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	3b01      	subs	r3, #1
 800f450:	4a2d      	ldr	r2, [pc, #180]	@ (800f508 <xPortStartScheduler+0x138>)
 800f452:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f454:	78fb      	ldrb	r3, [r7, #3]
 800f456:	b2db      	uxtb	r3, r3
 800f458:	005b      	lsls	r3, r3, #1
 800f45a:	b2db      	uxtb	r3, r3
 800f45c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f45e:	78fb      	ldrb	r3, [r7, #3]
 800f460:	b2db      	uxtb	r3, r3
 800f462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f466:	2b80      	cmp	r3, #128	@ 0x80
 800f468:	d0ef      	beq.n	800f44a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f46a:	4b27      	ldr	r3, [pc, #156]	@ (800f508 <xPortStartScheduler+0x138>)
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	f1c3 0307 	rsb	r3, r3, #7
 800f472:	2b04      	cmp	r3, #4
 800f474:	d00b      	beq.n	800f48e <xPortStartScheduler+0xbe>
	__asm volatile
 800f476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f47a:	f383 8811 	msr	BASEPRI, r3
 800f47e:	f3bf 8f6f 	isb	sy
 800f482:	f3bf 8f4f 	dsb	sy
 800f486:	60bb      	str	r3, [r7, #8]
}
 800f488:	bf00      	nop
 800f48a:	bf00      	nop
 800f48c:	e7fd      	b.n	800f48a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f48e:	4b1e      	ldr	r3, [pc, #120]	@ (800f508 <xPortStartScheduler+0x138>)
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	021b      	lsls	r3, r3, #8
 800f494:	4a1c      	ldr	r2, [pc, #112]	@ (800f508 <xPortStartScheduler+0x138>)
 800f496:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f498:	4b1b      	ldr	r3, [pc, #108]	@ (800f508 <xPortStartScheduler+0x138>)
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f4a0:	4a19      	ldr	r2, [pc, #100]	@ (800f508 <xPortStartScheduler+0x138>)
 800f4a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	b2da      	uxtb	r2, r3
 800f4a8:	697b      	ldr	r3, [r7, #20]
 800f4aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f4ac:	4b17      	ldr	r3, [pc, #92]	@ (800f50c <xPortStartScheduler+0x13c>)
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	4a16      	ldr	r2, [pc, #88]	@ (800f50c <xPortStartScheduler+0x13c>)
 800f4b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f4b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f4b8:	4b14      	ldr	r3, [pc, #80]	@ (800f50c <xPortStartScheduler+0x13c>)
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	4a13      	ldr	r2, [pc, #76]	@ (800f50c <xPortStartScheduler+0x13c>)
 800f4be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f4c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f4c4:	f000 f8da 	bl	800f67c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f4c8:	4b11      	ldr	r3, [pc, #68]	@ (800f510 <xPortStartScheduler+0x140>)
 800f4ca:	2200      	movs	r2, #0
 800f4cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f4ce:	f000 f8f9 	bl	800f6c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f4d2:	4b10      	ldr	r3, [pc, #64]	@ (800f514 <xPortStartScheduler+0x144>)
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	4a0f      	ldr	r2, [pc, #60]	@ (800f514 <xPortStartScheduler+0x144>)
 800f4d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f4dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f4de:	f7ff ff63 	bl	800f3a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f4e2:	f7fe fe39 	bl	800e158 <vTaskSwitchContext>
	prvTaskExitError();
 800f4e6:	f7ff ff17 	bl	800f318 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f4ea:	2300      	movs	r3, #0
}
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	3718      	adds	r7, #24
 800f4f0:	46bd      	mov	sp, r7
 800f4f2:	bd80      	pop	{r7, pc}
 800f4f4:	e000ed00 	.word	0xe000ed00
 800f4f8:	410fc271 	.word	0x410fc271
 800f4fc:	410fc270 	.word	0x410fc270
 800f500:	e000e400 	.word	0xe000e400
 800f504:	24006808 	.word	0x24006808
 800f508:	2400680c 	.word	0x2400680c
 800f50c:	e000ed20 	.word	0xe000ed20
 800f510:	240049b4 	.word	0x240049b4
 800f514:	e000ef34 	.word	0xe000ef34

0800f518 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f518:	b480      	push	{r7}
 800f51a:	b083      	sub	sp, #12
 800f51c:	af00      	add	r7, sp, #0
	__asm volatile
 800f51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f522:	f383 8811 	msr	BASEPRI, r3
 800f526:	f3bf 8f6f 	isb	sy
 800f52a:	f3bf 8f4f 	dsb	sy
 800f52e:	607b      	str	r3, [r7, #4]
}
 800f530:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f532:	4b10      	ldr	r3, [pc, #64]	@ (800f574 <vPortEnterCritical+0x5c>)
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	3301      	adds	r3, #1
 800f538:	4a0e      	ldr	r2, [pc, #56]	@ (800f574 <vPortEnterCritical+0x5c>)
 800f53a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f53c:	4b0d      	ldr	r3, [pc, #52]	@ (800f574 <vPortEnterCritical+0x5c>)
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	2b01      	cmp	r3, #1
 800f542:	d110      	bne.n	800f566 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f544:	4b0c      	ldr	r3, [pc, #48]	@ (800f578 <vPortEnterCritical+0x60>)
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	b2db      	uxtb	r3, r3
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d00b      	beq.n	800f566 <vPortEnterCritical+0x4e>
	__asm volatile
 800f54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f552:	f383 8811 	msr	BASEPRI, r3
 800f556:	f3bf 8f6f 	isb	sy
 800f55a:	f3bf 8f4f 	dsb	sy
 800f55e:	603b      	str	r3, [r7, #0]
}
 800f560:	bf00      	nop
 800f562:	bf00      	nop
 800f564:	e7fd      	b.n	800f562 <vPortEnterCritical+0x4a>
	}
}
 800f566:	bf00      	nop
 800f568:	370c      	adds	r7, #12
 800f56a:	46bd      	mov	sp, r7
 800f56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f570:	4770      	bx	lr
 800f572:	bf00      	nop
 800f574:	240049b4 	.word	0x240049b4
 800f578:	e000ed04 	.word	0xe000ed04

0800f57c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f57c:	b480      	push	{r7}
 800f57e:	b083      	sub	sp, #12
 800f580:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f582:	4b12      	ldr	r3, [pc, #72]	@ (800f5cc <vPortExitCritical+0x50>)
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	2b00      	cmp	r3, #0
 800f588:	d10b      	bne.n	800f5a2 <vPortExitCritical+0x26>
	__asm volatile
 800f58a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f58e:	f383 8811 	msr	BASEPRI, r3
 800f592:	f3bf 8f6f 	isb	sy
 800f596:	f3bf 8f4f 	dsb	sy
 800f59a:	607b      	str	r3, [r7, #4]
}
 800f59c:	bf00      	nop
 800f59e:	bf00      	nop
 800f5a0:	e7fd      	b.n	800f59e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f5a2:	4b0a      	ldr	r3, [pc, #40]	@ (800f5cc <vPortExitCritical+0x50>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	3b01      	subs	r3, #1
 800f5a8:	4a08      	ldr	r2, [pc, #32]	@ (800f5cc <vPortExitCritical+0x50>)
 800f5aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f5ac:	4b07      	ldr	r3, [pc, #28]	@ (800f5cc <vPortExitCritical+0x50>)
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d105      	bne.n	800f5c0 <vPortExitCritical+0x44>
 800f5b4:	2300      	movs	r3, #0
 800f5b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f5b8:	683b      	ldr	r3, [r7, #0]
 800f5ba:	f383 8811 	msr	BASEPRI, r3
}
 800f5be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f5c0:	bf00      	nop
 800f5c2:	370c      	adds	r7, #12
 800f5c4:	46bd      	mov	sp, r7
 800f5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ca:	4770      	bx	lr
 800f5cc:	240049b4 	.word	0x240049b4

0800f5d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f5d0:	f3ef 8009 	mrs	r0, PSP
 800f5d4:	f3bf 8f6f 	isb	sy
 800f5d8:	4b15      	ldr	r3, [pc, #84]	@ (800f630 <pxCurrentTCBConst>)
 800f5da:	681a      	ldr	r2, [r3, #0]
 800f5dc:	f01e 0f10 	tst.w	lr, #16
 800f5e0:	bf08      	it	eq
 800f5e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f5e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5ea:	6010      	str	r0, [r2, #0]
 800f5ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f5f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f5f4:	f380 8811 	msr	BASEPRI, r0
 800f5f8:	f3bf 8f4f 	dsb	sy
 800f5fc:	f3bf 8f6f 	isb	sy
 800f600:	f7fe fdaa 	bl	800e158 <vTaskSwitchContext>
 800f604:	f04f 0000 	mov.w	r0, #0
 800f608:	f380 8811 	msr	BASEPRI, r0
 800f60c:	bc09      	pop	{r0, r3}
 800f60e:	6819      	ldr	r1, [r3, #0]
 800f610:	6808      	ldr	r0, [r1, #0]
 800f612:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f616:	f01e 0f10 	tst.w	lr, #16
 800f61a:	bf08      	it	eq
 800f61c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f620:	f380 8809 	msr	PSP, r0
 800f624:	f3bf 8f6f 	isb	sy
 800f628:	4770      	bx	lr
 800f62a:	bf00      	nop
 800f62c:	f3af 8000 	nop.w

0800f630 <pxCurrentTCBConst>:
 800f630:	240061dc 	.word	0x240061dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f634:	bf00      	nop
 800f636:	bf00      	nop

0800f638 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f638:	b580      	push	{r7, lr}
 800f63a:	b082      	sub	sp, #8
 800f63c:	af00      	add	r7, sp, #0
	__asm volatile
 800f63e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f642:	f383 8811 	msr	BASEPRI, r3
 800f646:	f3bf 8f6f 	isb	sy
 800f64a:	f3bf 8f4f 	dsb	sy
 800f64e:	607b      	str	r3, [r7, #4]
}
 800f650:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f652:	f7fe fcc7 	bl	800dfe4 <xTaskIncrementTick>
 800f656:	4603      	mov	r3, r0
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d003      	beq.n	800f664 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f65c:	4b06      	ldr	r3, [pc, #24]	@ (800f678 <xPortSysTickHandler+0x40>)
 800f65e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f662:	601a      	str	r2, [r3, #0]
 800f664:	2300      	movs	r3, #0
 800f666:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f668:	683b      	ldr	r3, [r7, #0]
 800f66a:	f383 8811 	msr	BASEPRI, r3
}
 800f66e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f670:	bf00      	nop
 800f672:	3708      	adds	r7, #8
 800f674:	46bd      	mov	sp, r7
 800f676:	bd80      	pop	{r7, pc}
 800f678:	e000ed04 	.word	0xe000ed04

0800f67c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f67c:	b480      	push	{r7}
 800f67e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f680:	4b0b      	ldr	r3, [pc, #44]	@ (800f6b0 <vPortSetupTimerInterrupt+0x34>)
 800f682:	2200      	movs	r2, #0
 800f684:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f686:	4b0b      	ldr	r3, [pc, #44]	@ (800f6b4 <vPortSetupTimerInterrupt+0x38>)
 800f688:	2200      	movs	r2, #0
 800f68a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f68c:	4b0a      	ldr	r3, [pc, #40]	@ (800f6b8 <vPortSetupTimerInterrupt+0x3c>)
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	4a0a      	ldr	r2, [pc, #40]	@ (800f6bc <vPortSetupTimerInterrupt+0x40>)
 800f692:	fba2 2303 	umull	r2, r3, r2, r3
 800f696:	099b      	lsrs	r3, r3, #6
 800f698:	4a09      	ldr	r2, [pc, #36]	@ (800f6c0 <vPortSetupTimerInterrupt+0x44>)
 800f69a:	3b01      	subs	r3, #1
 800f69c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f69e:	4b04      	ldr	r3, [pc, #16]	@ (800f6b0 <vPortSetupTimerInterrupt+0x34>)
 800f6a0:	2207      	movs	r2, #7
 800f6a2:	601a      	str	r2, [r3, #0]
}
 800f6a4:	bf00      	nop
 800f6a6:	46bd      	mov	sp, r7
 800f6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ac:	4770      	bx	lr
 800f6ae:	bf00      	nop
 800f6b0:	e000e010 	.word	0xe000e010
 800f6b4:	e000e018 	.word	0xe000e018
 800f6b8:	24004990 	.word	0x24004990
 800f6bc:	10624dd3 	.word	0x10624dd3
 800f6c0:	e000e014 	.word	0xe000e014

0800f6c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f6c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f6d4 <vPortEnableVFP+0x10>
 800f6c8:	6801      	ldr	r1, [r0, #0]
 800f6ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f6ce:	6001      	str	r1, [r0, #0]
 800f6d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f6d2:	bf00      	nop
 800f6d4:	e000ed88 	.word	0xe000ed88

0800f6d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f6d8:	b480      	push	{r7}
 800f6da:	b085      	sub	sp, #20
 800f6dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f6de:	f3ef 8305 	mrs	r3, IPSR
 800f6e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f6e4:	68fb      	ldr	r3, [r7, #12]
 800f6e6:	2b0f      	cmp	r3, #15
 800f6e8:	d915      	bls.n	800f716 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f6ea:	4a18      	ldr	r2, [pc, #96]	@ (800f74c <vPortValidateInterruptPriority+0x74>)
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	4413      	add	r3, r2
 800f6f0:	781b      	ldrb	r3, [r3, #0]
 800f6f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f6f4:	4b16      	ldr	r3, [pc, #88]	@ (800f750 <vPortValidateInterruptPriority+0x78>)
 800f6f6:	781b      	ldrb	r3, [r3, #0]
 800f6f8:	7afa      	ldrb	r2, [r7, #11]
 800f6fa:	429a      	cmp	r2, r3
 800f6fc:	d20b      	bcs.n	800f716 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f702:	f383 8811 	msr	BASEPRI, r3
 800f706:	f3bf 8f6f 	isb	sy
 800f70a:	f3bf 8f4f 	dsb	sy
 800f70e:	607b      	str	r3, [r7, #4]
}
 800f710:	bf00      	nop
 800f712:	bf00      	nop
 800f714:	e7fd      	b.n	800f712 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f716:	4b0f      	ldr	r3, [pc, #60]	@ (800f754 <vPortValidateInterruptPriority+0x7c>)
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f71e:	4b0e      	ldr	r3, [pc, #56]	@ (800f758 <vPortValidateInterruptPriority+0x80>)
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	429a      	cmp	r2, r3
 800f724:	d90b      	bls.n	800f73e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f72a:	f383 8811 	msr	BASEPRI, r3
 800f72e:	f3bf 8f6f 	isb	sy
 800f732:	f3bf 8f4f 	dsb	sy
 800f736:	603b      	str	r3, [r7, #0]
}
 800f738:	bf00      	nop
 800f73a:	bf00      	nop
 800f73c:	e7fd      	b.n	800f73a <vPortValidateInterruptPriority+0x62>
	}
 800f73e:	bf00      	nop
 800f740:	3714      	adds	r7, #20
 800f742:	46bd      	mov	sp, r7
 800f744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f748:	4770      	bx	lr
 800f74a:	bf00      	nop
 800f74c:	e000e3f0 	.word	0xe000e3f0
 800f750:	24006808 	.word	0x24006808
 800f754:	e000ed0c 	.word	0xe000ed0c
 800f758:	2400680c 	.word	0x2400680c

0800f75c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f75c:	b580      	push	{r7, lr}
 800f75e:	b08a      	sub	sp, #40	@ 0x28
 800f760:	af00      	add	r7, sp, #0
 800f762:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f764:	2300      	movs	r3, #0
 800f766:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f768:	f7fe fb6e 	bl	800de48 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f76c:	4b5c      	ldr	r3, [pc, #368]	@ (800f8e0 <pvPortMalloc+0x184>)
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	2b00      	cmp	r3, #0
 800f772:	d101      	bne.n	800f778 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f774:	f000 f924 	bl	800f9c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f778:	4b5a      	ldr	r3, [pc, #360]	@ (800f8e4 <pvPortMalloc+0x188>)
 800f77a:	681a      	ldr	r2, [r3, #0]
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	4013      	ands	r3, r2
 800f780:	2b00      	cmp	r3, #0
 800f782:	f040 8095 	bne.w	800f8b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d01e      	beq.n	800f7ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f78c:	2208      	movs	r2, #8
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	4413      	add	r3, r2
 800f792:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	f003 0307 	and.w	r3, r3, #7
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d015      	beq.n	800f7ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	f023 0307 	bic.w	r3, r3, #7
 800f7a4:	3308      	adds	r3, #8
 800f7a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	f003 0307 	and.w	r3, r3, #7
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d00b      	beq.n	800f7ca <pvPortMalloc+0x6e>
	__asm volatile
 800f7b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7b6:	f383 8811 	msr	BASEPRI, r3
 800f7ba:	f3bf 8f6f 	isb	sy
 800f7be:	f3bf 8f4f 	dsb	sy
 800f7c2:	617b      	str	r3, [r7, #20]
}
 800f7c4:	bf00      	nop
 800f7c6:	bf00      	nop
 800f7c8:	e7fd      	b.n	800f7c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d06f      	beq.n	800f8b0 <pvPortMalloc+0x154>
 800f7d0:	4b45      	ldr	r3, [pc, #276]	@ (800f8e8 <pvPortMalloc+0x18c>)
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	687a      	ldr	r2, [r7, #4]
 800f7d6:	429a      	cmp	r2, r3
 800f7d8:	d86a      	bhi.n	800f8b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f7da:	4b44      	ldr	r3, [pc, #272]	@ (800f8ec <pvPortMalloc+0x190>)
 800f7dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f7de:	4b43      	ldr	r3, [pc, #268]	@ (800f8ec <pvPortMalloc+0x190>)
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f7e4:	e004      	b.n	800f7f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f7e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f7ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7f2:	685b      	ldr	r3, [r3, #4]
 800f7f4:	687a      	ldr	r2, [r7, #4]
 800f7f6:	429a      	cmp	r2, r3
 800f7f8:	d903      	bls.n	800f802 <pvPortMalloc+0xa6>
 800f7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d1f1      	bne.n	800f7e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f802:	4b37      	ldr	r3, [pc, #220]	@ (800f8e0 <pvPortMalloc+0x184>)
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f808:	429a      	cmp	r2, r3
 800f80a:	d051      	beq.n	800f8b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f80c:	6a3b      	ldr	r3, [r7, #32]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	2208      	movs	r2, #8
 800f812:	4413      	add	r3, r2
 800f814:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f818:	681a      	ldr	r2, [r3, #0]
 800f81a:	6a3b      	ldr	r3, [r7, #32]
 800f81c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f820:	685a      	ldr	r2, [r3, #4]
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	1ad2      	subs	r2, r2, r3
 800f826:	2308      	movs	r3, #8
 800f828:	005b      	lsls	r3, r3, #1
 800f82a:	429a      	cmp	r2, r3
 800f82c:	d920      	bls.n	800f870 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f82e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	4413      	add	r3, r2
 800f834:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f836:	69bb      	ldr	r3, [r7, #24]
 800f838:	f003 0307 	and.w	r3, r3, #7
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d00b      	beq.n	800f858 <pvPortMalloc+0xfc>
	__asm volatile
 800f840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f844:	f383 8811 	msr	BASEPRI, r3
 800f848:	f3bf 8f6f 	isb	sy
 800f84c:	f3bf 8f4f 	dsb	sy
 800f850:	613b      	str	r3, [r7, #16]
}
 800f852:	bf00      	nop
 800f854:	bf00      	nop
 800f856:	e7fd      	b.n	800f854 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f85a:	685a      	ldr	r2, [r3, #4]
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	1ad2      	subs	r2, r2, r3
 800f860:	69bb      	ldr	r3, [r7, #24]
 800f862:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f866:	687a      	ldr	r2, [r7, #4]
 800f868:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f86a:	69b8      	ldr	r0, [r7, #24]
 800f86c:	f000 f90a 	bl	800fa84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f870:	4b1d      	ldr	r3, [pc, #116]	@ (800f8e8 <pvPortMalloc+0x18c>)
 800f872:	681a      	ldr	r2, [r3, #0]
 800f874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f876:	685b      	ldr	r3, [r3, #4]
 800f878:	1ad3      	subs	r3, r2, r3
 800f87a:	4a1b      	ldr	r2, [pc, #108]	@ (800f8e8 <pvPortMalloc+0x18c>)
 800f87c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f87e:	4b1a      	ldr	r3, [pc, #104]	@ (800f8e8 <pvPortMalloc+0x18c>)
 800f880:	681a      	ldr	r2, [r3, #0]
 800f882:	4b1b      	ldr	r3, [pc, #108]	@ (800f8f0 <pvPortMalloc+0x194>)
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	429a      	cmp	r2, r3
 800f888:	d203      	bcs.n	800f892 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f88a:	4b17      	ldr	r3, [pc, #92]	@ (800f8e8 <pvPortMalloc+0x18c>)
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	4a18      	ldr	r2, [pc, #96]	@ (800f8f0 <pvPortMalloc+0x194>)
 800f890:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f894:	685a      	ldr	r2, [r3, #4]
 800f896:	4b13      	ldr	r3, [pc, #76]	@ (800f8e4 <pvPortMalloc+0x188>)
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	431a      	orrs	r2, r3
 800f89c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f89e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f8a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8a2:	2200      	movs	r2, #0
 800f8a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f8a6:	4b13      	ldr	r3, [pc, #76]	@ (800f8f4 <pvPortMalloc+0x198>)
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	3301      	adds	r3, #1
 800f8ac:	4a11      	ldr	r2, [pc, #68]	@ (800f8f4 <pvPortMalloc+0x198>)
 800f8ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f8b0:	f7fe fad8 	bl	800de64 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f8b4:	69fb      	ldr	r3, [r7, #28]
 800f8b6:	f003 0307 	and.w	r3, r3, #7
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d00b      	beq.n	800f8d6 <pvPortMalloc+0x17a>
	__asm volatile
 800f8be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8c2:	f383 8811 	msr	BASEPRI, r3
 800f8c6:	f3bf 8f6f 	isb	sy
 800f8ca:	f3bf 8f4f 	dsb	sy
 800f8ce:	60fb      	str	r3, [r7, #12]
}
 800f8d0:	bf00      	nop
 800f8d2:	bf00      	nop
 800f8d4:	e7fd      	b.n	800f8d2 <pvPortMalloc+0x176>
	return pvReturn;
 800f8d6:	69fb      	ldr	r3, [r7, #28]
}
 800f8d8:	4618      	mov	r0, r3
 800f8da:	3728      	adds	r7, #40	@ 0x28
 800f8dc:	46bd      	mov	sp, r7
 800f8de:	bd80      	pop	{r7, pc}
 800f8e0:	2400e018 	.word	0x2400e018
 800f8e4:	2400e02c 	.word	0x2400e02c
 800f8e8:	2400e01c 	.word	0x2400e01c
 800f8ec:	2400e010 	.word	0x2400e010
 800f8f0:	2400e020 	.word	0x2400e020
 800f8f4:	2400e024 	.word	0x2400e024

0800f8f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f8f8:	b580      	push	{r7, lr}
 800f8fa:	b086      	sub	sp, #24
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d04f      	beq.n	800f9aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f90a:	2308      	movs	r3, #8
 800f90c:	425b      	negs	r3, r3
 800f90e:	697a      	ldr	r2, [r7, #20]
 800f910:	4413      	add	r3, r2
 800f912:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f914:	697b      	ldr	r3, [r7, #20]
 800f916:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f918:	693b      	ldr	r3, [r7, #16]
 800f91a:	685a      	ldr	r2, [r3, #4]
 800f91c:	4b25      	ldr	r3, [pc, #148]	@ (800f9b4 <vPortFree+0xbc>)
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	4013      	ands	r3, r2
 800f922:	2b00      	cmp	r3, #0
 800f924:	d10b      	bne.n	800f93e <vPortFree+0x46>
	__asm volatile
 800f926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f92a:	f383 8811 	msr	BASEPRI, r3
 800f92e:	f3bf 8f6f 	isb	sy
 800f932:	f3bf 8f4f 	dsb	sy
 800f936:	60fb      	str	r3, [r7, #12]
}
 800f938:	bf00      	nop
 800f93a:	bf00      	nop
 800f93c:	e7fd      	b.n	800f93a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f93e:	693b      	ldr	r3, [r7, #16]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	2b00      	cmp	r3, #0
 800f944:	d00b      	beq.n	800f95e <vPortFree+0x66>
	__asm volatile
 800f946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f94a:	f383 8811 	msr	BASEPRI, r3
 800f94e:	f3bf 8f6f 	isb	sy
 800f952:	f3bf 8f4f 	dsb	sy
 800f956:	60bb      	str	r3, [r7, #8]
}
 800f958:	bf00      	nop
 800f95a:	bf00      	nop
 800f95c:	e7fd      	b.n	800f95a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f95e:	693b      	ldr	r3, [r7, #16]
 800f960:	685a      	ldr	r2, [r3, #4]
 800f962:	4b14      	ldr	r3, [pc, #80]	@ (800f9b4 <vPortFree+0xbc>)
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	4013      	ands	r3, r2
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d01e      	beq.n	800f9aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f96c:	693b      	ldr	r3, [r7, #16]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	2b00      	cmp	r3, #0
 800f972:	d11a      	bne.n	800f9aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f974:	693b      	ldr	r3, [r7, #16]
 800f976:	685a      	ldr	r2, [r3, #4]
 800f978:	4b0e      	ldr	r3, [pc, #56]	@ (800f9b4 <vPortFree+0xbc>)
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	43db      	mvns	r3, r3
 800f97e:	401a      	ands	r2, r3
 800f980:	693b      	ldr	r3, [r7, #16]
 800f982:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f984:	f7fe fa60 	bl	800de48 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f988:	693b      	ldr	r3, [r7, #16]
 800f98a:	685a      	ldr	r2, [r3, #4]
 800f98c:	4b0a      	ldr	r3, [pc, #40]	@ (800f9b8 <vPortFree+0xc0>)
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	4413      	add	r3, r2
 800f992:	4a09      	ldr	r2, [pc, #36]	@ (800f9b8 <vPortFree+0xc0>)
 800f994:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f996:	6938      	ldr	r0, [r7, #16]
 800f998:	f000 f874 	bl	800fa84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f99c:	4b07      	ldr	r3, [pc, #28]	@ (800f9bc <vPortFree+0xc4>)
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	3301      	adds	r3, #1
 800f9a2:	4a06      	ldr	r2, [pc, #24]	@ (800f9bc <vPortFree+0xc4>)
 800f9a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f9a6:	f7fe fa5d 	bl	800de64 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f9aa:	bf00      	nop
 800f9ac:	3718      	adds	r7, #24
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	bd80      	pop	{r7, pc}
 800f9b2:	bf00      	nop
 800f9b4:	2400e02c 	.word	0x2400e02c
 800f9b8:	2400e01c 	.word	0x2400e01c
 800f9bc:	2400e028 	.word	0x2400e028

0800f9c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f9c0:	b480      	push	{r7}
 800f9c2:	b085      	sub	sp, #20
 800f9c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f9c6:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 800f9ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f9cc:	4b27      	ldr	r3, [pc, #156]	@ (800fa6c <prvHeapInit+0xac>)
 800f9ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	f003 0307 	and.w	r3, r3, #7
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d00c      	beq.n	800f9f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	3307      	adds	r3, #7
 800f9de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	f023 0307 	bic.w	r3, r3, #7
 800f9e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f9e8:	68ba      	ldr	r2, [r7, #8]
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	1ad3      	subs	r3, r2, r3
 800f9ee:	4a1f      	ldr	r2, [pc, #124]	@ (800fa6c <prvHeapInit+0xac>)
 800f9f0:	4413      	add	r3, r2
 800f9f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f9f8:	4a1d      	ldr	r2, [pc, #116]	@ (800fa70 <prvHeapInit+0xb0>)
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f9fe:	4b1c      	ldr	r3, [pc, #112]	@ (800fa70 <prvHeapInit+0xb0>)
 800fa00:	2200      	movs	r2, #0
 800fa02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	68ba      	ldr	r2, [r7, #8]
 800fa08:	4413      	add	r3, r2
 800fa0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fa0c:	2208      	movs	r2, #8
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	1a9b      	subs	r3, r3, r2
 800fa12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	f023 0307 	bic.w	r3, r3, #7
 800fa1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	4a15      	ldr	r2, [pc, #84]	@ (800fa74 <prvHeapInit+0xb4>)
 800fa20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fa22:	4b14      	ldr	r3, [pc, #80]	@ (800fa74 <prvHeapInit+0xb4>)
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	2200      	movs	r2, #0
 800fa28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fa2a:	4b12      	ldr	r3, [pc, #72]	@ (800fa74 <prvHeapInit+0xb4>)
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	2200      	movs	r2, #0
 800fa30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	68fa      	ldr	r2, [r7, #12]
 800fa3a:	1ad2      	subs	r2, r2, r3
 800fa3c:	683b      	ldr	r3, [r7, #0]
 800fa3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fa40:	4b0c      	ldr	r3, [pc, #48]	@ (800fa74 <prvHeapInit+0xb4>)
 800fa42:	681a      	ldr	r2, [r3, #0]
 800fa44:	683b      	ldr	r3, [r7, #0]
 800fa46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fa48:	683b      	ldr	r3, [r7, #0]
 800fa4a:	685b      	ldr	r3, [r3, #4]
 800fa4c:	4a0a      	ldr	r2, [pc, #40]	@ (800fa78 <prvHeapInit+0xb8>)
 800fa4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fa50:	683b      	ldr	r3, [r7, #0]
 800fa52:	685b      	ldr	r3, [r3, #4]
 800fa54:	4a09      	ldr	r2, [pc, #36]	@ (800fa7c <prvHeapInit+0xbc>)
 800fa56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fa58:	4b09      	ldr	r3, [pc, #36]	@ (800fa80 <prvHeapInit+0xc0>)
 800fa5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800fa5e:	601a      	str	r2, [r3, #0]
}
 800fa60:	bf00      	nop
 800fa62:	3714      	adds	r7, #20
 800fa64:	46bd      	mov	sp, r7
 800fa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa6a:	4770      	bx	lr
 800fa6c:	24006810 	.word	0x24006810
 800fa70:	2400e010 	.word	0x2400e010
 800fa74:	2400e018 	.word	0x2400e018
 800fa78:	2400e020 	.word	0x2400e020
 800fa7c:	2400e01c 	.word	0x2400e01c
 800fa80:	2400e02c 	.word	0x2400e02c

0800fa84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fa84:	b480      	push	{r7}
 800fa86:	b085      	sub	sp, #20
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fa8c:	4b28      	ldr	r3, [pc, #160]	@ (800fb30 <prvInsertBlockIntoFreeList+0xac>)
 800fa8e:	60fb      	str	r3, [r7, #12]
 800fa90:	e002      	b.n	800fa98 <prvInsertBlockIntoFreeList+0x14>
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	60fb      	str	r3, [r7, #12]
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	687a      	ldr	r2, [r7, #4]
 800fa9e:	429a      	cmp	r2, r3
 800faa0:	d8f7      	bhi.n	800fa92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800faa6:	68fb      	ldr	r3, [r7, #12]
 800faa8:	685b      	ldr	r3, [r3, #4]
 800faaa:	68ba      	ldr	r2, [r7, #8]
 800faac:	4413      	add	r3, r2
 800faae:	687a      	ldr	r2, [r7, #4]
 800fab0:	429a      	cmp	r2, r3
 800fab2:	d108      	bne.n	800fac6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	685a      	ldr	r2, [r3, #4]
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	685b      	ldr	r3, [r3, #4]
 800fabc:	441a      	add	r2, r3
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	685b      	ldr	r3, [r3, #4]
 800face:	68ba      	ldr	r2, [r7, #8]
 800fad0:	441a      	add	r2, r3
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	429a      	cmp	r2, r3
 800fad8:	d118      	bne.n	800fb0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	681a      	ldr	r2, [r3, #0]
 800fade:	4b15      	ldr	r3, [pc, #84]	@ (800fb34 <prvInsertBlockIntoFreeList+0xb0>)
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	429a      	cmp	r2, r3
 800fae4:	d00d      	beq.n	800fb02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	685a      	ldr	r2, [r3, #4]
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	685b      	ldr	r3, [r3, #4]
 800faf0:	441a      	add	r2, r3
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	681a      	ldr	r2, [r3, #0]
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	601a      	str	r2, [r3, #0]
 800fb00:	e008      	b.n	800fb14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fb02:	4b0c      	ldr	r3, [pc, #48]	@ (800fb34 <prvInsertBlockIntoFreeList+0xb0>)
 800fb04:	681a      	ldr	r2, [r3, #0]
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	601a      	str	r2, [r3, #0]
 800fb0a:	e003      	b.n	800fb14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	681a      	ldr	r2, [r3, #0]
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fb14:	68fa      	ldr	r2, [r7, #12]
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	429a      	cmp	r2, r3
 800fb1a:	d002      	beq.n	800fb22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	687a      	ldr	r2, [r7, #4]
 800fb20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fb22:	bf00      	nop
 800fb24:	3714      	adds	r7, #20
 800fb26:	46bd      	mov	sp, r7
 800fb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb2c:	4770      	bx	lr
 800fb2e:	bf00      	nop
 800fb30:	2400e010 	.word	0x2400e010
 800fb34:	2400e018 	.word	0x2400e018

0800fb38 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800fb38:	b580      	push	{r7, lr}
 800fb3a:	b084      	sub	sp, #16
 800fb3c:	af00      	add	r7, sp, #0
 800fb3e:	6078      	str	r0, [r7, #4]
 800fb40:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800fb42:	f007 fc83 	bl	801744c <sys_timeouts_sleeptime>
 800fb46:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb4e:	d10b      	bne.n	800fb68 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800fb50:	4813      	ldr	r0, [pc, #76]	@ (800fba0 <tcpip_timeouts_mbox_fetch+0x68>)
 800fb52:	f00a fd3c 	bl	801a5ce <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800fb56:	2200      	movs	r2, #0
 800fb58:	6839      	ldr	r1, [r7, #0]
 800fb5a:	6878      	ldr	r0, [r7, #4]
 800fb5c:	f00a fcc4 	bl	801a4e8 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800fb60:	480f      	ldr	r0, [pc, #60]	@ (800fba0 <tcpip_timeouts_mbox_fetch+0x68>)
 800fb62:	f00a fd25 	bl	801a5b0 <sys_mutex_lock>
    return;
 800fb66:	e018      	b.n	800fb9a <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d102      	bne.n	800fb74 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800fb6e:	f007 fc33 	bl	80173d8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800fb72:	e7e6      	b.n	800fb42 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800fb74:	480a      	ldr	r0, [pc, #40]	@ (800fba0 <tcpip_timeouts_mbox_fetch+0x68>)
 800fb76:	f00a fd2a 	bl	801a5ce <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800fb7a:	68fa      	ldr	r2, [r7, #12]
 800fb7c:	6839      	ldr	r1, [r7, #0]
 800fb7e:	6878      	ldr	r0, [r7, #4]
 800fb80:	f00a fcb2 	bl	801a4e8 <sys_arch_mbox_fetch>
 800fb84:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800fb86:	4806      	ldr	r0, [pc, #24]	@ (800fba0 <tcpip_timeouts_mbox_fetch+0x68>)
 800fb88:	f00a fd12 	bl	801a5b0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800fb8c:	68bb      	ldr	r3, [r7, #8]
 800fb8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb92:	d102      	bne.n	800fb9a <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800fb94:	f007 fc20 	bl	80173d8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800fb98:	e7d3      	b.n	800fb42 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800fb9a:	3710      	adds	r7, #16
 800fb9c:	46bd      	mov	sp, r7
 800fb9e:	bd80      	pop	{r7, pc}
 800fba0:	2400e03c 	.word	0x2400e03c

0800fba4 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800fba4:	b580      	push	{r7, lr}
 800fba6:	b084      	sub	sp, #16
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800fbac:	4810      	ldr	r0, [pc, #64]	@ (800fbf0 <tcpip_thread+0x4c>)
 800fbae:	f00a fcff 	bl	801a5b0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800fbb2:	4b10      	ldr	r3, [pc, #64]	@ (800fbf4 <tcpip_thread+0x50>)
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d005      	beq.n	800fbc6 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800fbba:	4b0e      	ldr	r3, [pc, #56]	@ (800fbf4 <tcpip_thread+0x50>)
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	4a0e      	ldr	r2, [pc, #56]	@ (800fbf8 <tcpip_thread+0x54>)
 800fbc0:	6812      	ldr	r2, [r2, #0]
 800fbc2:	4610      	mov	r0, r2
 800fbc4:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800fbc6:	f107 030c 	add.w	r3, r7, #12
 800fbca:	4619      	mov	r1, r3
 800fbcc:	480b      	ldr	r0, [pc, #44]	@ (800fbfc <tcpip_thread+0x58>)
 800fbce:	f7ff ffb3 	bl	800fb38 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d106      	bne.n	800fbe6 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800fbd8:	4b09      	ldr	r3, [pc, #36]	@ (800fc00 <tcpip_thread+0x5c>)
 800fbda:	2291      	movs	r2, #145	@ 0x91
 800fbdc:	4909      	ldr	r1, [pc, #36]	@ (800fc04 <tcpip_thread+0x60>)
 800fbde:	480a      	ldr	r0, [pc, #40]	@ (800fc08 <tcpip_thread+0x64>)
 800fbe0:	f00a fe40 	bl	801a864 <iprintf>
      continue;
 800fbe4:	e003      	b.n	800fbee <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	4618      	mov	r0, r3
 800fbea:	f000 f80f 	bl	800fc0c <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800fbee:	e7ea      	b.n	800fbc6 <tcpip_thread+0x22>
 800fbf0:	2400e03c 	.word	0x2400e03c
 800fbf4:	2400e030 	.word	0x2400e030
 800fbf8:	2400e034 	.word	0x2400e034
 800fbfc:	2400e038 	.word	0x2400e038
 800fc00:	0801b7e0 	.word	0x0801b7e0
 800fc04:	0801b810 	.word	0x0801b810
 800fc08:	0801b830 	.word	0x0801b830

0800fc0c <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b082      	sub	sp, #8
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	781b      	ldrb	r3, [r3, #0]
 800fc18:	2b02      	cmp	r3, #2
 800fc1a:	d026      	beq.n	800fc6a <tcpip_thread_handle_msg+0x5e>
 800fc1c:	2b02      	cmp	r3, #2
 800fc1e:	dc2b      	bgt.n	800fc78 <tcpip_thread_handle_msg+0x6c>
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d002      	beq.n	800fc2a <tcpip_thread_handle_msg+0x1e>
 800fc24:	2b01      	cmp	r3, #1
 800fc26:	d015      	beq.n	800fc54 <tcpip_thread_handle_msg+0x48>
 800fc28:	e026      	b.n	800fc78 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	68db      	ldr	r3, [r3, #12]
 800fc2e:	687a      	ldr	r2, [r7, #4]
 800fc30:	6850      	ldr	r0, [r2, #4]
 800fc32:	687a      	ldr	r2, [r7, #4]
 800fc34:	6892      	ldr	r2, [r2, #8]
 800fc36:	4611      	mov	r1, r2
 800fc38:	4798      	blx	r3
 800fc3a:	4603      	mov	r3, r0
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d004      	beq.n	800fc4a <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	685b      	ldr	r3, [r3, #4]
 800fc44:	4618      	mov	r0, r3
 800fc46:	f001 fdcb 	bl	80117e0 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800fc4a:	6879      	ldr	r1, [r7, #4]
 800fc4c:	200a      	movs	r0, #10
 800fc4e:	f000 ff1b 	bl	8010a88 <memp_free>
      break;
 800fc52:	e018      	b.n	800fc86 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	685b      	ldr	r3, [r3, #4]
 800fc58:	687a      	ldr	r2, [r7, #4]
 800fc5a:	6892      	ldr	r2, [r2, #8]
 800fc5c:	4610      	mov	r0, r2
 800fc5e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800fc60:	6879      	ldr	r1, [r7, #4]
 800fc62:	2009      	movs	r0, #9
 800fc64:	f000 ff10 	bl	8010a88 <memp_free>
      break;
 800fc68:	e00d      	b.n	800fc86 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	685b      	ldr	r3, [r3, #4]
 800fc6e:	687a      	ldr	r2, [r7, #4]
 800fc70:	6892      	ldr	r2, [r2, #8]
 800fc72:	4610      	mov	r0, r2
 800fc74:	4798      	blx	r3
      break;
 800fc76:	e006      	b.n	800fc86 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800fc78:	4b05      	ldr	r3, [pc, #20]	@ (800fc90 <tcpip_thread_handle_msg+0x84>)
 800fc7a:	22cf      	movs	r2, #207	@ 0xcf
 800fc7c:	4905      	ldr	r1, [pc, #20]	@ (800fc94 <tcpip_thread_handle_msg+0x88>)
 800fc7e:	4806      	ldr	r0, [pc, #24]	@ (800fc98 <tcpip_thread_handle_msg+0x8c>)
 800fc80:	f00a fdf0 	bl	801a864 <iprintf>
      break;
 800fc84:	bf00      	nop
  }
}
 800fc86:	bf00      	nop
 800fc88:	3708      	adds	r7, #8
 800fc8a:	46bd      	mov	sp, r7
 800fc8c:	bd80      	pop	{r7, pc}
 800fc8e:	bf00      	nop
 800fc90:	0801b7e0 	.word	0x0801b7e0
 800fc94:	0801b810 	.word	0x0801b810
 800fc98:	0801b830 	.word	0x0801b830

0800fc9c <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800fc9c:	b580      	push	{r7, lr}
 800fc9e:	b086      	sub	sp, #24
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	60f8      	str	r0, [r7, #12]
 800fca4:	60b9      	str	r1, [r7, #8]
 800fca6:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800fca8:	481a      	ldr	r0, [pc, #104]	@ (800fd14 <tcpip_inpkt+0x78>)
 800fcaa:	f00a fc4e 	bl	801a54a <sys_mbox_valid>
 800fcae:	4603      	mov	r3, r0
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d105      	bne.n	800fcc0 <tcpip_inpkt+0x24>
 800fcb4:	4b18      	ldr	r3, [pc, #96]	@ (800fd18 <tcpip_inpkt+0x7c>)
 800fcb6:	22fc      	movs	r2, #252	@ 0xfc
 800fcb8:	4918      	ldr	r1, [pc, #96]	@ (800fd1c <tcpip_inpkt+0x80>)
 800fcba:	4819      	ldr	r0, [pc, #100]	@ (800fd20 <tcpip_inpkt+0x84>)
 800fcbc:	f00a fdd2 	bl	801a864 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800fcc0:	200a      	movs	r0, #10
 800fcc2:	f000 fe6b 	bl	801099c <memp_malloc>
 800fcc6:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800fcc8:	697b      	ldr	r3, [r7, #20]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d102      	bne.n	800fcd4 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800fcce:	f04f 33ff 	mov.w	r3, #4294967295
 800fcd2:	e01a      	b.n	800fd0a <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800fcd4:	697b      	ldr	r3, [r7, #20]
 800fcd6:	2200      	movs	r2, #0
 800fcd8:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800fcda:	697b      	ldr	r3, [r7, #20]
 800fcdc:	68fa      	ldr	r2, [r7, #12]
 800fcde:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800fce0:	697b      	ldr	r3, [r7, #20]
 800fce2:	68ba      	ldr	r2, [r7, #8]
 800fce4:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800fce6:	697b      	ldr	r3, [r7, #20]
 800fce8:	687a      	ldr	r2, [r7, #4]
 800fcea:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800fcec:	6979      	ldr	r1, [r7, #20]
 800fcee:	4809      	ldr	r0, [pc, #36]	@ (800fd14 <tcpip_inpkt+0x78>)
 800fcf0:	f00a fbe0 	bl	801a4b4 <sys_mbox_trypost>
 800fcf4:	4603      	mov	r3, r0
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d006      	beq.n	800fd08 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800fcfa:	6979      	ldr	r1, [r7, #20]
 800fcfc:	200a      	movs	r0, #10
 800fcfe:	f000 fec3 	bl	8010a88 <memp_free>
    return ERR_MEM;
 800fd02:	f04f 33ff 	mov.w	r3, #4294967295
 800fd06:	e000      	b.n	800fd0a <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800fd08:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	3718      	adds	r7, #24
 800fd0e:	46bd      	mov	sp, r7
 800fd10:	bd80      	pop	{r7, pc}
 800fd12:	bf00      	nop
 800fd14:	2400e038 	.word	0x2400e038
 800fd18:	0801b7e0 	.word	0x0801b7e0
 800fd1c:	0801b858 	.word	0x0801b858
 800fd20:	0801b830 	.word	0x0801b830

0800fd24 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800fd24:	b580      	push	{r7, lr}
 800fd26:	b082      	sub	sp, #8
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	6078      	str	r0, [r7, #4]
 800fd2c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800fd2e:	683b      	ldr	r3, [r7, #0]
 800fd30:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fd34:	f003 0318 	and.w	r3, r3, #24
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d006      	beq.n	800fd4a <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800fd3c:	4a08      	ldr	r2, [pc, #32]	@ (800fd60 <tcpip_input+0x3c>)
 800fd3e:	6839      	ldr	r1, [r7, #0]
 800fd40:	6878      	ldr	r0, [r7, #4]
 800fd42:	f7ff ffab 	bl	800fc9c <tcpip_inpkt>
 800fd46:	4603      	mov	r3, r0
 800fd48:	e005      	b.n	800fd56 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800fd4a:	4a06      	ldr	r2, [pc, #24]	@ (800fd64 <tcpip_input+0x40>)
 800fd4c:	6839      	ldr	r1, [r7, #0]
 800fd4e:	6878      	ldr	r0, [r7, #4]
 800fd50:	f7ff ffa4 	bl	800fc9c <tcpip_inpkt>
 800fd54:	4603      	mov	r3, r0
}
 800fd56:	4618      	mov	r0, r3
 800fd58:	3708      	adds	r7, #8
 800fd5a:	46bd      	mov	sp, r7
 800fd5c:	bd80      	pop	{r7, pc}
 800fd5e:	bf00      	nop
 800fd60:	0801a2d5 	.word	0x0801a2d5
 800fd64:	080191c5 	.word	0x080191c5

0800fd68 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800fd68:	b580      	push	{r7, lr}
 800fd6a:	b084      	sub	sp, #16
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	6078      	str	r0, [r7, #4]
 800fd70:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800fd72:	4819      	ldr	r0, [pc, #100]	@ (800fdd8 <tcpip_try_callback+0x70>)
 800fd74:	f00a fbe9 	bl	801a54a <sys_mbox_valid>
 800fd78:	4603      	mov	r3, r0
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d106      	bne.n	800fd8c <tcpip_try_callback+0x24>
 800fd7e:	4b17      	ldr	r3, [pc, #92]	@ (800fddc <tcpip_try_callback+0x74>)
 800fd80:	f240 125d 	movw	r2, #349	@ 0x15d
 800fd84:	4916      	ldr	r1, [pc, #88]	@ (800fde0 <tcpip_try_callback+0x78>)
 800fd86:	4817      	ldr	r0, [pc, #92]	@ (800fde4 <tcpip_try_callback+0x7c>)
 800fd88:	f00a fd6c 	bl	801a864 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800fd8c:	2009      	movs	r0, #9
 800fd8e:	f000 fe05 	bl	801099c <memp_malloc>
 800fd92:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d102      	bne.n	800fda0 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800fd9a:	f04f 33ff 	mov.w	r3, #4294967295
 800fd9e:	e017      	b.n	800fdd0 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	2201      	movs	r2, #1
 800fda4:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	687a      	ldr	r2, [r7, #4]
 800fdaa:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	683a      	ldr	r2, [r7, #0]
 800fdb0:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800fdb2:	68f9      	ldr	r1, [r7, #12]
 800fdb4:	4808      	ldr	r0, [pc, #32]	@ (800fdd8 <tcpip_try_callback+0x70>)
 800fdb6:	f00a fb7d 	bl	801a4b4 <sys_mbox_trypost>
 800fdba:	4603      	mov	r3, r0
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d006      	beq.n	800fdce <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800fdc0:	68f9      	ldr	r1, [r7, #12]
 800fdc2:	2009      	movs	r0, #9
 800fdc4:	f000 fe60 	bl	8010a88 <memp_free>
    return ERR_MEM;
 800fdc8:	f04f 33ff 	mov.w	r3, #4294967295
 800fdcc:	e000      	b.n	800fdd0 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800fdce:	2300      	movs	r3, #0
}
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	3710      	adds	r7, #16
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	bd80      	pop	{r7, pc}
 800fdd8:	2400e038 	.word	0x2400e038
 800fddc:	0801b7e0 	.word	0x0801b7e0
 800fde0:	0801b858 	.word	0x0801b858
 800fde4:	0801b830 	.word	0x0801b830

0800fde8 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b084      	sub	sp, #16
 800fdec:	af02      	add	r7, sp, #8
 800fdee:	6078      	str	r0, [r7, #4]
 800fdf0:	6039      	str	r1, [r7, #0]
  lwip_init();
 800fdf2:	f000 f92e 	bl	8010052 <lwip_init>

  tcpip_init_done = initfunc;
 800fdf6:	4a17      	ldr	r2, [pc, #92]	@ (800fe54 <tcpip_init+0x6c>)
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800fdfc:	4a16      	ldr	r2, [pc, #88]	@ (800fe58 <tcpip_init+0x70>)
 800fdfe:	683b      	ldr	r3, [r7, #0]
 800fe00:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800fe02:	2106      	movs	r1, #6
 800fe04:	4815      	ldr	r0, [pc, #84]	@ (800fe5c <tcpip_init+0x74>)
 800fe06:	f00a fb3b 	bl	801a480 <sys_mbox_new>
 800fe0a:	4603      	mov	r3, r0
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d006      	beq.n	800fe1e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800fe10:	4b13      	ldr	r3, [pc, #76]	@ (800fe60 <tcpip_init+0x78>)
 800fe12:	f240 2261 	movw	r2, #609	@ 0x261
 800fe16:	4913      	ldr	r1, [pc, #76]	@ (800fe64 <tcpip_init+0x7c>)
 800fe18:	4813      	ldr	r0, [pc, #76]	@ (800fe68 <tcpip_init+0x80>)
 800fe1a:	f00a fd23 	bl	801a864 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800fe1e:	4813      	ldr	r0, [pc, #76]	@ (800fe6c <tcpip_init+0x84>)
 800fe20:	f00a fbb0 	bl	801a584 <sys_mutex_new>
 800fe24:	4603      	mov	r3, r0
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d006      	beq.n	800fe38 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800fe2a:	4b0d      	ldr	r3, [pc, #52]	@ (800fe60 <tcpip_init+0x78>)
 800fe2c:	f240 2265 	movw	r2, #613	@ 0x265
 800fe30:	490f      	ldr	r1, [pc, #60]	@ (800fe70 <tcpip_init+0x88>)
 800fe32:	480d      	ldr	r0, [pc, #52]	@ (800fe68 <tcpip_init+0x80>)
 800fe34:	f00a fd16 	bl	801a864 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800fe38:	2318      	movs	r3, #24
 800fe3a:	9300      	str	r3, [sp, #0]
 800fe3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fe40:	2200      	movs	r2, #0
 800fe42:	490c      	ldr	r1, [pc, #48]	@ (800fe74 <tcpip_init+0x8c>)
 800fe44:	480c      	ldr	r0, [pc, #48]	@ (800fe78 <tcpip_init+0x90>)
 800fe46:	f00a fbcf 	bl	801a5e8 <sys_thread_new>
}
 800fe4a:	bf00      	nop
 800fe4c:	3708      	adds	r7, #8
 800fe4e:	46bd      	mov	sp, r7
 800fe50:	bd80      	pop	{r7, pc}
 800fe52:	bf00      	nop
 800fe54:	2400e030 	.word	0x2400e030
 800fe58:	2400e034 	.word	0x2400e034
 800fe5c:	2400e038 	.word	0x2400e038
 800fe60:	0801b7e0 	.word	0x0801b7e0
 800fe64:	0801b868 	.word	0x0801b868
 800fe68:	0801b830 	.word	0x0801b830
 800fe6c:	2400e03c 	.word	0x2400e03c
 800fe70:	0801b88c 	.word	0x0801b88c
 800fe74:	0800fba5 	.word	0x0800fba5
 800fe78:	0801b8b0 	.word	0x0801b8b0

0800fe7c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800fe7c:	b480      	push	{r7}
 800fe7e:	b083      	sub	sp, #12
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	4603      	mov	r3, r0
 800fe84:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800fe86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fe8a:	021b      	lsls	r3, r3, #8
 800fe8c:	b21a      	sxth	r2, r3
 800fe8e:	88fb      	ldrh	r3, [r7, #6]
 800fe90:	0a1b      	lsrs	r3, r3, #8
 800fe92:	b29b      	uxth	r3, r3
 800fe94:	b21b      	sxth	r3, r3
 800fe96:	4313      	orrs	r3, r2
 800fe98:	b21b      	sxth	r3, r3
 800fe9a:	b29b      	uxth	r3, r3
}
 800fe9c:	4618      	mov	r0, r3
 800fe9e:	370c      	adds	r7, #12
 800fea0:	46bd      	mov	sp, r7
 800fea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea6:	4770      	bx	lr

0800fea8 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800fea8:	b480      	push	{r7}
 800feaa:	b083      	sub	sp, #12
 800feac:	af00      	add	r7, sp, #0
 800feae:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	061a      	lsls	r2, r3, #24
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	021b      	lsls	r3, r3, #8
 800feb8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800febc:	431a      	orrs	r2, r3
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	0a1b      	lsrs	r3, r3, #8
 800fec2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800fec6:	431a      	orrs	r2, r3
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	0e1b      	lsrs	r3, r3, #24
 800fecc:	4313      	orrs	r3, r2
}
 800fece:	4618      	mov	r0, r3
 800fed0:	370c      	adds	r7, #12
 800fed2:	46bd      	mov	sp, r7
 800fed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fed8:	4770      	bx	lr

0800feda <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800feda:	b480      	push	{r7}
 800fedc:	b089      	sub	sp, #36	@ 0x24
 800fede:	af00      	add	r7, sp, #0
 800fee0:	6078      	str	r0, [r7, #4]
 800fee2:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800fee8:	2300      	movs	r3, #0
 800feea:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800feec:	2300      	movs	r3, #0
 800feee:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800fef0:	69fb      	ldr	r3, [r7, #28]
 800fef2:	f003 0301 	and.w	r3, r3, #1
 800fef6:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800fef8:	693b      	ldr	r3, [r7, #16]
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d00d      	beq.n	800ff1a <lwip_standard_chksum+0x40>
 800fefe:	683b      	ldr	r3, [r7, #0]
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	dd0a      	ble.n	800ff1a <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800ff04:	69fa      	ldr	r2, [r7, #28]
 800ff06:	1c53      	adds	r3, r2, #1
 800ff08:	61fb      	str	r3, [r7, #28]
 800ff0a:	f107 030e 	add.w	r3, r7, #14
 800ff0e:	3301      	adds	r3, #1
 800ff10:	7812      	ldrb	r2, [r2, #0]
 800ff12:	701a      	strb	r2, [r3, #0]
    len--;
 800ff14:	683b      	ldr	r3, [r7, #0]
 800ff16:	3b01      	subs	r3, #1
 800ff18:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800ff1a:	69fb      	ldr	r3, [r7, #28]
 800ff1c:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800ff1e:	e00a      	b.n	800ff36 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800ff20:	69bb      	ldr	r3, [r7, #24]
 800ff22:	1c9a      	adds	r2, r3, #2
 800ff24:	61ba      	str	r2, [r7, #24]
 800ff26:	881b      	ldrh	r3, [r3, #0]
 800ff28:	461a      	mov	r2, r3
 800ff2a:	697b      	ldr	r3, [r7, #20]
 800ff2c:	4413      	add	r3, r2
 800ff2e:	617b      	str	r3, [r7, #20]
    len -= 2;
 800ff30:	683b      	ldr	r3, [r7, #0]
 800ff32:	3b02      	subs	r3, #2
 800ff34:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800ff36:	683b      	ldr	r3, [r7, #0]
 800ff38:	2b01      	cmp	r3, #1
 800ff3a:	dcf1      	bgt.n	800ff20 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800ff3c:	683b      	ldr	r3, [r7, #0]
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	dd04      	ble.n	800ff4c <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800ff42:	f107 030e 	add.w	r3, r7, #14
 800ff46:	69ba      	ldr	r2, [r7, #24]
 800ff48:	7812      	ldrb	r2, [r2, #0]
 800ff4a:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800ff4c:	89fb      	ldrh	r3, [r7, #14]
 800ff4e:	461a      	mov	r2, r3
 800ff50:	697b      	ldr	r3, [r7, #20]
 800ff52:	4413      	add	r3, r2
 800ff54:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800ff56:	697b      	ldr	r3, [r7, #20]
 800ff58:	0c1a      	lsrs	r2, r3, #16
 800ff5a:	697b      	ldr	r3, [r7, #20]
 800ff5c:	b29b      	uxth	r3, r3
 800ff5e:	4413      	add	r3, r2
 800ff60:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800ff62:	697b      	ldr	r3, [r7, #20]
 800ff64:	0c1a      	lsrs	r2, r3, #16
 800ff66:	697b      	ldr	r3, [r7, #20]
 800ff68:	b29b      	uxth	r3, r3
 800ff6a:	4413      	add	r3, r2
 800ff6c:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800ff6e:	693b      	ldr	r3, [r7, #16]
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d007      	beq.n	800ff84 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800ff74:	697b      	ldr	r3, [r7, #20]
 800ff76:	021b      	lsls	r3, r3, #8
 800ff78:	b29a      	uxth	r2, r3
 800ff7a:	697b      	ldr	r3, [r7, #20]
 800ff7c:	0a1b      	lsrs	r3, r3, #8
 800ff7e:	b2db      	uxtb	r3, r3
 800ff80:	4313      	orrs	r3, r2
 800ff82:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800ff84:	697b      	ldr	r3, [r7, #20]
 800ff86:	b29b      	uxth	r3, r3
}
 800ff88:	4618      	mov	r0, r3
 800ff8a:	3724      	adds	r7, #36	@ 0x24
 800ff8c:	46bd      	mov	sp, r7
 800ff8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff92:	4770      	bx	lr

0800ff94 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800ff94:	b580      	push	{r7, lr}
 800ff96:	b082      	sub	sp, #8
 800ff98:	af00      	add	r7, sp, #0
 800ff9a:	6078      	str	r0, [r7, #4]
 800ff9c:	460b      	mov	r3, r1
 800ff9e:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800ffa0:	887b      	ldrh	r3, [r7, #2]
 800ffa2:	4619      	mov	r1, r3
 800ffa4:	6878      	ldr	r0, [r7, #4]
 800ffa6:	f7ff ff98 	bl	800feda <lwip_standard_chksum>
 800ffaa:	4603      	mov	r3, r0
 800ffac:	43db      	mvns	r3, r3
 800ffae:	b29b      	uxth	r3, r3
}
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	3708      	adds	r7, #8
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	bd80      	pop	{r7, pc}

0800ffb8 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800ffb8:	b580      	push	{r7, lr}
 800ffba:	b086      	sub	sp, #24
 800ffbc:	af00      	add	r7, sp, #0
 800ffbe:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800ffc0:	2300      	movs	r3, #0
 800ffc2:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800ffc4:	2300      	movs	r3, #0
 800ffc6:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	613b      	str	r3, [r7, #16]
 800ffcc:	e02b      	b.n	8010026 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800ffce:	693b      	ldr	r3, [r7, #16]
 800ffd0:	685a      	ldr	r2, [r3, #4]
 800ffd2:	693b      	ldr	r3, [r7, #16]
 800ffd4:	895b      	ldrh	r3, [r3, #10]
 800ffd6:	4619      	mov	r1, r3
 800ffd8:	4610      	mov	r0, r2
 800ffda:	f7ff ff7e 	bl	800feda <lwip_standard_chksum>
 800ffde:	4603      	mov	r3, r0
 800ffe0:	461a      	mov	r2, r3
 800ffe2:	697b      	ldr	r3, [r7, #20]
 800ffe4:	4413      	add	r3, r2
 800ffe6:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800ffe8:	697b      	ldr	r3, [r7, #20]
 800ffea:	0c1a      	lsrs	r2, r3, #16
 800ffec:	697b      	ldr	r3, [r7, #20]
 800ffee:	b29b      	uxth	r3, r3
 800fff0:	4413      	add	r3, r2
 800fff2:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800fff4:	693b      	ldr	r3, [r7, #16]
 800fff6:	895b      	ldrh	r3, [r3, #10]
 800fff8:	f003 0301 	and.w	r3, r3, #1
 800fffc:	b29b      	uxth	r3, r3
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d00e      	beq.n	8010020 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	2b00      	cmp	r3, #0
 8010006:	bf0c      	ite	eq
 8010008:	2301      	moveq	r3, #1
 801000a:	2300      	movne	r3, #0
 801000c:	b2db      	uxtb	r3, r3
 801000e:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 8010010:	697b      	ldr	r3, [r7, #20]
 8010012:	021b      	lsls	r3, r3, #8
 8010014:	b29a      	uxth	r2, r3
 8010016:	697b      	ldr	r3, [r7, #20]
 8010018:	0a1b      	lsrs	r3, r3, #8
 801001a:	b2db      	uxtb	r3, r3
 801001c:	4313      	orrs	r3, r2
 801001e:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 8010020:	693b      	ldr	r3, [r7, #16]
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	613b      	str	r3, [r7, #16]
 8010026:	693b      	ldr	r3, [r7, #16]
 8010028:	2b00      	cmp	r3, #0
 801002a:	d1d0      	bne.n	800ffce <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d007      	beq.n	8010042 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 8010032:	697b      	ldr	r3, [r7, #20]
 8010034:	021b      	lsls	r3, r3, #8
 8010036:	b29a      	uxth	r2, r3
 8010038:	697b      	ldr	r3, [r7, #20]
 801003a:	0a1b      	lsrs	r3, r3, #8
 801003c:	b2db      	uxtb	r3, r3
 801003e:	4313      	orrs	r3, r2
 8010040:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 8010042:	697b      	ldr	r3, [r7, #20]
 8010044:	b29b      	uxth	r3, r3
 8010046:	43db      	mvns	r3, r3
 8010048:	b29b      	uxth	r3, r3
}
 801004a:	4618      	mov	r0, r3
 801004c:	3718      	adds	r7, #24
 801004e:	46bd      	mov	sp, r7
 8010050:	bd80      	pop	{r7, pc}

08010052 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8010052:	b580      	push	{r7, lr}
 8010054:	b082      	sub	sp, #8
 8010056:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8010058:	2300      	movs	r3, #0
 801005a:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 801005c:	f00a fa86 	bl	801a56c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8010060:	f000 f8d4 	bl	801020c <mem_init>
  memp_init();
 8010064:	f000 fc2c 	bl	80108c0 <memp_init>
  pbuf_init();
  netif_init();
 8010068:	f000 fd38 	bl	8010adc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801006c:	f007 fa26 	bl	80174bc <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8010070:	f001 ff4c 	bl	8011f0c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8010074:	f007 f968 	bl	8017348 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8010078:	bf00      	nop
 801007a:	3708      	adds	r7, #8
 801007c:	46bd      	mov	sp, r7
 801007e:	bd80      	pop	{r7, pc}

08010080 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8010080:	b480      	push	{r7}
 8010082:	b083      	sub	sp, #12
 8010084:	af00      	add	r7, sp, #0
 8010086:	4603      	mov	r3, r0
 8010088:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 801008a:	4b05      	ldr	r3, [pc, #20]	@ (80100a0 <ptr_to_mem+0x20>)
 801008c:	681a      	ldr	r2, [r3, #0]
 801008e:	88fb      	ldrh	r3, [r7, #6]
 8010090:	4413      	add	r3, r2
}
 8010092:	4618      	mov	r0, r3
 8010094:	370c      	adds	r7, #12
 8010096:	46bd      	mov	sp, r7
 8010098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009c:	4770      	bx	lr
 801009e:	bf00      	nop
 80100a0:	2400e058 	.word	0x2400e058

080100a4 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80100a4:	b480      	push	{r7}
 80100a6:	b083      	sub	sp, #12
 80100a8:	af00      	add	r7, sp, #0
 80100aa:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 80100ac:	4b05      	ldr	r3, [pc, #20]	@ (80100c4 <mem_to_ptr+0x20>)
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	687a      	ldr	r2, [r7, #4]
 80100b2:	1ad3      	subs	r3, r2, r3
 80100b4:	b29b      	uxth	r3, r3
}
 80100b6:	4618      	mov	r0, r3
 80100b8:	370c      	adds	r7, #12
 80100ba:	46bd      	mov	sp, r7
 80100bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c0:	4770      	bx	lr
 80100c2:	bf00      	nop
 80100c4:	2400e058 	.word	0x2400e058

080100c8 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80100c8:	b590      	push	{r4, r7, lr}
 80100ca:	b085      	sub	sp, #20
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80100d0:	4b45      	ldr	r3, [pc, #276]	@ (80101e8 <plug_holes+0x120>)
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	687a      	ldr	r2, [r7, #4]
 80100d6:	429a      	cmp	r2, r3
 80100d8:	d206      	bcs.n	80100e8 <plug_holes+0x20>
 80100da:	4b44      	ldr	r3, [pc, #272]	@ (80101ec <plug_holes+0x124>)
 80100dc:	f240 12df 	movw	r2, #479	@ 0x1df
 80100e0:	4943      	ldr	r1, [pc, #268]	@ (80101f0 <plug_holes+0x128>)
 80100e2:	4844      	ldr	r0, [pc, #272]	@ (80101f4 <plug_holes+0x12c>)
 80100e4:	f00a fbbe 	bl	801a864 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80100e8:	4b43      	ldr	r3, [pc, #268]	@ (80101f8 <plug_holes+0x130>)
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	687a      	ldr	r2, [r7, #4]
 80100ee:	429a      	cmp	r2, r3
 80100f0:	d306      	bcc.n	8010100 <plug_holes+0x38>
 80100f2:	4b3e      	ldr	r3, [pc, #248]	@ (80101ec <plug_holes+0x124>)
 80100f4:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80100f8:	4940      	ldr	r1, [pc, #256]	@ (80101fc <plug_holes+0x134>)
 80100fa:	483e      	ldr	r0, [pc, #248]	@ (80101f4 <plug_holes+0x12c>)
 80100fc:	f00a fbb2 	bl	801a864 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	791b      	ldrb	r3, [r3, #4]
 8010104:	2b00      	cmp	r3, #0
 8010106:	d006      	beq.n	8010116 <plug_holes+0x4e>
 8010108:	4b38      	ldr	r3, [pc, #224]	@ (80101ec <plug_holes+0x124>)
 801010a:	f240 12e1 	movw	r2, #481	@ 0x1e1
 801010e:	493c      	ldr	r1, [pc, #240]	@ (8010200 <plug_holes+0x138>)
 8010110:	4838      	ldr	r0, [pc, #224]	@ (80101f4 <plug_holes+0x12c>)
 8010112:	f00a fba7 	bl	801a864 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	881b      	ldrh	r3, [r3, #0]
 801011a:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801011e:	d906      	bls.n	801012e <plug_holes+0x66>
 8010120:	4b32      	ldr	r3, [pc, #200]	@ (80101ec <plug_holes+0x124>)
 8010122:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8010126:	4937      	ldr	r1, [pc, #220]	@ (8010204 <plug_holes+0x13c>)
 8010128:	4832      	ldr	r0, [pc, #200]	@ (80101f4 <plug_holes+0x12c>)
 801012a:	f00a fb9b 	bl	801a864 <iprintf>

  nmem = ptr_to_mem(mem->next);
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	881b      	ldrh	r3, [r3, #0]
 8010132:	4618      	mov	r0, r3
 8010134:	f7ff ffa4 	bl	8010080 <ptr_to_mem>
 8010138:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801013a:	687a      	ldr	r2, [r7, #4]
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	429a      	cmp	r2, r3
 8010140:	d024      	beq.n	801018c <plug_holes+0xc4>
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	791b      	ldrb	r3, [r3, #4]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d120      	bne.n	801018c <plug_holes+0xc4>
 801014a:	4b2b      	ldr	r3, [pc, #172]	@ (80101f8 <plug_holes+0x130>)
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	68fa      	ldr	r2, [r7, #12]
 8010150:	429a      	cmp	r2, r3
 8010152:	d01b      	beq.n	801018c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8010154:	4b2c      	ldr	r3, [pc, #176]	@ (8010208 <plug_holes+0x140>)
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	68fa      	ldr	r2, [r7, #12]
 801015a:	429a      	cmp	r2, r3
 801015c:	d102      	bne.n	8010164 <plug_holes+0x9c>
      lfree = mem;
 801015e:	4a2a      	ldr	r2, [pc, #168]	@ (8010208 <plug_holes+0x140>)
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	881a      	ldrh	r2, [r3, #0]
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	881b      	ldrh	r3, [r3, #0]
 8010170:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8010174:	d00a      	beq.n	801018c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	881b      	ldrh	r3, [r3, #0]
 801017a:	4618      	mov	r0, r3
 801017c:	f7ff ff80 	bl	8010080 <ptr_to_mem>
 8010180:	4604      	mov	r4, r0
 8010182:	6878      	ldr	r0, [r7, #4]
 8010184:	f7ff ff8e 	bl	80100a4 <mem_to_ptr>
 8010188:	4603      	mov	r3, r0
 801018a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	885b      	ldrh	r3, [r3, #2]
 8010190:	4618      	mov	r0, r3
 8010192:	f7ff ff75 	bl	8010080 <ptr_to_mem>
 8010196:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8010198:	68ba      	ldr	r2, [r7, #8]
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	429a      	cmp	r2, r3
 801019e:	d01f      	beq.n	80101e0 <plug_holes+0x118>
 80101a0:	68bb      	ldr	r3, [r7, #8]
 80101a2:	791b      	ldrb	r3, [r3, #4]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d11b      	bne.n	80101e0 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80101a8:	4b17      	ldr	r3, [pc, #92]	@ (8010208 <plug_holes+0x140>)
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	687a      	ldr	r2, [r7, #4]
 80101ae:	429a      	cmp	r2, r3
 80101b0:	d102      	bne.n	80101b8 <plug_holes+0xf0>
      lfree = pmem;
 80101b2:	4a15      	ldr	r2, [pc, #84]	@ (8010208 <plug_holes+0x140>)
 80101b4:	68bb      	ldr	r3, [r7, #8]
 80101b6:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	881a      	ldrh	r2, [r3, #0]
 80101bc:	68bb      	ldr	r3, [r7, #8]
 80101be:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	881b      	ldrh	r3, [r3, #0]
 80101c4:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80101c8:	d00a      	beq.n	80101e0 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	881b      	ldrh	r3, [r3, #0]
 80101ce:	4618      	mov	r0, r3
 80101d0:	f7ff ff56 	bl	8010080 <ptr_to_mem>
 80101d4:	4604      	mov	r4, r0
 80101d6:	68b8      	ldr	r0, [r7, #8]
 80101d8:	f7ff ff64 	bl	80100a4 <mem_to_ptr>
 80101dc:	4603      	mov	r3, r0
 80101de:	8063      	strh	r3, [r4, #2]
    }
  }
}
 80101e0:	bf00      	nop
 80101e2:	3714      	adds	r7, #20
 80101e4:	46bd      	mov	sp, r7
 80101e6:	bd90      	pop	{r4, r7, pc}
 80101e8:	2400e058 	.word	0x2400e058
 80101ec:	0801b8c0 	.word	0x0801b8c0
 80101f0:	0801b8f0 	.word	0x0801b8f0
 80101f4:	0801b908 	.word	0x0801b908
 80101f8:	2400e05c 	.word	0x2400e05c
 80101fc:	0801b930 	.word	0x0801b930
 8010200:	0801b94c 	.word	0x0801b94c
 8010204:	0801b968 	.word	0x0801b968
 8010208:	2400e064 	.word	0x2400e064

0801020c <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 801020c:	b580      	push	{r7, lr}
 801020e:	b082      	sub	sp, #8
 8010210:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8010212:	4b1d      	ldr	r3, [pc, #116]	@ (8010288 <mem_init+0x7c>)
 8010214:	4a1d      	ldr	r2, [pc, #116]	@ (801028c <mem_init+0x80>)
 8010216:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8010218:	4b1b      	ldr	r3, [pc, #108]	@ (8010288 <mem_init+0x7c>)
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8010224:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	2200      	movs	r2, #0
 801022a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	2200      	movs	r2, #0
 8010230:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8010232:	f44f 5020 	mov.w	r0, #10240	@ 0x2800
 8010236:	f7ff ff23 	bl	8010080 <ptr_to_mem>
 801023a:	4603      	mov	r3, r0
 801023c:	4a14      	ldr	r2, [pc, #80]	@ (8010290 <mem_init+0x84>)
 801023e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8010240:	4b13      	ldr	r3, [pc, #76]	@ (8010290 <mem_init+0x84>)
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	2201      	movs	r2, #1
 8010246:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8010248:	4b11      	ldr	r3, [pc, #68]	@ (8010290 <mem_init+0x84>)
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8010250:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8010252:	4b0f      	ldr	r3, [pc, #60]	@ (8010290 <mem_init+0x84>)
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 801025a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 801025c:	4b0a      	ldr	r3, [pc, #40]	@ (8010288 <mem_init+0x7c>)
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	4a0c      	ldr	r2, [pc, #48]	@ (8010294 <mem_init+0x88>)
 8010262:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8010264:	480c      	ldr	r0, [pc, #48]	@ (8010298 <mem_init+0x8c>)
 8010266:	f00a f98d 	bl	801a584 <sys_mutex_new>
 801026a:	4603      	mov	r3, r0
 801026c:	2b00      	cmp	r3, #0
 801026e:	d006      	beq.n	801027e <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8010270:	4b0a      	ldr	r3, [pc, #40]	@ (801029c <mem_init+0x90>)
 8010272:	f240 221f 	movw	r2, #543	@ 0x21f
 8010276:	490a      	ldr	r1, [pc, #40]	@ (80102a0 <mem_init+0x94>)
 8010278:	480a      	ldr	r0, [pc, #40]	@ (80102a4 <mem_init+0x98>)
 801027a:	f00a faf3 	bl	801a864 <iprintf>
  }
}
 801027e:	bf00      	nop
 8010280:	3708      	adds	r7, #8
 8010282:	46bd      	mov	sp, r7
 8010284:	bd80      	pop	{r7, pc}
 8010286:	bf00      	nop
 8010288:	2400e058 	.word	0x2400e058
 801028c:	30000200 	.word	0x30000200
 8010290:	2400e05c 	.word	0x2400e05c
 8010294:	2400e064 	.word	0x2400e064
 8010298:	2400e060 	.word	0x2400e060
 801029c:	0801b8c0 	.word	0x0801b8c0
 80102a0:	0801b994 	.word	0x0801b994
 80102a4:	0801b908 	.word	0x0801b908

080102a8 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80102a8:	b580      	push	{r7, lr}
 80102aa:	b086      	sub	sp, #24
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80102b0:	6878      	ldr	r0, [r7, #4]
 80102b2:	f7ff fef7 	bl	80100a4 <mem_to_ptr>
 80102b6:	4603      	mov	r3, r0
 80102b8:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	881b      	ldrh	r3, [r3, #0]
 80102be:	4618      	mov	r0, r3
 80102c0:	f7ff fede 	bl	8010080 <ptr_to_mem>
 80102c4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	885b      	ldrh	r3, [r3, #2]
 80102ca:	4618      	mov	r0, r3
 80102cc:	f7ff fed8 	bl	8010080 <ptr_to_mem>
 80102d0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	881b      	ldrh	r3, [r3, #0]
 80102d6:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80102da:	d818      	bhi.n	801030e <mem_link_valid+0x66>
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	885b      	ldrh	r3, [r3, #2]
 80102e0:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80102e4:	d813      	bhi.n	801030e <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80102ea:	8afa      	ldrh	r2, [r7, #22]
 80102ec:	429a      	cmp	r2, r3
 80102ee:	d004      	beq.n	80102fa <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	881b      	ldrh	r3, [r3, #0]
 80102f4:	8afa      	ldrh	r2, [r7, #22]
 80102f6:	429a      	cmp	r2, r3
 80102f8:	d109      	bne.n	801030e <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80102fa:	4b08      	ldr	r3, [pc, #32]	@ (801031c <mem_link_valid+0x74>)
 80102fc:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80102fe:	693a      	ldr	r2, [r7, #16]
 8010300:	429a      	cmp	r2, r3
 8010302:	d006      	beq.n	8010312 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8010304:	693b      	ldr	r3, [r7, #16]
 8010306:	885b      	ldrh	r3, [r3, #2]
 8010308:	8afa      	ldrh	r2, [r7, #22]
 801030a:	429a      	cmp	r2, r3
 801030c:	d001      	beq.n	8010312 <mem_link_valid+0x6a>
    return 0;
 801030e:	2300      	movs	r3, #0
 8010310:	e000      	b.n	8010314 <mem_link_valid+0x6c>
  }
  return 1;
 8010312:	2301      	movs	r3, #1
}
 8010314:	4618      	mov	r0, r3
 8010316:	3718      	adds	r7, #24
 8010318:	46bd      	mov	sp, r7
 801031a:	bd80      	pop	{r7, pc}
 801031c:	2400e05c 	.word	0x2400e05c

08010320 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8010320:	b580      	push	{r7, lr}
 8010322:	b088      	sub	sp, #32
 8010324:	af00      	add	r7, sp, #0
 8010326:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	2b00      	cmp	r3, #0
 801032c:	d070      	beq.n	8010410 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	f003 0303 	and.w	r3, r3, #3
 8010334:	2b00      	cmp	r3, #0
 8010336:	d00d      	beq.n	8010354 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8010338:	4b37      	ldr	r3, [pc, #220]	@ (8010418 <mem_free+0xf8>)
 801033a:	f240 2273 	movw	r2, #627	@ 0x273
 801033e:	4937      	ldr	r1, [pc, #220]	@ (801041c <mem_free+0xfc>)
 8010340:	4837      	ldr	r0, [pc, #220]	@ (8010420 <mem_free+0x100>)
 8010342:	f00a fa8f 	bl	801a864 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010346:	f00a f96f 	bl	801a628 <sys_arch_protect>
 801034a:	60f8      	str	r0, [r7, #12]
 801034c:	68f8      	ldr	r0, [r7, #12]
 801034e:	f00a f979 	bl	801a644 <sys_arch_unprotect>
    return;
 8010352:	e05e      	b.n	8010412 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	3b08      	subs	r3, #8
 8010358:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801035a:	4b32      	ldr	r3, [pc, #200]	@ (8010424 <mem_free+0x104>)
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	69fa      	ldr	r2, [r7, #28]
 8010360:	429a      	cmp	r2, r3
 8010362:	d306      	bcc.n	8010372 <mem_free+0x52>
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	f103 020c 	add.w	r2, r3, #12
 801036a:	4b2f      	ldr	r3, [pc, #188]	@ (8010428 <mem_free+0x108>)
 801036c:	681b      	ldr	r3, [r3, #0]
 801036e:	429a      	cmp	r2, r3
 8010370:	d90d      	bls.n	801038e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8010372:	4b29      	ldr	r3, [pc, #164]	@ (8010418 <mem_free+0xf8>)
 8010374:	f240 227f 	movw	r2, #639	@ 0x27f
 8010378:	492c      	ldr	r1, [pc, #176]	@ (801042c <mem_free+0x10c>)
 801037a:	4829      	ldr	r0, [pc, #164]	@ (8010420 <mem_free+0x100>)
 801037c:	f00a fa72 	bl	801a864 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010380:	f00a f952 	bl	801a628 <sys_arch_protect>
 8010384:	6138      	str	r0, [r7, #16]
 8010386:	6938      	ldr	r0, [r7, #16]
 8010388:	f00a f95c 	bl	801a644 <sys_arch_unprotect>
    return;
 801038c:	e041      	b.n	8010412 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801038e:	4828      	ldr	r0, [pc, #160]	@ (8010430 <mem_free+0x110>)
 8010390:	f00a f90e 	bl	801a5b0 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8010394:	69fb      	ldr	r3, [r7, #28]
 8010396:	791b      	ldrb	r3, [r3, #4]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d110      	bne.n	80103be <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 801039c:	4b1e      	ldr	r3, [pc, #120]	@ (8010418 <mem_free+0xf8>)
 801039e:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 80103a2:	4924      	ldr	r1, [pc, #144]	@ (8010434 <mem_free+0x114>)
 80103a4:	481e      	ldr	r0, [pc, #120]	@ (8010420 <mem_free+0x100>)
 80103a6:	f00a fa5d 	bl	801a864 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80103aa:	4821      	ldr	r0, [pc, #132]	@ (8010430 <mem_free+0x110>)
 80103ac:	f00a f90f 	bl	801a5ce <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80103b0:	f00a f93a 	bl	801a628 <sys_arch_protect>
 80103b4:	6178      	str	r0, [r7, #20]
 80103b6:	6978      	ldr	r0, [r7, #20]
 80103b8:	f00a f944 	bl	801a644 <sys_arch_unprotect>
    return;
 80103bc:	e029      	b.n	8010412 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 80103be:	69f8      	ldr	r0, [r7, #28]
 80103c0:	f7ff ff72 	bl	80102a8 <mem_link_valid>
 80103c4:	4603      	mov	r3, r0
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d110      	bne.n	80103ec <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80103ca:	4b13      	ldr	r3, [pc, #76]	@ (8010418 <mem_free+0xf8>)
 80103cc:	f240 2295 	movw	r2, #661	@ 0x295
 80103d0:	4919      	ldr	r1, [pc, #100]	@ (8010438 <mem_free+0x118>)
 80103d2:	4813      	ldr	r0, [pc, #76]	@ (8010420 <mem_free+0x100>)
 80103d4:	f00a fa46 	bl	801a864 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80103d8:	4815      	ldr	r0, [pc, #84]	@ (8010430 <mem_free+0x110>)
 80103da:	f00a f8f8 	bl	801a5ce <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80103de:	f00a f923 	bl	801a628 <sys_arch_protect>
 80103e2:	61b8      	str	r0, [r7, #24]
 80103e4:	69b8      	ldr	r0, [r7, #24]
 80103e6:	f00a f92d 	bl	801a644 <sys_arch_unprotect>
    return;
 80103ea:	e012      	b.n	8010412 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 80103ec:	69fb      	ldr	r3, [r7, #28]
 80103ee:	2200      	movs	r2, #0
 80103f0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80103f2:	4b12      	ldr	r3, [pc, #72]	@ (801043c <mem_free+0x11c>)
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	69fa      	ldr	r2, [r7, #28]
 80103f8:	429a      	cmp	r2, r3
 80103fa:	d202      	bcs.n	8010402 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80103fc:	4a0f      	ldr	r2, [pc, #60]	@ (801043c <mem_free+0x11c>)
 80103fe:	69fb      	ldr	r3, [r7, #28]
 8010400:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8010402:	69f8      	ldr	r0, [r7, #28]
 8010404:	f7ff fe60 	bl	80100c8 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8010408:	4809      	ldr	r0, [pc, #36]	@ (8010430 <mem_free+0x110>)
 801040a:	f00a f8e0 	bl	801a5ce <sys_mutex_unlock>
 801040e:	e000      	b.n	8010412 <mem_free+0xf2>
    return;
 8010410:	bf00      	nop
}
 8010412:	3720      	adds	r7, #32
 8010414:	46bd      	mov	sp, r7
 8010416:	bd80      	pop	{r7, pc}
 8010418:	0801b8c0 	.word	0x0801b8c0
 801041c:	0801b9b0 	.word	0x0801b9b0
 8010420:	0801b908 	.word	0x0801b908
 8010424:	2400e058 	.word	0x2400e058
 8010428:	2400e05c 	.word	0x2400e05c
 801042c:	0801b9d4 	.word	0x0801b9d4
 8010430:	2400e060 	.word	0x2400e060
 8010434:	0801b9f0 	.word	0x0801b9f0
 8010438:	0801ba18 	.word	0x0801ba18
 801043c:	2400e064 	.word	0x2400e064

08010440 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8010440:	b580      	push	{r7, lr}
 8010442:	b088      	sub	sp, #32
 8010444:	af00      	add	r7, sp, #0
 8010446:	6078      	str	r0, [r7, #4]
 8010448:	460b      	mov	r3, r1
 801044a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801044c:	887b      	ldrh	r3, [r7, #2]
 801044e:	3303      	adds	r3, #3
 8010450:	b29b      	uxth	r3, r3
 8010452:	f023 0303 	bic.w	r3, r3, #3
 8010456:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8010458:	8bfb      	ldrh	r3, [r7, #30]
 801045a:	2b0b      	cmp	r3, #11
 801045c:	d801      	bhi.n	8010462 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801045e:	230c      	movs	r3, #12
 8010460:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8010462:	8bfb      	ldrh	r3, [r7, #30]
 8010464:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8010468:	d803      	bhi.n	8010472 <mem_trim+0x32>
 801046a:	8bfa      	ldrh	r2, [r7, #30]
 801046c:	887b      	ldrh	r3, [r7, #2]
 801046e:	429a      	cmp	r2, r3
 8010470:	d201      	bcs.n	8010476 <mem_trim+0x36>
    return NULL;
 8010472:	2300      	movs	r3, #0
 8010474:	e0d8      	b.n	8010628 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8010476:	4b6e      	ldr	r3, [pc, #440]	@ (8010630 <mem_trim+0x1f0>)
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	687a      	ldr	r2, [r7, #4]
 801047c:	429a      	cmp	r2, r3
 801047e:	d304      	bcc.n	801048a <mem_trim+0x4a>
 8010480:	4b6c      	ldr	r3, [pc, #432]	@ (8010634 <mem_trim+0x1f4>)
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	687a      	ldr	r2, [r7, #4]
 8010486:	429a      	cmp	r2, r3
 8010488:	d306      	bcc.n	8010498 <mem_trim+0x58>
 801048a:	4b6b      	ldr	r3, [pc, #428]	@ (8010638 <mem_trim+0x1f8>)
 801048c:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8010490:	496a      	ldr	r1, [pc, #424]	@ (801063c <mem_trim+0x1fc>)
 8010492:	486b      	ldr	r0, [pc, #428]	@ (8010640 <mem_trim+0x200>)
 8010494:	f00a f9e6 	bl	801a864 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8010498:	4b65      	ldr	r3, [pc, #404]	@ (8010630 <mem_trim+0x1f0>)
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	687a      	ldr	r2, [r7, #4]
 801049e:	429a      	cmp	r2, r3
 80104a0:	d304      	bcc.n	80104ac <mem_trim+0x6c>
 80104a2:	4b64      	ldr	r3, [pc, #400]	@ (8010634 <mem_trim+0x1f4>)
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	687a      	ldr	r2, [r7, #4]
 80104a8:	429a      	cmp	r2, r3
 80104aa:	d307      	bcc.n	80104bc <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80104ac:	f00a f8bc 	bl	801a628 <sys_arch_protect>
 80104b0:	60b8      	str	r0, [r7, #8]
 80104b2:	68b8      	ldr	r0, [r7, #8]
 80104b4:	f00a f8c6 	bl	801a644 <sys_arch_unprotect>
    return rmem;
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	e0b5      	b.n	8010628 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	3b08      	subs	r3, #8
 80104c0:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80104c2:	69b8      	ldr	r0, [r7, #24]
 80104c4:	f7ff fdee 	bl	80100a4 <mem_to_ptr>
 80104c8:	4603      	mov	r3, r0
 80104ca:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80104cc:	69bb      	ldr	r3, [r7, #24]
 80104ce:	881a      	ldrh	r2, [r3, #0]
 80104d0:	8afb      	ldrh	r3, [r7, #22]
 80104d2:	1ad3      	subs	r3, r2, r3
 80104d4:	b29b      	uxth	r3, r3
 80104d6:	3b08      	subs	r3, #8
 80104d8:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80104da:	8bfa      	ldrh	r2, [r7, #30]
 80104dc:	8abb      	ldrh	r3, [r7, #20]
 80104de:	429a      	cmp	r2, r3
 80104e0:	d906      	bls.n	80104f0 <mem_trim+0xb0>
 80104e2:	4b55      	ldr	r3, [pc, #340]	@ (8010638 <mem_trim+0x1f8>)
 80104e4:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 80104e8:	4956      	ldr	r1, [pc, #344]	@ (8010644 <mem_trim+0x204>)
 80104ea:	4855      	ldr	r0, [pc, #340]	@ (8010640 <mem_trim+0x200>)
 80104ec:	f00a f9ba 	bl	801a864 <iprintf>
  if (newsize > size) {
 80104f0:	8bfa      	ldrh	r2, [r7, #30]
 80104f2:	8abb      	ldrh	r3, [r7, #20]
 80104f4:	429a      	cmp	r2, r3
 80104f6:	d901      	bls.n	80104fc <mem_trim+0xbc>
    /* not supported */
    return NULL;
 80104f8:	2300      	movs	r3, #0
 80104fa:	e095      	b.n	8010628 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 80104fc:	8bfa      	ldrh	r2, [r7, #30]
 80104fe:	8abb      	ldrh	r3, [r7, #20]
 8010500:	429a      	cmp	r2, r3
 8010502:	d101      	bne.n	8010508 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	e08f      	b.n	8010628 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8010508:	484f      	ldr	r0, [pc, #316]	@ (8010648 <mem_trim+0x208>)
 801050a:	f00a f851 	bl	801a5b0 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 801050e:	69bb      	ldr	r3, [r7, #24]
 8010510:	881b      	ldrh	r3, [r3, #0]
 8010512:	4618      	mov	r0, r3
 8010514:	f7ff fdb4 	bl	8010080 <ptr_to_mem>
 8010518:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 801051a:	693b      	ldr	r3, [r7, #16]
 801051c:	791b      	ldrb	r3, [r3, #4]
 801051e:	2b00      	cmp	r3, #0
 8010520:	d13f      	bne.n	80105a2 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8010522:	69bb      	ldr	r3, [r7, #24]
 8010524:	881b      	ldrh	r3, [r3, #0]
 8010526:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801052a:	d106      	bne.n	801053a <mem_trim+0xfa>
 801052c:	4b42      	ldr	r3, [pc, #264]	@ (8010638 <mem_trim+0x1f8>)
 801052e:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8010532:	4946      	ldr	r1, [pc, #280]	@ (801064c <mem_trim+0x20c>)
 8010534:	4842      	ldr	r0, [pc, #264]	@ (8010640 <mem_trim+0x200>)
 8010536:	f00a f995 	bl	801a864 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 801053a:	693b      	ldr	r3, [r7, #16]
 801053c:	881b      	ldrh	r3, [r3, #0]
 801053e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8010540:	8afa      	ldrh	r2, [r7, #22]
 8010542:	8bfb      	ldrh	r3, [r7, #30]
 8010544:	4413      	add	r3, r2
 8010546:	b29b      	uxth	r3, r3
 8010548:	3308      	adds	r3, #8
 801054a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 801054c:	4b40      	ldr	r3, [pc, #256]	@ (8010650 <mem_trim+0x210>)
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	693a      	ldr	r2, [r7, #16]
 8010552:	429a      	cmp	r2, r3
 8010554:	d106      	bne.n	8010564 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8010556:	89fb      	ldrh	r3, [r7, #14]
 8010558:	4618      	mov	r0, r3
 801055a:	f7ff fd91 	bl	8010080 <ptr_to_mem>
 801055e:	4603      	mov	r3, r0
 8010560:	4a3b      	ldr	r2, [pc, #236]	@ (8010650 <mem_trim+0x210>)
 8010562:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8010564:	89fb      	ldrh	r3, [r7, #14]
 8010566:	4618      	mov	r0, r3
 8010568:	f7ff fd8a 	bl	8010080 <ptr_to_mem>
 801056c:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 801056e:	693b      	ldr	r3, [r7, #16]
 8010570:	2200      	movs	r2, #0
 8010572:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8010574:	693b      	ldr	r3, [r7, #16]
 8010576:	89ba      	ldrh	r2, [r7, #12]
 8010578:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801057a:	693b      	ldr	r3, [r7, #16]
 801057c:	8afa      	ldrh	r2, [r7, #22]
 801057e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8010580:	69bb      	ldr	r3, [r7, #24]
 8010582:	89fa      	ldrh	r2, [r7, #14]
 8010584:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010586:	693b      	ldr	r3, [r7, #16]
 8010588:	881b      	ldrh	r3, [r3, #0]
 801058a:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801058e:	d047      	beq.n	8010620 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010590:	693b      	ldr	r3, [r7, #16]
 8010592:	881b      	ldrh	r3, [r3, #0]
 8010594:	4618      	mov	r0, r3
 8010596:	f7ff fd73 	bl	8010080 <ptr_to_mem>
 801059a:	4602      	mov	r2, r0
 801059c:	89fb      	ldrh	r3, [r7, #14]
 801059e:	8053      	strh	r3, [r2, #2]
 80105a0:	e03e      	b.n	8010620 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80105a2:	8bfb      	ldrh	r3, [r7, #30]
 80105a4:	f103 0214 	add.w	r2, r3, #20
 80105a8:	8abb      	ldrh	r3, [r7, #20]
 80105aa:	429a      	cmp	r2, r3
 80105ac:	d838      	bhi.n	8010620 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80105ae:	8afa      	ldrh	r2, [r7, #22]
 80105b0:	8bfb      	ldrh	r3, [r7, #30]
 80105b2:	4413      	add	r3, r2
 80105b4:	b29b      	uxth	r3, r3
 80105b6:	3308      	adds	r3, #8
 80105b8:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80105ba:	69bb      	ldr	r3, [r7, #24]
 80105bc:	881b      	ldrh	r3, [r3, #0]
 80105be:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80105c2:	d106      	bne.n	80105d2 <mem_trim+0x192>
 80105c4:	4b1c      	ldr	r3, [pc, #112]	@ (8010638 <mem_trim+0x1f8>)
 80105c6:	f240 3216 	movw	r2, #790	@ 0x316
 80105ca:	4920      	ldr	r1, [pc, #128]	@ (801064c <mem_trim+0x20c>)
 80105cc:	481c      	ldr	r0, [pc, #112]	@ (8010640 <mem_trim+0x200>)
 80105ce:	f00a f949 	bl	801a864 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80105d2:	89fb      	ldrh	r3, [r7, #14]
 80105d4:	4618      	mov	r0, r3
 80105d6:	f7ff fd53 	bl	8010080 <ptr_to_mem>
 80105da:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80105dc:	4b1c      	ldr	r3, [pc, #112]	@ (8010650 <mem_trim+0x210>)
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	693a      	ldr	r2, [r7, #16]
 80105e2:	429a      	cmp	r2, r3
 80105e4:	d202      	bcs.n	80105ec <mem_trim+0x1ac>
      lfree = mem2;
 80105e6:	4a1a      	ldr	r2, [pc, #104]	@ (8010650 <mem_trim+0x210>)
 80105e8:	693b      	ldr	r3, [r7, #16]
 80105ea:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80105ec:	693b      	ldr	r3, [r7, #16]
 80105ee:	2200      	movs	r2, #0
 80105f0:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80105f2:	69bb      	ldr	r3, [r7, #24]
 80105f4:	881a      	ldrh	r2, [r3, #0]
 80105f6:	693b      	ldr	r3, [r7, #16]
 80105f8:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80105fa:	693b      	ldr	r3, [r7, #16]
 80105fc:	8afa      	ldrh	r2, [r7, #22]
 80105fe:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8010600:	69bb      	ldr	r3, [r7, #24]
 8010602:	89fa      	ldrh	r2, [r7, #14]
 8010604:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010606:	693b      	ldr	r3, [r7, #16]
 8010608:	881b      	ldrh	r3, [r3, #0]
 801060a:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801060e:	d007      	beq.n	8010620 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010610:	693b      	ldr	r3, [r7, #16]
 8010612:	881b      	ldrh	r3, [r3, #0]
 8010614:	4618      	mov	r0, r3
 8010616:	f7ff fd33 	bl	8010080 <ptr_to_mem>
 801061a:	4602      	mov	r2, r0
 801061c:	89fb      	ldrh	r3, [r7, #14]
 801061e:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8010620:	4809      	ldr	r0, [pc, #36]	@ (8010648 <mem_trim+0x208>)
 8010622:	f009 ffd4 	bl	801a5ce <sys_mutex_unlock>
  return rmem;
 8010626:	687b      	ldr	r3, [r7, #4]
}
 8010628:	4618      	mov	r0, r3
 801062a:	3720      	adds	r7, #32
 801062c:	46bd      	mov	sp, r7
 801062e:	bd80      	pop	{r7, pc}
 8010630:	2400e058 	.word	0x2400e058
 8010634:	2400e05c 	.word	0x2400e05c
 8010638:	0801b8c0 	.word	0x0801b8c0
 801063c:	0801ba4c 	.word	0x0801ba4c
 8010640:	0801b908 	.word	0x0801b908
 8010644:	0801ba64 	.word	0x0801ba64
 8010648:	2400e060 	.word	0x2400e060
 801064c:	0801ba84 	.word	0x0801ba84
 8010650:	2400e064 	.word	0x2400e064

08010654 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8010654:	b580      	push	{r7, lr}
 8010656:	b088      	sub	sp, #32
 8010658:	af00      	add	r7, sp, #0
 801065a:	4603      	mov	r3, r0
 801065c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801065e:	88fb      	ldrh	r3, [r7, #6]
 8010660:	2b00      	cmp	r3, #0
 8010662:	d101      	bne.n	8010668 <mem_malloc+0x14>
    return NULL;
 8010664:	2300      	movs	r3, #0
 8010666:	e0e2      	b.n	801082e <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8010668:	88fb      	ldrh	r3, [r7, #6]
 801066a:	3303      	adds	r3, #3
 801066c:	b29b      	uxth	r3, r3
 801066e:	f023 0303 	bic.w	r3, r3, #3
 8010672:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8010674:	8bbb      	ldrh	r3, [r7, #28]
 8010676:	2b0b      	cmp	r3, #11
 8010678:	d801      	bhi.n	801067e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801067a:	230c      	movs	r3, #12
 801067c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801067e:	8bbb      	ldrh	r3, [r7, #28]
 8010680:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8010684:	d803      	bhi.n	801068e <mem_malloc+0x3a>
 8010686:	8bba      	ldrh	r2, [r7, #28]
 8010688:	88fb      	ldrh	r3, [r7, #6]
 801068a:	429a      	cmp	r2, r3
 801068c:	d201      	bcs.n	8010692 <mem_malloc+0x3e>
    return NULL;
 801068e:	2300      	movs	r3, #0
 8010690:	e0cd      	b.n	801082e <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8010692:	4869      	ldr	r0, [pc, #420]	@ (8010838 <mem_malloc+0x1e4>)
 8010694:	f009 ff8c 	bl	801a5b0 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010698:	4b68      	ldr	r3, [pc, #416]	@ (801083c <mem_malloc+0x1e8>)
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	4618      	mov	r0, r3
 801069e:	f7ff fd01 	bl	80100a4 <mem_to_ptr>
 80106a2:	4603      	mov	r3, r0
 80106a4:	83fb      	strh	r3, [r7, #30]
 80106a6:	e0b7      	b.n	8010818 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80106a8:	8bfb      	ldrh	r3, [r7, #30]
 80106aa:	4618      	mov	r0, r3
 80106ac:	f7ff fce8 	bl	8010080 <ptr_to_mem>
 80106b0:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80106b2:	697b      	ldr	r3, [r7, #20]
 80106b4:	791b      	ldrb	r3, [r3, #4]
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	f040 80a7 	bne.w	801080a <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80106bc:	697b      	ldr	r3, [r7, #20]
 80106be:	881b      	ldrh	r3, [r3, #0]
 80106c0:	461a      	mov	r2, r3
 80106c2:	8bfb      	ldrh	r3, [r7, #30]
 80106c4:	1ad3      	subs	r3, r2, r3
 80106c6:	f1a3 0208 	sub.w	r2, r3, #8
 80106ca:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80106cc:	429a      	cmp	r2, r3
 80106ce:	f0c0 809c 	bcc.w	801080a <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80106d2:	697b      	ldr	r3, [r7, #20]
 80106d4:	881b      	ldrh	r3, [r3, #0]
 80106d6:	461a      	mov	r2, r3
 80106d8:	8bfb      	ldrh	r3, [r7, #30]
 80106da:	1ad3      	subs	r3, r2, r3
 80106dc:	f1a3 0208 	sub.w	r2, r3, #8
 80106e0:	8bbb      	ldrh	r3, [r7, #28]
 80106e2:	3314      	adds	r3, #20
 80106e4:	429a      	cmp	r2, r3
 80106e6:	d333      	bcc.n	8010750 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80106e8:	8bfa      	ldrh	r2, [r7, #30]
 80106ea:	8bbb      	ldrh	r3, [r7, #28]
 80106ec:	4413      	add	r3, r2
 80106ee:	b29b      	uxth	r3, r3
 80106f0:	3308      	adds	r3, #8
 80106f2:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80106f4:	8a7b      	ldrh	r3, [r7, #18]
 80106f6:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80106fa:	d106      	bne.n	801070a <mem_malloc+0xb6>
 80106fc:	4b50      	ldr	r3, [pc, #320]	@ (8010840 <mem_malloc+0x1ec>)
 80106fe:	f240 3287 	movw	r2, #903	@ 0x387
 8010702:	4950      	ldr	r1, [pc, #320]	@ (8010844 <mem_malloc+0x1f0>)
 8010704:	4850      	ldr	r0, [pc, #320]	@ (8010848 <mem_malloc+0x1f4>)
 8010706:	f00a f8ad 	bl	801a864 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 801070a:	8a7b      	ldrh	r3, [r7, #18]
 801070c:	4618      	mov	r0, r3
 801070e:	f7ff fcb7 	bl	8010080 <ptr_to_mem>
 8010712:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	2200      	movs	r2, #0
 8010718:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801071a:	697b      	ldr	r3, [r7, #20]
 801071c:	881a      	ldrh	r2, [r3, #0]
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	8bfa      	ldrh	r2, [r7, #30]
 8010726:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8010728:	697b      	ldr	r3, [r7, #20]
 801072a:	8a7a      	ldrh	r2, [r7, #18]
 801072c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801072e:	697b      	ldr	r3, [r7, #20]
 8010730:	2201      	movs	r2, #1
 8010732:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	881b      	ldrh	r3, [r3, #0]
 8010738:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801073c:	d00b      	beq.n	8010756 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	881b      	ldrh	r3, [r3, #0]
 8010742:	4618      	mov	r0, r3
 8010744:	f7ff fc9c 	bl	8010080 <ptr_to_mem>
 8010748:	4602      	mov	r2, r0
 801074a:	8a7b      	ldrh	r3, [r7, #18]
 801074c:	8053      	strh	r3, [r2, #2]
 801074e:	e002      	b.n	8010756 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8010750:	697b      	ldr	r3, [r7, #20]
 8010752:	2201      	movs	r2, #1
 8010754:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8010756:	4b39      	ldr	r3, [pc, #228]	@ (801083c <mem_malloc+0x1e8>)
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	697a      	ldr	r2, [r7, #20]
 801075c:	429a      	cmp	r2, r3
 801075e:	d127      	bne.n	80107b0 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8010760:	4b36      	ldr	r3, [pc, #216]	@ (801083c <mem_malloc+0x1e8>)
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8010766:	e005      	b.n	8010774 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8010768:	69bb      	ldr	r3, [r7, #24]
 801076a:	881b      	ldrh	r3, [r3, #0]
 801076c:	4618      	mov	r0, r3
 801076e:	f7ff fc87 	bl	8010080 <ptr_to_mem>
 8010772:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8010774:	69bb      	ldr	r3, [r7, #24]
 8010776:	791b      	ldrb	r3, [r3, #4]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d004      	beq.n	8010786 <mem_malloc+0x132>
 801077c:	4b33      	ldr	r3, [pc, #204]	@ (801084c <mem_malloc+0x1f8>)
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	69ba      	ldr	r2, [r7, #24]
 8010782:	429a      	cmp	r2, r3
 8010784:	d1f0      	bne.n	8010768 <mem_malloc+0x114>
          }
          lfree = cur;
 8010786:	4a2d      	ldr	r2, [pc, #180]	@ (801083c <mem_malloc+0x1e8>)
 8010788:	69bb      	ldr	r3, [r7, #24]
 801078a:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801078c:	4b2b      	ldr	r3, [pc, #172]	@ (801083c <mem_malloc+0x1e8>)
 801078e:	681a      	ldr	r2, [r3, #0]
 8010790:	4b2e      	ldr	r3, [pc, #184]	@ (801084c <mem_malloc+0x1f8>)
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	429a      	cmp	r2, r3
 8010796:	d00b      	beq.n	80107b0 <mem_malloc+0x15c>
 8010798:	4b28      	ldr	r3, [pc, #160]	@ (801083c <mem_malloc+0x1e8>)
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	791b      	ldrb	r3, [r3, #4]
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d006      	beq.n	80107b0 <mem_malloc+0x15c>
 80107a2:	4b27      	ldr	r3, [pc, #156]	@ (8010840 <mem_malloc+0x1ec>)
 80107a4:	f240 32b5 	movw	r2, #949	@ 0x3b5
 80107a8:	4929      	ldr	r1, [pc, #164]	@ (8010850 <mem_malloc+0x1fc>)
 80107aa:	4827      	ldr	r0, [pc, #156]	@ (8010848 <mem_malloc+0x1f4>)
 80107ac:	f00a f85a 	bl	801a864 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80107b0:	4821      	ldr	r0, [pc, #132]	@ (8010838 <mem_malloc+0x1e4>)
 80107b2:	f009 ff0c 	bl	801a5ce <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80107b6:	8bba      	ldrh	r2, [r7, #28]
 80107b8:	697b      	ldr	r3, [r7, #20]
 80107ba:	4413      	add	r3, r2
 80107bc:	3308      	adds	r3, #8
 80107be:	4a23      	ldr	r2, [pc, #140]	@ (801084c <mem_malloc+0x1f8>)
 80107c0:	6812      	ldr	r2, [r2, #0]
 80107c2:	4293      	cmp	r3, r2
 80107c4:	d906      	bls.n	80107d4 <mem_malloc+0x180>
 80107c6:	4b1e      	ldr	r3, [pc, #120]	@ (8010840 <mem_malloc+0x1ec>)
 80107c8:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80107cc:	4921      	ldr	r1, [pc, #132]	@ (8010854 <mem_malloc+0x200>)
 80107ce:	481e      	ldr	r0, [pc, #120]	@ (8010848 <mem_malloc+0x1f4>)
 80107d0:	f00a f848 	bl	801a864 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80107d4:	697b      	ldr	r3, [r7, #20]
 80107d6:	f003 0303 	and.w	r3, r3, #3
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d006      	beq.n	80107ec <mem_malloc+0x198>
 80107de:	4b18      	ldr	r3, [pc, #96]	@ (8010840 <mem_malloc+0x1ec>)
 80107e0:	f240 32bb 	movw	r2, #955	@ 0x3bb
 80107e4:	491c      	ldr	r1, [pc, #112]	@ (8010858 <mem_malloc+0x204>)
 80107e6:	4818      	ldr	r0, [pc, #96]	@ (8010848 <mem_malloc+0x1f4>)
 80107e8:	f00a f83c 	bl	801a864 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80107ec:	697b      	ldr	r3, [r7, #20]
 80107ee:	f003 0303 	and.w	r3, r3, #3
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d006      	beq.n	8010804 <mem_malloc+0x1b0>
 80107f6:	4b12      	ldr	r3, [pc, #72]	@ (8010840 <mem_malloc+0x1ec>)
 80107f8:	f240 32bd 	movw	r2, #957	@ 0x3bd
 80107fc:	4917      	ldr	r1, [pc, #92]	@ (801085c <mem_malloc+0x208>)
 80107fe:	4812      	ldr	r0, [pc, #72]	@ (8010848 <mem_malloc+0x1f4>)
 8010800:	f00a f830 	bl	801a864 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8010804:	697b      	ldr	r3, [r7, #20]
 8010806:	3308      	adds	r3, #8
 8010808:	e011      	b.n	801082e <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 801080a:	8bfb      	ldrh	r3, [r7, #30]
 801080c:	4618      	mov	r0, r3
 801080e:	f7ff fc37 	bl	8010080 <ptr_to_mem>
 8010812:	4603      	mov	r3, r0
 8010814:	881b      	ldrh	r3, [r3, #0]
 8010816:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010818:	8bfa      	ldrh	r2, [r7, #30]
 801081a:	8bbb      	ldrh	r3, [r7, #28]
 801081c:	f5c3 5320 	rsb	r3, r3, #10240	@ 0x2800
 8010820:	429a      	cmp	r2, r3
 8010822:	f4ff af41 	bcc.w	80106a8 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8010826:	4804      	ldr	r0, [pc, #16]	@ (8010838 <mem_malloc+0x1e4>)
 8010828:	f009 fed1 	bl	801a5ce <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 801082c:	2300      	movs	r3, #0
}
 801082e:	4618      	mov	r0, r3
 8010830:	3720      	adds	r7, #32
 8010832:	46bd      	mov	sp, r7
 8010834:	bd80      	pop	{r7, pc}
 8010836:	bf00      	nop
 8010838:	2400e060 	.word	0x2400e060
 801083c:	2400e064 	.word	0x2400e064
 8010840:	0801b8c0 	.word	0x0801b8c0
 8010844:	0801ba84 	.word	0x0801ba84
 8010848:	0801b908 	.word	0x0801b908
 801084c:	2400e05c 	.word	0x2400e05c
 8010850:	0801ba98 	.word	0x0801ba98
 8010854:	0801bab4 	.word	0x0801bab4
 8010858:	0801bae4 	.word	0x0801bae4
 801085c:	0801bb14 	.word	0x0801bb14

08010860 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8010860:	b480      	push	{r7}
 8010862:	b085      	sub	sp, #20
 8010864:	af00      	add	r7, sp, #0
 8010866:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	689b      	ldr	r3, [r3, #8]
 801086c:	2200      	movs	r2, #0
 801086e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	685b      	ldr	r3, [r3, #4]
 8010874:	3303      	adds	r3, #3
 8010876:	f023 0303 	bic.w	r3, r3, #3
 801087a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 801087c:	2300      	movs	r3, #0
 801087e:	60fb      	str	r3, [r7, #12]
 8010880:	e011      	b.n	80108a6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	689b      	ldr	r3, [r3, #8]
 8010886:	681a      	ldr	r2, [r3, #0]
 8010888:	68bb      	ldr	r3, [r7, #8]
 801088a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	689b      	ldr	r3, [r3, #8]
 8010890:	68ba      	ldr	r2, [r7, #8]
 8010892:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	881b      	ldrh	r3, [r3, #0]
 8010898:	461a      	mov	r2, r3
 801089a:	68bb      	ldr	r3, [r7, #8]
 801089c:	4413      	add	r3, r2
 801089e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	3301      	adds	r3, #1
 80108a4:	60fb      	str	r3, [r7, #12]
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	885b      	ldrh	r3, [r3, #2]
 80108aa:	461a      	mov	r2, r3
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	4293      	cmp	r3, r2
 80108b0:	dbe7      	blt.n	8010882 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80108b2:	bf00      	nop
 80108b4:	bf00      	nop
 80108b6:	3714      	adds	r7, #20
 80108b8:	46bd      	mov	sp, r7
 80108ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108be:	4770      	bx	lr

080108c0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80108c0:	b580      	push	{r7, lr}
 80108c2:	b082      	sub	sp, #8
 80108c4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80108c6:	2300      	movs	r3, #0
 80108c8:	80fb      	strh	r3, [r7, #6]
 80108ca:	e009      	b.n	80108e0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80108cc:	88fb      	ldrh	r3, [r7, #6]
 80108ce:	4a08      	ldr	r2, [pc, #32]	@ (80108f0 <memp_init+0x30>)
 80108d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80108d4:	4618      	mov	r0, r3
 80108d6:	f7ff ffc3 	bl	8010860 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80108da:	88fb      	ldrh	r3, [r7, #6]
 80108dc:	3301      	adds	r3, #1
 80108de:	80fb      	strh	r3, [r7, #6]
 80108e0:	88fb      	ldrh	r3, [r7, #6]
 80108e2:	2b0d      	cmp	r3, #13
 80108e4:	d9f2      	bls.n	80108cc <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80108e6:	bf00      	nop
 80108e8:	bf00      	nop
 80108ea:	3708      	adds	r7, #8
 80108ec:	46bd      	mov	sp, r7
 80108ee:	bd80      	pop	{r7, pc}
 80108f0:	0801e448 	.word	0x0801e448

080108f4 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80108f4:	b580      	push	{r7, lr}
 80108f6:	b084      	sub	sp, #16
 80108f8:	af00      	add	r7, sp, #0
 80108fa:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80108fc:	f009 fe94 	bl	801a628 <sys_arch_protect>
 8010900:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	689b      	ldr	r3, [r3, #8]
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 801090a:	68bb      	ldr	r3, [r7, #8]
 801090c:	2b00      	cmp	r3, #0
 801090e:	d015      	beq.n	801093c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	689b      	ldr	r3, [r3, #8]
 8010914:	68ba      	ldr	r2, [r7, #8]
 8010916:	6812      	ldr	r2, [r2, #0]
 8010918:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801091a:	68bb      	ldr	r3, [r7, #8]
 801091c:	f003 0303 	and.w	r3, r3, #3
 8010920:	2b00      	cmp	r3, #0
 8010922:	d006      	beq.n	8010932 <do_memp_malloc_pool+0x3e>
 8010924:	4b09      	ldr	r3, [pc, #36]	@ (801094c <do_memp_malloc_pool+0x58>)
 8010926:	f44f 728c 	mov.w	r2, #280	@ 0x118
 801092a:	4909      	ldr	r1, [pc, #36]	@ (8010950 <do_memp_malloc_pool+0x5c>)
 801092c:	4809      	ldr	r0, [pc, #36]	@ (8010954 <do_memp_malloc_pool+0x60>)
 801092e:	f009 ff99 	bl	801a864 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8010932:	68f8      	ldr	r0, [r7, #12]
 8010934:	f009 fe86 	bl	801a644 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8010938:	68bb      	ldr	r3, [r7, #8]
 801093a:	e003      	b.n	8010944 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801093c:	68f8      	ldr	r0, [r7, #12]
 801093e:	f009 fe81 	bl	801a644 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8010942:	2300      	movs	r3, #0
}
 8010944:	4618      	mov	r0, r3
 8010946:	3710      	adds	r7, #16
 8010948:	46bd      	mov	sp, r7
 801094a:	bd80      	pop	{r7, pc}
 801094c:	0801bb38 	.word	0x0801bb38
 8010950:	0801bb68 	.word	0x0801bb68
 8010954:	0801bb8c 	.word	0x0801bb8c

08010958 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8010958:	b580      	push	{r7, lr}
 801095a:	b082      	sub	sp, #8
 801095c:	af00      	add	r7, sp, #0
 801095e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d106      	bne.n	8010974 <memp_malloc_pool+0x1c>
 8010966:	4b0a      	ldr	r3, [pc, #40]	@ (8010990 <memp_malloc_pool+0x38>)
 8010968:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 801096c:	4909      	ldr	r1, [pc, #36]	@ (8010994 <memp_malloc_pool+0x3c>)
 801096e:	480a      	ldr	r0, [pc, #40]	@ (8010998 <memp_malloc_pool+0x40>)
 8010970:	f009 ff78 	bl	801a864 <iprintf>
  if (desc == NULL) {
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	2b00      	cmp	r3, #0
 8010978:	d101      	bne.n	801097e <memp_malloc_pool+0x26>
    return NULL;
 801097a:	2300      	movs	r3, #0
 801097c:	e003      	b.n	8010986 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 801097e:	6878      	ldr	r0, [r7, #4]
 8010980:	f7ff ffb8 	bl	80108f4 <do_memp_malloc_pool>
 8010984:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8010986:	4618      	mov	r0, r3
 8010988:	3708      	adds	r7, #8
 801098a:	46bd      	mov	sp, r7
 801098c:	bd80      	pop	{r7, pc}
 801098e:	bf00      	nop
 8010990:	0801bb38 	.word	0x0801bb38
 8010994:	0801bbb4 	.word	0x0801bbb4
 8010998:	0801bb8c 	.word	0x0801bb8c

0801099c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 801099c:	b580      	push	{r7, lr}
 801099e:	b084      	sub	sp, #16
 80109a0:	af00      	add	r7, sp, #0
 80109a2:	4603      	mov	r3, r0
 80109a4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80109a6:	79fb      	ldrb	r3, [r7, #7]
 80109a8:	2b0d      	cmp	r3, #13
 80109aa:	d908      	bls.n	80109be <memp_malloc+0x22>
 80109ac:	4b0a      	ldr	r3, [pc, #40]	@ (80109d8 <memp_malloc+0x3c>)
 80109ae:	f240 1257 	movw	r2, #343	@ 0x157
 80109b2:	490a      	ldr	r1, [pc, #40]	@ (80109dc <memp_malloc+0x40>)
 80109b4:	480a      	ldr	r0, [pc, #40]	@ (80109e0 <memp_malloc+0x44>)
 80109b6:	f009 ff55 	bl	801a864 <iprintf>
 80109ba:	2300      	movs	r3, #0
 80109bc:	e008      	b.n	80109d0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80109be:	79fb      	ldrb	r3, [r7, #7]
 80109c0:	4a08      	ldr	r2, [pc, #32]	@ (80109e4 <memp_malloc+0x48>)
 80109c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80109c6:	4618      	mov	r0, r3
 80109c8:	f7ff ff94 	bl	80108f4 <do_memp_malloc_pool>
 80109cc:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80109ce:	68fb      	ldr	r3, [r7, #12]
}
 80109d0:	4618      	mov	r0, r3
 80109d2:	3710      	adds	r7, #16
 80109d4:	46bd      	mov	sp, r7
 80109d6:	bd80      	pop	{r7, pc}
 80109d8:	0801bb38 	.word	0x0801bb38
 80109dc:	0801bbc8 	.word	0x0801bbc8
 80109e0:	0801bb8c 	.word	0x0801bb8c
 80109e4:	0801e448 	.word	0x0801e448

080109e8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80109e8:	b580      	push	{r7, lr}
 80109ea:	b084      	sub	sp, #16
 80109ec:	af00      	add	r7, sp, #0
 80109ee:	6078      	str	r0, [r7, #4]
 80109f0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80109f2:	683b      	ldr	r3, [r7, #0]
 80109f4:	f003 0303 	and.w	r3, r3, #3
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d006      	beq.n	8010a0a <do_memp_free_pool+0x22>
 80109fc:	4b0d      	ldr	r3, [pc, #52]	@ (8010a34 <do_memp_free_pool+0x4c>)
 80109fe:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8010a02:	490d      	ldr	r1, [pc, #52]	@ (8010a38 <do_memp_free_pool+0x50>)
 8010a04:	480d      	ldr	r0, [pc, #52]	@ (8010a3c <do_memp_free_pool+0x54>)
 8010a06:	f009 ff2d 	bl	801a864 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8010a0a:	683b      	ldr	r3, [r7, #0]
 8010a0c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8010a0e:	f009 fe0b 	bl	801a628 <sys_arch_protect>
 8010a12:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	689b      	ldr	r3, [r3, #8]
 8010a18:	681a      	ldr	r2, [r3, #0]
 8010a1a:	68fb      	ldr	r3, [r7, #12]
 8010a1c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	689b      	ldr	r3, [r3, #8]
 8010a22:	68fa      	ldr	r2, [r7, #12]
 8010a24:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8010a26:	68b8      	ldr	r0, [r7, #8]
 8010a28:	f009 fe0c 	bl	801a644 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8010a2c:	bf00      	nop
 8010a2e:	3710      	adds	r7, #16
 8010a30:	46bd      	mov	sp, r7
 8010a32:	bd80      	pop	{r7, pc}
 8010a34:	0801bb38 	.word	0x0801bb38
 8010a38:	0801bbe8 	.word	0x0801bbe8
 8010a3c:	0801bb8c 	.word	0x0801bb8c

08010a40 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8010a40:	b580      	push	{r7, lr}
 8010a42:	b082      	sub	sp, #8
 8010a44:	af00      	add	r7, sp, #0
 8010a46:	6078      	str	r0, [r7, #4]
 8010a48:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d106      	bne.n	8010a5e <memp_free_pool+0x1e>
 8010a50:	4b0a      	ldr	r3, [pc, #40]	@ (8010a7c <memp_free_pool+0x3c>)
 8010a52:	f240 1295 	movw	r2, #405	@ 0x195
 8010a56:	490a      	ldr	r1, [pc, #40]	@ (8010a80 <memp_free_pool+0x40>)
 8010a58:	480a      	ldr	r0, [pc, #40]	@ (8010a84 <memp_free_pool+0x44>)
 8010a5a:	f009 ff03 	bl	801a864 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d007      	beq.n	8010a74 <memp_free_pool+0x34>
 8010a64:	683b      	ldr	r3, [r7, #0]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d004      	beq.n	8010a74 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8010a6a:	6839      	ldr	r1, [r7, #0]
 8010a6c:	6878      	ldr	r0, [r7, #4]
 8010a6e:	f7ff ffbb 	bl	80109e8 <do_memp_free_pool>
 8010a72:	e000      	b.n	8010a76 <memp_free_pool+0x36>
    return;
 8010a74:	bf00      	nop
}
 8010a76:	3708      	adds	r7, #8
 8010a78:	46bd      	mov	sp, r7
 8010a7a:	bd80      	pop	{r7, pc}
 8010a7c:	0801bb38 	.word	0x0801bb38
 8010a80:	0801bbb4 	.word	0x0801bbb4
 8010a84:	0801bb8c 	.word	0x0801bb8c

08010a88 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8010a88:	b580      	push	{r7, lr}
 8010a8a:	b082      	sub	sp, #8
 8010a8c:	af00      	add	r7, sp, #0
 8010a8e:	4603      	mov	r3, r0
 8010a90:	6039      	str	r1, [r7, #0]
 8010a92:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8010a94:	79fb      	ldrb	r3, [r7, #7]
 8010a96:	2b0d      	cmp	r3, #13
 8010a98:	d907      	bls.n	8010aaa <memp_free+0x22>
 8010a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8010acc <memp_free+0x44>)
 8010a9c:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8010aa0:	490b      	ldr	r1, [pc, #44]	@ (8010ad0 <memp_free+0x48>)
 8010aa2:	480c      	ldr	r0, [pc, #48]	@ (8010ad4 <memp_free+0x4c>)
 8010aa4:	f009 fede 	bl	801a864 <iprintf>
 8010aa8:	e00c      	b.n	8010ac4 <memp_free+0x3c>

  if (mem == NULL) {
 8010aaa:	683b      	ldr	r3, [r7, #0]
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d008      	beq.n	8010ac2 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8010ab0:	79fb      	ldrb	r3, [r7, #7]
 8010ab2:	4a09      	ldr	r2, [pc, #36]	@ (8010ad8 <memp_free+0x50>)
 8010ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010ab8:	6839      	ldr	r1, [r7, #0]
 8010aba:	4618      	mov	r0, r3
 8010abc:	f7ff ff94 	bl	80109e8 <do_memp_free_pool>
 8010ac0:	e000      	b.n	8010ac4 <memp_free+0x3c>
    return;
 8010ac2:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8010ac4:	3708      	adds	r7, #8
 8010ac6:	46bd      	mov	sp, r7
 8010ac8:	bd80      	pop	{r7, pc}
 8010aca:	bf00      	nop
 8010acc:	0801bb38 	.word	0x0801bb38
 8010ad0:	0801bc08 	.word	0x0801bc08
 8010ad4:	0801bb8c 	.word	0x0801bb8c
 8010ad8:	0801e448 	.word	0x0801e448

08010adc <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8010adc:	b480      	push	{r7}
 8010ade:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8010ae0:	bf00      	nop
 8010ae2:	46bd      	mov	sp, r7
 8010ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae8:	4770      	bx	lr
	...

08010aec <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	b086      	sub	sp, #24
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	60f8      	str	r0, [r7, #12]
 8010af4:	60b9      	str	r1, [r7, #8]
 8010af6:	607a      	str	r2, [r7, #4]
 8010af8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d108      	bne.n	8010b12 <netif_add+0x26>
 8010b00:	4b57      	ldr	r3, [pc, #348]	@ (8010c60 <netif_add+0x174>)
 8010b02:	f240 1227 	movw	r2, #295	@ 0x127
 8010b06:	4957      	ldr	r1, [pc, #348]	@ (8010c64 <netif_add+0x178>)
 8010b08:	4857      	ldr	r0, [pc, #348]	@ (8010c68 <netif_add+0x17c>)
 8010b0a:	f009 feab 	bl	801a864 <iprintf>
 8010b0e:	2300      	movs	r3, #0
 8010b10:	e0a2      	b.n	8010c58 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8010b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d108      	bne.n	8010b2a <netif_add+0x3e>
 8010b18:	4b51      	ldr	r3, [pc, #324]	@ (8010c60 <netif_add+0x174>)
 8010b1a:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8010b1e:	4953      	ldr	r1, [pc, #332]	@ (8010c6c <netif_add+0x180>)
 8010b20:	4851      	ldr	r0, [pc, #324]	@ (8010c68 <netif_add+0x17c>)
 8010b22:	f009 fe9f 	bl	801a864 <iprintf>
 8010b26:	2300      	movs	r3, #0
 8010b28:	e096      	b.n	8010c58 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8010b2a:	68bb      	ldr	r3, [r7, #8]
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d101      	bne.n	8010b34 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8010b30:	4b4f      	ldr	r3, [pc, #316]	@ (8010c70 <netif_add+0x184>)
 8010b32:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d101      	bne.n	8010b3e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8010b3a:	4b4d      	ldr	r3, [pc, #308]	@ (8010c70 <netif_add+0x184>)
 8010b3c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8010b3e:	683b      	ldr	r3, [r7, #0]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d101      	bne.n	8010b48 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8010b44:	4b4a      	ldr	r3, [pc, #296]	@ (8010c70 <netif_add+0x184>)
 8010b46:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8010b48:	68fb      	ldr	r3, [r7, #12]
 8010b4a:	2200      	movs	r2, #0
 8010b4c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	2200      	movs	r2, #0
 8010b52:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	2200      	movs	r2, #0
 8010b58:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	4a45      	ldr	r2, [pc, #276]	@ (8010c74 <netif_add+0x188>)
 8010b5e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	2200      	movs	r2, #0
 8010b64:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	2200      	movs	r2, #0
 8010b6a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	2200      	movs	r2, #0
 8010b72:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8010b74:	68fb      	ldr	r3, [r7, #12]
 8010b76:	6a3a      	ldr	r2, [r7, #32]
 8010b78:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8010b7a:	4b3f      	ldr	r3, [pc, #252]	@ (8010c78 <netif_add+0x18c>)
 8010b7c:	781a      	ldrb	r2, [r3, #0]
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010b88:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8010b8a:	683b      	ldr	r3, [r7, #0]
 8010b8c:	687a      	ldr	r2, [r7, #4]
 8010b8e:	68b9      	ldr	r1, [r7, #8]
 8010b90:	68f8      	ldr	r0, [r7, #12]
 8010b92:	f000 f917 	bl	8010dc4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8010b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b98:	68f8      	ldr	r0, [r7, #12]
 8010b9a:	4798      	blx	r3
 8010b9c:	4603      	mov	r3, r0
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d001      	beq.n	8010ba6 <netif_add+0xba>
    return NULL;
 8010ba2:	2300      	movs	r3, #0
 8010ba4:	e058      	b.n	8010c58 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010bac:	2bff      	cmp	r3, #255	@ 0xff
 8010bae:	d103      	bne.n	8010bb8 <netif_add+0xcc>
        netif->num = 0;
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	2200      	movs	r2, #0
 8010bb4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8010bb8:	2300      	movs	r3, #0
 8010bba:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8010bbc:	4b2f      	ldr	r3, [pc, #188]	@ (8010c7c <netif_add+0x190>)
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	617b      	str	r3, [r7, #20]
 8010bc2:	e02b      	b.n	8010c1c <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8010bc4:	697a      	ldr	r2, [r7, #20]
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	429a      	cmp	r2, r3
 8010bca:	d106      	bne.n	8010bda <netif_add+0xee>
 8010bcc:	4b24      	ldr	r3, [pc, #144]	@ (8010c60 <netif_add+0x174>)
 8010bce:	f240 128b 	movw	r2, #395	@ 0x18b
 8010bd2:	492b      	ldr	r1, [pc, #172]	@ (8010c80 <netif_add+0x194>)
 8010bd4:	4824      	ldr	r0, [pc, #144]	@ (8010c68 <netif_add+0x17c>)
 8010bd6:	f009 fe45 	bl	801a864 <iprintf>
        num_netifs++;
 8010bda:	693b      	ldr	r3, [r7, #16]
 8010bdc:	3301      	adds	r3, #1
 8010bde:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8010be0:	693b      	ldr	r3, [r7, #16]
 8010be2:	2bff      	cmp	r3, #255	@ 0xff
 8010be4:	dd06      	ble.n	8010bf4 <netif_add+0x108>
 8010be6:	4b1e      	ldr	r3, [pc, #120]	@ (8010c60 <netif_add+0x174>)
 8010be8:	f240 128d 	movw	r2, #397	@ 0x18d
 8010bec:	4925      	ldr	r1, [pc, #148]	@ (8010c84 <netif_add+0x198>)
 8010bee:	481e      	ldr	r0, [pc, #120]	@ (8010c68 <netif_add+0x17c>)
 8010bf0:	f009 fe38 	bl	801a864 <iprintf>
        if (netif2->num == netif->num) {
 8010bf4:	697b      	ldr	r3, [r7, #20]
 8010bf6:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8010bfa:	68fb      	ldr	r3, [r7, #12]
 8010bfc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010c00:	429a      	cmp	r2, r3
 8010c02:	d108      	bne.n	8010c16 <netif_add+0x12a>
          netif->num++;
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010c0a:	3301      	adds	r3, #1
 8010c0c:	b2da      	uxtb	r2, r3
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8010c14:	e005      	b.n	8010c22 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8010c16:	697b      	ldr	r3, [r7, #20]
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	617b      	str	r3, [r7, #20]
 8010c1c:	697b      	ldr	r3, [r7, #20]
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	d1d0      	bne.n	8010bc4 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8010c22:	697b      	ldr	r3, [r7, #20]
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d1be      	bne.n	8010ba6 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8010c28:	68fb      	ldr	r3, [r7, #12]
 8010c2a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010c2e:	2bfe      	cmp	r3, #254	@ 0xfe
 8010c30:	d103      	bne.n	8010c3a <netif_add+0x14e>
    netif_num = 0;
 8010c32:	4b11      	ldr	r3, [pc, #68]	@ (8010c78 <netif_add+0x18c>)
 8010c34:	2200      	movs	r2, #0
 8010c36:	701a      	strb	r2, [r3, #0]
 8010c38:	e006      	b.n	8010c48 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010c40:	3301      	adds	r3, #1
 8010c42:	b2da      	uxtb	r2, r3
 8010c44:	4b0c      	ldr	r3, [pc, #48]	@ (8010c78 <netif_add+0x18c>)
 8010c46:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8010c48:	4b0c      	ldr	r3, [pc, #48]	@ (8010c7c <netif_add+0x190>)
 8010c4a:	681a      	ldr	r2, [r3, #0]
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8010c50:	4a0a      	ldr	r2, [pc, #40]	@ (8010c7c <netif_add+0x190>)
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8010c56:	68fb      	ldr	r3, [r7, #12]
}
 8010c58:	4618      	mov	r0, r3
 8010c5a:	3718      	adds	r7, #24
 8010c5c:	46bd      	mov	sp, r7
 8010c5e:	bd80      	pop	{r7, pc}
 8010c60:	0801bc24 	.word	0x0801bc24
 8010c64:	0801bcb8 	.word	0x0801bcb8
 8010c68:	0801bc74 	.word	0x0801bc74
 8010c6c:	0801bcd4 	.word	0x0801bcd4
 8010c70:	0801e4c0 	.word	0x0801e4c0
 8010c74:	0801109f 	.word	0x0801109f
 8010c78:	24014b74 	.word	0x24014b74
 8010c7c:	24014b6c 	.word	0x24014b6c
 8010c80:	0801bcf8 	.word	0x0801bcf8
 8010c84:	0801bd0c 	.word	0x0801bd0c

08010c88 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b082      	sub	sp, #8
 8010c8c:	af00      	add	r7, sp, #0
 8010c8e:	6078      	str	r0, [r7, #4]
 8010c90:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8010c92:	6839      	ldr	r1, [r7, #0]
 8010c94:	6878      	ldr	r0, [r7, #4]
 8010c96:	f002 fc87 	bl	80135a8 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8010c9a:	6839      	ldr	r1, [r7, #0]
 8010c9c:	6878      	ldr	r0, [r7, #4]
 8010c9e:	f007 f8c7 	bl	8017e30 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
 8010ca2:	6839      	ldr	r1, [r7, #0]
 8010ca4:	6878      	ldr	r0, [r7, #4]
 8010ca6:	f001 f901 	bl	8011eac <raw_netif_ip_addr_changed>
#endif /* LWIP_RAW */
}
 8010caa:	bf00      	nop
 8010cac:	3708      	adds	r7, #8
 8010cae:	46bd      	mov	sp, r7
 8010cb0:	bd80      	pop	{r7, pc}
	...

08010cb4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b086      	sub	sp, #24
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	60f8      	str	r0, [r7, #12]
 8010cbc:	60b9      	str	r1, [r7, #8]
 8010cbe:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8010cc0:	68bb      	ldr	r3, [r7, #8]
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d106      	bne.n	8010cd4 <netif_do_set_ipaddr+0x20>
 8010cc6:	4b1d      	ldr	r3, [pc, #116]	@ (8010d3c <netif_do_set_ipaddr+0x88>)
 8010cc8:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8010ccc:	491c      	ldr	r1, [pc, #112]	@ (8010d40 <netif_do_set_ipaddr+0x8c>)
 8010cce:	481d      	ldr	r0, [pc, #116]	@ (8010d44 <netif_do_set_ipaddr+0x90>)
 8010cd0:	f009 fdc8 	bl	801a864 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d106      	bne.n	8010ce8 <netif_do_set_ipaddr+0x34>
 8010cda:	4b18      	ldr	r3, [pc, #96]	@ (8010d3c <netif_do_set_ipaddr+0x88>)
 8010cdc:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8010ce0:	4917      	ldr	r1, [pc, #92]	@ (8010d40 <netif_do_set_ipaddr+0x8c>)
 8010ce2:	4818      	ldr	r0, [pc, #96]	@ (8010d44 <netif_do_set_ipaddr+0x90>)
 8010ce4:	f009 fdbe 	bl	801a864 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8010ce8:	68bb      	ldr	r3, [r7, #8]
 8010cea:	681a      	ldr	r2, [r3, #0]
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	3304      	adds	r3, #4
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	429a      	cmp	r2, r3
 8010cf4:	d01c      	beq.n	8010d30 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8010cf6:	68bb      	ldr	r3, [r7, #8]
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8010cfc:	68fb      	ldr	r3, [r7, #12]
 8010cfe:	3304      	adds	r3, #4
 8010d00:	681a      	ldr	r2, [r3, #0]
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8010d06:	f107 0314 	add.w	r3, r7, #20
 8010d0a:	4619      	mov	r1, r3
 8010d0c:	6878      	ldr	r0, [r7, #4]
 8010d0e:	f7ff ffbb 	bl	8010c88 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8010d12:	68bb      	ldr	r3, [r7, #8]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d002      	beq.n	8010d1e <netif_do_set_ipaddr+0x6a>
 8010d18:	68bb      	ldr	r3, [r7, #8]
 8010d1a:	681b      	ldr	r3, [r3, #0]
 8010d1c:	e000      	b.n	8010d20 <netif_do_set_ipaddr+0x6c>
 8010d1e:	2300      	movs	r3, #0
 8010d20:	68fa      	ldr	r2, [r7, #12]
 8010d22:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8010d24:	2101      	movs	r1, #1
 8010d26:	68f8      	ldr	r0, [r7, #12]
 8010d28:	f000 f8d2 	bl	8010ed0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8010d2c:	2301      	movs	r3, #1
 8010d2e:	e000      	b.n	8010d32 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8010d30:	2300      	movs	r3, #0
}
 8010d32:	4618      	mov	r0, r3
 8010d34:	3718      	adds	r7, #24
 8010d36:	46bd      	mov	sp, r7
 8010d38:	bd80      	pop	{r7, pc}
 8010d3a:	bf00      	nop
 8010d3c:	0801bc24 	.word	0x0801bc24
 8010d40:	0801bd3c 	.word	0x0801bd3c
 8010d44:	0801bc74 	.word	0x0801bc74

08010d48 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8010d48:	b480      	push	{r7}
 8010d4a:	b085      	sub	sp, #20
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	60f8      	str	r0, [r7, #12]
 8010d50:	60b9      	str	r1, [r7, #8]
 8010d52:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8010d54:	68bb      	ldr	r3, [r7, #8]
 8010d56:	681a      	ldr	r2, [r3, #0]
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	3308      	adds	r3, #8
 8010d5c:	681b      	ldr	r3, [r3, #0]
 8010d5e:	429a      	cmp	r2, r3
 8010d60:	d00a      	beq.n	8010d78 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8010d62:	68bb      	ldr	r3, [r7, #8]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d002      	beq.n	8010d6e <netif_do_set_netmask+0x26>
 8010d68:	68bb      	ldr	r3, [r7, #8]
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	e000      	b.n	8010d70 <netif_do_set_netmask+0x28>
 8010d6e:	2300      	movs	r3, #0
 8010d70:	68fa      	ldr	r2, [r7, #12]
 8010d72:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8010d74:	2301      	movs	r3, #1
 8010d76:	e000      	b.n	8010d7a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8010d78:	2300      	movs	r3, #0
}
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	3714      	adds	r7, #20
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d84:	4770      	bx	lr

08010d86 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8010d86:	b480      	push	{r7}
 8010d88:	b085      	sub	sp, #20
 8010d8a:	af00      	add	r7, sp, #0
 8010d8c:	60f8      	str	r0, [r7, #12]
 8010d8e:	60b9      	str	r1, [r7, #8]
 8010d90:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8010d92:	68bb      	ldr	r3, [r7, #8]
 8010d94:	681a      	ldr	r2, [r3, #0]
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	330c      	adds	r3, #12
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	429a      	cmp	r2, r3
 8010d9e:	d00a      	beq.n	8010db6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8010da0:	68bb      	ldr	r3, [r7, #8]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d002      	beq.n	8010dac <netif_do_set_gw+0x26>
 8010da6:	68bb      	ldr	r3, [r7, #8]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	e000      	b.n	8010dae <netif_do_set_gw+0x28>
 8010dac:	2300      	movs	r3, #0
 8010dae:	68fa      	ldr	r2, [r7, #12]
 8010db0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8010db2:	2301      	movs	r3, #1
 8010db4:	e000      	b.n	8010db8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8010db6:	2300      	movs	r3, #0
}
 8010db8:	4618      	mov	r0, r3
 8010dba:	3714      	adds	r7, #20
 8010dbc:	46bd      	mov	sp, r7
 8010dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc2:	4770      	bx	lr

08010dc4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8010dc4:	b580      	push	{r7, lr}
 8010dc6:	b088      	sub	sp, #32
 8010dc8:	af00      	add	r7, sp, #0
 8010dca:	60f8      	str	r0, [r7, #12]
 8010dcc:	60b9      	str	r1, [r7, #8]
 8010dce:	607a      	str	r2, [r7, #4]
 8010dd0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8010dd2:	2300      	movs	r3, #0
 8010dd4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8010dd6:	2300      	movs	r3, #0
 8010dd8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8010dda:	68bb      	ldr	r3, [r7, #8]
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d101      	bne.n	8010de4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8010de0:	4b1c      	ldr	r3, [pc, #112]	@ (8010e54 <netif_set_addr+0x90>)
 8010de2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d101      	bne.n	8010dee <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8010dea:	4b1a      	ldr	r3, [pc, #104]	@ (8010e54 <netif_set_addr+0x90>)
 8010dec:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8010dee:	683b      	ldr	r3, [r7, #0]
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d101      	bne.n	8010df8 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8010df4:	4b17      	ldr	r3, [pc, #92]	@ (8010e54 <netif_set_addr+0x90>)
 8010df6:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8010df8:	68bb      	ldr	r3, [r7, #8]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d003      	beq.n	8010e06 <netif_set_addr+0x42>
 8010dfe:	68bb      	ldr	r3, [r7, #8]
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d101      	bne.n	8010e0a <netif_set_addr+0x46>
 8010e06:	2301      	movs	r3, #1
 8010e08:	e000      	b.n	8010e0c <netif_set_addr+0x48>
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	617b      	str	r3, [r7, #20]
  if (remove) {
 8010e0e:	697b      	ldr	r3, [r7, #20]
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d006      	beq.n	8010e22 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010e14:	f107 0310 	add.w	r3, r7, #16
 8010e18:	461a      	mov	r2, r3
 8010e1a:	68b9      	ldr	r1, [r7, #8]
 8010e1c:	68f8      	ldr	r0, [r7, #12]
 8010e1e:	f7ff ff49 	bl	8010cb4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8010e22:	69fa      	ldr	r2, [r7, #28]
 8010e24:	6879      	ldr	r1, [r7, #4]
 8010e26:	68f8      	ldr	r0, [r7, #12]
 8010e28:	f7ff ff8e 	bl	8010d48 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8010e2c:	69ba      	ldr	r2, [r7, #24]
 8010e2e:	6839      	ldr	r1, [r7, #0]
 8010e30:	68f8      	ldr	r0, [r7, #12]
 8010e32:	f7ff ffa8 	bl	8010d86 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8010e36:	697b      	ldr	r3, [r7, #20]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d106      	bne.n	8010e4a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010e3c:	f107 0310 	add.w	r3, r7, #16
 8010e40:	461a      	mov	r2, r3
 8010e42:	68b9      	ldr	r1, [r7, #8]
 8010e44:	68f8      	ldr	r0, [r7, #12]
 8010e46:	f7ff ff35 	bl	8010cb4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8010e4a:	bf00      	nop
 8010e4c:	3720      	adds	r7, #32
 8010e4e:	46bd      	mov	sp, r7
 8010e50:	bd80      	pop	{r7, pc}
 8010e52:	bf00      	nop
 8010e54:	0801e4c0 	.word	0x0801e4c0

08010e58 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010e58:	b480      	push	{r7}
 8010e5a:	b083      	sub	sp, #12
 8010e5c:	af00      	add	r7, sp, #0
 8010e5e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8010e60:	4a04      	ldr	r2, [pc, #16]	@ (8010e74 <netif_set_default+0x1c>)
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8010e66:	bf00      	nop
 8010e68:	370c      	adds	r7, #12
 8010e6a:	46bd      	mov	sp, r7
 8010e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e70:	4770      	bx	lr
 8010e72:	bf00      	nop
 8010e74:	24014b70 	.word	0x24014b70

08010e78 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8010e78:	b580      	push	{r7, lr}
 8010e7a:	b082      	sub	sp, #8
 8010e7c:	af00      	add	r7, sp, #0
 8010e7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d107      	bne.n	8010e96 <netif_set_up+0x1e>
 8010e86:	4b0f      	ldr	r3, [pc, #60]	@ (8010ec4 <netif_set_up+0x4c>)
 8010e88:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8010e8c:	490e      	ldr	r1, [pc, #56]	@ (8010ec8 <netif_set_up+0x50>)
 8010e8e:	480f      	ldr	r0, [pc, #60]	@ (8010ecc <netif_set_up+0x54>)
 8010e90:	f009 fce8 	bl	801a864 <iprintf>
 8010e94:	e013      	b.n	8010ebe <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010e9c:	f003 0301 	and.w	r3, r3, #1
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d10c      	bne.n	8010ebe <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010eaa:	f043 0301 	orr.w	r3, r3, #1
 8010eae:	b2da      	uxtb	r2, r3
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8010eb6:	2103      	movs	r1, #3
 8010eb8:	6878      	ldr	r0, [r7, #4]
 8010eba:	f000 f809 	bl	8010ed0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8010ebe:	3708      	adds	r7, #8
 8010ec0:	46bd      	mov	sp, r7
 8010ec2:	bd80      	pop	{r7, pc}
 8010ec4:	0801bc24 	.word	0x0801bc24
 8010ec8:	0801bdac 	.word	0x0801bdac
 8010ecc:	0801bc74 	.word	0x0801bc74

08010ed0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b082      	sub	sp, #8
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	6078      	str	r0, [r7, #4]
 8010ed8:	460b      	mov	r3, r1
 8010eda:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d106      	bne.n	8010ef0 <netif_issue_reports+0x20>
 8010ee2:	4b18      	ldr	r3, [pc, #96]	@ (8010f44 <netif_issue_reports+0x74>)
 8010ee4:	f240 326d 	movw	r2, #877	@ 0x36d
 8010ee8:	4917      	ldr	r1, [pc, #92]	@ (8010f48 <netif_issue_reports+0x78>)
 8010eea:	4818      	ldr	r0, [pc, #96]	@ (8010f4c <netif_issue_reports+0x7c>)
 8010eec:	f009 fcba 	bl	801a864 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010ef6:	f003 0304 	and.w	r3, r3, #4
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d01e      	beq.n	8010f3c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010f04:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d017      	beq.n	8010f3c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010f0c:	78fb      	ldrb	r3, [r7, #3]
 8010f0e:	f003 0301 	and.w	r3, r3, #1
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d013      	beq.n	8010f3e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	3304      	adds	r3, #4
 8010f1a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d00e      	beq.n	8010f3e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010f26:	f003 0308 	and.w	r3, r3, #8
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d007      	beq.n	8010f3e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	3304      	adds	r3, #4
 8010f32:	4619      	mov	r1, r3
 8010f34:	6878      	ldr	r0, [r7, #4]
 8010f36:	f007 fee5 	bl	8018d04 <etharp_request>
 8010f3a:	e000      	b.n	8010f3e <netif_issue_reports+0x6e>
    return;
 8010f3c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8010f3e:	3708      	adds	r7, #8
 8010f40:	46bd      	mov	sp, r7
 8010f42:	bd80      	pop	{r7, pc}
 8010f44:	0801bc24 	.word	0x0801bc24
 8010f48:	0801bdc8 	.word	0x0801bdc8
 8010f4c:	0801bc74 	.word	0x0801bc74

08010f50 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8010f50:	b580      	push	{r7, lr}
 8010f52:	b082      	sub	sp, #8
 8010f54:	af00      	add	r7, sp, #0
 8010f56:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d107      	bne.n	8010f6e <netif_set_down+0x1e>
 8010f5e:	4b12      	ldr	r3, [pc, #72]	@ (8010fa8 <netif_set_down+0x58>)
 8010f60:	f240 329b 	movw	r2, #923	@ 0x39b
 8010f64:	4911      	ldr	r1, [pc, #68]	@ (8010fac <netif_set_down+0x5c>)
 8010f66:	4812      	ldr	r0, [pc, #72]	@ (8010fb0 <netif_set_down+0x60>)
 8010f68:	f009 fc7c 	bl	801a864 <iprintf>
 8010f6c:	e019      	b.n	8010fa2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010f74:	f003 0301 	and.w	r3, r3, #1
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d012      	beq.n	8010fa2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010f82:	f023 0301 	bic.w	r3, r3, #1
 8010f86:	b2da      	uxtb	r2, r3
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010f94:	f003 0308 	and.w	r3, r3, #8
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d002      	beq.n	8010fa2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8010f9c:	6878      	ldr	r0, [r7, #4]
 8010f9e:	f007 fa6f 	bl	8018480 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8010fa2:	3708      	adds	r7, #8
 8010fa4:	46bd      	mov	sp, r7
 8010fa6:	bd80      	pop	{r7, pc}
 8010fa8:	0801bc24 	.word	0x0801bc24
 8010fac:	0801bdec 	.word	0x0801bdec
 8010fb0:	0801bc74 	.word	0x0801bc74

08010fb4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8010fb4:	b580      	push	{r7, lr}
 8010fb6:	b082      	sub	sp, #8
 8010fb8:	af00      	add	r7, sp, #0
 8010fba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d107      	bne.n	8010fd2 <netif_set_link_up+0x1e>
 8010fc2:	4b13      	ldr	r3, [pc, #76]	@ (8011010 <netif_set_link_up+0x5c>)
 8010fc4:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8010fc8:	4912      	ldr	r1, [pc, #72]	@ (8011014 <netif_set_link_up+0x60>)
 8010fca:	4813      	ldr	r0, [pc, #76]	@ (8011018 <netif_set_link_up+0x64>)
 8010fcc:	f009 fc4a 	bl	801a864 <iprintf>
 8010fd0:	e01b      	b.n	801100a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010fd8:	f003 0304 	and.w	r3, r3, #4
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d114      	bne.n	801100a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010fe6:	f043 0304 	orr.w	r3, r3, #4
 8010fea:	b2da      	uxtb	r2, r3
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8010ff2:	2103      	movs	r1, #3
 8010ff4:	6878      	ldr	r0, [r7, #4]
 8010ff6:	f7ff ff6b 	bl	8010ed0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	69db      	ldr	r3, [r3, #28]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d003      	beq.n	801100a <netif_set_link_up+0x56>
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	69db      	ldr	r3, [r3, #28]
 8011006:	6878      	ldr	r0, [r7, #4]
 8011008:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801100a:	3708      	adds	r7, #8
 801100c:	46bd      	mov	sp, r7
 801100e:	bd80      	pop	{r7, pc}
 8011010:	0801bc24 	.word	0x0801bc24
 8011014:	0801be0c 	.word	0x0801be0c
 8011018:	0801bc74 	.word	0x0801bc74

0801101c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b082      	sub	sp, #8
 8011020:	af00      	add	r7, sp, #0
 8011022:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d107      	bne.n	801103a <netif_set_link_down+0x1e>
 801102a:	4b11      	ldr	r3, [pc, #68]	@ (8011070 <netif_set_link_down+0x54>)
 801102c:	f240 4206 	movw	r2, #1030	@ 0x406
 8011030:	4910      	ldr	r1, [pc, #64]	@ (8011074 <netif_set_link_down+0x58>)
 8011032:	4811      	ldr	r0, [pc, #68]	@ (8011078 <netif_set_link_down+0x5c>)
 8011034:	f009 fc16 	bl	801a864 <iprintf>
 8011038:	e017      	b.n	801106a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011040:	f003 0304 	and.w	r3, r3, #4
 8011044:	2b00      	cmp	r3, #0
 8011046:	d010      	beq.n	801106a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801104e:	f023 0304 	bic.w	r3, r3, #4
 8011052:	b2da      	uxtb	r2, r3
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	69db      	ldr	r3, [r3, #28]
 801105e:	2b00      	cmp	r3, #0
 8011060:	d003      	beq.n	801106a <netif_set_link_down+0x4e>
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	69db      	ldr	r3, [r3, #28]
 8011066:	6878      	ldr	r0, [r7, #4]
 8011068:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801106a:	3708      	adds	r7, #8
 801106c:	46bd      	mov	sp, r7
 801106e:	bd80      	pop	{r7, pc}
 8011070:	0801bc24 	.word	0x0801bc24
 8011074:	0801be30 	.word	0x0801be30
 8011078:	0801bc74 	.word	0x0801bc74

0801107c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 801107c:	b480      	push	{r7}
 801107e:	b083      	sub	sp, #12
 8011080:	af00      	add	r7, sp, #0
 8011082:	6078      	str	r0, [r7, #4]
 8011084:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	2b00      	cmp	r3, #0
 801108a:	d002      	beq.n	8011092 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	683a      	ldr	r2, [r7, #0]
 8011090:	61da      	str	r2, [r3, #28]
  }
}
 8011092:	bf00      	nop
 8011094:	370c      	adds	r7, #12
 8011096:	46bd      	mov	sp, r7
 8011098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801109c:	4770      	bx	lr

0801109e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 801109e:	b480      	push	{r7}
 80110a0:	b085      	sub	sp, #20
 80110a2:	af00      	add	r7, sp, #0
 80110a4:	60f8      	str	r0, [r7, #12]
 80110a6:	60b9      	str	r1, [r7, #8]
 80110a8:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80110aa:	f06f 030b 	mvn.w	r3, #11
}
 80110ae:	4618      	mov	r0, r3
 80110b0:	3714      	adds	r7, #20
 80110b2:	46bd      	mov	sp, r7
 80110b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110b8:	4770      	bx	lr
	...

080110bc <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80110bc:	b480      	push	{r7}
 80110be:	b085      	sub	sp, #20
 80110c0:	af00      	add	r7, sp, #0
 80110c2:	4603      	mov	r3, r0
 80110c4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80110c6:	79fb      	ldrb	r3, [r7, #7]
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d013      	beq.n	80110f4 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80110cc:	4b0d      	ldr	r3, [pc, #52]	@ (8011104 <netif_get_by_index+0x48>)
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	60fb      	str	r3, [r7, #12]
 80110d2:	e00c      	b.n	80110ee <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80110d4:	68fb      	ldr	r3, [r7, #12]
 80110d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80110da:	3301      	adds	r3, #1
 80110dc:	b2db      	uxtb	r3, r3
 80110de:	79fa      	ldrb	r2, [r7, #7]
 80110e0:	429a      	cmp	r2, r3
 80110e2:	d101      	bne.n	80110e8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	e006      	b.n	80110f6 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	60fb      	str	r3, [r7, #12]
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d1ef      	bne.n	80110d4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 80110f4:	2300      	movs	r3, #0
}
 80110f6:	4618      	mov	r0, r3
 80110f8:	3714      	adds	r7, #20
 80110fa:	46bd      	mov	sp, r7
 80110fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011100:	4770      	bx	lr
 8011102:	bf00      	nop
 8011104:	24014b6c 	.word	0x24014b6c

08011108 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8011108:	b580      	push	{r7, lr}
 801110a:	b082      	sub	sp, #8
 801110c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801110e:	f009 fa8b 	bl	801a628 <sys_arch_protect>
 8011112:	6038      	str	r0, [r7, #0]
 8011114:	4b0d      	ldr	r3, [pc, #52]	@ (801114c <pbuf_free_ooseq+0x44>)
 8011116:	2200      	movs	r2, #0
 8011118:	701a      	strb	r2, [r3, #0]
 801111a:	6838      	ldr	r0, [r7, #0]
 801111c:	f009 fa92 	bl	801a644 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8011120:	4b0b      	ldr	r3, [pc, #44]	@ (8011150 <pbuf_free_ooseq+0x48>)
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	607b      	str	r3, [r7, #4]
 8011126:	e00a      	b.n	801113e <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801112c:	2b00      	cmp	r3, #0
 801112e:	d003      	beq.n	8011138 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8011130:	6878      	ldr	r0, [r7, #4]
 8011132:	f002 fa77 	bl	8013624 <tcp_free_ooseq>
      return;
 8011136:	e005      	b.n	8011144 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	68db      	ldr	r3, [r3, #12]
 801113c:	607b      	str	r3, [r7, #4]
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	2b00      	cmp	r3, #0
 8011142:	d1f1      	bne.n	8011128 <pbuf_free_ooseq+0x20>
    }
  }
}
 8011144:	3708      	adds	r7, #8
 8011146:	46bd      	mov	sp, r7
 8011148:	bd80      	pop	{r7, pc}
 801114a:	bf00      	nop
 801114c:	24014b75 	.word	0x24014b75
 8011150:	24014b88 	.word	0x24014b88

08011154 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8011154:	b580      	push	{r7, lr}
 8011156:	b082      	sub	sp, #8
 8011158:	af00      	add	r7, sp, #0
 801115a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 801115c:	f7ff ffd4 	bl	8011108 <pbuf_free_ooseq>
}
 8011160:	bf00      	nop
 8011162:	3708      	adds	r7, #8
 8011164:	46bd      	mov	sp, r7
 8011166:	bd80      	pop	{r7, pc}

08011168 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8011168:	b580      	push	{r7, lr}
 801116a:	b082      	sub	sp, #8
 801116c:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 801116e:	f009 fa5b 	bl	801a628 <sys_arch_protect>
 8011172:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8011174:	4b0f      	ldr	r3, [pc, #60]	@ (80111b4 <pbuf_pool_is_empty+0x4c>)
 8011176:	781b      	ldrb	r3, [r3, #0]
 8011178:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 801117a:	4b0e      	ldr	r3, [pc, #56]	@ (80111b4 <pbuf_pool_is_empty+0x4c>)
 801117c:	2201      	movs	r2, #1
 801117e:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8011180:	6878      	ldr	r0, [r7, #4]
 8011182:	f009 fa5f 	bl	801a644 <sys_arch_unprotect>

  if (!queued) {
 8011186:	78fb      	ldrb	r3, [r7, #3]
 8011188:	2b00      	cmp	r3, #0
 801118a:	d10f      	bne.n	80111ac <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 801118c:	2100      	movs	r1, #0
 801118e:	480a      	ldr	r0, [pc, #40]	@ (80111b8 <pbuf_pool_is_empty+0x50>)
 8011190:	f7fe fdea 	bl	800fd68 <tcpip_try_callback>
 8011194:	4603      	mov	r3, r0
 8011196:	2b00      	cmp	r3, #0
 8011198:	d008      	beq.n	80111ac <pbuf_pool_is_empty+0x44>
 801119a:	f009 fa45 	bl	801a628 <sys_arch_protect>
 801119e:	6078      	str	r0, [r7, #4]
 80111a0:	4b04      	ldr	r3, [pc, #16]	@ (80111b4 <pbuf_pool_is_empty+0x4c>)
 80111a2:	2200      	movs	r2, #0
 80111a4:	701a      	strb	r2, [r3, #0]
 80111a6:	6878      	ldr	r0, [r7, #4]
 80111a8:	f009 fa4c 	bl	801a644 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80111ac:	bf00      	nop
 80111ae:	3708      	adds	r7, #8
 80111b0:	46bd      	mov	sp, r7
 80111b2:	bd80      	pop	{r7, pc}
 80111b4:	24014b75 	.word	0x24014b75
 80111b8:	08011155 	.word	0x08011155

080111bc <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80111bc:	b480      	push	{r7}
 80111be:	b085      	sub	sp, #20
 80111c0:	af00      	add	r7, sp, #0
 80111c2:	60f8      	str	r0, [r7, #12]
 80111c4:	60b9      	str	r1, [r7, #8]
 80111c6:	4611      	mov	r1, r2
 80111c8:	461a      	mov	r2, r3
 80111ca:	460b      	mov	r3, r1
 80111cc:	80fb      	strh	r3, [r7, #6]
 80111ce:	4613      	mov	r3, r2
 80111d0:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	2200      	movs	r2, #0
 80111d6:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	68ba      	ldr	r2, [r7, #8]
 80111dc:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80111de:	68fb      	ldr	r3, [r7, #12]
 80111e0:	88fa      	ldrh	r2, [r7, #6]
 80111e2:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80111e4:	68fb      	ldr	r3, [r7, #12]
 80111e6:	88ba      	ldrh	r2, [r7, #4]
 80111e8:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80111ea:	8b3b      	ldrh	r3, [r7, #24]
 80111ec:	b2da      	uxtb	r2, r3
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	7f3a      	ldrb	r2, [r7, #28]
 80111f6:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	2201      	movs	r2, #1
 80111fc:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	2200      	movs	r2, #0
 8011202:	73da      	strb	r2, [r3, #15]
}
 8011204:	bf00      	nop
 8011206:	3714      	adds	r7, #20
 8011208:	46bd      	mov	sp, r7
 801120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801120e:	4770      	bx	lr

08011210 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8011210:	b580      	push	{r7, lr}
 8011212:	b08c      	sub	sp, #48	@ 0x30
 8011214:	af02      	add	r7, sp, #8
 8011216:	4603      	mov	r3, r0
 8011218:	71fb      	strb	r3, [r7, #7]
 801121a:	460b      	mov	r3, r1
 801121c:	80bb      	strh	r3, [r7, #4]
 801121e:	4613      	mov	r3, r2
 8011220:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8011222:	79fb      	ldrb	r3, [r7, #7]
 8011224:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8011226:	887b      	ldrh	r3, [r7, #2]
 8011228:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 801122c:	f000 8082 	beq.w	8011334 <pbuf_alloc+0x124>
 8011230:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8011234:	f300 80ca 	bgt.w	80113cc <pbuf_alloc+0x1bc>
 8011238:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 801123c:	d010      	beq.n	8011260 <pbuf_alloc+0x50>
 801123e:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8011242:	f300 80c3 	bgt.w	80113cc <pbuf_alloc+0x1bc>
 8011246:	2b01      	cmp	r3, #1
 8011248:	d002      	beq.n	8011250 <pbuf_alloc+0x40>
 801124a:	2b41      	cmp	r3, #65	@ 0x41
 801124c:	f040 80be 	bne.w	80113cc <pbuf_alloc+0x1bc>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8011250:	887a      	ldrh	r2, [r7, #2]
 8011252:	88bb      	ldrh	r3, [r7, #4]
 8011254:	4619      	mov	r1, r3
 8011256:	2000      	movs	r0, #0
 8011258:	f000 f8d4 	bl	8011404 <pbuf_alloc_reference>
 801125c:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 801125e:	e0bf      	b.n	80113e0 <pbuf_alloc+0x1d0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8011260:	2300      	movs	r3, #0
 8011262:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8011264:	2300      	movs	r3, #0
 8011266:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8011268:	88bb      	ldrh	r3, [r7, #4]
 801126a:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801126c:	200d      	movs	r0, #13
 801126e:	f7ff fb95 	bl	801099c <memp_malloc>
 8011272:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8011274:	693b      	ldr	r3, [r7, #16]
 8011276:	2b00      	cmp	r3, #0
 8011278:	d109      	bne.n	801128e <pbuf_alloc+0x7e>
          PBUF_POOL_IS_EMPTY();
 801127a:	f7ff ff75 	bl	8011168 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 801127e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011280:	2b00      	cmp	r3, #0
 8011282:	d002      	beq.n	801128a <pbuf_alloc+0x7a>
            pbuf_free(p);
 8011284:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011286:	f000 faab 	bl	80117e0 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 801128a:	2300      	movs	r3, #0
 801128c:	e0a9      	b.n	80113e2 <pbuf_alloc+0x1d2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801128e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011290:	3303      	adds	r3, #3
 8011292:	b29b      	uxth	r3, r3
 8011294:	f023 0303 	bic.w	r3, r3, #3
 8011298:	b29a      	uxth	r2, r3
 801129a:	f240 53ec 	movw	r3, #1516	@ 0x5ec
 801129e:	1a9b      	subs	r3, r3, r2
 80112a0:	b29b      	uxth	r3, r3
 80112a2:	8b7a      	ldrh	r2, [r7, #26]
 80112a4:	4293      	cmp	r3, r2
 80112a6:	bf28      	it	cs
 80112a8:	4613      	movcs	r3, r2
 80112aa:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80112ac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80112ae:	3310      	adds	r3, #16
 80112b0:	693a      	ldr	r2, [r7, #16]
 80112b2:	4413      	add	r3, r2
 80112b4:	3303      	adds	r3, #3
 80112b6:	f023 0303 	bic.w	r3, r3, #3
 80112ba:	4618      	mov	r0, r3
 80112bc:	89f9      	ldrh	r1, [r7, #14]
 80112be:	8b7a      	ldrh	r2, [r7, #26]
 80112c0:	2300      	movs	r3, #0
 80112c2:	9301      	str	r3, [sp, #4]
 80112c4:	887b      	ldrh	r3, [r7, #2]
 80112c6:	9300      	str	r3, [sp, #0]
 80112c8:	460b      	mov	r3, r1
 80112ca:	4601      	mov	r1, r0
 80112cc:	6938      	ldr	r0, [r7, #16]
 80112ce:	f7ff ff75 	bl	80111bc <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80112d2:	693b      	ldr	r3, [r7, #16]
 80112d4:	685b      	ldr	r3, [r3, #4]
 80112d6:	f003 0303 	and.w	r3, r3, #3
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d006      	beq.n	80112ec <pbuf_alloc+0xdc>
 80112de:	4b43      	ldr	r3, [pc, #268]	@ (80113ec <pbuf_alloc+0x1dc>)
 80112e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80112e4:	4942      	ldr	r1, [pc, #264]	@ (80113f0 <pbuf_alloc+0x1e0>)
 80112e6:	4843      	ldr	r0, [pc, #268]	@ (80113f4 <pbuf_alloc+0x1e4>)
 80112e8:	f009 fabc 	bl	801a864 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80112ec:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80112ee:	3303      	adds	r3, #3
 80112f0:	f023 0303 	bic.w	r3, r3, #3
 80112f4:	f240 52ec 	movw	r2, #1516	@ 0x5ec
 80112f8:	4293      	cmp	r3, r2
 80112fa:	d106      	bne.n	801130a <pbuf_alloc+0xfa>
 80112fc:	4b3b      	ldr	r3, [pc, #236]	@ (80113ec <pbuf_alloc+0x1dc>)
 80112fe:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8011302:	493d      	ldr	r1, [pc, #244]	@ (80113f8 <pbuf_alloc+0x1e8>)
 8011304:	483b      	ldr	r0, [pc, #236]	@ (80113f4 <pbuf_alloc+0x1e4>)
 8011306:	f009 faad 	bl	801a864 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 801130a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801130c:	2b00      	cmp	r3, #0
 801130e:	d102      	bne.n	8011316 <pbuf_alloc+0x106>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8011310:	693b      	ldr	r3, [r7, #16]
 8011312:	627b      	str	r3, [r7, #36]	@ 0x24
 8011314:	e002      	b.n	801131c <pbuf_alloc+0x10c>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8011316:	69fb      	ldr	r3, [r7, #28]
 8011318:	693a      	ldr	r2, [r7, #16]
 801131a:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801131c:	693b      	ldr	r3, [r7, #16]
 801131e:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8011320:	8b7a      	ldrh	r2, [r7, #26]
 8011322:	89fb      	ldrh	r3, [r7, #14]
 8011324:	1ad3      	subs	r3, r2, r3
 8011326:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8011328:	2300      	movs	r3, #0
 801132a:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 801132c:	8b7b      	ldrh	r3, [r7, #26]
 801132e:	2b00      	cmp	r3, #0
 8011330:	d19c      	bne.n	801126c <pbuf_alloc+0x5c>
      break;
 8011332:	e055      	b.n	80113e0 <pbuf_alloc+0x1d0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8011334:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011336:	3303      	adds	r3, #3
 8011338:	b29b      	uxth	r3, r3
 801133a:	f023 0303 	bic.w	r3, r3, #3
 801133e:	b29a      	uxth	r2, r3
 8011340:	88bb      	ldrh	r3, [r7, #4]
 8011342:	3303      	adds	r3, #3
 8011344:	b29b      	uxth	r3, r3
 8011346:	f023 0303 	bic.w	r3, r3, #3
 801134a:	b29b      	uxth	r3, r3
 801134c:	4413      	add	r3, r2
 801134e:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8011350:	8b3b      	ldrh	r3, [r7, #24]
 8011352:	3310      	adds	r3, #16
 8011354:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8011356:	8b3a      	ldrh	r2, [r7, #24]
 8011358:	88bb      	ldrh	r3, [r7, #4]
 801135a:	3303      	adds	r3, #3
 801135c:	f023 0303 	bic.w	r3, r3, #3
 8011360:	429a      	cmp	r2, r3
 8011362:	d306      	bcc.n	8011372 <pbuf_alloc+0x162>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8011364:	8afa      	ldrh	r2, [r7, #22]
 8011366:	88bb      	ldrh	r3, [r7, #4]
 8011368:	3303      	adds	r3, #3
 801136a:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801136e:	429a      	cmp	r2, r3
 8011370:	d201      	bcs.n	8011376 <pbuf_alloc+0x166>
        return NULL;
 8011372:	2300      	movs	r3, #0
 8011374:	e035      	b.n	80113e2 <pbuf_alloc+0x1d2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8011376:	8afb      	ldrh	r3, [r7, #22]
 8011378:	4618      	mov	r0, r3
 801137a:	f7ff f96b 	bl	8010654 <mem_malloc>
 801137e:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8011380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011382:	2b00      	cmp	r3, #0
 8011384:	d101      	bne.n	801138a <pbuf_alloc+0x17a>
        return NULL;
 8011386:	2300      	movs	r3, #0
 8011388:	e02b      	b.n	80113e2 <pbuf_alloc+0x1d2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801138a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801138c:	3310      	adds	r3, #16
 801138e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011390:	4413      	add	r3, r2
 8011392:	3303      	adds	r3, #3
 8011394:	f023 0303 	bic.w	r3, r3, #3
 8011398:	4618      	mov	r0, r3
 801139a:	88b9      	ldrh	r1, [r7, #4]
 801139c:	88ba      	ldrh	r2, [r7, #4]
 801139e:	2300      	movs	r3, #0
 80113a0:	9301      	str	r3, [sp, #4]
 80113a2:	887b      	ldrh	r3, [r7, #2]
 80113a4:	9300      	str	r3, [sp, #0]
 80113a6:	460b      	mov	r3, r1
 80113a8:	4601      	mov	r1, r0
 80113aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80113ac:	f7ff ff06 	bl	80111bc <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80113b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113b2:	685b      	ldr	r3, [r3, #4]
 80113b4:	f003 0303 	and.w	r3, r3, #3
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d010      	beq.n	80113de <pbuf_alloc+0x1ce>
 80113bc:	4b0b      	ldr	r3, [pc, #44]	@ (80113ec <pbuf_alloc+0x1dc>)
 80113be:	f44f 7291 	mov.w	r2, #290	@ 0x122
 80113c2:	490e      	ldr	r1, [pc, #56]	@ (80113fc <pbuf_alloc+0x1ec>)
 80113c4:	480b      	ldr	r0, [pc, #44]	@ (80113f4 <pbuf_alloc+0x1e4>)
 80113c6:	f009 fa4d 	bl	801a864 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80113ca:	e008      	b.n	80113de <pbuf_alloc+0x1ce>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80113cc:	4b07      	ldr	r3, [pc, #28]	@ (80113ec <pbuf_alloc+0x1dc>)
 80113ce:	f240 1227 	movw	r2, #295	@ 0x127
 80113d2:	490b      	ldr	r1, [pc, #44]	@ (8011400 <pbuf_alloc+0x1f0>)
 80113d4:	4807      	ldr	r0, [pc, #28]	@ (80113f4 <pbuf_alloc+0x1e4>)
 80113d6:	f009 fa45 	bl	801a864 <iprintf>
      return NULL;
 80113da:	2300      	movs	r3, #0
 80113dc:	e001      	b.n	80113e2 <pbuf_alloc+0x1d2>
      break;
 80113de:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80113e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80113e2:	4618      	mov	r0, r3
 80113e4:	3728      	adds	r7, #40	@ 0x28
 80113e6:	46bd      	mov	sp, r7
 80113e8:	bd80      	pop	{r7, pc}
 80113ea:	bf00      	nop
 80113ec:	0801be54 	.word	0x0801be54
 80113f0:	0801be84 	.word	0x0801be84
 80113f4:	0801beb4 	.word	0x0801beb4
 80113f8:	0801bedc 	.word	0x0801bedc
 80113fc:	0801bf10 	.word	0x0801bf10
 8011400:	0801bf3c 	.word	0x0801bf3c

08011404 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8011404:	b580      	push	{r7, lr}
 8011406:	b086      	sub	sp, #24
 8011408:	af02      	add	r7, sp, #8
 801140a:	6078      	str	r0, [r7, #4]
 801140c:	460b      	mov	r3, r1
 801140e:	807b      	strh	r3, [r7, #2]
 8011410:	4613      	mov	r3, r2
 8011412:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8011414:	883b      	ldrh	r3, [r7, #0]
 8011416:	2b41      	cmp	r3, #65	@ 0x41
 8011418:	d009      	beq.n	801142e <pbuf_alloc_reference+0x2a>
 801141a:	883b      	ldrh	r3, [r7, #0]
 801141c:	2b01      	cmp	r3, #1
 801141e:	d006      	beq.n	801142e <pbuf_alloc_reference+0x2a>
 8011420:	4b0f      	ldr	r3, [pc, #60]	@ (8011460 <pbuf_alloc_reference+0x5c>)
 8011422:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8011426:	490f      	ldr	r1, [pc, #60]	@ (8011464 <pbuf_alloc_reference+0x60>)
 8011428:	480f      	ldr	r0, [pc, #60]	@ (8011468 <pbuf_alloc_reference+0x64>)
 801142a:	f009 fa1b 	bl	801a864 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801142e:	200c      	movs	r0, #12
 8011430:	f7ff fab4 	bl	801099c <memp_malloc>
 8011434:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	2b00      	cmp	r3, #0
 801143a:	d101      	bne.n	8011440 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 801143c:	2300      	movs	r3, #0
 801143e:	e00b      	b.n	8011458 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8011440:	8879      	ldrh	r1, [r7, #2]
 8011442:	887a      	ldrh	r2, [r7, #2]
 8011444:	2300      	movs	r3, #0
 8011446:	9301      	str	r3, [sp, #4]
 8011448:	883b      	ldrh	r3, [r7, #0]
 801144a:	9300      	str	r3, [sp, #0]
 801144c:	460b      	mov	r3, r1
 801144e:	6879      	ldr	r1, [r7, #4]
 8011450:	68f8      	ldr	r0, [r7, #12]
 8011452:	f7ff feb3 	bl	80111bc <pbuf_init_alloced_pbuf>
  return p;
 8011456:	68fb      	ldr	r3, [r7, #12]
}
 8011458:	4618      	mov	r0, r3
 801145a:	3710      	adds	r7, #16
 801145c:	46bd      	mov	sp, r7
 801145e:	bd80      	pop	{r7, pc}
 8011460:	0801be54 	.word	0x0801be54
 8011464:	0801bf58 	.word	0x0801bf58
 8011468:	0801beb4 	.word	0x0801beb4

0801146c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801146c:	b580      	push	{r7, lr}
 801146e:	b088      	sub	sp, #32
 8011470:	af02      	add	r7, sp, #8
 8011472:	607b      	str	r3, [r7, #4]
 8011474:	4603      	mov	r3, r0
 8011476:	73fb      	strb	r3, [r7, #15]
 8011478:	460b      	mov	r3, r1
 801147a:	81bb      	strh	r3, [r7, #12]
 801147c:	4613      	mov	r3, r2
 801147e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8011480:	7bfb      	ldrb	r3, [r7, #15]
 8011482:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8011484:	8a7b      	ldrh	r3, [r7, #18]
 8011486:	3303      	adds	r3, #3
 8011488:	f023 0203 	bic.w	r2, r3, #3
 801148c:	89bb      	ldrh	r3, [r7, #12]
 801148e:	441a      	add	r2, r3
 8011490:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011492:	429a      	cmp	r2, r3
 8011494:	d901      	bls.n	801149a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8011496:	2300      	movs	r3, #0
 8011498:	e018      	b.n	80114cc <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 801149a:	6a3b      	ldr	r3, [r7, #32]
 801149c:	2b00      	cmp	r3, #0
 801149e:	d007      	beq.n	80114b0 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80114a0:	8a7b      	ldrh	r3, [r7, #18]
 80114a2:	3303      	adds	r3, #3
 80114a4:	f023 0303 	bic.w	r3, r3, #3
 80114a8:	6a3a      	ldr	r2, [r7, #32]
 80114aa:	4413      	add	r3, r2
 80114ac:	617b      	str	r3, [r7, #20]
 80114ae:	e001      	b.n	80114b4 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80114b0:	2300      	movs	r3, #0
 80114b2:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80114b4:	6878      	ldr	r0, [r7, #4]
 80114b6:	89b9      	ldrh	r1, [r7, #12]
 80114b8:	89ba      	ldrh	r2, [r7, #12]
 80114ba:	2302      	movs	r3, #2
 80114bc:	9301      	str	r3, [sp, #4]
 80114be:	897b      	ldrh	r3, [r7, #10]
 80114c0:	9300      	str	r3, [sp, #0]
 80114c2:	460b      	mov	r3, r1
 80114c4:	6979      	ldr	r1, [r7, #20]
 80114c6:	f7ff fe79 	bl	80111bc <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80114ca:	687b      	ldr	r3, [r7, #4]
}
 80114cc:	4618      	mov	r0, r3
 80114ce:	3718      	adds	r7, #24
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bd80      	pop	{r7, pc}

080114d4 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b084      	sub	sp, #16
 80114d8:	af00      	add	r7, sp, #0
 80114da:	6078      	str	r0, [r7, #4]
 80114dc:	460b      	mov	r3, r1
 80114de:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d106      	bne.n	80114f4 <pbuf_realloc+0x20>
 80114e6:	4b3a      	ldr	r3, [pc, #232]	@ (80115d0 <pbuf_realloc+0xfc>)
 80114e8:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 80114ec:	4939      	ldr	r1, [pc, #228]	@ (80115d4 <pbuf_realloc+0x100>)
 80114ee:	483a      	ldr	r0, [pc, #232]	@ (80115d8 <pbuf_realloc+0x104>)
 80114f0:	f009 f9b8 	bl	801a864 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	891b      	ldrh	r3, [r3, #8]
 80114f8:	887a      	ldrh	r2, [r7, #2]
 80114fa:	429a      	cmp	r2, r3
 80114fc:	d263      	bcs.n	80115c6 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	891a      	ldrh	r2, [r3, #8]
 8011502:	887b      	ldrh	r3, [r7, #2]
 8011504:	1ad3      	subs	r3, r2, r3
 8011506:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8011508:	887b      	ldrh	r3, [r7, #2]
 801150a:	817b      	strh	r3, [r7, #10]
  q = p;
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8011510:	e018      	b.n	8011544 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	895b      	ldrh	r3, [r3, #10]
 8011516:	897a      	ldrh	r2, [r7, #10]
 8011518:	1ad3      	subs	r3, r2, r3
 801151a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	891a      	ldrh	r2, [r3, #8]
 8011520:	893b      	ldrh	r3, [r7, #8]
 8011522:	1ad3      	subs	r3, r2, r3
 8011524:	b29a      	uxth	r2, r3
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	2b00      	cmp	r3, #0
 8011534:	d106      	bne.n	8011544 <pbuf_realloc+0x70>
 8011536:	4b26      	ldr	r3, [pc, #152]	@ (80115d0 <pbuf_realloc+0xfc>)
 8011538:	f240 12af 	movw	r2, #431	@ 0x1af
 801153c:	4927      	ldr	r1, [pc, #156]	@ (80115dc <pbuf_realloc+0x108>)
 801153e:	4826      	ldr	r0, [pc, #152]	@ (80115d8 <pbuf_realloc+0x104>)
 8011540:	f009 f990 	bl	801a864 <iprintf>
  while (rem_len > q->len) {
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	895b      	ldrh	r3, [r3, #10]
 8011548:	897a      	ldrh	r2, [r7, #10]
 801154a:	429a      	cmp	r2, r3
 801154c:	d8e1      	bhi.n	8011512 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	7b1b      	ldrb	r3, [r3, #12]
 8011552:	f003 030f 	and.w	r3, r3, #15
 8011556:	2b00      	cmp	r3, #0
 8011558:	d121      	bne.n	801159e <pbuf_realloc+0xca>
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	895b      	ldrh	r3, [r3, #10]
 801155e:	897a      	ldrh	r2, [r7, #10]
 8011560:	429a      	cmp	r2, r3
 8011562:	d01c      	beq.n	801159e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	7b5b      	ldrb	r3, [r3, #13]
 8011568:	f003 0302 	and.w	r3, r3, #2
 801156c:	2b00      	cmp	r3, #0
 801156e:	d116      	bne.n	801159e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	685a      	ldr	r2, [r3, #4]
 8011574:	68fb      	ldr	r3, [r7, #12]
 8011576:	1ad3      	subs	r3, r2, r3
 8011578:	b29a      	uxth	r2, r3
 801157a:	897b      	ldrh	r3, [r7, #10]
 801157c:	4413      	add	r3, r2
 801157e:	b29b      	uxth	r3, r3
 8011580:	4619      	mov	r1, r3
 8011582:	68f8      	ldr	r0, [r7, #12]
 8011584:	f7fe ff5c 	bl	8010440 <mem_trim>
 8011588:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	2b00      	cmp	r3, #0
 801158e:	d106      	bne.n	801159e <pbuf_realloc+0xca>
 8011590:	4b0f      	ldr	r3, [pc, #60]	@ (80115d0 <pbuf_realloc+0xfc>)
 8011592:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8011596:	4912      	ldr	r1, [pc, #72]	@ (80115e0 <pbuf_realloc+0x10c>)
 8011598:	480f      	ldr	r0, [pc, #60]	@ (80115d8 <pbuf_realloc+0x104>)
 801159a:	f009 f963 	bl	801a864 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	897a      	ldrh	r2, [r7, #10]
 80115a2:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	895a      	ldrh	r2, [r3, #10]
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d004      	beq.n	80115be <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	4618      	mov	r0, r3
 80115ba:	f000 f911 	bl	80117e0 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	2200      	movs	r2, #0
 80115c2:	601a      	str	r2, [r3, #0]
 80115c4:	e000      	b.n	80115c8 <pbuf_realloc+0xf4>
    return;
 80115c6:	bf00      	nop

}
 80115c8:	3710      	adds	r7, #16
 80115ca:	46bd      	mov	sp, r7
 80115cc:	bd80      	pop	{r7, pc}
 80115ce:	bf00      	nop
 80115d0:	0801be54 	.word	0x0801be54
 80115d4:	0801bf6c 	.word	0x0801bf6c
 80115d8:	0801beb4 	.word	0x0801beb4
 80115dc:	0801bf84 	.word	0x0801bf84
 80115e0:	0801bf9c 	.word	0x0801bf9c

080115e4 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80115e4:	b580      	push	{r7, lr}
 80115e6:	b086      	sub	sp, #24
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	60f8      	str	r0, [r7, #12]
 80115ec:	60b9      	str	r1, [r7, #8]
 80115ee:	4613      	mov	r3, r2
 80115f0:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d106      	bne.n	8011606 <pbuf_add_header_impl+0x22>
 80115f8:	4b2b      	ldr	r3, [pc, #172]	@ (80116a8 <pbuf_add_header_impl+0xc4>)
 80115fa:	f240 12df 	movw	r2, #479	@ 0x1df
 80115fe:	492b      	ldr	r1, [pc, #172]	@ (80116ac <pbuf_add_header_impl+0xc8>)
 8011600:	482b      	ldr	r0, [pc, #172]	@ (80116b0 <pbuf_add_header_impl+0xcc>)
 8011602:	f009 f92f 	bl	801a864 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	2b00      	cmp	r3, #0
 801160a:	d003      	beq.n	8011614 <pbuf_add_header_impl+0x30>
 801160c:	68bb      	ldr	r3, [r7, #8]
 801160e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011612:	d301      	bcc.n	8011618 <pbuf_add_header_impl+0x34>
    return 1;
 8011614:	2301      	movs	r3, #1
 8011616:	e043      	b.n	80116a0 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8011618:	68bb      	ldr	r3, [r7, #8]
 801161a:	2b00      	cmp	r3, #0
 801161c:	d101      	bne.n	8011622 <pbuf_add_header_impl+0x3e>
    return 0;
 801161e:	2300      	movs	r3, #0
 8011620:	e03e      	b.n	80116a0 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8011622:	68bb      	ldr	r3, [r7, #8]
 8011624:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8011626:	68fb      	ldr	r3, [r7, #12]
 8011628:	891a      	ldrh	r2, [r3, #8]
 801162a:	8a7b      	ldrh	r3, [r7, #18]
 801162c:	4413      	add	r3, r2
 801162e:	b29b      	uxth	r3, r3
 8011630:	8a7a      	ldrh	r2, [r7, #18]
 8011632:	429a      	cmp	r2, r3
 8011634:	d901      	bls.n	801163a <pbuf_add_header_impl+0x56>
    return 1;
 8011636:	2301      	movs	r3, #1
 8011638:	e032      	b.n	80116a0 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	7b1b      	ldrb	r3, [r3, #12]
 801163e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8011640:	8a3b      	ldrh	r3, [r7, #16]
 8011642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011646:	2b00      	cmp	r3, #0
 8011648:	d00c      	beq.n	8011664 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	685a      	ldr	r2, [r3, #4]
 801164e:	68bb      	ldr	r3, [r7, #8]
 8011650:	425b      	negs	r3, r3
 8011652:	4413      	add	r3, r2
 8011654:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	3310      	adds	r3, #16
 801165a:	697a      	ldr	r2, [r7, #20]
 801165c:	429a      	cmp	r2, r3
 801165e:	d20d      	bcs.n	801167c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8011660:	2301      	movs	r3, #1
 8011662:	e01d      	b.n	80116a0 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8011664:	79fb      	ldrb	r3, [r7, #7]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d006      	beq.n	8011678 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	685a      	ldr	r2, [r3, #4]
 801166e:	68bb      	ldr	r3, [r7, #8]
 8011670:	425b      	negs	r3, r3
 8011672:	4413      	add	r3, r2
 8011674:	617b      	str	r3, [r7, #20]
 8011676:	e001      	b.n	801167c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8011678:	2301      	movs	r3, #1
 801167a:	e011      	b.n	80116a0 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	697a      	ldr	r2, [r7, #20]
 8011680:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	895a      	ldrh	r2, [r3, #10]
 8011686:	8a7b      	ldrh	r3, [r7, #18]
 8011688:	4413      	add	r3, r2
 801168a:	b29a      	uxth	r2, r3
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8011690:	68fb      	ldr	r3, [r7, #12]
 8011692:	891a      	ldrh	r2, [r3, #8]
 8011694:	8a7b      	ldrh	r3, [r7, #18]
 8011696:	4413      	add	r3, r2
 8011698:	b29a      	uxth	r2, r3
 801169a:	68fb      	ldr	r3, [r7, #12]
 801169c:	811a      	strh	r2, [r3, #8]


  return 0;
 801169e:	2300      	movs	r3, #0
}
 80116a0:	4618      	mov	r0, r3
 80116a2:	3718      	adds	r7, #24
 80116a4:	46bd      	mov	sp, r7
 80116a6:	bd80      	pop	{r7, pc}
 80116a8:	0801be54 	.word	0x0801be54
 80116ac:	0801bfb8 	.word	0x0801bfb8
 80116b0:	0801beb4 	.word	0x0801beb4

080116b4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80116b4:	b580      	push	{r7, lr}
 80116b6:	b082      	sub	sp, #8
 80116b8:	af00      	add	r7, sp, #0
 80116ba:	6078      	str	r0, [r7, #4]
 80116bc:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80116be:	2200      	movs	r2, #0
 80116c0:	6839      	ldr	r1, [r7, #0]
 80116c2:	6878      	ldr	r0, [r7, #4]
 80116c4:	f7ff ff8e 	bl	80115e4 <pbuf_add_header_impl>
 80116c8:	4603      	mov	r3, r0
}
 80116ca:	4618      	mov	r0, r3
 80116cc:	3708      	adds	r7, #8
 80116ce:	46bd      	mov	sp, r7
 80116d0:	bd80      	pop	{r7, pc}
	...

080116d4 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80116d4:	b580      	push	{r7, lr}
 80116d6:	b084      	sub	sp, #16
 80116d8:	af00      	add	r7, sp, #0
 80116da:	6078      	str	r0, [r7, #4]
 80116dc:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d106      	bne.n	80116f2 <pbuf_remove_header+0x1e>
 80116e4:	4b20      	ldr	r3, [pc, #128]	@ (8011768 <pbuf_remove_header+0x94>)
 80116e6:	f240 224b 	movw	r2, #587	@ 0x24b
 80116ea:	4920      	ldr	r1, [pc, #128]	@ (801176c <pbuf_remove_header+0x98>)
 80116ec:	4820      	ldr	r0, [pc, #128]	@ (8011770 <pbuf_remove_header+0x9c>)
 80116ee:	f009 f8b9 	bl	801a864 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d003      	beq.n	8011700 <pbuf_remove_header+0x2c>
 80116f8:	683b      	ldr	r3, [r7, #0]
 80116fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80116fe:	d301      	bcc.n	8011704 <pbuf_remove_header+0x30>
    return 1;
 8011700:	2301      	movs	r3, #1
 8011702:	e02c      	b.n	801175e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8011704:	683b      	ldr	r3, [r7, #0]
 8011706:	2b00      	cmp	r3, #0
 8011708:	d101      	bne.n	801170e <pbuf_remove_header+0x3a>
    return 0;
 801170a:	2300      	movs	r3, #0
 801170c:	e027      	b.n	801175e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801170e:	683b      	ldr	r3, [r7, #0]
 8011710:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	895b      	ldrh	r3, [r3, #10]
 8011716:	89fa      	ldrh	r2, [r7, #14]
 8011718:	429a      	cmp	r2, r3
 801171a:	d908      	bls.n	801172e <pbuf_remove_header+0x5a>
 801171c:	4b12      	ldr	r3, [pc, #72]	@ (8011768 <pbuf_remove_header+0x94>)
 801171e:	f240 2255 	movw	r2, #597	@ 0x255
 8011722:	4914      	ldr	r1, [pc, #80]	@ (8011774 <pbuf_remove_header+0xa0>)
 8011724:	4812      	ldr	r0, [pc, #72]	@ (8011770 <pbuf_remove_header+0x9c>)
 8011726:	f009 f89d 	bl	801a864 <iprintf>
 801172a:	2301      	movs	r3, #1
 801172c:	e017      	b.n	801175e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	685b      	ldr	r3, [r3, #4]
 8011732:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	685a      	ldr	r2, [r3, #4]
 8011738:	683b      	ldr	r3, [r7, #0]
 801173a:	441a      	add	r2, r3
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	895a      	ldrh	r2, [r3, #10]
 8011744:	89fb      	ldrh	r3, [r7, #14]
 8011746:	1ad3      	subs	r3, r2, r3
 8011748:	b29a      	uxth	r2, r3
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	891a      	ldrh	r2, [r3, #8]
 8011752:	89fb      	ldrh	r3, [r7, #14]
 8011754:	1ad3      	subs	r3, r2, r3
 8011756:	b29a      	uxth	r2, r3
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 801175c:	2300      	movs	r3, #0
}
 801175e:	4618      	mov	r0, r3
 8011760:	3710      	adds	r7, #16
 8011762:	46bd      	mov	sp, r7
 8011764:	bd80      	pop	{r7, pc}
 8011766:	bf00      	nop
 8011768:	0801be54 	.word	0x0801be54
 801176c:	0801bfb8 	.word	0x0801bfb8
 8011770:	0801beb4 	.word	0x0801beb4
 8011774:	0801bfc4 	.word	0x0801bfc4

08011778 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8011778:	b580      	push	{r7, lr}
 801177a:	b082      	sub	sp, #8
 801177c:	af00      	add	r7, sp, #0
 801177e:	6078      	str	r0, [r7, #4]
 8011780:	460b      	mov	r3, r1
 8011782:	807b      	strh	r3, [r7, #2]
 8011784:	4613      	mov	r3, r2
 8011786:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8011788:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801178c:	2b00      	cmp	r3, #0
 801178e:	da08      	bge.n	80117a2 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8011790:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011794:	425b      	negs	r3, r3
 8011796:	4619      	mov	r1, r3
 8011798:	6878      	ldr	r0, [r7, #4]
 801179a:	f7ff ff9b 	bl	80116d4 <pbuf_remove_header>
 801179e:	4603      	mov	r3, r0
 80117a0:	e007      	b.n	80117b2 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80117a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80117a6:	787a      	ldrb	r2, [r7, #1]
 80117a8:	4619      	mov	r1, r3
 80117aa:	6878      	ldr	r0, [r7, #4]
 80117ac:	f7ff ff1a 	bl	80115e4 <pbuf_add_header_impl>
 80117b0:	4603      	mov	r3, r0
  }
}
 80117b2:	4618      	mov	r0, r3
 80117b4:	3708      	adds	r7, #8
 80117b6:	46bd      	mov	sp, r7
 80117b8:	bd80      	pop	{r7, pc}

080117ba <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80117ba:	b580      	push	{r7, lr}
 80117bc:	b082      	sub	sp, #8
 80117be:	af00      	add	r7, sp, #0
 80117c0:	6078      	str	r0, [r7, #4]
 80117c2:	460b      	mov	r3, r1
 80117c4:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80117c6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80117ca:	2201      	movs	r2, #1
 80117cc:	4619      	mov	r1, r3
 80117ce:	6878      	ldr	r0, [r7, #4]
 80117d0:	f7ff ffd2 	bl	8011778 <pbuf_header_impl>
 80117d4:	4603      	mov	r3, r0
}
 80117d6:	4618      	mov	r0, r3
 80117d8:	3708      	adds	r7, #8
 80117da:	46bd      	mov	sp, r7
 80117dc:	bd80      	pop	{r7, pc}
	...

080117e0 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80117e0:	b580      	push	{r7, lr}
 80117e2:	b088      	sub	sp, #32
 80117e4:	af00      	add	r7, sp, #0
 80117e6:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d10b      	bne.n	8011806 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d106      	bne.n	8011802 <pbuf_free+0x22>
 80117f4:	4b3b      	ldr	r3, [pc, #236]	@ (80118e4 <pbuf_free+0x104>)
 80117f6:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80117fa:	493b      	ldr	r1, [pc, #236]	@ (80118e8 <pbuf_free+0x108>)
 80117fc:	483b      	ldr	r0, [pc, #236]	@ (80118ec <pbuf_free+0x10c>)
 80117fe:	f009 f831 	bl	801a864 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8011802:	2300      	movs	r3, #0
 8011804:	e069      	b.n	80118da <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8011806:	2300      	movs	r3, #0
 8011808:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801180a:	e062      	b.n	80118d2 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 801180c:	f008 ff0c 	bl	801a628 <sys_arch_protect>
 8011810:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	7b9b      	ldrb	r3, [r3, #14]
 8011816:	2b00      	cmp	r3, #0
 8011818:	d106      	bne.n	8011828 <pbuf_free+0x48>
 801181a:	4b32      	ldr	r3, [pc, #200]	@ (80118e4 <pbuf_free+0x104>)
 801181c:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8011820:	4933      	ldr	r1, [pc, #204]	@ (80118f0 <pbuf_free+0x110>)
 8011822:	4832      	ldr	r0, [pc, #200]	@ (80118ec <pbuf_free+0x10c>)
 8011824:	f009 f81e 	bl	801a864 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	7b9b      	ldrb	r3, [r3, #14]
 801182c:	3b01      	subs	r3, #1
 801182e:	b2da      	uxtb	r2, r3
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	739a      	strb	r2, [r3, #14]
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	7b9b      	ldrb	r3, [r3, #14]
 8011838:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 801183a:	69b8      	ldr	r0, [r7, #24]
 801183c:	f008 ff02 	bl	801a644 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8011840:	7dfb      	ldrb	r3, [r7, #23]
 8011842:	2b00      	cmp	r3, #0
 8011844:	d143      	bne.n	80118ce <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	7b1b      	ldrb	r3, [r3, #12]
 8011850:	f003 030f 	and.w	r3, r3, #15
 8011854:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	7b5b      	ldrb	r3, [r3, #13]
 801185a:	f003 0302 	and.w	r3, r3, #2
 801185e:	2b00      	cmp	r3, #0
 8011860:	d011      	beq.n	8011886 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8011866:	68bb      	ldr	r3, [r7, #8]
 8011868:	691b      	ldr	r3, [r3, #16]
 801186a:	2b00      	cmp	r3, #0
 801186c:	d106      	bne.n	801187c <pbuf_free+0x9c>
 801186e:	4b1d      	ldr	r3, [pc, #116]	@ (80118e4 <pbuf_free+0x104>)
 8011870:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8011874:	491f      	ldr	r1, [pc, #124]	@ (80118f4 <pbuf_free+0x114>)
 8011876:	481d      	ldr	r0, [pc, #116]	@ (80118ec <pbuf_free+0x10c>)
 8011878:	f008 fff4 	bl	801a864 <iprintf>
        pc->custom_free_function(p);
 801187c:	68bb      	ldr	r3, [r7, #8]
 801187e:	691b      	ldr	r3, [r3, #16]
 8011880:	6878      	ldr	r0, [r7, #4]
 8011882:	4798      	blx	r3
 8011884:	e01d      	b.n	80118c2 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8011886:	7bfb      	ldrb	r3, [r7, #15]
 8011888:	2b02      	cmp	r3, #2
 801188a:	d104      	bne.n	8011896 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 801188c:	6879      	ldr	r1, [r7, #4]
 801188e:	200d      	movs	r0, #13
 8011890:	f7ff f8fa 	bl	8010a88 <memp_free>
 8011894:	e015      	b.n	80118c2 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8011896:	7bfb      	ldrb	r3, [r7, #15]
 8011898:	2b01      	cmp	r3, #1
 801189a:	d104      	bne.n	80118a6 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 801189c:	6879      	ldr	r1, [r7, #4]
 801189e:	200c      	movs	r0, #12
 80118a0:	f7ff f8f2 	bl	8010a88 <memp_free>
 80118a4:	e00d      	b.n	80118c2 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80118a6:	7bfb      	ldrb	r3, [r7, #15]
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d103      	bne.n	80118b4 <pbuf_free+0xd4>
          mem_free(p);
 80118ac:	6878      	ldr	r0, [r7, #4]
 80118ae:	f7fe fd37 	bl	8010320 <mem_free>
 80118b2:	e006      	b.n	80118c2 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80118b4:	4b0b      	ldr	r3, [pc, #44]	@ (80118e4 <pbuf_free+0x104>)
 80118b6:	f240 320f 	movw	r2, #783	@ 0x30f
 80118ba:	490f      	ldr	r1, [pc, #60]	@ (80118f8 <pbuf_free+0x118>)
 80118bc:	480b      	ldr	r0, [pc, #44]	@ (80118ec <pbuf_free+0x10c>)
 80118be:	f008 ffd1 	bl	801a864 <iprintf>
        }
      }
      count++;
 80118c2:	7ffb      	ldrb	r3, [r7, #31]
 80118c4:	3301      	adds	r3, #1
 80118c6:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80118c8:	693b      	ldr	r3, [r7, #16]
 80118ca:	607b      	str	r3, [r7, #4]
 80118cc:	e001      	b.n	80118d2 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80118ce:	2300      	movs	r3, #0
 80118d0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d199      	bne.n	801180c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80118d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80118da:	4618      	mov	r0, r3
 80118dc:	3720      	adds	r7, #32
 80118de:	46bd      	mov	sp, r7
 80118e0:	bd80      	pop	{r7, pc}
 80118e2:	bf00      	nop
 80118e4:	0801be54 	.word	0x0801be54
 80118e8:	0801bfb8 	.word	0x0801bfb8
 80118ec:	0801beb4 	.word	0x0801beb4
 80118f0:	0801bfe4 	.word	0x0801bfe4
 80118f4:	0801bffc 	.word	0x0801bffc
 80118f8:	0801c020 	.word	0x0801c020

080118fc <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80118fc:	b480      	push	{r7}
 80118fe:	b085      	sub	sp, #20
 8011900:	af00      	add	r7, sp, #0
 8011902:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8011904:	2300      	movs	r3, #0
 8011906:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8011908:	e005      	b.n	8011916 <pbuf_clen+0x1a>
    ++len;
 801190a:	89fb      	ldrh	r3, [r7, #14]
 801190c:	3301      	adds	r3, #1
 801190e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	2b00      	cmp	r3, #0
 801191a:	d1f6      	bne.n	801190a <pbuf_clen+0xe>
  }
  return len;
 801191c:	89fb      	ldrh	r3, [r7, #14]
}
 801191e:	4618      	mov	r0, r3
 8011920:	3714      	adds	r7, #20
 8011922:	46bd      	mov	sp, r7
 8011924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011928:	4770      	bx	lr
	...

0801192c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801192c:	b580      	push	{r7, lr}
 801192e:	b084      	sub	sp, #16
 8011930:	af00      	add	r7, sp, #0
 8011932:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	2b00      	cmp	r3, #0
 8011938:	d016      	beq.n	8011968 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801193a:	f008 fe75 	bl	801a628 <sys_arch_protect>
 801193e:	60f8      	str	r0, [r7, #12]
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	7b9b      	ldrb	r3, [r3, #14]
 8011944:	3301      	adds	r3, #1
 8011946:	b2da      	uxtb	r2, r3
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	739a      	strb	r2, [r3, #14]
 801194c:	68f8      	ldr	r0, [r7, #12]
 801194e:	f008 fe79 	bl	801a644 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	7b9b      	ldrb	r3, [r3, #14]
 8011956:	2b00      	cmp	r3, #0
 8011958:	d106      	bne.n	8011968 <pbuf_ref+0x3c>
 801195a:	4b05      	ldr	r3, [pc, #20]	@ (8011970 <pbuf_ref+0x44>)
 801195c:	f240 3242 	movw	r2, #834	@ 0x342
 8011960:	4904      	ldr	r1, [pc, #16]	@ (8011974 <pbuf_ref+0x48>)
 8011962:	4805      	ldr	r0, [pc, #20]	@ (8011978 <pbuf_ref+0x4c>)
 8011964:	f008 ff7e 	bl	801a864 <iprintf>
  }
}
 8011968:	bf00      	nop
 801196a:	3710      	adds	r7, #16
 801196c:	46bd      	mov	sp, r7
 801196e:	bd80      	pop	{r7, pc}
 8011970:	0801be54 	.word	0x0801be54
 8011974:	0801c034 	.word	0x0801c034
 8011978:	0801beb4 	.word	0x0801beb4

0801197c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801197c:	b580      	push	{r7, lr}
 801197e:	b084      	sub	sp, #16
 8011980:	af00      	add	r7, sp, #0
 8011982:	6078      	str	r0, [r7, #4]
 8011984:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	2b00      	cmp	r3, #0
 801198a:	d002      	beq.n	8011992 <pbuf_cat+0x16>
 801198c:	683b      	ldr	r3, [r7, #0]
 801198e:	2b00      	cmp	r3, #0
 8011990:	d107      	bne.n	80119a2 <pbuf_cat+0x26>
 8011992:	4b20      	ldr	r3, [pc, #128]	@ (8011a14 <pbuf_cat+0x98>)
 8011994:	f240 3259 	movw	r2, #857	@ 0x359
 8011998:	491f      	ldr	r1, [pc, #124]	@ (8011a18 <pbuf_cat+0x9c>)
 801199a:	4820      	ldr	r0, [pc, #128]	@ (8011a1c <pbuf_cat+0xa0>)
 801199c:	f008 ff62 	bl	801a864 <iprintf>
 80119a0:	e034      	b.n	8011a0c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	60fb      	str	r3, [r7, #12]
 80119a6:	e00a      	b.n	80119be <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	891a      	ldrh	r2, [r3, #8]
 80119ac:	683b      	ldr	r3, [r7, #0]
 80119ae:	891b      	ldrh	r3, [r3, #8]
 80119b0:	4413      	add	r3, r2
 80119b2:	b29a      	uxth	r2, r3
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	681b      	ldr	r3, [r3, #0]
 80119bc:	60fb      	str	r3, [r7, #12]
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d1f0      	bne.n	80119a8 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80119c6:	68fb      	ldr	r3, [r7, #12]
 80119c8:	891a      	ldrh	r2, [r3, #8]
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	895b      	ldrh	r3, [r3, #10]
 80119ce:	429a      	cmp	r2, r3
 80119d0:	d006      	beq.n	80119e0 <pbuf_cat+0x64>
 80119d2:	4b10      	ldr	r3, [pc, #64]	@ (8011a14 <pbuf_cat+0x98>)
 80119d4:	f240 3262 	movw	r2, #866	@ 0x362
 80119d8:	4911      	ldr	r1, [pc, #68]	@ (8011a20 <pbuf_cat+0xa4>)
 80119da:	4810      	ldr	r0, [pc, #64]	@ (8011a1c <pbuf_cat+0xa0>)
 80119dc:	f008 ff42 	bl	801a864 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	681b      	ldr	r3, [r3, #0]
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d006      	beq.n	80119f6 <pbuf_cat+0x7a>
 80119e8:	4b0a      	ldr	r3, [pc, #40]	@ (8011a14 <pbuf_cat+0x98>)
 80119ea:	f240 3263 	movw	r2, #867	@ 0x363
 80119ee:	490d      	ldr	r1, [pc, #52]	@ (8011a24 <pbuf_cat+0xa8>)
 80119f0:	480a      	ldr	r0, [pc, #40]	@ (8011a1c <pbuf_cat+0xa0>)
 80119f2:	f008 ff37 	bl	801a864 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80119f6:	68fb      	ldr	r3, [r7, #12]
 80119f8:	891a      	ldrh	r2, [r3, #8]
 80119fa:	683b      	ldr	r3, [r7, #0]
 80119fc:	891b      	ldrh	r3, [r3, #8]
 80119fe:	4413      	add	r3, r2
 8011a00:	b29a      	uxth	r2, r3
 8011a02:	68fb      	ldr	r3, [r7, #12]
 8011a04:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8011a06:	68fb      	ldr	r3, [r7, #12]
 8011a08:	683a      	ldr	r2, [r7, #0]
 8011a0a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8011a0c:	3710      	adds	r7, #16
 8011a0e:	46bd      	mov	sp, r7
 8011a10:	bd80      	pop	{r7, pc}
 8011a12:	bf00      	nop
 8011a14:	0801be54 	.word	0x0801be54
 8011a18:	0801c048 	.word	0x0801c048
 8011a1c:	0801beb4 	.word	0x0801beb4
 8011a20:	0801c080 	.word	0x0801c080
 8011a24:	0801c0b0 	.word	0x0801c0b0

08011a28 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8011a28:	b580      	push	{r7, lr}
 8011a2a:	b082      	sub	sp, #8
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	6078      	str	r0, [r7, #4]
 8011a30:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8011a32:	6839      	ldr	r1, [r7, #0]
 8011a34:	6878      	ldr	r0, [r7, #4]
 8011a36:	f7ff ffa1 	bl	801197c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8011a3a:	6838      	ldr	r0, [r7, #0]
 8011a3c:	f7ff ff76 	bl	801192c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8011a40:	bf00      	nop
 8011a42:	3708      	adds	r7, #8
 8011a44:	46bd      	mov	sp, r7
 8011a46:	bd80      	pop	{r7, pc}

08011a48 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8011a48:	b580      	push	{r7, lr}
 8011a4a:	b086      	sub	sp, #24
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	6078      	str	r0, [r7, #4]
 8011a50:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8011a52:	2300      	movs	r3, #0
 8011a54:	617b      	str	r3, [r7, #20]
 8011a56:	2300      	movs	r3, #0
 8011a58:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d008      	beq.n	8011a72 <pbuf_copy+0x2a>
 8011a60:	683b      	ldr	r3, [r7, #0]
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d005      	beq.n	8011a72 <pbuf_copy+0x2a>
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	891a      	ldrh	r2, [r3, #8]
 8011a6a:	683b      	ldr	r3, [r7, #0]
 8011a6c:	891b      	ldrh	r3, [r3, #8]
 8011a6e:	429a      	cmp	r2, r3
 8011a70:	d209      	bcs.n	8011a86 <pbuf_copy+0x3e>
 8011a72:	4b57      	ldr	r3, [pc, #348]	@ (8011bd0 <pbuf_copy+0x188>)
 8011a74:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8011a78:	4956      	ldr	r1, [pc, #344]	@ (8011bd4 <pbuf_copy+0x18c>)
 8011a7a:	4857      	ldr	r0, [pc, #348]	@ (8011bd8 <pbuf_copy+0x190>)
 8011a7c:	f008 fef2 	bl	801a864 <iprintf>
 8011a80:	f06f 030f 	mvn.w	r3, #15
 8011a84:	e09f      	b.n	8011bc6 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	895b      	ldrh	r3, [r3, #10]
 8011a8a:	461a      	mov	r2, r3
 8011a8c:	697b      	ldr	r3, [r7, #20]
 8011a8e:	1ad2      	subs	r2, r2, r3
 8011a90:	683b      	ldr	r3, [r7, #0]
 8011a92:	895b      	ldrh	r3, [r3, #10]
 8011a94:	4619      	mov	r1, r3
 8011a96:	693b      	ldr	r3, [r7, #16]
 8011a98:	1acb      	subs	r3, r1, r3
 8011a9a:	429a      	cmp	r2, r3
 8011a9c:	d306      	bcc.n	8011aac <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8011a9e:	683b      	ldr	r3, [r7, #0]
 8011aa0:	895b      	ldrh	r3, [r3, #10]
 8011aa2:	461a      	mov	r2, r3
 8011aa4:	693b      	ldr	r3, [r7, #16]
 8011aa6:	1ad3      	subs	r3, r2, r3
 8011aa8:	60fb      	str	r3, [r7, #12]
 8011aaa:	e005      	b.n	8011ab8 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	895b      	ldrh	r3, [r3, #10]
 8011ab0:	461a      	mov	r2, r3
 8011ab2:	697b      	ldr	r3, [r7, #20]
 8011ab4:	1ad3      	subs	r3, r2, r3
 8011ab6:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	685a      	ldr	r2, [r3, #4]
 8011abc:	697b      	ldr	r3, [r7, #20]
 8011abe:	18d0      	adds	r0, r2, r3
 8011ac0:	683b      	ldr	r3, [r7, #0]
 8011ac2:	685a      	ldr	r2, [r3, #4]
 8011ac4:	693b      	ldr	r3, [r7, #16]
 8011ac6:	4413      	add	r3, r2
 8011ac8:	68fa      	ldr	r2, [r7, #12]
 8011aca:	4619      	mov	r1, r3
 8011acc:	f009 f803 	bl	801aad6 <memcpy>
    offset_to += len;
 8011ad0:	697a      	ldr	r2, [r7, #20]
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	4413      	add	r3, r2
 8011ad6:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8011ad8:	693a      	ldr	r2, [r7, #16]
 8011ada:	68fb      	ldr	r3, [r7, #12]
 8011adc:	4413      	add	r3, r2
 8011ade:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	895b      	ldrh	r3, [r3, #10]
 8011ae4:	461a      	mov	r2, r3
 8011ae6:	697b      	ldr	r3, [r7, #20]
 8011ae8:	4293      	cmp	r3, r2
 8011aea:	d906      	bls.n	8011afa <pbuf_copy+0xb2>
 8011aec:	4b38      	ldr	r3, [pc, #224]	@ (8011bd0 <pbuf_copy+0x188>)
 8011aee:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8011af2:	493a      	ldr	r1, [pc, #232]	@ (8011bdc <pbuf_copy+0x194>)
 8011af4:	4838      	ldr	r0, [pc, #224]	@ (8011bd8 <pbuf_copy+0x190>)
 8011af6:	f008 feb5 	bl	801a864 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8011afa:	683b      	ldr	r3, [r7, #0]
 8011afc:	895b      	ldrh	r3, [r3, #10]
 8011afe:	461a      	mov	r2, r3
 8011b00:	693b      	ldr	r3, [r7, #16]
 8011b02:	4293      	cmp	r3, r2
 8011b04:	d906      	bls.n	8011b14 <pbuf_copy+0xcc>
 8011b06:	4b32      	ldr	r3, [pc, #200]	@ (8011bd0 <pbuf_copy+0x188>)
 8011b08:	f240 32da 	movw	r2, #986	@ 0x3da
 8011b0c:	4934      	ldr	r1, [pc, #208]	@ (8011be0 <pbuf_copy+0x198>)
 8011b0e:	4832      	ldr	r0, [pc, #200]	@ (8011bd8 <pbuf_copy+0x190>)
 8011b10:	f008 fea8 	bl	801a864 <iprintf>
    if (offset_from >= p_from->len) {
 8011b14:	683b      	ldr	r3, [r7, #0]
 8011b16:	895b      	ldrh	r3, [r3, #10]
 8011b18:	461a      	mov	r2, r3
 8011b1a:	693b      	ldr	r3, [r7, #16]
 8011b1c:	4293      	cmp	r3, r2
 8011b1e:	d304      	bcc.n	8011b2a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8011b20:	2300      	movs	r3, #0
 8011b22:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8011b24:	683b      	ldr	r3, [r7, #0]
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	895b      	ldrh	r3, [r3, #10]
 8011b2e:	461a      	mov	r2, r3
 8011b30:	697b      	ldr	r3, [r7, #20]
 8011b32:	4293      	cmp	r3, r2
 8011b34:	d114      	bne.n	8011b60 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8011b36:	2300      	movs	r3, #0
 8011b38:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d10c      	bne.n	8011b60 <pbuf_copy+0x118>
 8011b46:	683b      	ldr	r3, [r7, #0]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d009      	beq.n	8011b60 <pbuf_copy+0x118>
 8011b4c:	4b20      	ldr	r3, [pc, #128]	@ (8011bd0 <pbuf_copy+0x188>)
 8011b4e:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8011b52:	4924      	ldr	r1, [pc, #144]	@ (8011be4 <pbuf_copy+0x19c>)
 8011b54:	4820      	ldr	r0, [pc, #128]	@ (8011bd8 <pbuf_copy+0x190>)
 8011b56:	f008 fe85 	bl	801a864 <iprintf>
 8011b5a:	f06f 030f 	mvn.w	r3, #15
 8011b5e:	e032      	b.n	8011bc6 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8011b60:	683b      	ldr	r3, [r7, #0]
 8011b62:	2b00      	cmp	r3, #0
 8011b64:	d013      	beq.n	8011b8e <pbuf_copy+0x146>
 8011b66:	683b      	ldr	r3, [r7, #0]
 8011b68:	895a      	ldrh	r2, [r3, #10]
 8011b6a:	683b      	ldr	r3, [r7, #0]
 8011b6c:	891b      	ldrh	r3, [r3, #8]
 8011b6e:	429a      	cmp	r2, r3
 8011b70:	d10d      	bne.n	8011b8e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011b72:	683b      	ldr	r3, [r7, #0]
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d009      	beq.n	8011b8e <pbuf_copy+0x146>
 8011b7a:	4b15      	ldr	r3, [pc, #84]	@ (8011bd0 <pbuf_copy+0x188>)
 8011b7c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8011b80:	4919      	ldr	r1, [pc, #100]	@ (8011be8 <pbuf_copy+0x1a0>)
 8011b82:	4815      	ldr	r0, [pc, #84]	@ (8011bd8 <pbuf_copy+0x190>)
 8011b84:	f008 fe6e 	bl	801a864 <iprintf>
 8011b88:	f06f 0305 	mvn.w	r3, #5
 8011b8c:	e01b      	b.n	8011bc6 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d013      	beq.n	8011bbc <pbuf_copy+0x174>
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	895a      	ldrh	r2, [r3, #10]
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	891b      	ldrh	r3, [r3, #8]
 8011b9c:	429a      	cmp	r2, r3
 8011b9e:	d10d      	bne.n	8011bbc <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d009      	beq.n	8011bbc <pbuf_copy+0x174>
 8011ba8:	4b09      	ldr	r3, [pc, #36]	@ (8011bd0 <pbuf_copy+0x188>)
 8011baa:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8011bae:	490e      	ldr	r1, [pc, #56]	@ (8011be8 <pbuf_copy+0x1a0>)
 8011bb0:	4809      	ldr	r0, [pc, #36]	@ (8011bd8 <pbuf_copy+0x190>)
 8011bb2:	f008 fe57 	bl	801a864 <iprintf>
 8011bb6:	f06f 0305 	mvn.w	r3, #5
 8011bba:	e004      	b.n	8011bc6 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8011bbc:	683b      	ldr	r3, [r7, #0]
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	f47f af61 	bne.w	8011a86 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8011bc4:	2300      	movs	r3, #0
}
 8011bc6:	4618      	mov	r0, r3
 8011bc8:	3718      	adds	r7, #24
 8011bca:	46bd      	mov	sp, r7
 8011bcc:	bd80      	pop	{r7, pc}
 8011bce:	bf00      	nop
 8011bd0:	0801be54 	.word	0x0801be54
 8011bd4:	0801c0fc 	.word	0x0801c0fc
 8011bd8:	0801beb4 	.word	0x0801beb4
 8011bdc:	0801c12c 	.word	0x0801c12c
 8011be0:	0801c144 	.word	0x0801c144
 8011be4:	0801c160 	.word	0x0801c160
 8011be8:	0801c170 	.word	0x0801c170

08011bec <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8011bec:	b580      	push	{r7, lr}
 8011bee:	b088      	sub	sp, #32
 8011bf0:	af00      	add	r7, sp, #0
 8011bf2:	60f8      	str	r0, [r7, #12]
 8011bf4:	60b9      	str	r1, [r7, #8]
 8011bf6:	4611      	mov	r1, r2
 8011bf8:	461a      	mov	r2, r3
 8011bfa:	460b      	mov	r3, r1
 8011bfc:	80fb      	strh	r3, [r7, #6]
 8011bfe:	4613      	mov	r3, r2
 8011c00:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8011c02:	2300      	movs	r3, #0
 8011c04:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8011c06:	2300      	movs	r3, #0
 8011c08:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d108      	bne.n	8011c22 <pbuf_copy_partial+0x36>
 8011c10:	4b2b      	ldr	r3, [pc, #172]	@ (8011cc0 <pbuf_copy_partial+0xd4>)
 8011c12:	f240 420a 	movw	r2, #1034	@ 0x40a
 8011c16:	492b      	ldr	r1, [pc, #172]	@ (8011cc4 <pbuf_copy_partial+0xd8>)
 8011c18:	482b      	ldr	r0, [pc, #172]	@ (8011cc8 <pbuf_copy_partial+0xdc>)
 8011c1a:	f008 fe23 	bl	801a864 <iprintf>
 8011c1e:	2300      	movs	r3, #0
 8011c20:	e04a      	b.n	8011cb8 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8011c22:	68bb      	ldr	r3, [r7, #8]
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	d108      	bne.n	8011c3a <pbuf_copy_partial+0x4e>
 8011c28:	4b25      	ldr	r3, [pc, #148]	@ (8011cc0 <pbuf_copy_partial+0xd4>)
 8011c2a:	f240 420b 	movw	r2, #1035	@ 0x40b
 8011c2e:	4927      	ldr	r1, [pc, #156]	@ (8011ccc <pbuf_copy_partial+0xe0>)
 8011c30:	4825      	ldr	r0, [pc, #148]	@ (8011cc8 <pbuf_copy_partial+0xdc>)
 8011c32:	f008 fe17 	bl	801a864 <iprintf>
 8011c36:	2300      	movs	r3, #0
 8011c38:	e03e      	b.n	8011cb8 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	61fb      	str	r3, [r7, #28]
 8011c3e:	e034      	b.n	8011caa <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8011c40:	88bb      	ldrh	r3, [r7, #4]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d00a      	beq.n	8011c5c <pbuf_copy_partial+0x70>
 8011c46:	69fb      	ldr	r3, [r7, #28]
 8011c48:	895b      	ldrh	r3, [r3, #10]
 8011c4a:	88ba      	ldrh	r2, [r7, #4]
 8011c4c:	429a      	cmp	r2, r3
 8011c4e:	d305      	bcc.n	8011c5c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8011c50:	69fb      	ldr	r3, [r7, #28]
 8011c52:	895b      	ldrh	r3, [r3, #10]
 8011c54:	88ba      	ldrh	r2, [r7, #4]
 8011c56:	1ad3      	subs	r3, r2, r3
 8011c58:	80bb      	strh	r3, [r7, #4]
 8011c5a:	e023      	b.n	8011ca4 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8011c5c:	69fb      	ldr	r3, [r7, #28]
 8011c5e:	895a      	ldrh	r2, [r3, #10]
 8011c60:	88bb      	ldrh	r3, [r7, #4]
 8011c62:	1ad3      	subs	r3, r2, r3
 8011c64:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8011c66:	8b3a      	ldrh	r2, [r7, #24]
 8011c68:	88fb      	ldrh	r3, [r7, #6]
 8011c6a:	429a      	cmp	r2, r3
 8011c6c:	d901      	bls.n	8011c72 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8011c6e:	88fb      	ldrh	r3, [r7, #6]
 8011c70:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8011c72:	8b7b      	ldrh	r3, [r7, #26]
 8011c74:	68ba      	ldr	r2, [r7, #8]
 8011c76:	18d0      	adds	r0, r2, r3
 8011c78:	69fb      	ldr	r3, [r7, #28]
 8011c7a:	685a      	ldr	r2, [r3, #4]
 8011c7c:	88bb      	ldrh	r3, [r7, #4]
 8011c7e:	4413      	add	r3, r2
 8011c80:	8b3a      	ldrh	r2, [r7, #24]
 8011c82:	4619      	mov	r1, r3
 8011c84:	f008 ff27 	bl	801aad6 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8011c88:	8afa      	ldrh	r2, [r7, #22]
 8011c8a:	8b3b      	ldrh	r3, [r7, #24]
 8011c8c:	4413      	add	r3, r2
 8011c8e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8011c90:	8b7a      	ldrh	r2, [r7, #26]
 8011c92:	8b3b      	ldrh	r3, [r7, #24]
 8011c94:	4413      	add	r3, r2
 8011c96:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8011c98:	88fa      	ldrh	r2, [r7, #6]
 8011c9a:	8b3b      	ldrh	r3, [r7, #24]
 8011c9c:	1ad3      	subs	r3, r2, r3
 8011c9e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8011ca0:	2300      	movs	r3, #0
 8011ca2:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8011ca4:	69fb      	ldr	r3, [r7, #28]
 8011ca6:	681b      	ldr	r3, [r3, #0]
 8011ca8:	61fb      	str	r3, [r7, #28]
 8011caa:	88fb      	ldrh	r3, [r7, #6]
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d002      	beq.n	8011cb6 <pbuf_copy_partial+0xca>
 8011cb0:	69fb      	ldr	r3, [r7, #28]
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d1c4      	bne.n	8011c40 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8011cb6:	8afb      	ldrh	r3, [r7, #22]
}
 8011cb8:	4618      	mov	r0, r3
 8011cba:	3720      	adds	r7, #32
 8011cbc:	46bd      	mov	sp, r7
 8011cbe:	bd80      	pop	{r7, pc}
 8011cc0:	0801be54 	.word	0x0801be54
 8011cc4:	0801c19c 	.word	0x0801c19c
 8011cc8:	0801beb4 	.word	0x0801beb4
 8011ccc:	0801c1bc 	.word	0x0801c1bc

08011cd0 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8011cd0:	b580      	push	{r7, lr}
 8011cd2:	b084      	sub	sp, #16
 8011cd4:	af00      	add	r7, sp, #0
 8011cd6:	4603      	mov	r3, r0
 8011cd8:	603a      	str	r2, [r7, #0]
 8011cda:	71fb      	strb	r3, [r7, #7]
 8011cdc:	460b      	mov	r3, r1
 8011cde:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8011ce0:	683b      	ldr	r3, [r7, #0]
 8011ce2:	8919      	ldrh	r1, [r3, #8]
 8011ce4:	88ba      	ldrh	r2, [r7, #4]
 8011ce6:	79fb      	ldrb	r3, [r7, #7]
 8011ce8:	4618      	mov	r0, r3
 8011cea:	f7ff fa91 	bl	8011210 <pbuf_alloc>
 8011cee:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d101      	bne.n	8011cfa <pbuf_clone+0x2a>
    return NULL;
 8011cf6:	2300      	movs	r3, #0
 8011cf8:	e011      	b.n	8011d1e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8011cfa:	6839      	ldr	r1, [r7, #0]
 8011cfc:	68f8      	ldr	r0, [r7, #12]
 8011cfe:	f7ff fea3 	bl	8011a48 <pbuf_copy>
 8011d02:	4603      	mov	r3, r0
 8011d04:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8011d06:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d006      	beq.n	8011d1c <pbuf_clone+0x4c>
 8011d0e:	4b06      	ldr	r3, [pc, #24]	@ (8011d28 <pbuf_clone+0x58>)
 8011d10:	f240 5224 	movw	r2, #1316	@ 0x524
 8011d14:	4905      	ldr	r1, [pc, #20]	@ (8011d2c <pbuf_clone+0x5c>)
 8011d16:	4806      	ldr	r0, [pc, #24]	@ (8011d30 <pbuf_clone+0x60>)
 8011d18:	f008 fda4 	bl	801a864 <iprintf>
  return q;
 8011d1c:	68fb      	ldr	r3, [r7, #12]
}
 8011d1e:	4618      	mov	r0, r3
 8011d20:	3710      	adds	r7, #16
 8011d22:	46bd      	mov	sp, r7
 8011d24:	bd80      	pop	{r7, pc}
 8011d26:	bf00      	nop
 8011d28:	0801be54 	.word	0x0801be54
 8011d2c:	0801c2c8 	.word	0x0801c2c8
 8011d30:	0801beb4 	.word	0x0801beb4

08011d34 <raw_input_local_match>:
/** The list of RAW PCBs */
static struct raw_pcb *raw_pcbs;

static u8_t
raw_input_local_match(struct raw_pcb *pcb, u8_t broadcast)
{
 8011d34:	b480      	push	{r7}
 8011d36:	b083      	sub	sp, #12
 8011d38:	af00      	add	r7, sp, #0
 8011d3a:	6078      	str	r0, [r7, #4]
 8011d3c:	460b      	mov	r3, r1
 8011d3e:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	7a1b      	ldrb	r3, [r3, #8]
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	d00b      	beq.n	8011d60 <raw_input_local_match+0x2c>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	7a1a      	ldrb	r2, [r3, #8]
 8011d4c:	4b15      	ldr	r3, [pc, #84]	@ (8011da4 <raw_input_local_match+0x70>)
 8011d4e:	685b      	ldr	r3, [r3, #4]
 8011d50:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011d54:	3301      	adds	r3, #1
 8011d56:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011d58:	429a      	cmp	r2, r3
 8011d5a:	d001      	beq.n	8011d60 <raw_input_local_match+0x2c>
    return 0;
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	e01b      	b.n	8011d98 <raw_input_local_match+0x64>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: receive all broadcasts
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8011d60:	78fb      	ldrb	r3, [r7, #3]
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d008      	beq.n	8011d78 <raw_input_local_match+0x44>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d003      	beq.n	8011d74 <raw_input_local_match+0x40>
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d110      	bne.n	8011d96 <raw_input_local_match+0x62>
          return 1;
 8011d74:	2301      	movs	r3, #1
 8011d76:	e00f      	b.n	8011d98 <raw_input_local_match+0x64>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: catch all or exact match */
      if (ip_addr_isany(&pcb->local_ip) ||
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d009      	beq.n	8011d92 <raw_input_local_match+0x5e>
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	681b      	ldr	r3, [r3, #0]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d005      	beq.n	8011d92 <raw_input_local_match+0x5e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	681a      	ldr	r2, [r3, #0]
 8011d8a:	4b06      	ldr	r3, [pc, #24]	@ (8011da4 <raw_input_local_match+0x70>)
 8011d8c:	695b      	ldr	r3, [r3, #20]
      if (ip_addr_isany(&pcb->local_ip) ||
 8011d8e:	429a      	cmp	r2, r3
 8011d90:	d101      	bne.n	8011d96 <raw_input_local_match+0x62>
        return 1;
 8011d92:	2301      	movs	r3, #1
 8011d94:	e000      	b.n	8011d98 <raw_input_local_match+0x64>
      }
  }

  return 0;
 8011d96:	2300      	movs	r3, #0
}
 8011d98:	4618      	mov	r0, r3
 8011d9a:	370c      	adds	r7, #12
 8011d9c:	46bd      	mov	sp, r7
 8011d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da2:	4770      	bx	lr
 8011da4:	2400e040 	.word	0x2400e040

08011da8 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 8011da8:	b590      	push	{r4, r7, lr}
 8011daa:	b089      	sub	sp, #36	@ 0x24
 8011dac:	af00      	add	r7, sp, #0
 8011dae:	6078      	str	r0, [r7, #4]
 8011db0:	6039      	str	r1, [r7, #0]
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
 8011db2:	2300      	movs	r3, #0
 8011db4:	75fb      	strb	r3, [r7, #23]
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8011db6:	4b37      	ldr	r3, [pc, #220]	@ (8011e94 <raw_input+0xec>)
 8011db8:	695b      	ldr	r3, [r3, #20]
 8011dba:	4a36      	ldr	r2, [pc, #216]	@ (8011e94 <raw_input+0xec>)
 8011dbc:	6812      	ldr	r2, [r2, #0]
 8011dbe:	4611      	mov	r1, r2
 8011dc0:	4618      	mov	r0, r3
 8011dc2:	f007 fc07 	bl	80195d4 <ip4_addr_isbroadcast_u32>
 8011dc6:	4603      	mov	r3, r0
 8011dc8:	75bb      	strb	r3, [r7, #22]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	685b      	ldr	r3, [r3, #4]
 8011dce:	7a5b      	ldrb	r3, [r3, #9]
 8011dd0:	82bb      	strh	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
 8011dd2:	2300      	movs	r3, #0
 8011dd4:	61bb      	str	r3, [r7, #24]
  pcb = raw_pcbs;
 8011dd6:	4b30      	ldr	r3, [pc, #192]	@ (8011e98 <raw_input+0xf0>)
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	61fb      	str	r3, [r7, #28]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 8011ddc:	e052      	b.n	8011e84 <raw_input+0xdc>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8011dde:	69fb      	ldr	r3, [r7, #28]
 8011de0:	7c1b      	ldrb	r3, [r3, #16]
 8011de2:	461a      	mov	r2, r3
 8011de4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8011de8:	429a      	cmp	r2, r3
 8011dea:	d146      	bne.n	8011e7a <raw_input+0xd2>
 8011dec:	7dbb      	ldrb	r3, [r7, #22]
 8011dee:	4619      	mov	r1, r3
 8011df0:	69f8      	ldr	r0, [r7, #28]
 8011df2:	f7ff ff9f 	bl	8011d34 <raw_input_local_match>
 8011df6:	4603      	mov	r3, r0
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d03e      	beq.n	8011e7a <raw_input+0xd2>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8011dfc:	69fb      	ldr	r3, [r7, #28]
 8011dfe:	7c5b      	ldrb	r3, [r3, #17]
 8011e00:	f003 0301 	and.w	r3, r3, #1
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d005      	beq.n	8011e14 <raw_input+0x6c>
         ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8011e08:	69fb      	ldr	r3, [r7, #28]
 8011e0a:	685a      	ldr	r2, [r3, #4]
 8011e0c:	4b21      	ldr	r3, [pc, #132]	@ (8011e94 <raw_input+0xec>)
 8011e0e:	691b      	ldr	r3, [r3, #16]
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8011e10:	429a      	cmp	r2, r3
 8011e12:	d132      	bne.n	8011e7a <raw_input+0xd2>
      /* receive callback function available? */
      if (pcb->recv != NULL) {
 8011e14:	69fb      	ldr	r3, [r7, #28]
 8011e16:	695b      	ldr	r3, [r3, #20]
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d02e      	beq.n	8011e7a <raw_input+0xd2>
        u8_t eaten;
#ifndef LWIP_NOASSERT
        void *old_payload = p->payload;
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	685b      	ldr	r3, [r3, #4]
 8011e20:	613b      	str	r3, [r7, #16]
#endif
        ret = RAW_INPUT_DELIVERED;
 8011e22:	2302      	movs	r3, #2
 8011e24:	75fb      	strb	r3, [r7, #23]
        /* the receive callback function did not eat the packet? */
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8011e26:	69fb      	ldr	r3, [r7, #28]
 8011e28:	695c      	ldr	r4, [r3, #20]
 8011e2a:	69fb      	ldr	r3, [r7, #28]
 8011e2c:	6998      	ldr	r0, [r3, #24]
 8011e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8011e9c <raw_input+0xf4>)
 8011e30:	687a      	ldr	r2, [r7, #4]
 8011e32:	69f9      	ldr	r1, [r7, #28]
 8011e34:	47a0      	blx	r4
 8011e36:	4603      	mov	r3, r0
 8011e38:	73fb      	strb	r3, [r7, #15]
        if (eaten != 0) {
 8011e3a:	7bfb      	ldrb	r3, [r7, #15]
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d011      	beq.n	8011e64 <raw_input+0xbc>
          /* receive function ate the packet */
          p = NULL;
 8011e40:	2300      	movs	r3, #0
 8011e42:	607b      	str	r3, [r7, #4]
          if (prev != NULL) {
 8011e44:	69bb      	ldr	r3, [r7, #24]
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d00a      	beq.n	8011e60 <raw_input+0xb8>
            /* move the pcb to the front of raw_pcbs so that is
               found faster next time */
            prev->next = pcb->next;
 8011e4a:	69fb      	ldr	r3, [r7, #28]
 8011e4c:	68da      	ldr	r2, [r3, #12]
 8011e4e:	69bb      	ldr	r3, [r7, #24]
 8011e50:	60da      	str	r2, [r3, #12]
            pcb->next = raw_pcbs;
 8011e52:	4b11      	ldr	r3, [pc, #68]	@ (8011e98 <raw_input+0xf0>)
 8011e54:	681a      	ldr	r2, [r3, #0]
 8011e56:	69fb      	ldr	r3, [r7, #28]
 8011e58:	60da      	str	r2, [r3, #12]
            raw_pcbs = pcb;
 8011e5a:	4a0f      	ldr	r2, [pc, #60]	@ (8011e98 <raw_input+0xf0>)
 8011e5c:	69fb      	ldr	r3, [r7, #28]
 8011e5e:	6013      	str	r3, [r2, #0]
          }
          return RAW_INPUT_EATEN;
 8011e60:	2301      	movs	r3, #1
 8011e62:	e013      	b.n	8011e8c <raw_input+0xe4>
        } else {
          /* sanity-check that the receive callback did not alter the pbuf */
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	685b      	ldr	r3, [r3, #4]
 8011e68:	693a      	ldr	r2, [r7, #16]
 8011e6a:	429a      	cmp	r2, r3
 8011e6c:	d005      	beq.n	8011e7a <raw_input+0xd2>
 8011e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8011ea0 <raw_input+0xf8>)
 8011e70:	22c0      	movs	r2, #192	@ 0xc0
 8011e72:	490c      	ldr	r1, [pc, #48]	@ (8011ea4 <raw_input+0xfc>)
 8011e74:	480c      	ldr	r0, [pc, #48]	@ (8011ea8 <raw_input+0x100>)
 8011e76:	f008 fcf5 	bl	801a864 <iprintf>
        }
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
 8011e7a:	69fb      	ldr	r3, [r7, #28]
 8011e7c:	61bb      	str	r3, [r7, #24]
    pcb = pcb->next;
 8011e7e:	69fb      	ldr	r3, [r7, #28]
 8011e80:	68db      	ldr	r3, [r3, #12]
 8011e82:	61fb      	str	r3, [r7, #28]
  while (pcb != NULL) {
 8011e84:	69fb      	ldr	r3, [r7, #28]
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d1a9      	bne.n	8011dde <raw_input+0x36>
  }
  return ret;
 8011e8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8011e8c:	4618      	mov	r0, r3
 8011e8e:	3724      	adds	r7, #36	@ 0x24
 8011e90:	46bd      	mov	sp, r7
 8011e92:	bd90      	pop	{r4, r7, pc}
 8011e94:	2400e040 	.word	0x2400e040
 8011e98:	24014b78 	.word	0x24014b78
 8011e9c:	2400e050 	.word	0x2400e050
 8011ea0:	0801c2dc 	.word	0x0801c2dc
 8011ea4:	0801c30c 	.word	0x0801c30c
 8011ea8:	0801c358 	.word	0x0801c358

08011eac <raw_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8011eac:	b480      	push	{r7}
 8011eae:	b085      	sub	sp, #20
 8011eb0:	af00      	add	r7, sp, #0
 8011eb2:	6078      	str	r0, [r7, #4]
 8011eb4:	6039      	str	r1, [r7, #0]
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d01e      	beq.n	8011efa <raw_netif_ip_addr_changed+0x4e>
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d01a      	beq.n	8011efa <raw_netif_ip_addr_changed+0x4e>
 8011ec4:	683b      	ldr	r3, [r7, #0]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d017      	beq.n	8011efa <raw_netif_ip_addr_changed+0x4e>
 8011eca:	683b      	ldr	r3, [r7, #0]
 8011ecc:	681b      	ldr	r3, [r3, #0]
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	d013      	beq.n	8011efa <raw_netif_ip_addr_changed+0x4e>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8011ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8011f08 <raw_netif_ip_addr_changed+0x5c>)
 8011ed4:	681b      	ldr	r3, [r3, #0]
 8011ed6:	60fb      	str	r3, [r7, #12]
 8011ed8:	e00c      	b.n	8011ef4 <raw_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 8011eda:	68fb      	ldr	r3, [r7, #12]
 8011edc:	681a      	ldr	r2, [r3, #0]
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	429a      	cmp	r2, r3
 8011ee4:	d103      	bne.n	8011eee <raw_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 8011ee6:	683b      	ldr	r3, [r7, #0]
 8011ee8:	681a      	ldr	r2, [r3, #0]
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	68db      	ldr	r3, [r3, #12]
 8011ef2:	60fb      	str	r3, [r7, #12]
 8011ef4:	68fb      	ldr	r3, [r7, #12]
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d1ef      	bne.n	8011eda <raw_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8011efa:	bf00      	nop
 8011efc:	3714      	adds	r7, #20
 8011efe:	46bd      	mov	sp, r7
 8011f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f04:	4770      	bx	lr
 8011f06:	bf00      	nop
 8011f08:	24014b78 	.word	0x24014b78

08011f0c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8011f0c:	b580      	push	{r7, lr}
 8011f0e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8011f10:	f008 fba8 	bl	801a664 <rand>
 8011f14:	4603      	mov	r3, r0
 8011f16:	b29b      	uxth	r3, r3
 8011f18:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011f1c:	b29b      	uxth	r3, r3
 8011f1e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8011f22:	b29a      	uxth	r2, r3
 8011f24:	4b01      	ldr	r3, [pc, #4]	@ (8011f2c <tcp_init+0x20>)
 8011f26:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8011f28:	bf00      	nop
 8011f2a:	bd80      	pop	{r7, pc}
 8011f2c:	240049b8 	.word	0x240049b8

08011f30 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8011f30:	b580      	push	{r7, lr}
 8011f32:	b082      	sub	sp, #8
 8011f34:	af00      	add	r7, sp, #0
 8011f36:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	7d1b      	ldrb	r3, [r3, #20]
 8011f3c:	2b01      	cmp	r3, #1
 8011f3e:	d105      	bne.n	8011f4c <tcp_free+0x1c>
 8011f40:	4b06      	ldr	r3, [pc, #24]	@ (8011f5c <tcp_free+0x2c>)
 8011f42:	22d4      	movs	r2, #212	@ 0xd4
 8011f44:	4906      	ldr	r1, [pc, #24]	@ (8011f60 <tcp_free+0x30>)
 8011f46:	4807      	ldr	r0, [pc, #28]	@ (8011f64 <tcp_free+0x34>)
 8011f48:	f008 fc8c 	bl	801a864 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8011f4c:	6879      	ldr	r1, [r7, #4]
 8011f4e:	2002      	movs	r0, #2
 8011f50:	f7fe fd9a 	bl	8010a88 <memp_free>
}
 8011f54:	bf00      	nop
 8011f56:	3708      	adds	r7, #8
 8011f58:	46bd      	mov	sp, r7
 8011f5a:	bd80      	pop	{r7, pc}
 8011f5c:	0801c420 	.word	0x0801c420
 8011f60:	0801c450 	.word	0x0801c450
 8011f64:	0801c464 	.word	0x0801c464

08011f68 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8011f68:	b580      	push	{r7, lr}
 8011f6a:	b082      	sub	sp, #8
 8011f6c:	af00      	add	r7, sp, #0
 8011f6e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	7d1b      	ldrb	r3, [r3, #20]
 8011f74:	2b01      	cmp	r3, #1
 8011f76:	d105      	bne.n	8011f84 <tcp_free_listen+0x1c>
 8011f78:	4b06      	ldr	r3, [pc, #24]	@ (8011f94 <tcp_free_listen+0x2c>)
 8011f7a:	22df      	movs	r2, #223	@ 0xdf
 8011f7c:	4906      	ldr	r1, [pc, #24]	@ (8011f98 <tcp_free_listen+0x30>)
 8011f7e:	4807      	ldr	r0, [pc, #28]	@ (8011f9c <tcp_free_listen+0x34>)
 8011f80:	f008 fc70 	bl	801a864 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8011f84:	6879      	ldr	r1, [r7, #4]
 8011f86:	2003      	movs	r0, #3
 8011f88:	f7fe fd7e 	bl	8010a88 <memp_free>
}
 8011f8c:	bf00      	nop
 8011f8e:	3708      	adds	r7, #8
 8011f90:	46bd      	mov	sp, r7
 8011f92:	bd80      	pop	{r7, pc}
 8011f94:	0801c420 	.word	0x0801c420
 8011f98:	0801c48c 	.word	0x0801c48c
 8011f9c:	0801c464 	.word	0x0801c464

08011fa0 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8011fa0:	b580      	push	{r7, lr}
 8011fa2:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8011fa4:	f000 fea6 	bl	8012cf4 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8011fa8:	4b07      	ldr	r3, [pc, #28]	@ (8011fc8 <tcp_tmr+0x28>)
 8011faa:	781b      	ldrb	r3, [r3, #0]
 8011fac:	3301      	adds	r3, #1
 8011fae:	b2da      	uxtb	r2, r3
 8011fb0:	4b05      	ldr	r3, [pc, #20]	@ (8011fc8 <tcp_tmr+0x28>)
 8011fb2:	701a      	strb	r2, [r3, #0]
 8011fb4:	4b04      	ldr	r3, [pc, #16]	@ (8011fc8 <tcp_tmr+0x28>)
 8011fb6:	781b      	ldrb	r3, [r3, #0]
 8011fb8:	f003 0301 	and.w	r3, r3, #1
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d001      	beq.n	8011fc4 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8011fc0:	f000 fb56 	bl	8012670 <tcp_slowtmr>
  }
}
 8011fc4:	bf00      	nop
 8011fc6:	bd80      	pop	{r7, pc}
 8011fc8:	24014b91 	.word	0x24014b91

08011fcc <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8011fcc:	b580      	push	{r7, lr}
 8011fce:	b084      	sub	sp, #16
 8011fd0:	af00      	add	r7, sp, #0
 8011fd2:	6078      	str	r0, [r7, #4]
 8011fd4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8011fd6:	683b      	ldr	r3, [r7, #0]
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d105      	bne.n	8011fe8 <tcp_remove_listener+0x1c>
 8011fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8012014 <tcp_remove_listener+0x48>)
 8011fde:	22ff      	movs	r2, #255	@ 0xff
 8011fe0:	490d      	ldr	r1, [pc, #52]	@ (8012018 <tcp_remove_listener+0x4c>)
 8011fe2:	480e      	ldr	r0, [pc, #56]	@ (801201c <tcp_remove_listener+0x50>)
 8011fe4:	f008 fc3e 	bl	801a864 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	60fb      	str	r3, [r7, #12]
 8011fec:	e00a      	b.n	8012004 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8011fee:	68fb      	ldr	r3, [r7, #12]
 8011ff0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011ff2:	683a      	ldr	r2, [r7, #0]
 8011ff4:	429a      	cmp	r2, r3
 8011ff6:	d102      	bne.n	8011ffe <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	2200      	movs	r2, #0
 8011ffc:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	68db      	ldr	r3, [r3, #12]
 8012002:	60fb      	str	r3, [r7, #12]
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	2b00      	cmp	r3, #0
 8012008:	d1f1      	bne.n	8011fee <tcp_remove_listener+0x22>
    }
  }
}
 801200a:	bf00      	nop
 801200c:	bf00      	nop
 801200e:	3710      	adds	r7, #16
 8012010:	46bd      	mov	sp, r7
 8012012:	bd80      	pop	{r7, pc}
 8012014:	0801c420 	.word	0x0801c420
 8012018:	0801c4a8 	.word	0x0801c4a8
 801201c:	0801c464 	.word	0x0801c464

08012020 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8012020:	b580      	push	{r7, lr}
 8012022:	b084      	sub	sp, #16
 8012024:	af00      	add	r7, sp, #0
 8012026:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	2b00      	cmp	r3, #0
 801202c:	d106      	bne.n	801203c <tcp_listen_closed+0x1c>
 801202e:	4b14      	ldr	r3, [pc, #80]	@ (8012080 <tcp_listen_closed+0x60>)
 8012030:	f240 1211 	movw	r2, #273	@ 0x111
 8012034:	4913      	ldr	r1, [pc, #76]	@ (8012084 <tcp_listen_closed+0x64>)
 8012036:	4814      	ldr	r0, [pc, #80]	@ (8012088 <tcp_listen_closed+0x68>)
 8012038:	f008 fc14 	bl	801a864 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	7d1b      	ldrb	r3, [r3, #20]
 8012040:	2b01      	cmp	r3, #1
 8012042:	d006      	beq.n	8012052 <tcp_listen_closed+0x32>
 8012044:	4b0e      	ldr	r3, [pc, #56]	@ (8012080 <tcp_listen_closed+0x60>)
 8012046:	f44f 7289 	mov.w	r2, #274	@ 0x112
 801204a:	4910      	ldr	r1, [pc, #64]	@ (801208c <tcp_listen_closed+0x6c>)
 801204c:	480e      	ldr	r0, [pc, #56]	@ (8012088 <tcp_listen_closed+0x68>)
 801204e:	f008 fc09 	bl	801a864 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8012052:	2301      	movs	r3, #1
 8012054:	60fb      	str	r3, [r7, #12]
 8012056:	e00b      	b.n	8012070 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8012058:	4a0d      	ldr	r2, [pc, #52]	@ (8012090 <tcp_listen_closed+0x70>)
 801205a:	68fb      	ldr	r3, [r7, #12]
 801205c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	6879      	ldr	r1, [r7, #4]
 8012064:	4618      	mov	r0, r3
 8012066:	f7ff ffb1 	bl	8011fcc <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801206a:	68fb      	ldr	r3, [r7, #12]
 801206c:	3301      	adds	r3, #1
 801206e:	60fb      	str	r3, [r7, #12]
 8012070:	68fb      	ldr	r3, [r7, #12]
 8012072:	2b03      	cmp	r3, #3
 8012074:	d9f0      	bls.n	8012058 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8012076:	bf00      	nop
 8012078:	bf00      	nop
 801207a:	3710      	adds	r7, #16
 801207c:	46bd      	mov	sp, r7
 801207e:	bd80      	pop	{r7, pc}
 8012080:	0801c420 	.word	0x0801c420
 8012084:	0801c4d0 	.word	0x0801c4d0
 8012088:	0801c464 	.word	0x0801c464
 801208c:	0801c4dc 	.word	0x0801c4dc
 8012090:	0801e498 	.word	0x0801e498

08012094 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8012094:	b5b0      	push	{r4, r5, r7, lr}
 8012096:	b088      	sub	sp, #32
 8012098:	af04      	add	r7, sp, #16
 801209a:	6078      	str	r0, [r7, #4]
 801209c:	460b      	mov	r3, r1
 801209e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d106      	bne.n	80120b4 <tcp_close_shutdown+0x20>
 80120a6:	4b63      	ldr	r3, [pc, #396]	@ (8012234 <tcp_close_shutdown+0x1a0>)
 80120a8:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 80120ac:	4962      	ldr	r1, [pc, #392]	@ (8012238 <tcp_close_shutdown+0x1a4>)
 80120ae:	4863      	ldr	r0, [pc, #396]	@ (801223c <tcp_close_shutdown+0x1a8>)
 80120b0:	f008 fbd8 	bl	801a864 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80120b4:	78fb      	ldrb	r3, [r7, #3]
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	d067      	beq.n	801218a <tcp_close_shutdown+0xf6>
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	7d1b      	ldrb	r3, [r3, #20]
 80120be:	2b04      	cmp	r3, #4
 80120c0:	d003      	beq.n	80120ca <tcp_close_shutdown+0x36>
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	7d1b      	ldrb	r3, [r3, #20]
 80120c6:	2b07      	cmp	r3, #7
 80120c8:	d15f      	bne.n	801218a <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d105      	bne.n	80120de <tcp_close_shutdown+0x4a>
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80120d6:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 80120da:	4293      	cmp	r3, r2
 80120dc:	d055      	beq.n	801218a <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	8b5b      	ldrh	r3, [r3, #26]
 80120e2:	f003 0310 	and.w	r3, r3, #16
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d106      	bne.n	80120f8 <tcp_close_shutdown+0x64>
 80120ea:	4b52      	ldr	r3, [pc, #328]	@ (8012234 <tcp_close_shutdown+0x1a0>)
 80120ec:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 80120f0:	4953      	ldr	r1, [pc, #332]	@ (8012240 <tcp_close_shutdown+0x1ac>)
 80120f2:	4852      	ldr	r0, [pc, #328]	@ (801223c <tcp_close_shutdown+0x1a8>)
 80120f4:	f008 fbb6 	bl	801a864 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8012100:	687d      	ldr	r5, [r7, #4]
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	3304      	adds	r3, #4
 8012106:	687a      	ldr	r2, [r7, #4]
 8012108:	8ad2      	ldrh	r2, [r2, #22]
 801210a:	6879      	ldr	r1, [r7, #4]
 801210c:	8b09      	ldrh	r1, [r1, #24]
 801210e:	9102      	str	r1, [sp, #8]
 8012110:	9201      	str	r2, [sp, #4]
 8012112:	9300      	str	r3, [sp, #0]
 8012114:	462b      	mov	r3, r5
 8012116:	4622      	mov	r2, r4
 8012118:	4601      	mov	r1, r0
 801211a:	6878      	ldr	r0, [r7, #4]
 801211c:	f004 fe92 	bl	8016e44 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8012120:	6878      	ldr	r0, [r7, #4]
 8012122:	f001 f8cb 	bl	80132bc <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8012126:	4b47      	ldr	r3, [pc, #284]	@ (8012244 <tcp_close_shutdown+0x1b0>)
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	687a      	ldr	r2, [r7, #4]
 801212c:	429a      	cmp	r2, r3
 801212e:	d105      	bne.n	801213c <tcp_close_shutdown+0xa8>
 8012130:	4b44      	ldr	r3, [pc, #272]	@ (8012244 <tcp_close_shutdown+0x1b0>)
 8012132:	681b      	ldr	r3, [r3, #0]
 8012134:	68db      	ldr	r3, [r3, #12]
 8012136:	4a43      	ldr	r2, [pc, #268]	@ (8012244 <tcp_close_shutdown+0x1b0>)
 8012138:	6013      	str	r3, [r2, #0]
 801213a:	e013      	b.n	8012164 <tcp_close_shutdown+0xd0>
 801213c:	4b41      	ldr	r3, [pc, #260]	@ (8012244 <tcp_close_shutdown+0x1b0>)
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	60fb      	str	r3, [r7, #12]
 8012142:	e00c      	b.n	801215e <tcp_close_shutdown+0xca>
 8012144:	68fb      	ldr	r3, [r7, #12]
 8012146:	68db      	ldr	r3, [r3, #12]
 8012148:	687a      	ldr	r2, [r7, #4]
 801214a:	429a      	cmp	r2, r3
 801214c:	d104      	bne.n	8012158 <tcp_close_shutdown+0xc4>
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	68da      	ldr	r2, [r3, #12]
 8012152:	68fb      	ldr	r3, [r7, #12]
 8012154:	60da      	str	r2, [r3, #12]
 8012156:	e005      	b.n	8012164 <tcp_close_shutdown+0xd0>
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	68db      	ldr	r3, [r3, #12]
 801215c:	60fb      	str	r3, [r7, #12]
 801215e:	68fb      	ldr	r3, [r7, #12]
 8012160:	2b00      	cmp	r3, #0
 8012162:	d1ef      	bne.n	8012144 <tcp_close_shutdown+0xb0>
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	2200      	movs	r2, #0
 8012168:	60da      	str	r2, [r3, #12]
 801216a:	4b37      	ldr	r3, [pc, #220]	@ (8012248 <tcp_close_shutdown+0x1b4>)
 801216c:	2201      	movs	r2, #1
 801216e:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8012170:	4b36      	ldr	r3, [pc, #216]	@ (801224c <tcp_close_shutdown+0x1b8>)
 8012172:	681b      	ldr	r3, [r3, #0]
 8012174:	687a      	ldr	r2, [r7, #4]
 8012176:	429a      	cmp	r2, r3
 8012178:	d102      	bne.n	8012180 <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 801217a:	f003 fd61 	bl	8015c40 <tcp_trigger_input_pcb_close>
 801217e:	e002      	b.n	8012186 <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 8012180:	6878      	ldr	r0, [r7, #4]
 8012182:	f7ff fed5 	bl	8011f30 <tcp_free>
      }
      return ERR_OK;
 8012186:	2300      	movs	r3, #0
 8012188:	e050      	b.n	801222c <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	7d1b      	ldrb	r3, [r3, #20]
 801218e:	2b02      	cmp	r3, #2
 8012190:	d03b      	beq.n	801220a <tcp_close_shutdown+0x176>
 8012192:	2b02      	cmp	r3, #2
 8012194:	dc44      	bgt.n	8012220 <tcp_close_shutdown+0x18c>
 8012196:	2b00      	cmp	r3, #0
 8012198:	d002      	beq.n	80121a0 <tcp_close_shutdown+0x10c>
 801219a:	2b01      	cmp	r3, #1
 801219c:	d02a      	beq.n	80121f4 <tcp_close_shutdown+0x160>
 801219e:	e03f      	b.n	8012220 <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	8adb      	ldrh	r3, [r3, #22]
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d021      	beq.n	80121ec <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80121a8:	4b29      	ldr	r3, [pc, #164]	@ (8012250 <tcp_close_shutdown+0x1bc>)
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	687a      	ldr	r2, [r7, #4]
 80121ae:	429a      	cmp	r2, r3
 80121b0:	d105      	bne.n	80121be <tcp_close_shutdown+0x12a>
 80121b2:	4b27      	ldr	r3, [pc, #156]	@ (8012250 <tcp_close_shutdown+0x1bc>)
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	68db      	ldr	r3, [r3, #12]
 80121b8:	4a25      	ldr	r2, [pc, #148]	@ (8012250 <tcp_close_shutdown+0x1bc>)
 80121ba:	6013      	str	r3, [r2, #0]
 80121bc:	e013      	b.n	80121e6 <tcp_close_shutdown+0x152>
 80121be:	4b24      	ldr	r3, [pc, #144]	@ (8012250 <tcp_close_shutdown+0x1bc>)
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	60bb      	str	r3, [r7, #8]
 80121c4:	e00c      	b.n	80121e0 <tcp_close_shutdown+0x14c>
 80121c6:	68bb      	ldr	r3, [r7, #8]
 80121c8:	68db      	ldr	r3, [r3, #12]
 80121ca:	687a      	ldr	r2, [r7, #4]
 80121cc:	429a      	cmp	r2, r3
 80121ce:	d104      	bne.n	80121da <tcp_close_shutdown+0x146>
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	68da      	ldr	r2, [r3, #12]
 80121d4:	68bb      	ldr	r3, [r7, #8]
 80121d6:	60da      	str	r2, [r3, #12]
 80121d8:	e005      	b.n	80121e6 <tcp_close_shutdown+0x152>
 80121da:	68bb      	ldr	r3, [r7, #8]
 80121dc:	68db      	ldr	r3, [r3, #12]
 80121de:	60bb      	str	r3, [r7, #8]
 80121e0:	68bb      	ldr	r3, [r7, #8]
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d1ef      	bne.n	80121c6 <tcp_close_shutdown+0x132>
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	2200      	movs	r2, #0
 80121ea:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80121ec:	6878      	ldr	r0, [r7, #4]
 80121ee:	f7ff fe9f 	bl	8011f30 <tcp_free>
      break;
 80121f2:	e01a      	b.n	801222a <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 80121f4:	6878      	ldr	r0, [r7, #4]
 80121f6:	f7ff ff13 	bl	8012020 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80121fa:	6879      	ldr	r1, [r7, #4]
 80121fc:	4815      	ldr	r0, [pc, #84]	@ (8012254 <tcp_close_shutdown+0x1c0>)
 80121fe:	f001 f8ad 	bl	801335c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8012202:	6878      	ldr	r0, [r7, #4]
 8012204:	f7ff feb0 	bl	8011f68 <tcp_free_listen>
      break;
 8012208:	e00f      	b.n	801222a <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801220a:	6879      	ldr	r1, [r7, #4]
 801220c:	480d      	ldr	r0, [pc, #52]	@ (8012244 <tcp_close_shutdown+0x1b0>)
 801220e:	f001 f8a5 	bl	801335c <tcp_pcb_remove>
 8012212:	4b0d      	ldr	r3, [pc, #52]	@ (8012248 <tcp_close_shutdown+0x1b4>)
 8012214:	2201      	movs	r2, #1
 8012216:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8012218:	6878      	ldr	r0, [r7, #4]
 801221a:	f7ff fe89 	bl	8011f30 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 801221e:	e004      	b.n	801222a <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 8012220:	6878      	ldr	r0, [r7, #4]
 8012222:	f000 f819 	bl	8012258 <tcp_close_shutdown_fin>
 8012226:	4603      	mov	r3, r0
 8012228:	e000      	b.n	801222c <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 801222a:	2300      	movs	r3, #0
}
 801222c:	4618      	mov	r0, r3
 801222e:	3710      	adds	r7, #16
 8012230:	46bd      	mov	sp, r7
 8012232:	bdb0      	pop	{r4, r5, r7, pc}
 8012234:	0801c420 	.word	0x0801c420
 8012238:	0801c4f4 	.word	0x0801c4f4
 801223c:	0801c464 	.word	0x0801c464
 8012240:	0801c514 	.word	0x0801c514
 8012244:	24014b88 	.word	0x24014b88
 8012248:	24014b90 	.word	0x24014b90
 801224c:	24014bc8 	.word	0x24014bc8
 8012250:	24014b80 	.word	0x24014b80
 8012254:	24014b84 	.word	0x24014b84

08012258 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8012258:	b580      	push	{r7, lr}
 801225a:	b084      	sub	sp, #16
 801225c:	af00      	add	r7, sp, #0
 801225e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	2b00      	cmp	r3, #0
 8012264:	d106      	bne.n	8012274 <tcp_close_shutdown_fin+0x1c>
 8012266:	4b2e      	ldr	r3, [pc, #184]	@ (8012320 <tcp_close_shutdown_fin+0xc8>)
 8012268:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 801226c:	492d      	ldr	r1, [pc, #180]	@ (8012324 <tcp_close_shutdown_fin+0xcc>)
 801226e:	482e      	ldr	r0, [pc, #184]	@ (8012328 <tcp_close_shutdown_fin+0xd0>)
 8012270:	f008 faf8 	bl	801a864 <iprintf>

  switch (pcb->state) {
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	7d1b      	ldrb	r3, [r3, #20]
 8012278:	2b07      	cmp	r3, #7
 801227a:	d020      	beq.n	80122be <tcp_close_shutdown_fin+0x66>
 801227c:	2b07      	cmp	r3, #7
 801227e:	dc2b      	bgt.n	80122d8 <tcp_close_shutdown_fin+0x80>
 8012280:	2b03      	cmp	r3, #3
 8012282:	d002      	beq.n	801228a <tcp_close_shutdown_fin+0x32>
 8012284:	2b04      	cmp	r3, #4
 8012286:	d00d      	beq.n	80122a4 <tcp_close_shutdown_fin+0x4c>
 8012288:	e026      	b.n	80122d8 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801228a:	6878      	ldr	r0, [r7, #4]
 801228c:	f003 fee8 	bl	8016060 <tcp_send_fin>
 8012290:	4603      	mov	r3, r0
 8012292:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8012294:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012298:	2b00      	cmp	r3, #0
 801229a:	d11f      	bne.n	80122dc <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	2205      	movs	r2, #5
 80122a0:	751a      	strb	r2, [r3, #20]
      }
      break;
 80122a2:	e01b      	b.n	80122dc <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80122a4:	6878      	ldr	r0, [r7, #4]
 80122a6:	f003 fedb 	bl	8016060 <tcp_send_fin>
 80122aa:	4603      	mov	r3, r0
 80122ac:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80122ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d114      	bne.n	80122e0 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	2205      	movs	r2, #5
 80122ba:	751a      	strb	r2, [r3, #20]
      }
      break;
 80122bc:	e010      	b.n	80122e0 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80122be:	6878      	ldr	r0, [r7, #4]
 80122c0:	f003 fece 	bl	8016060 <tcp_send_fin>
 80122c4:	4603      	mov	r3, r0
 80122c6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80122c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d109      	bne.n	80122e4 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	2209      	movs	r2, #9
 80122d4:	751a      	strb	r2, [r3, #20]
      }
      break;
 80122d6:	e005      	b.n	80122e4 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80122d8:	2300      	movs	r3, #0
 80122da:	e01c      	b.n	8012316 <tcp_close_shutdown_fin+0xbe>
      break;
 80122dc:	bf00      	nop
 80122de:	e002      	b.n	80122e6 <tcp_close_shutdown_fin+0x8e>
      break;
 80122e0:	bf00      	nop
 80122e2:	e000      	b.n	80122e6 <tcp_close_shutdown_fin+0x8e>
      break;
 80122e4:	bf00      	nop
  }

  if (err == ERR_OK) {
 80122e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d103      	bne.n	80122f6 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80122ee:	6878      	ldr	r0, [r7, #4]
 80122f0:	f003 fff4 	bl	80162dc <tcp_output>
 80122f4:	e00d      	b.n	8012312 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 80122f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80122fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80122fe:	d108      	bne.n	8012312 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	8b5b      	ldrh	r3, [r3, #26]
 8012304:	f043 0308 	orr.w	r3, r3, #8
 8012308:	b29a      	uxth	r2, r3
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801230e:	2300      	movs	r3, #0
 8012310:	e001      	b.n	8012316 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8012312:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012316:	4618      	mov	r0, r3
 8012318:	3710      	adds	r7, #16
 801231a:	46bd      	mov	sp, r7
 801231c:	bd80      	pop	{r7, pc}
 801231e:	bf00      	nop
 8012320:	0801c420 	.word	0x0801c420
 8012324:	0801c4d0 	.word	0x0801c4d0
 8012328:	0801c464 	.word	0x0801c464

0801232c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 801232c:	b580      	push	{r7, lr}
 801232e:	b082      	sub	sp, #8
 8012330:	af00      	add	r7, sp, #0
 8012332:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	2b00      	cmp	r3, #0
 8012338:	d109      	bne.n	801234e <tcp_close+0x22>
 801233a:	4b0f      	ldr	r3, [pc, #60]	@ (8012378 <tcp_close+0x4c>)
 801233c:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8012340:	490e      	ldr	r1, [pc, #56]	@ (801237c <tcp_close+0x50>)
 8012342:	480f      	ldr	r0, [pc, #60]	@ (8012380 <tcp_close+0x54>)
 8012344:	f008 fa8e 	bl	801a864 <iprintf>
 8012348:	f06f 030f 	mvn.w	r3, #15
 801234c:	e00f      	b.n	801236e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	7d1b      	ldrb	r3, [r3, #20]
 8012352:	2b01      	cmp	r3, #1
 8012354:	d006      	beq.n	8012364 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	8b5b      	ldrh	r3, [r3, #26]
 801235a:	f043 0310 	orr.w	r3, r3, #16
 801235e:	b29a      	uxth	r2, r3
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8012364:	2101      	movs	r1, #1
 8012366:	6878      	ldr	r0, [r7, #4]
 8012368:	f7ff fe94 	bl	8012094 <tcp_close_shutdown>
 801236c:	4603      	mov	r3, r0
}
 801236e:	4618      	mov	r0, r3
 8012370:	3708      	adds	r7, #8
 8012372:	46bd      	mov	sp, r7
 8012374:	bd80      	pop	{r7, pc}
 8012376:	bf00      	nop
 8012378:	0801c420 	.word	0x0801c420
 801237c:	0801c530 	.word	0x0801c530
 8012380:	0801c464 	.word	0x0801c464

08012384 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8012384:	b580      	push	{r7, lr}
 8012386:	b08e      	sub	sp, #56	@ 0x38
 8012388:	af04      	add	r7, sp, #16
 801238a:	6078      	str	r0, [r7, #4]
 801238c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	2b00      	cmp	r3, #0
 8012392:	d107      	bne.n	80123a4 <tcp_abandon+0x20>
 8012394:	4b52      	ldr	r3, [pc, #328]	@ (80124e0 <tcp_abandon+0x15c>)
 8012396:	f240 223d 	movw	r2, #573	@ 0x23d
 801239a:	4952      	ldr	r1, [pc, #328]	@ (80124e4 <tcp_abandon+0x160>)
 801239c:	4852      	ldr	r0, [pc, #328]	@ (80124e8 <tcp_abandon+0x164>)
 801239e:	f008 fa61 	bl	801a864 <iprintf>
 80123a2:	e099      	b.n	80124d8 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	7d1b      	ldrb	r3, [r3, #20]
 80123a8:	2b01      	cmp	r3, #1
 80123aa:	d106      	bne.n	80123ba <tcp_abandon+0x36>
 80123ac:	4b4c      	ldr	r3, [pc, #304]	@ (80124e0 <tcp_abandon+0x15c>)
 80123ae:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80123b2:	494e      	ldr	r1, [pc, #312]	@ (80124ec <tcp_abandon+0x168>)
 80123b4:	484c      	ldr	r0, [pc, #304]	@ (80124e8 <tcp_abandon+0x164>)
 80123b6:	f008 fa55 	bl	801a864 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	7d1b      	ldrb	r3, [r3, #20]
 80123be:	2b0a      	cmp	r3, #10
 80123c0:	d107      	bne.n	80123d2 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 80123c2:	6879      	ldr	r1, [r7, #4]
 80123c4:	484a      	ldr	r0, [pc, #296]	@ (80124f0 <tcp_abandon+0x16c>)
 80123c6:	f000 ffc9 	bl	801335c <tcp_pcb_remove>
    tcp_free(pcb);
 80123ca:	6878      	ldr	r0, [r7, #4]
 80123cc:	f7ff fdb0 	bl	8011f30 <tcp_free>
 80123d0:	e082      	b.n	80124d8 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 80123d2:	2300      	movs	r3, #0
 80123d4:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 80123d6:	2300      	movs	r3, #0
 80123d8:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80123de:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123e4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80123ec:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	691b      	ldr	r3, [r3, #16]
 80123f2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	7d1b      	ldrb	r3, [r3, #20]
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d126      	bne.n	801244a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	8adb      	ldrh	r3, [r3, #22]
 8012400:	2b00      	cmp	r3, #0
 8012402:	d02e      	beq.n	8012462 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8012404:	4b3b      	ldr	r3, [pc, #236]	@ (80124f4 <tcp_abandon+0x170>)
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	687a      	ldr	r2, [r7, #4]
 801240a:	429a      	cmp	r2, r3
 801240c:	d105      	bne.n	801241a <tcp_abandon+0x96>
 801240e:	4b39      	ldr	r3, [pc, #228]	@ (80124f4 <tcp_abandon+0x170>)
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	68db      	ldr	r3, [r3, #12]
 8012414:	4a37      	ldr	r2, [pc, #220]	@ (80124f4 <tcp_abandon+0x170>)
 8012416:	6013      	str	r3, [r2, #0]
 8012418:	e013      	b.n	8012442 <tcp_abandon+0xbe>
 801241a:	4b36      	ldr	r3, [pc, #216]	@ (80124f4 <tcp_abandon+0x170>)
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	61fb      	str	r3, [r7, #28]
 8012420:	e00c      	b.n	801243c <tcp_abandon+0xb8>
 8012422:	69fb      	ldr	r3, [r7, #28]
 8012424:	68db      	ldr	r3, [r3, #12]
 8012426:	687a      	ldr	r2, [r7, #4]
 8012428:	429a      	cmp	r2, r3
 801242a:	d104      	bne.n	8012436 <tcp_abandon+0xb2>
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	68da      	ldr	r2, [r3, #12]
 8012430:	69fb      	ldr	r3, [r7, #28]
 8012432:	60da      	str	r2, [r3, #12]
 8012434:	e005      	b.n	8012442 <tcp_abandon+0xbe>
 8012436:	69fb      	ldr	r3, [r7, #28]
 8012438:	68db      	ldr	r3, [r3, #12]
 801243a:	61fb      	str	r3, [r7, #28]
 801243c:	69fb      	ldr	r3, [r7, #28]
 801243e:	2b00      	cmp	r3, #0
 8012440:	d1ef      	bne.n	8012422 <tcp_abandon+0x9e>
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	2200      	movs	r2, #0
 8012446:	60da      	str	r2, [r3, #12]
 8012448:	e00b      	b.n	8012462 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 801244a:	683b      	ldr	r3, [r7, #0]
 801244c:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	8adb      	ldrh	r3, [r3, #22]
 8012452:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8012454:	6879      	ldr	r1, [r7, #4]
 8012456:	4828      	ldr	r0, [pc, #160]	@ (80124f8 <tcp_abandon+0x174>)
 8012458:	f000 ff80 	bl	801335c <tcp_pcb_remove>
 801245c:	4b27      	ldr	r3, [pc, #156]	@ (80124fc <tcp_abandon+0x178>)
 801245e:	2201      	movs	r2, #1
 8012460:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012466:	2b00      	cmp	r3, #0
 8012468:	d004      	beq.n	8012474 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801246e:	4618      	mov	r0, r3
 8012470:	f000 fd22 	bl	8012eb8 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012478:	2b00      	cmp	r3, #0
 801247a:	d004      	beq.n	8012486 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012480:	4618      	mov	r0, r3
 8012482:	f000 fd19 	bl	8012eb8 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801248a:	2b00      	cmp	r3, #0
 801248c:	d004      	beq.n	8012498 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012492:	4618      	mov	r0, r3
 8012494:	f000 fd10 	bl	8012eb8 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8012498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801249a:	2b00      	cmp	r3, #0
 801249c:	d00e      	beq.n	80124bc <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801249e:	6879      	ldr	r1, [r7, #4]
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	3304      	adds	r3, #4
 80124a4:	687a      	ldr	r2, [r7, #4]
 80124a6:	8b12      	ldrh	r2, [r2, #24]
 80124a8:	9202      	str	r2, [sp, #8]
 80124aa:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80124ac:	9201      	str	r2, [sp, #4]
 80124ae:	9300      	str	r3, [sp, #0]
 80124b0:	460b      	mov	r3, r1
 80124b2:	697a      	ldr	r2, [r7, #20]
 80124b4:	69b9      	ldr	r1, [r7, #24]
 80124b6:	6878      	ldr	r0, [r7, #4]
 80124b8:	f004 fcc4 	bl	8016e44 <tcp_rst>
    }
    last_state = pcb->state;
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	7d1b      	ldrb	r3, [r3, #20]
 80124c0:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 80124c2:	6878      	ldr	r0, [r7, #4]
 80124c4:	f7ff fd34 	bl	8011f30 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80124c8:	693b      	ldr	r3, [r7, #16]
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d004      	beq.n	80124d8 <tcp_abandon+0x154>
 80124ce:	693b      	ldr	r3, [r7, #16]
 80124d0:	f06f 010c 	mvn.w	r1, #12
 80124d4:	68f8      	ldr	r0, [r7, #12]
 80124d6:	4798      	blx	r3
  }
}
 80124d8:	3728      	adds	r7, #40	@ 0x28
 80124da:	46bd      	mov	sp, r7
 80124dc:	bd80      	pop	{r7, pc}
 80124de:	bf00      	nop
 80124e0:	0801c420 	.word	0x0801c420
 80124e4:	0801c564 	.word	0x0801c564
 80124e8:	0801c464 	.word	0x0801c464
 80124ec:	0801c580 	.word	0x0801c580
 80124f0:	24014b8c 	.word	0x24014b8c
 80124f4:	24014b80 	.word	0x24014b80
 80124f8:	24014b88 	.word	0x24014b88
 80124fc:	24014b90 	.word	0x24014b90

08012500 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8012500:	b580      	push	{r7, lr}
 8012502:	b082      	sub	sp, #8
 8012504:	af00      	add	r7, sp, #0
 8012506:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8012508:	2101      	movs	r1, #1
 801250a:	6878      	ldr	r0, [r7, #4]
 801250c:	f7ff ff3a 	bl	8012384 <tcp_abandon>
}
 8012510:	bf00      	nop
 8012512:	3708      	adds	r7, #8
 8012514:	46bd      	mov	sp, r7
 8012516:	bd80      	pop	{r7, pc}

08012518 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8012518:	b580      	push	{r7, lr}
 801251a:	b084      	sub	sp, #16
 801251c:	af00      	add	r7, sp, #0
 801251e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	2b00      	cmp	r3, #0
 8012524:	d106      	bne.n	8012534 <tcp_update_rcv_ann_wnd+0x1c>
 8012526:	4b25      	ldr	r3, [pc, #148]	@ (80125bc <tcp_update_rcv_ann_wnd+0xa4>)
 8012528:	f240 32a6 	movw	r2, #934	@ 0x3a6
 801252c:	4924      	ldr	r1, [pc, #144]	@ (80125c0 <tcp_update_rcv_ann_wnd+0xa8>)
 801252e:	4825      	ldr	r0, [pc, #148]	@ (80125c4 <tcp_update_rcv_ann_wnd+0xac>)
 8012530:	f008 f998 	bl	801a864 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012538:	687a      	ldr	r2, [r7, #4]
 801253a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 801253c:	4413      	add	r3, r2
 801253e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012544:	687a      	ldr	r2, [r7, #4]
 8012546:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8012548:	f640 3168 	movw	r1, #2920	@ 0xb68
 801254c:	428a      	cmp	r2, r1
 801254e:	bf28      	it	cs
 8012550:	460a      	movcs	r2, r1
 8012552:	b292      	uxth	r2, r2
 8012554:	4413      	add	r3, r2
 8012556:	68fa      	ldr	r2, [r7, #12]
 8012558:	1ad3      	subs	r3, r2, r3
 801255a:	2b00      	cmp	r3, #0
 801255c:	db08      	blt.n	8012570 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801256a:	68fa      	ldr	r2, [r7, #12]
 801256c:	1ad3      	subs	r3, r2, r3
 801256e:	e020      	b.n	80125b2 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012578:	1ad3      	subs	r3, r2, r3
 801257a:	2b00      	cmp	r3, #0
 801257c:	dd03      	ble.n	8012586 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	2200      	movs	r2, #0
 8012582:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8012584:	e014      	b.n	80125b0 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801258e:	1ad3      	subs	r3, r2, r3
 8012590:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8012592:	68bb      	ldr	r3, [r7, #8]
 8012594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012598:	d306      	bcc.n	80125a8 <tcp_update_rcv_ann_wnd+0x90>
 801259a:	4b08      	ldr	r3, [pc, #32]	@ (80125bc <tcp_update_rcv_ann_wnd+0xa4>)
 801259c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 80125a0:	4909      	ldr	r1, [pc, #36]	@ (80125c8 <tcp_update_rcv_ann_wnd+0xb0>)
 80125a2:	4808      	ldr	r0, [pc, #32]	@ (80125c4 <tcp_update_rcv_ann_wnd+0xac>)
 80125a4:	f008 f95e 	bl	801a864 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80125a8:	68bb      	ldr	r3, [r7, #8]
 80125aa:	b29a      	uxth	r2, r3
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 80125b0:	2300      	movs	r3, #0
  }
}
 80125b2:	4618      	mov	r0, r3
 80125b4:	3710      	adds	r7, #16
 80125b6:	46bd      	mov	sp, r7
 80125b8:	bd80      	pop	{r7, pc}
 80125ba:	bf00      	nop
 80125bc:	0801c420 	.word	0x0801c420
 80125c0:	0801c67c 	.word	0x0801c67c
 80125c4:	0801c464 	.word	0x0801c464
 80125c8:	0801c6a0 	.word	0x0801c6a0

080125cc <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80125cc:	b580      	push	{r7, lr}
 80125ce:	b084      	sub	sp, #16
 80125d0:	af00      	add	r7, sp, #0
 80125d2:	6078      	str	r0, [r7, #4]
 80125d4:	460b      	mov	r3, r1
 80125d6:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d107      	bne.n	80125ee <tcp_recved+0x22>
 80125de:	4b20      	ldr	r3, [pc, #128]	@ (8012660 <tcp_recved+0x94>)
 80125e0:	f240 32cf 	movw	r2, #975	@ 0x3cf
 80125e4:	491f      	ldr	r1, [pc, #124]	@ (8012664 <tcp_recved+0x98>)
 80125e6:	4820      	ldr	r0, [pc, #128]	@ (8012668 <tcp_recved+0x9c>)
 80125e8:	f008 f93c 	bl	801a864 <iprintf>
 80125ec:	e034      	b.n	8012658 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	7d1b      	ldrb	r3, [r3, #20]
 80125f2:	2b01      	cmp	r3, #1
 80125f4:	d106      	bne.n	8012604 <tcp_recved+0x38>
 80125f6:	4b1a      	ldr	r3, [pc, #104]	@ (8012660 <tcp_recved+0x94>)
 80125f8:	f240 32d2 	movw	r2, #978	@ 0x3d2
 80125fc:	491b      	ldr	r1, [pc, #108]	@ (801266c <tcp_recved+0xa0>)
 80125fe:	481a      	ldr	r0, [pc, #104]	@ (8012668 <tcp_recved+0x9c>)
 8012600:	f008 f930 	bl	801a864 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8012608:	887b      	ldrh	r3, [r7, #2]
 801260a:	4413      	add	r3, r2
 801260c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801260e:	89fb      	ldrh	r3, [r7, #14]
 8012610:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8012614:	4293      	cmp	r3, r2
 8012616:	d804      	bhi.n	8012622 <tcp_recved+0x56>
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801261c:	89fa      	ldrh	r2, [r7, #14]
 801261e:	429a      	cmp	r2, r3
 8012620:	d204      	bcs.n	801262c <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8012628:	851a      	strh	r2, [r3, #40]	@ 0x28
 801262a:	e002      	b.n	8012632 <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	89fa      	ldrh	r2, [r7, #14]
 8012630:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8012632:	6878      	ldr	r0, [r7, #4]
 8012634:	f7ff ff70 	bl	8012518 <tcp_update_rcv_ann_wnd>
 8012638:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801263a:	68bb      	ldr	r3, [r7, #8]
 801263c:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8012640:	4293      	cmp	r3, r2
 8012642:	d909      	bls.n	8012658 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	8b5b      	ldrh	r3, [r3, #26]
 8012648:	f043 0302 	orr.w	r3, r3, #2
 801264c:	b29a      	uxth	r2, r3
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012652:	6878      	ldr	r0, [r7, #4]
 8012654:	f003 fe42 	bl	80162dc <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8012658:	3710      	adds	r7, #16
 801265a:	46bd      	mov	sp, r7
 801265c:	bd80      	pop	{r7, pc}
 801265e:	bf00      	nop
 8012660:	0801c420 	.word	0x0801c420
 8012664:	0801c6bc 	.word	0x0801c6bc
 8012668:	0801c464 	.word	0x0801c464
 801266c:	0801c6d4 	.word	0x0801c6d4

08012670 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8012670:	b5b0      	push	{r4, r5, r7, lr}
 8012672:	b090      	sub	sp, #64	@ 0x40
 8012674:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8012676:	2300      	movs	r3, #0
 8012678:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 801267c:	4b95      	ldr	r3, [pc, #596]	@ (80128d4 <tcp_slowtmr+0x264>)
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	3301      	adds	r3, #1
 8012682:	4a94      	ldr	r2, [pc, #592]	@ (80128d4 <tcp_slowtmr+0x264>)
 8012684:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8012686:	4b94      	ldr	r3, [pc, #592]	@ (80128d8 <tcp_slowtmr+0x268>)
 8012688:	781b      	ldrb	r3, [r3, #0]
 801268a:	3301      	adds	r3, #1
 801268c:	b2da      	uxtb	r2, r3
 801268e:	4b92      	ldr	r3, [pc, #584]	@ (80128d8 <tcp_slowtmr+0x268>)
 8012690:	701a      	strb	r2, [r3, #0]
 8012692:	e000      	b.n	8012696 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8012694:	bf00      	nop
  prev = NULL;
 8012696:	2300      	movs	r3, #0
 8012698:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 801269a:	4b90      	ldr	r3, [pc, #576]	@ (80128dc <tcp_slowtmr+0x26c>)
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80126a0:	e29d      	b.n	8012bde <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80126a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126a4:	7d1b      	ldrb	r3, [r3, #20]
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	d106      	bne.n	80126b8 <tcp_slowtmr+0x48>
 80126aa:	4b8d      	ldr	r3, [pc, #564]	@ (80128e0 <tcp_slowtmr+0x270>)
 80126ac:	f240 42be 	movw	r2, #1214	@ 0x4be
 80126b0:	498c      	ldr	r1, [pc, #560]	@ (80128e4 <tcp_slowtmr+0x274>)
 80126b2:	488d      	ldr	r0, [pc, #564]	@ (80128e8 <tcp_slowtmr+0x278>)
 80126b4:	f008 f8d6 	bl	801a864 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80126b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126ba:	7d1b      	ldrb	r3, [r3, #20]
 80126bc:	2b01      	cmp	r3, #1
 80126be:	d106      	bne.n	80126ce <tcp_slowtmr+0x5e>
 80126c0:	4b87      	ldr	r3, [pc, #540]	@ (80128e0 <tcp_slowtmr+0x270>)
 80126c2:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 80126c6:	4989      	ldr	r1, [pc, #548]	@ (80128ec <tcp_slowtmr+0x27c>)
 80126c8:	4887      	ldr	r0, [pc, #540]	@ (80128e8 <tcp_slowtmr+0x278>)
 80126ca:	f008 f8cb 	bl	801a864 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80126ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126d0:	7d1b      	ldrb	r3, [r3, #20]
 80126d2:	2b0a      	cmp	r3, #10
 80126d4:	d106      	bne.n	80126e4 <tcp_slowtmr+0x74>
 80126d6:	4b82      	ldr	r3, [pc, #520]	@ (80128e0 <tcp_slowtmr+0x270>)
 80126d8:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 80126dc:	4984      	ldr	r1, [pc, #528]	@ (80128f0 <tcp_slowtmr+0x280>)
 80126de:	4882      	ldr	r0, [pc, #520]	@ (80128e8 <tcp_slowtmr+0x278>)
 80126e0:	f008 f8c0 	bl	801a864 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80126e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126e6:	7f9a      	ldrb	r2, [r3, #30]
 80126e8:	4b7b      	ldr	r3, [pc, #492]	@ (80128d8 <tcp_slowtmr+0x268>)
 80126ea:	781b      	ldrb	r3, [r3, #0]
 80126ec:	429a      	cmp	r2, r3
 80126ee:	d105      	bne.n	80126fc <tcp_slowtmr+0x8c>
      prev = pcb;
 80126f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126f2:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80126f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126f6:	68db      	ldr	r3, [r3, #12]
 80126f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 80126fa:	e270      	b.n	8012bde <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 80126fc:	4b76      	ldr	r3, [pc, #472]	@ (80128d8 <tcp_slowtmr+0x268>)
 80126fe:	781a      	ldrb	r2, [r3, #0]
 8012700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012702:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8012704:	2300      	movs	r3, #0
 8012706:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 801270a:	2300      	movs	r3, #0
 801270c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8012710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012712:	7d1b      	ldrb	r3, [r3, #20]
 8012714:	2b02      	cmp	r3, #2
 8012716:	d10a      	bne.n	801272e <tcp_slowtmr+0xbe>
 8012718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801271a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801271e:	2b05      	cmp	r3, #5
 8012720:	d905      	bls.n	801272e <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8012722:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012726:	3301      	adds	r3, #1
 8012728:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801272c:	e11e      	b.n	801296c <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801272e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012730:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012734:	2b0b      	cmp	r3, #11
 8012736:	d905      	bls.n	8012744 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8012738:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801273c:	3301      	adds	r3, #1
 801273e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012742:	e113      	b.n	801296c <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8012744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012746:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801274a:	2b00      	cmp	r3, #0
 801274c:	d075      	beq.n	801283a <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801274e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012752:	2b00      	cmp	r3, #0
 8012754:	d006      	beq.n	8012764 <tcp_slowtmr+0xf4>
 8012756:	4b62      	ldr	r3, [pc, #392]	@ (80128e0 <tcp_slowtmr+0x270>)
 8012758:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 801275c:	4965      	ldr	r1, [pc, #404]	@ (80128f4 <tcp_slowtmr+0x284>)
 801275e:	4862      	ldr	r0, [pc, #392]	@ (80128e8 <tcp_slowtmr+0x278>)
 8012760:	f008 f880 	bl	801a864 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8012764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012766:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012768:	2b00      	cmp	r3, #0
 801276a:	d106      	bne.n	801277a <tcp_slowtmr+0x10a>
 801276c:	4b5c      	ldr	r3, [pc, #368]	@ (80128e0 <tcp_slowtmr+0x270>)
 801276e:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 8012772:	4961      	ldr	r1, [pc, #388]	@ (80128f8 <tcp_slowtmr+0x288>)
 8012774:	485c      	ldr	r0, [pc, #368]	@ (80128e8 <tcp_slowtmr+0x278>)
 8012776:	f008 f875 	bl	801a864 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801277a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801277c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8012780:	2b0b      	cmp	r3, #11
 8012782:	d905      	bls.n	8012790 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8012784:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012788:	3301      	adds	r3, #1
 801278a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801278e:	e0ed      	b.n	801296c <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8012790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012792:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8012796:	3b01      	subs	r3, #1
 8012798:	4a58      	ldr	r2, [pc, #352]	@ (80128fc <tcp_slowtmr+0x28c>)
 801279a:	5cd3      	ldrb	r3, [r2, r3]
 801279c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 801279e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127a0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80127a4:	7c7a      	ldrb	r2, [r7, #17]
 80127a6:	429a      	cmp	r2, r3
 80127a8:	d907      	bls.n	80127ba <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 80127aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127ac:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80127b0:	3301      	adds	r3, #1
 80127b2:	b2da      	uxtb	r2, r3
 80127b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127b6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 80127ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127bc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80127c0:	7c7a      	ldrb	r2, [r7, #17]
 80127c2:	429a      	cmp	r2, r3
 80127c4:	f200 80d2 	bhi.w	801296c <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 80127c8:	2301      	movs	r3, #1
 80127ca:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 80127cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127ce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d108      	bne.n	80127e8 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80127d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80127d8:	f004 fc28 	bl	801702c <tcp_zero_window_probe>
 80127dc:	4603      	mov	r3, r0
 80127de:	2b00      	cmp	r3, #0
 80127e0:	d014      	beq.n	801280c <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 80127e2:	2300      	movs	r3, #0
 80127e4:	623b      	str	r3, [r7, #32]
 80127e6:	e011      	b.n	801280c <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80127e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80127ee:	4619      	mov	r1, r3
 80127f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80127f2:	f003 faed 	bl	8015dd0 <tcp_split_unsent_seg>
 80127f6:	4603      	mov	r3, r0
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d107      	bne.n	801280c <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 80127fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80127fe:	f003 fd6d 	bl	80162dc <tcp_output>
 8012802:	4603      	mov	r3, r0
 8012804:	2b00      	cmp	r3, #0
 8012806:	d101      	bne.n	801280c <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8012808:	2300      	movs	r3, #0
 801280a:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 801280c:	6a3b      	ldr	r3, [r7, #32]
 801280e:	2b00      	cmp	r3, #0
 8012810:	f000 80ac 	beq.w	801296c <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8012814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012816:	2200      	movs	r2, #0
 8012818:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801281c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801281e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8012822:	2b06      	cmp	r3, #6
 8012824:	f200 80a2 	bhi.w	801296c <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8012828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801282a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801282e:	3301      	adds	r3, #1
 8012830:	b2da      	uxtb	r2, r3
 8012832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012834:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8012838:	e098      	b.n	801296c <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801283a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801283c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8012840:	2b00      	cmp	r3, #0
 8012842:	db0f      	blt.n	8012864 <tcp_slowtmr+0x1f4>
 8012844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012846:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801284a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 801284e:	4293      	cmp	r3, r2
 8012850:	d008      	beq.n	8012864 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8012852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012854:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8012858:	b29b      	uxth	r3, r3
 801285a:	3301      	adds	r3, #1
 801285c:	b29b      	uxth	r3, r3
 801285e:	b21a      	sxth	r2, r3
 8012860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012862:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8012864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012866:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 801286a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801286c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8012870:	429a      	cmp	r2, r3
 8012872:	db7b      	blt.n	801296c <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8012874:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012876:	f004 f825 	bl	80168c4 <tcp_rexmit_rto_prepare>
 801287a:	4603      	mov	r3, r0
 801287c:	2b00      	cmp	r3, #0
 801287e:	d007      	beq.n	8012890 <tcp_slowtmr+0x220>
 8012880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012884:	2b00      	cmp	r3, #0
 8012886:	d171      	bne.n	801296c <tcp_slowtmr+0x2fc>
 8012888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801288a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801288c:	2b00      	cmp	r3, #0
 801288e:	d06d      	beq.n	801296c <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8012890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012892:	7d1b      	ldrb	r3, [r3, #20]
 8012894:	2b02      	cmp	r3, #2
 8012896:	d03a      	beq.n	801290e <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8012898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801289a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801289e:	2b0c      	cmp	r3, #12
 80128a0:	bf28      	it	cs
 80128a2:	230c      	movcs	r3, #12
 80128a4:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80128a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80128a8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80128ac:	10db      	asrs	r3, r3, #3
 80128ae:	b21b      	sxth	r3, r3
 80128b0:	461a      	mov	r2, r3
 80128b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80128b4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80128b8:	4413      	add	r3, r2
 80128ba:	7efa      	ldrb	r2, [r7, #27]
 80128bc:	4910      	ldr	r1, [pc, #64]	@ (8012900 <tcp_slowtmr+0x290>)
 80128be:	5c8a      	ldrb	r2, [r1, r2]
 80128c0:	4093      	lsls	r3, r2
 80128c2:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80128c4:	697b      	ldr	r3, [r7, #20]
 80128c6:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 80128ca:	4293      	cmp	r3, r2
 80128cc:	dc1a      	bgt.n	8012904 <tcp_slowtmr+0x294>
 80128ce:	697b      	ldr	r3, [r7, #20]
 80128d0:	b21a      	sxth	r2, r3
 80128d2:	e019      	b.n	8012908 <tcp_slowtmr+0x298>
 80128d4:	24014b7c 	.word	0x24014b7c
 80128d8:	24014b92 	.word	0x24014b92
 80128dc:	24014b88 	.word	0x24014b88
 80128e0:	0801c420 	.word	0x0801c420
 80128e4:	0801c764 	.word	0x0801c764
 80128e8:	0801c464 	.word	0x0801c464
 80128ec:	0801c790 	.word	0x0801c790
 80128f0:	0801c7bc 	.word	0x0801c7bc
 80128f4:	0801c7ec 	.word	0x0801c7ec
 80128f8:	0801c820 	.word	0x0801c820
 80128fc:	0801e490 	.word	0x0801e490
 8012900:	0801e480 	.word	0x0801e480
 8012904:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8012908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801290a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 801290e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012910:	2200      	movs	r2, #0
 8012912:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8012914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012916:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801291a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801291c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8012920:	4293      	cmp	r3, r2
 8012922:	bf28      	it	cs
 8012924:	4613      	movcs	r3, r2
 8012926:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8012928:	8a7b      	ldrh	r3, [r7, #18]
 801292a:	085b      	lsrs	r3, r3, #1
 801292c:	b29a      	uxth	r2, r3
 801292e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012930:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8012934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012936:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801293a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801293c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801293e:	005b      	lsls	r3, r3, #1
 8012940:	b29b      	uxth	r3, r3
 8012942:	429a      	cmp	r2, r3
 8012944:	d206      	bcs.n	8012954 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8012946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012948:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801294a:	005b      	lsls	r3, r3, #1
 801294c:	b29a      	uxth	r2, r3
 801294e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012950:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8012954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012956:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8012958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801295a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 801295e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012960:	2200      	movs	r2, #0
 8012962:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8012966:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012968:	f004 f81c 	bl	80169a4 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 801296c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801296e:	7d1b      	ldrb	r3, [r3, #20]
 8012970:	2b06      	cmp	r3, #6
 8012972:	d111      	bne.n	8012998 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8012974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012976:	8b5b      	ldrh	r3, [r3, #26]
 8012978:	f003 0310 	and.w	r3, r3, #16
 801297c:	2b00      	cmp	r3, #0
 801297e:	d00b      	beq.n	8012998 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012980:	4b9c      	ldr	r3, [pc, #624]	@ (8012bf4 <tcp_slowtmr+0x584>)
 8012982:	681a      	ldr	r2, [r3, #0]
 8012984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012986:	6a1b      	ldr	r3, [r3, #32]
 8012988:	1ad3      	subs	r3, r2, r3
 801298a:	2b28      	cmp	r3, #40	@ 0x28
 801298c:	d904      	bls.n	8012998 <tcp_slowtmr+0x328>
          ++pcb_remove;
 801298e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012992:	3301      	adds	r3, #1
 8012994:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801299a:	7a5b      	ldrb	r3, [r3, #9]
 801299c:	f003 0308 	and.w	r3, r3, #8
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	d04a      	beq.n	8012a3a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 80129a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129a6:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80129a8:	2b04      	cmp	r3, #4
 80129aa:	d003      	beq.n	80129b4 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 80129ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129ae:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80129b0:	2b07      	cmp	r3, #7
 80129b2:	d142      	bne.n	8012a3a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80129b4:	4b8f      	ldr	r3, [pc, #572]	@ (8012bf4 <tcp_slowtmr+0x584>)
 80129b6:	681a      	ldr	r2, [r3, #0]
 80129b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129ba:	6a1b      	ldr	r3, [r3, #32]
 80129bc:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80129be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129c0:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80129c4:	4b8c      	ldr	r3, [pc, #560]	@ (8012bf8 <tcp_slowtmr+0x588>)
 80129c6:	440b      	add	r3, r1
 80129c8:	498c      	ldr	r1, [pc, #560]	@ (8012bfc <tcp_slowtmr+0x58c>)
 80129ca:	fba1 1303 	umull	r1, r3, r1, r3
 80129ce:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80129d0:	429a      	cmp	r2, r3
 80129d2:	d90a      	bls.n	80129ea <tcp_slowtmr+0x37a>
        ++pcb_remove;
 80129d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80129d8:	3301      	adds	r3, #1
 80129da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 80129de:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80129e2:	3301      	adds	r3, #1
 80129e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80129e8:	e027      	b.n	8012a3a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80129ea:	4b82      	ldr	r3, [pc, #520]	@ (8012bf4 <tcp_slowtmr+0x584>)
 80129ec:	681a      	ldr	r2, [r3, #0]
 80129ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129f0:	6a1b      	ldr	r3, [r3, #32]
 80129f2:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80129f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129f6:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80129fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129fc:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8012a00:	4618      	mov	r0, r3
 8012a02:	4b7f      	ldr	r3, [pc, #508]	@ (8012c00 <tcp_slowtmr+0x590>)
 8012a04:	fb00 f303 	mul.w	r3, r0, r3
 8012a08:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8012a0a:	497c      	ldr	r1, [pc, #496]	@ (8012bfc <tcp_slowtmr+0x58c>)
 8012a0c:	fba1 1303 	umull	r1, r3, r1, r3
 8012a10:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012a12:	429a      	cmp	r2, r3
 8012a14:	d911      	bls.n	8012a3a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8012a16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012a18:	f004 fac8 	bl	8016fac <tcp_keepalive>
 8012a1c:	4603      	mov	r3, r0
 8012a1e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8012a22:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d107      	bne.n	8012a3a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8012a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a2c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8012a30:	3301      	adds	r3, #1
 8012a32:	b2da      	uxtb	r2, r3
 8012a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a36:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8012a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d011      	beq.n	8012a66 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8012a42:	4b6c      	ldr	r3, [pc, #432]	@ (8012bf4 <tcp_slowtmr+0x584>)
 8012a44:	681a      	ldr	r2, [r3, #0]
 8012a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a48:	6a1b      	ldr	r3, [r3, #32]
 8012a4a:	1ad2      	subs	r2, r2, r3
 8012a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a4e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8012a52:	4619      	mov	r1, r3
 8012a54:	460b      	mov	r3, r1
 8012a56:	005b      	lsls	r3, r3, #1
 8012a58:	440b      	add	r3, r1
 8012a5a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8012a5c:	429a      	cmp	r2, r3
 8012a5e:	d302      	bcc.n	8012a66 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8012a60:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012a62:	f000 fddf 	bl	8013624 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8012a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a68:	7d1b      	ldrb	r3, [r3, #20]
 8012a6a:	2b03      	cmp	r3, #3
 8012a6c:	d10b      	bne.n	8012a86 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012a6e:	4b61      	ldr	r3, [pc, #388]	@ (8012bf4 <tcp_slowtmr+0x584>)
 8012a70:	681a      	ldr	r2, [r3, #0]
 8012a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a74:	6a1b      	ldr	r3, [r3, #32]
 8012a76:	1ad3      	subs	r3, r2, r3
 8012a78:	2b28      	cmp	r3, #40	@ 0x28
 8012a7a:	d904      	bls.n	8012a86 <tcp_slowtmr+0x416>
        ++pcb_remove;
 8012a7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012a80:	3301      	adds	r3, #1
 8012a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8012a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a88:	7d1b      	ldrb	r3, [r3, #20]
 8012a8a:	2b09      	cmp	r3, #9
 8012a8c:	d10b      	bne.n	8012aa6 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8012a8e:	4b59      	ldr	r3, [pc, #356]	@ (8012bf4 <tcp_slowtmr+0x584>)
 8012a90:	681a      	ldr	r2, [r3, #0]
 8012a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a94:	6a1b      	ldr	r3, [r3, #32]
 8012a96:	1ad3      	subs	r3, r2, r3
 8012a98:	2bf0      	cmp	r3, #240	@ 0xf0
 8012a9a:	d904      	bls.n	8012aa6 <tcp_slowtmr+0x436>
        ++pcb_remove;
 8012a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012aa0:	3301      	adds	r3, #1
 8012aa2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8012aa6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d060      	beq.n	8012b70 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8012aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012ab4:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8012ab6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012ab8:	f000 fc00 	bl	80132bc <tcp_pcb_purge>
      if (prev != NULL) {
 8012abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	d010      	beq.n	8012ae4 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8012ac2:	4b50      	ldr	r3, [pc, #320]	@ (8012c04 <tcp_slowtmr+0x594>)
 8012ac4:	681b      	ldr	r3, [r3, #0]
 8012ac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012ac8:	429a      	cmp	r2, r3
 8012aca:	d106      	bne.n	8012ada <tcp_slowtmr+0x46a>
 8012acc:	4b4e      	ldr	r3, [pc, #312]	@ (8012c08 <tcp_slowtmr+0x598>)
 8012ace:	f240 526d 	movw	r2, #1389	@ 0x56d
 8012ad2:	494e      	ldr	r1, [pc, #312]	@ (8012c0c <tcp_slowtmr+0x59c>)
 8012ad4:	484e      	ldr	r0, [pc, #312]	@ (8012c10 <tcp_slowtmr+0x5a0>)
 8012ad6:	f007 fec5 	bl	801a864 <iprintf>
        prev->next = pcb->next;
 8012ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012adc:	68da      	ldr	r2, [r3, #12]
 8012ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ae0:	60da      	str	r2, [r3, #12]
 8012ae2:	e00f      	b.n	8012b04 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8012ae4:	4b47      	ldr	r3, [pc, #284]	@ (8012c04 <tcp_slowtmr+0x594>)
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012aea:	429a      	cmp	r2, r3
 8012aec:	d006      	beq.n	8012afc <tcp_slowtmr+0x48c>
 8012aee:	4b46      	ldr	r3, [pc, #280]	@ (8012c08 <tcp_slowtmr+0x598>)
 8012af0:	f240 5271 	movw	r2, #1393	@ 0x571
 8012af4:	4947      	ldr	r1, [pc, #284]	@ (8012c14 <tcp_slowtmr+0x5a4>)
 8012af6:	4846      	ldr	r0, [pc, #280]	@ (8012c10 <tcp_slowtmr+0x5a0>)
 8012af8:	f007 feb4 	bl	801a864 <iprintf>
        tcp_active_pcbs = pcb->next;
 8012afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012afe:	68db      	ldr	r3, [r3, #12]
 8012b00:	4a40      	ldr	r2, [pc, #256]	@ (8012c04 <tcp_slowtmr+0x594>)
 8012b02:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8012b04:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	d013      	beq.n	8012b34 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8012b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b0e:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8012b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b12:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8012b14:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8012b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b18:	3304      	adds	r3, #4
 8012b1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012b1c:	8ad2      	ldrh	r2, [r2, #22]
 8012b1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012b20:	8b09      	ldrh	r1, [r1, #24]
 8012b22:	9102      	str	r1, [sp, #8]
 8012b24:	9201      	str	r2, [sp, #4]
 8012b26:	9300      	str	r3, [sp, #0]
 8012b28:	462b      	mov	r3, r5
 8012b2a:	4622      	mov	r2, r4
 8012b2c:	4601      	mov	r1, r0
 8012b2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012b30:	f004 f988 	bl	8016e44 <tcp_rst>
      err_arg = pcb->callback_arg;
 8012b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b36:	691b      	ldr	r3, [r3, #16]
 8012b38:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8012b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b3c:	7d1b      	ldrb	r3, [r3, #20]
 8012b3e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8012b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b42:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8012b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b46:	68db      	ldr	r3, [r3, #12]
 8012b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8012b4a:	6838      	ldr	r0, [r7, #0]
 8012b4c:	f7ff f9f0 	bl	8011f30 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8012b50:	4b31      	ldr	r3, [pc, #196]	@ (8012c18 <tcp_slowtmr+0x5a8>)
 8012b52:	2200      	movs	r2, #0
 8012b54:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d004      	beq.n	8012b66 <tcp_slowtmr+0x4f6>
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	f06f 010c 	mvn.w	r1, #12
 8012b62:	68b8      	ldr	r0, [r7, #8]
 8012b64:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8012b66:	4b2c      	ldr	r3, [pc, #176]	@ (8012c18 <tcp_slowtmr+0x5a8>)
 8012b68:	781b      	ldrb	r3, [r3, #0]
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d037      	beq.n	8012bde <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8012b6e:	e592      	b.n	8012696 <tcp_slowtmr+0x26>
      prev = pcb;
 8012b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b72:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8012b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b76:	68db      	ldr	r3, [r3, #12]
 8012b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8012b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b7c:	7f1b      	ldrb	r3, [r3, #28]
 8012b7e:	3301      	adds	r3, #1
 8012b80:	b2da      	uxtb	r2, r3
 8012b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b84:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8012b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b88:	7f1a      	ldrb	r2, [r3, #28]
 8012b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b8c:	7f5b      	ldrb	r3, [r3, #29]
 8012b8e:	429a      	cmp	r2, r3
 8012b90:	d325      	bcc.n	8012bde <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8012b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b94:	2200      	movs	r2, #0
 8012b96:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8012b98:	4b1f      	ldr	r3, [pc, #124]	@ (8012c18 <tcp_slowtmr+0x5a8>)
 8012b9a:	2200      	movs	r2, #0
 8012b9c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8012b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d00b      	beq.n	8012bc0 <tcp_slowtmr+0x550>
 8012ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012baa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012bae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012bb0:	6912      	ldr	r2, [r2, #16]
 8012bb2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012bb4:	4610      	mov	r0, r2
 8012bb6:	4798      	blx	r3
 8012bb8:	4603      	mov	r3, r0
 8012bba:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8012bbe:	e002      	b.n	8012bc6 <tcp_slowtmr+0x556>
 8012bc0:	2300      	movs	r3, #0
 8012bc2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8012bc6:	4b14      	ldr	r3, [pc, #80]	@ (8012c18 <tcp_slowtmr+0x5a8>)
 8012bc8:	781b      	ldrb	r3, [r3, #0]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	f47f ad62 	bne.w	8012694 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8012bd0:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d102      	bne.n	8012bde <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8012bd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012bda:	f003 fb7f 	bl	80162dc <tcp_output>
  while (pcb != NULL) {
 8012bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	f47f ad5e 	bne.w	80126a2 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8012be6:	2300      	movs	r3, #0
 8012be8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8012bea:	4b0c      	ldr	r3, [pc, #48]	@ (8012c1c <tcp_slowtmr+0x5ac>)
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8012bf0:	e069      	b.n	8012cc6 <tcp_slowtmr+0x656>
 8012bf2:	bf00      	nop
 8012bf4:	24014b7c 	.word	0x24014b7c
 8012bf8:	000a4cb8 	.word	0x000a4cb8
 8012bfc:	10624dd3 	.word	0x10624dd3
 8012c00:	000124f8 	.word	0x000124f8
 8012c04:	24014b88 	.word	0x24014b88
 8012c08:	0801c420 	.word	0x0801c420
 8012c0c:	0801c858 	.word	0x0801c858
 8012c10:	0801c464 	.word	0x0801c464
 8012c14:	0801c884 	.word	0x0801c884
 8012c18:	24014b90 	.word	0x24014b90
 8012c1c:	24014b8c 	.word	0x24014b8c
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c22:	7d1b      	ldrb	r3, [r3, #20]
 8012c24:	2b0a      	cmp	r3, #10
 8012c26:	d006      	beq.n	8012c36 <tcp_slowtmr+0x5c6>
 8012c28:	4b2b      	ldr	r3, [pc, #172]	@ (8012cd8 <tcp_slowtmr+0x668>)
 8012c2a:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8012c2e:	492b      	ldr	r1, [pc, #172]	@ (8012cdc <tcp_slowtmr+0x66c>)
 8012c30:	482b      	ldr	r0, [pc, #172]	@ (8012ce0 <tcp_slowtmr+0x670>)
 8012c32:	f007 fe17 	bl	801a864 <iprintf>
    pcb_remove = 0;
 8012c36:	2300      	movs	r3, #0
 8012c38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8012c3c:	4b29      	ldr	r3, [pc, #164]	@ (8012ce4 <tcp_slowtmr+0x674>)
 8012c3e:	681a      	ldr	r2, [r3, #0]
 8012c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c42:	6a1b      	ldr	r3, [r3, #32]
 8012c44:	1ad3      	subs	r3, r2, r3
 8012c46:	2bf0      	cmp	r3, #240	@ 0xf0
 8012c48:	d904      	bls.n	8012c54 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8012c4a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012c4e:	3301      	adds	r3, #1
 8012c50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8012c54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	d02f      	beq.n	8012cbc <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8012c5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012c5e:	f000 fb2d 	bl	80132bc <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8012c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d010      	beq.n	8012c8a <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8012c68:	4b1f      	ldr	r3, [pc, #124]	@ (8012ce8 <tcp_slowtmr+0x678>)
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012c6e:	429a      	cmp	r2, r3
 8012c70:	d106      	bne.n	8012c80 <tcp_slowtmr+0x610>
 8012c72:	4b19      	ldr	r3, [pc, #100]	@ (8012cd8 <tcp_slowtmr+0x668>)
 8012c74:	f240 52af 	movw	r2, #1455	@ 0x5af
 8012c78:	491c      	ldr	r1, [pc, #112]	@ (8012cec <tcp_slowtmr+0x67c>)
 8012c7a:	4819      	ldr	r0, [pc, #100]	@ (8012ce0 <tcp_slowtmr+0x670>)
 8012c7c:	f007 fdf2 	bl	801a864 <iprintf>
        prev->next = pcb->next;
 8012c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c82:	68da      	ldr	r2, [r3, #12]
 8012c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c86:	60da      	str	r2, [r3, #12]
 8012c88:	e00f      	b.n	8012caa <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8012c8a:	4b17      	ldr	r3, [pc, #92]	@ (8012ce8 <tcp_slowtmr+0x678>)
 8012c8c:	681b      	ldr	r3, [r3, #0]
 8012c8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012c90:	429a      	cmp	r2, r3
 8012c92:	d006      	beq.n	8012ca2 <tcp_slowtmr+0x632>
 8012c94:	4b10      	ldr	r3, [pc, #64]	@ (8012cd8 <tcp_slowtmr+0x668>)
 8012c96:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8012c9a:	4915      	ldr	r1, [pc, #84]	@ (8012cf0 <tcp_slowtmr+0x680>)
 8012c9c:	4810      	ldr	r0, [pc, #64]	@ (8012ce0 <tcp_slowtmr+0x670>)
 8012c9e:	f007 fde1 	bl	801a864 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8012ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ca4:	68db      	ldr	r3, [r3, #12]
 8012ca6:	4a10      	ldr	r2, [pc, #64]	@ (8012ce8 <tcp_slowtmr+0x678>)
 8012ca8:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8012caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cac:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8012cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cb0:	68db      	ldr	r3, [r3, #12]
 8012cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8012cb4:	69f8      	ldr	r0, [r7, #28]
 8012cb6:	f7ff f93b 	bl	8011f30 <tcp_free>
 8012cba:	e004      	b.n	8012cc6 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8012cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8012cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cc2:	68db      	ldr	r3, [r3, #12]
 8012cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8012cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d1a9      	bne.n	8012c20 <tcp_slowtmr+0x5b0>
    }
  }
}
 8012ccc:	bf00      	nop
 8012cce:	bf00      	nop
 8012cd0:	3730      	adds	r7, #48	@ 0x30
 8012cd2:	46bd      	mov	sp, r7
 8012cd4:	bdb0      	pop	{r4, r5, r7, pc}
 8012cd6:	bf00      	nop
 8012cd8:	0801c420 	.word	0x0801c420
 8012cdc:	0801c8b0 	.word	0x0801c8b0
 8012ce0:	0801c464 	.word	0x0801c464
 8012ce4:	24014b7c 	.word	0x24014b7c
 8012ce8:	24014b8c 	.word	0x24014b8c
 8012cec:	0801c8e0 	.word	0x0801c8e0
 8012cf0:	0801c908 	.word	0x0801c908

08012cf4 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8012cf4:	b580      	push	{r7, lr}
 8012cf6:	b082      	sub	sp, #8
 8012cf8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8012cfa:	4b2d      	ldr	r3, [pc, #180]	@ (8012db0 <tcp_fasttmr+0xbc>)
 8012cfc:	781b      	ldrb	r3, [r3, #0]
 8012cfe:	3301      	adds	r3, #1
 8012d00:	b2da      	uxtb	r2, r3
 8012d02:	4b2b      	ldr	r3, [pc, #172]	@ (8012db0 <tcp_fasttmr+0xbc>)
 8012d04:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8012d06:	4b2b      	ldr	r3, [pc, #172]	@ (8012db4 <tcp_fasttmr+0xc0>)
 8012d08:	681b      	ldr	r3, [r3, #0]
 8012d0a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8012d0c:	e048      	b.n	8012da0 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	7f9a      	ldrb	r2, [r3, #30]
 8012d12:	4b27      	ldr	r3, [pc, #156]	@ (8012db0 <tcp_fasttmr+0xbc>)
 8012d14:	781b      	ldrb	r3, [r3, #0]
 8012d16:	429a      	cmp	r2, r3
 8012d18:	d03f      	beq.n	8012d9a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8012d1a:	4b25      	ldr	r3, [pc, #148]	@ (8012db0 <tcp_fasttmr+0xbc>)
 8012d1c:	781a      	ldrb	r2, [r3, #0]
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	8b5b      	ldrh	r3, [r3, #26]
 8012d26:	f003 0301 	and.w	r3, r3, #1
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d010      	beq.n	8012d50 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	8b5b      	ldrh	r3, [r3, #26]
 8012d32:	f043 0302 	orr.w	r3, r3, #2
 8012d36:	b29a      	uxth	r2, r3
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8012d3c:	6878      	ldr	r0, [r7, #4]
 8012d3e:	f003 facd 	bl	80162dc <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	8b5b      	ldrh	r3, [r3, #26]
 8012d46:	f023 0303 	bic.w	r3, r3, #3
 8012d4a:	b29a      	uxth	r2, r3
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	8b5b      	ldrh	r3, [r3, #26]
 8012d54:	f003 0308 	and.w	r3, r3, #8
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d009      	beq.n	8012d70 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	8b5b      	ldrh	r3, [r3, #26]
 8012d60:	f023 0308 	bic.w	r3, r3, #8
 8012d64:	b29a      	uxth	r2, r3
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8012d6a:	6878      	ldr	r0, [r7, #4]
 8012d6c:	f7ff fa74 	bl	8012258 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	68db      	ldr	r3, [r3, #12]
 8012d74:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d00a      	beq.n	8012d94 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8012d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8012db8 <tcp_fasttmr+0xc4>)
 8012d80:	2200      	movs	r2, #0
 8012d82:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8012d84:	6878      	ldr	r0, [r7, #4]
 8012d86:	f000 f819 	bl	8012dbc <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8012d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8012db8 <tcp_fasttmr+0xc4>)
 8012d8c:	781b      	ldrb	r3, [r3, #0]
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d000      	beq.n	8012d94 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8012d92:	e7b8      	b.n	8012d06 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8012d94:	683b      	ldr	r3, [r7, #0]
 8012d96:	607b      	str	r3, [r7, #4]
 8012d98:	e002      	b.n	8012da0 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	68db      	ldr	r3, [r3, #12]
 8012d9e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d1b3      	bne.n	8012d0e <tcp_fasttmr+0x1a>
    }
  }
}
 8012da6:	bf00      	nop
 8012da8:	bf00      	nop
 8012daa:	3708      	adds	r7, #8
 8012dac:	46bd      	mov	sp, r7
 8012dae:	bd80      	pop	{r7, pc}
 8012db0:	24014b92 	.word	0x24014b92
 8012db4:	24014b88 	.word	0x24014b88
 8012db8:	24014b90 	.word	0x24014b90

08012dbc <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8012dbc:	b590      	push	{r4, r7, lr}
 8012dbe:	b085      	sub	sp, #20
 8012dc0:	af00      	add	r7, sp, #0
 8012dc2:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	d109      	bne.n	8012dde <tcp_process_refused_data+0x22>
 8012dca:	4b38      	ldr	r3, [pc, #224]	@ (8012eac <tcp_process_refused_data+0xf0>)
 8012dcc:	f240 6209 	movw	r2, #1545	@ 0x609
 8012dd0:	4937      	ldr	r1, [pc, #220]	@ (8012eb0 <tcp_process_refused_data+0xf4>)
 8012dd2:	4838      	ldr	r0, [pc, #224]	@ (8012eb4 <tcp_process_refused_data+0xf8>)
 8012dd4:	f007 fd46 	bl	801a864 <iprintf>
 8012dd8:	f06f 030f 	mvn.w	r3, #15
 8012ddc:	e061      	b.n	8012ea2 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012de2:	7b5b      	ldrb	r3, [r3, #13]
 8012de4:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012dea:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	2200      	movs	r2, #0
 8012df0:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d00b      	beq.n	8012e14 <tcp_process_refused_data+0x58>
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	6918      	ldr	r0, [r3, #16]
 8012e06:	2300      	movs	r3, #0
 8012e08:	68ba      	ldr	r2, [r7, #8]
 8012e0a:	6879      	ldr	r1, [r7, #4]
 8012e0c:	47a0      	blx	r4
 8012e0e:	4603      	mov	r3, r0
 8012e10:	73fb      	strb	r3, [r7, #15]
 8012e12:	e007      	b.n	8012e24 <tcp_process_refused_data+0x68>
 8012e14:	2300      	movs	r3, #0
 8012e16:	68ba      	ldr	r2, [r7, #8]
 8012e18:	6879      	ldr	r1, [r7, #4]
 8012e1a:	2000      	movs	r0, #0
 8012e1c:	f000 f8a6 	bl	8012f6c <tcp_recv_null>
 8012e20:	4603      	mov	r3, r0
 8012e22:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8012e24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d12b      	bne.n	8012e84 <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8012e2c:	7bbb      	ldrb	r3, [r7, #14]
 8012e2e:	f003 0320 	and.w	r3, r3, #32
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d034      	beq.n	8012ea0 <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8012e3a:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8012e3e:	4293      	cmp	r3, r2
 8012e40:	d005      	beq.n	8012e4e <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8012e46:	3301      	adds	r3, #1
 8012e48:	b29a      	uxth	r2, r3
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012e54:	2b00      	cmp	r3, #0
 8012e56:	d00b      	beq.n	8012e70 <tcp_process_refused_data+0xb4>
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	6918      	ldr	r0, [r3, #16]
 8012e62:	2300      	movs	r3, #0
 8012e64:	2200      	movs	r2, #0
 8012e66:	6879      	ldr	r1, [r7, #4]
 8012e68:	47a0      	blx	r4
 8012e6a:	4603      	mov	r3, r0
 8012e6c:	73fb      	strb	r3, [r7, #15]
 8012e6e:	e001      	b.n	8012e74 <tcp_process_refused_data+0xb8>
 8012e70:	2300      	movs	r3, #0
 8012e72:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8012e74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012e78:	f113 0f0d 	cmn.w	r3, #13
 8012e7c:	d110      	bne.n	8012ea0 <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 8012e7e:	f06f 030c 	mvn.w	r3, #12
 8012e82:	e00e      	b.n	8012ea2 <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 8012e84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012e88:	f113 0f0d 	cmn.w	r3, #13
 8012e8c:	d102      	bne.n	8012e94 <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8012e8e:	f06f 030c 	mvn.w	r3, #12
 8012e92:	e006      	b.n	8012ea2 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	68ba      	ldr	r2, [r7, #8]
 8012e98:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8012e9a:	f06f 0304 	mvn.w	r3, #4
 8012e9e:	e000      	b.n	8012ea2 <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 8012ea0:	2300      	movs	r3, #0
}
 8012ea2:	4618      	mov	r0, r3
 8012ea4:	3714      	adds	r7, #20
 8012ea6:	46bd      	mov	sp, r7
 8012ea8:	bd90      	pop	{r4, r7, pc}
 8012eaa:	bf00      	nop
 8012eac:	0801c420 	.word	0x0801c420
 8012eb0:	0801c930 	.word	0x0801c930
 8012eb4:	0801c464 	.word	0x0801c464

08012eb8 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8012eb8:	b580      	push	{r7, lr}
 8012eba:	b084      	sub	sp, #16
 8012ebc:	af00      	add	r7, sp, #0
 8012ebe:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8012ec0:	e007      	b.n	8012ed2 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8012ec8:	6878      	ldr	r0, [r7, #4]
 8012eca:	f000 f80a 	bl	8012ee2 <tcp_seg_free>
    seg = next;
 8012ece:	68fb      	ldr	r3, [r7, #12]
 8012ed0:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	2b00      	cmp	r3, #0
 8012ed6:	d1f4      	bne.n	8012ec2 <tcp_segs_free+0xa>
  }
}
 8012ed8:	bf00      	nop
 8012eda:	bf00      	nop
 8012edc:	3710      	adds	r7, #16
 8012ede:	46bd      	mov	sp, r7
 8012ee0:	bd80      	pop	{r7, pc}

08012ee2 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8012ee2:	b580      	push	{r7, lr}
 8012ee4:	b082      	sub	sp, #8
 8012ee6:	af00      	add	r7, sp, #0
 8012ee8:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d00c      	beq.n	8012f0a <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	685b      	ldr	r3, [r3, #4]
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	d004      	beq.n	8012f02 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	685b      	ldr	r3, [r3, #4]
 8012efc:	4618      	mov	r0, r3
 8012efe:	f7fe fc6f 	bl	80117e0 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8012f02:	6879      	ldr	r1, [r7, #4]
 8012f04:	2004      	movs	r0, #4
 8012f06:	f7fd fdbf 	bl	8010a88 <memp_free>
  }
}
 8012f0a:	bf00      	nop
 8012f0c:	3708      	adds	r7, #8
 8012f0e:	46bd      	mov	sp, r7
 8012f10:	bd80      	pop	{r7, pc}
	...

08012f14 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8012f14:	b580      	push	{r7, lr}
 8012f16:	b084      	sub	sp, #16
 8012f18:	af00      	add	r7, sp, #0
 8012f1a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d106      	bne.n	8012f30 <tcp_seg_copy+0x1c>
 8012f22:	4b0f      	ldr	r3, [pc, #60]	@ (8012f60 <tcp_seg_copy+0x4c>)
 8012f24:	f240 6282 	movw	r2, #1666	@ 0x682
 8012f28:	490e      	ldr	r1, [pc, #56]	@ (8012f64 <tcp_seg_copy+0x50>)
 8012f2a:	480f      	ldr	r0, [pc, #60]	@ (8012f68 <tcp_seg_copy+0x54>)
 8012f2c:	f007 fc9a 	bl	801a864 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8012f30:	2004      	movs	r0, #4
 8012f32:	f7fd fd33 	bl	801099c <memp_malloc>
 8012f36:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d101      	bne.n	8012f42 <tcp_seg_copy+0x2e>
    return NULL;
 8012f3e:	2300      	movs	r3, #0
 8012f40:	e00a      	b.n	8012f58 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8012f42:	2210      	movs	r2, #16
 8012f44:	6879      	ldr	r1, [r7, #4]
 8012f46:	68f8      	ldr	r0, [r7, #12]
 8012f48:	f007 fdc5 	bl	801aad6 <memcpy>
  pbuf_ref(cseg->p);
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	685b      	ldr	r3, [r3, #4]
 8012f50:	4618      	mov	r0, r3
 8012f52:	f7fe fceb 	bl	801192c <pbuf_ref>
  return cseg;
 8012f56:	68fb      	ldr	r3, [r7, #12]
}
 8012f58:	4618      	mov	r0, r3
 8012f5a:	3710      	adds	r7, #16
 8012f5c:	46bd      	mov	sp, r7
 8012f5e:	bd80      	pop	{r7, pc}
 8012f60:	0801c420 	.word	0x0801c420
 8012f64:	0801c974 	.word	0x0801c974
 8012f68:	0801c464 	.word	0x0801c464

08012f6c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8012f6c:	b580      	push	{r7, lr}
 8012f6e:	b084      	sub	sp, #16
 8012f70:	af00      	add	r7, sp, #0
 8012f72:	60f8      	str	r0, [r7, #12]
 8012f74:	60b9      	str	r1, [r7, #8]
 8012f76:	607a      	str	r2, [r7, #4]
 8012f78:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8012f7a:	68bb      	ldr	r3, [r7, #8]
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	d109      	bne.n	8012f94 <tcp_recv_null+0x28>
 8012f80:	4b12      	ldr	r3, [pc, #72]	@ (8012fcc <tcp_recv_null+0x60>)
 8012f82:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8012f86:	4912      	ldr	r1, [pc, #72]	@ (8012fd0 <tcp_recv_null+0x64>)
 8012f88:	4812      	ldr	r0, [pc, #72]	@ (8012fd4 <tcp_recv_null+0x68>)
 8012f8a:	f007 fc6b 	bl	801a864 <iprintf>
 8012f8e:	f06f 030f 	mvn.w	r3, #15
 8012f92:	e016      	b.n	8012fc2 <tcp_recv_null+0x56>

  if (p != NULL) {
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d009      	beq.n	8012fae <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	891b      	ldrh	r3, [r3, #8]
 8012f9e:	4619      	mov	r1, r3
 8012fa0:	68b8      	ldr	r0, [r7, #8]
 8012fa2:	f7ff fb13 	bl	80125cc <tcp_recved>
    pbuf_free(p);
 8012fa6:	6878      	ldr	r0, [r7, #4]
 8012fa8:	f7fe fc1a 	bl	80117e0 <pbuf_free>
 8012fac:	e008      	b.n	8012fc0 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8012fae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d104      	bne.n	8012fc0 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8012fb6:	68b8      	ldr	r0, [r7, #8]
 8012fb8:	f7ff f9b8 	bl	801232c <tcp_close>
 8012fbc:	4603      	mov	r3, r0
 8012fbe:	e000      	b.n	8012fc2 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8012fc0:	2300      	movs	r3, #0
}
 8012fc2:	4618      	mov	r0, r3
 8012fc4:	3710      	adds	r7, #16
 8012fc6:	46bd      	mov	sp, r7
 8012fc8:	bd80      	pop	{r7, pc}
 8012fca:	bf00      	nop
 8012fcc:	0801c420 	.word	0x0801c420
 8012fd0:	0801c990 	.word	0x0801c990
 8012fd4:	0801c464 	.word	0x0801c464

08012fd8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8012fd8:	b580      	push	{r7, lr}
 8012fda:	b086      	sub	sp, #24
 8012fdc:	af00      	add	r7, sp, #0
 8012fde:	4603      	mov	r3, r0
 8012fe0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8012fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	db01      	blt.n	8012fee <tcp_kill_prio+0x16>
 8012fea:	79fb      	ldrb	r3, [r7, #7]
 8012fec:	e000      	b.n	8012ff0 <tcp_kill_prio+0x18>
 8012fee:	237f      	movs	r3, #127	@ 0x7f
 8012ff0:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8012ff2:	7afb      	ldrb	r3, [r7, #11]
 8012ff4:	2b00      	cmp	r3, #0
 8012ff6:	d034      	beq.n	8013062 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8012ff8:	7afb      	ldrb	r3, [r7, #11]
 8012ffa:	3b01      	subs	r3, #1
 8012ffc:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8012ffe:	2300      	movs	r3, #0
 8013000:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8013002:	2300      	movs	r3, #0
 8013004:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013006:	4b19      	ldr	r3, [pc, #100]	@ (801306c <tcp_kill_prio+0x94>)
 8013008:	681b      	ldr	r3, [r3, #0]
 801300a:	617b      	str	r3, [r7, #20]
 801300c:	e01f      	b.n	801304e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 801300e:	697b      	ldr	r3, [r7, #20]
 8013010:	7d5b      	ldrb	r3, [r3, #21]
 8013012:	7afa      	ldrb	r2, [r7, #11]
 8013014:	429a      	cmp	r2, r3
 8013016:	d80c      	bhi.n	8013032 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8013018:	697b      	ldr	r3, [r7, #20]
 801301a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 801301c:	7afa      	ldrb	r2, [r7, #11]
 801301e:	429a      	cmp	r2, r3
 8013020:	d112      	bne.n	8013048 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8013022:	4b13      	ldr	r3, [pc, #76]	@ (8013070 <tcp_kill_prio+0x98>)
 8013024:	681a      	ldr	r2, [r3, #0]
 8013026:	697b      	ldr	r3, [r7, #20]
 8013028:	6a1b      	ldr	r3, [r3, #32]
 801302a:	1ad3      	subs	r3, r2, r3
 801302c:	68fa      	ldr	r2, [r7, #12]
 801302e:	429a      	cmp	r2, r3
 8013030:	d80a      	bhi.n	8013048 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8013032:	4b0f      	ldr	r3, [pc, #60]	@ (8013070 <tcp_kill_prio+0x98>)
 8013034:	681a      	ldr	r2, [r3, #0]
 8013036:	697b      	ldr	r3, [r7, #20]
 8013038:	6a1b      	ldr	r3, [r3, #32]
 801303a:	1ad3      	subs	r3, r2, r3
 801303c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 801303e:	697b      	ldr	r3, [r7, #20]
 8013040:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8013042:	697b      	ldr	r3, [r7, #20]
 8013044:	7d5b      	ldrb	r3, [r3, #21]
 8013046:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013048:	697b      	ldr	r3, [r7, #20]
 801304a:	68db      	ldr	r3, [r3, #12]
 801304c:	617b      	str	r3, [r7, #20]
 801304e:	697b      	ldr	r3, [r7, #20]
 8013050:	2b00      	cmp	r3, #0
 8013052:	d1dc      	bne.n	801300e <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8013054:	693b      	ldr	r3, [r7, #16]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d004      	beq.n	8013064 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801305a:	6938      	ldr	r0, [r7, #16]
 801305c:	f7ff fa50 	bl	8012500 <tcp_abort>
 8013060:	e000      	b.n	8013064 <tcp_kill_prio+0x8c>
    return;
 8013062:	bf00      	nop
  }
}
 8013064:	3718      	adds	r7, #24
 8013066:	46bd      	mov	sp, r7
 8013068:	bd80      	pop	{r7, pc}
 801306a:	bf00      	nop
 801306c:	24014b88 	.word	0x24014b88
 8013070:	24014b7c 	.word	0x24014b7c

08013074 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8013074:	b580      	push	{r7, lr}
 8013076:	b086      	sub	sp, #24
 8013078:	af00      	add	r7, sp, #0
 801307a:	4603      	mov	r3, r0
 801307c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801307e:	79fb      	ldrb	r3, [r7, #7]
 8013080:	2b08      	cmp	r3, #8
 8013082:	d009      	beq.n	8013098 <tcp_kill_state+0x24>
 8013084:	79fb      	ldrb	r3, [r7, #7]
 8013086:	2b09      	cmp	r3, #9
 8013088:	d006      	beq.n	8013098 <tcp_kill_state+0x24>
 801308a:	4b1a      	ldr	r3, [pc, #104]	@ (80130f4 <tcp_kill_state+0x80>)
 801308c:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8013090:	4919      	ldr	r1, [pc, #100]	@ (80130f8 <tcp_kill_state+0x84>)
 8013092:	481a      	ldr	r0, [pc, #104]	@ (80130fc <tcp_kill_state+0x88>)
 8013094:	f007 fbe6 	bl	801a864 <iprintf>

  inactivity = 0;
 8013098:	2300      	movs	r3, #0
 801309a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801309c:	2300      	movs	r3, #0
 801309e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80130a0:	4b17      	ldr	r3, [pc, #92]	@ (8013100 <tcp_kill_state+0x8c>)
 80130a2:	681b      	ldr	r3, [r3, #0]
 80130a4:	617b      	str	r3, [r7, #20]
 80130a6:	e017      	b.n	80130d8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80130a8:	697b      	ldr	r3, [r7, #20]
 80130aa:	7d1b      	ldrb	r3, [r3, #20]
 80130ac:	79fa      	ldrb	r2, [r7, #7]
 80130ae:	429a      	cmp	r2, r3
 80130b0:	d10f      	bne.n	80130d2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80130b2:	4b14      	ldr	r3, [pc, #80]	@ (8013104 <tcp_kill_state+0x90>)
 80130b4:	681a      	ldr	r2, [r3, #0]
 80130b6:	697b      	ldr	r3, [r7, #20]
 80130b8:	6a1b      	ldr	r3, [r3, #32]
 80130ba:	1ad3      	subs	r3, r2, r3
 80130bc:	68fa      	ldr	r2, [r7, #12]
 80130be:	429a      	cmp	r2, r3
 80130c0:	d807      	bhi.n	80130d2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80130c2:	4b10      	ldr	r3, [pc, #64]	@ (8013104 <tcp_kill_state+0x90>)
 80130c4:	681a      	ldr	r2, [r3, #0]
 80130c6:	697b      	ldr	r3, [r7, #20]
 80130c8:	6a1b      	ldr	r3, [r3, #32]
 80130ca:	1ad3      	subs	r3, r2, r3
 80130cc:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80130ce:	697b      	ldr	r3, [r7, #20]
 80130d0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80130d2:	697b      	ldr	r3, [r7, #20]
 80130d4:	68db      	ldr	r3, [r3, #12]
 80130d6:	617b      	str	r3, [r7, #20]
 80130d8:	697b      	ldr	r3, [r7, #20]
 80130da:	2b00      	cmp	r3, #0
 80130dc:	d1e4      	bne.n	80130a8 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80130de:	693b      	ldr	r3, [r7, #16]
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d003      	beq.n	80130ec <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80130e4:	2100      	movs	r1, #0
 80130e6:	6938      	ldr	r0, [r7, #16]
 80130e8:	f7ff f94c 	bl	8012384 <tcp_abandon>
  }
}
 80130ec:	bf00      	nop
 80130ee:	3718      	adds	r7, #24
 80130f0:	46bd      	mov	sp, r7
 80130f2:	bd80      	pop	{r7, pc}
 80130f4:	0801c420 	.word	0x0801c420
 80130f8:	0801c9ac 	.word	0x0801c9ac
 80130fc:	0801c464 	.word	0x0801c464
 8013100:	24014b88 	.word	0x24014b88
 8013104:	24014b7c 	.word	0x24014b7c

08013108 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8013108:	b580      	push	{r7, lr}
 801310a:	b084      	sub	sp, #16
 801310c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801310e:	2300      	movs	r3, #0
 8013110:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8013112:	2300      	movs	r3, #0
 8013114:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013116:	4b12      	ldr	r3, [pc, #72]	@ (8013160 <tcp_kill_timewait+0x58>)
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	60fb      	str	r3, [r7, #12]
 801311c:	e012      	b.n	8013144 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801311e:	4b11      	ldr	r3, [pc, #68]	@ (8013164 <tcp_kill_timewait+0x5c>)
 8013120:	681a      	ldr	r2, [r3, #0]
 8013122:	68fb      	ldr	r3, [r7, #12]
 8013124:	6a1b      	ldr	r3, [r3, #32]
 8013126:	1ad3      	subs	r3, r2, r3
 8013128:	687a      	ldr	r2, [r7, #4]
 801312a:	429a      	cmp	r2, r3
 801312c:	d807      	bhi.n	801313e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801312e:	4b0d      	ldr	r3, [pc, #52]	@ (8013164 <tcp_kill_timewait+0x5c>)
 8013130:	681a      	ldr	r2, [r3, #0]
 8013132:	68fb      	ldr	r3, [r7, #12]
 8013134:	6a1b      	ldr	r3, [r3, #32]
 8013136:	1ad3      	subs	r3, r2, r3
 8013138:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801313a:	68fb      	ldr	r3, [r7, #12]
 801313c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801313e:	68fb      	ldr	r3, [r7, #12]
 8013140:	68db      	ldr	r3, [r3, #12]
 8013142:	60fb      	str	r3, [r7, #12]
 8013144:	68fb      	ldr	r3, [r7, #12]
 8013146:	2b00      	cmp	r3, #0
 8013148:	d1e9      	bne.n	801311e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801314a:	68bb      	ldr	r3, [r7, #8]
 801314c:	2b00      	cmp	r3, #0
 801314e:	d002      	beq.n	8013156 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8013150:	68b8      	ldr	r0, [r7, #8]
 8013152:	f7ff f9d5 	bl	8012500 <tcp_abort>
  }
}
 8013156:	bf00      	nop
 8013158:	3710      	adds	r7, #16
 801315a:	46bd      	mov	sp, r7
 801315c:	bd80      	pop	{r7, pc}
 801315e:	bf00      	nop
 8013160:	24014b8c 	.word	0x24014b8c
 8013164:	24014b7c 	.word	0x24014b7c

08013168 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8013168:	b580      	push	{r7, lr}
 801316a:	b082      	sub	sp, #8
 801316c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801316e:	4b10      	ldr	r3, [pc, #64]	@ (80131b0 <tcp_handle_closepend+0x48>)
 8013170:	681b      	ldr	r3, [r3, #0]
 8013172:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8013174:	e014      	b.n	80131a0 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8013176:	687b      	ldr	r3, [r7, #4]
 8013178:	68db      	ldr	r3, [r3, #12]
 801317a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	8b5b      	ldrh	r3, [r3, #26]
 8013180:	f003 0308 	and.w	r3, r3, #8
 8013184:	2b00      	cmp	r3, #0
 8013186:	d009      	beq.n	801319c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	8b5b      	ldrh	r3, [r3, #26]
 801318c:	f023 0308 	bic.w	r3, r3, #8
 8013190:	b29a      	uxth	r2, r3
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8013196:	6878      	ldr	r0, [r7, #4]
 8013198:	f7ff f85e 	bl	8012258 <tcp_close_shutdown_fin>
    }
    pcb = next;
 801319c:	683b      	ldr	r3, [r7, #0]
 801319e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	d1e7      	bne.n	8013176 <tcp_handle_closepend+0xe>
  }
}
 80131a6:	bf00      	nop
 80131a8:	bf00      	nop
 80131aa:	3708      	adds	r7, #8
 80131ac:	46bd      	mov	sp, r7
 80131ae:	bd80      	pop	{r7, pc}
 80131b0:	24014b88 	.word	0x24014b88

080131b4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80131b4:	b580      	push	{r7, lr}
 80131b6:	b084      	sub	sp, #16
 80131b8:	af00      	add	r7, sp, #0
 80131ba:	4603      	mov	r3, r0
 80131bc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80131be:	2002      	movs	r0, #2
 80131c0:	f7fd fbec 	bl	801099c <memp_malloc>
 80131c4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80131c6:	68fb      	ldr	r3, [r7, #12]
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	d126      	bne.n	801321a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80131cc:	f7ff ffcc 	bl	8013168 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80131d0:	f7ff ff9a 	bl	8013108 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80131d4:	2002      	movs	r0, #2
 80131d6:	f7fd fbe1 	bl	801099c <memp_malloc>
 80131da:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80131dc:	68fb      	ldr	r3, [r7, #12]
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d11b      	bne.n	801321a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80131e2:	2009      	movs	r0, #9
 80131e4:	f7ff ff46 	bl	8013074 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80131e8:	2002      	movs	r0, #2
 80131ea:	f7fd fbd7 	bl	801099c <memp_malloc>
 80131ee:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80131f0:	68fb      	ldr	r3, [r7, #12]
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	d111      	bne.n	801321a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80131f6:	2008      	movs	r0, #8
 80131f8:	f7ff ff3c 	bl	8013074 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80131fc:	2002      	movs	r0, #2
 80131fe:	f7fd fbcd 	bl	801099c <memp_malloc>
 8013202:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	2b00      	cmp	r3, #0
 8013208:	d107      	bne.n	801321a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801320a:	79fb      	ldrb	r3, [r7, #7]
 801320c:	4618      	mov	r0, r3
 801320e:	f7ff fee3 	bl	8012fd8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8013212:	2002      	movs	r0, #2
 8013214:	f7fd fbc2 	bl	801099c <memp_malloc>
 8013218:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801321a:	68fb      	ldr	r3, [r7, #12]
 801321c:	2b00      	cmp	r3, #0
 801321e:	d03f      	beq.n	80132a0 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8013220:	229c      	movs	r2, #156	@ 0x9c
 8013222:	2100      	movs	r1, #0
 8013224:	68f8      	ldr	r0, [r7, #12]
 8013226:	f007 fb82 	bl	801a92e <memset>
    pcb->prio = prio;
 801322a:	68fb      	ldr	r3, [r7, #12]
 801322c:	79fa      	ldrb	r2, [r7, #7]
 801322e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8013230:	68fb      	ldr	r3, [r7, #12]
 8013232:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8013236:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801323a:	68fb      	ldr	r3, [r7, #12]
 801323c:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8013240:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8013242:	68fb      	ldr	r3, [r7, #12]
 8013244:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8013246:	68fb      	ldr	r3, [r7, #12]
 8013248:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 801324a:	68fb      	ldr	r3, [r7, #12]
 801324c:	22ff      	movs	r2, #255	@ 0xff
 801324e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8013250:	68fb      	ldr	r3, [r7, #12]
 8013252:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8013256:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	2206      	movs	r2, #6
 801325c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	2206      	movs	r2, #6
 8013264:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8013266:	68fb      	ldr	r3, [r7, #12]
 8013268:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801326c:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 801326e:	68fb      	ldr	r3, [r7, #12]
 8013270:	2201      	movs	r2, #1
 8013272:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8013276:	4b0d      	ldr	r3, [pc, #52]	@ (80132ac <tcp_alloc+0xf8>)
 8013278:	681a      	ldr	r2, [r3, #0]
 801327a:	68fb      	ldr	r3, [r7, #12]
 801327c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801327e:	4b0c      	ldr	r3, [pc, #48]	@ (80132b0 <tcp_alloc+0xfc>)
 8013280:	781a      	ldrb	r2, [r3, #0]
 8013282:	68fb      	ldr	r3, [r7, #12]
 8013284:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 801328c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8013290:	68fb      	ldr	r3, [r7, #12]
 8013292:	4a08      	ldr	r2, [pc, #32]	@ (80132b4 <tcp_alloc+0x100>)
 8013294:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8013298:	68fb      	ldr	r3, [r7, #12]
 801329a:	4a07      	ldr	r2, [pc, #28]	@ (80132b8 <tcp_alloc+0x104>)
 801329c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80132a0:	68fb      	ldr	r3, [r7, #12]
}
 80132a2:	4618      	mov	r0, r3
 80132a4:	3710      	adds	r7, #16
 80132a6:	46bd      	mov	sp, r7
 80132a8:	bd80      	pop	{r7, pc}
 80132aa:	bf00      	nop
 80132ac:	24014b7c 	.word	0x24014b7c
 80132b0:	24014b92 	.word	0x24014b92
 80132b4:	08012f6d 	.word	0x08012f6d
 80132b8:	006ddd00 	.word	0x006ddd00

080132bc <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80132bc:	b580      	push	{r7, lr}
 80132be:	b082      	sub	sp, #8
 80132c0:	af00      	add	r7, sp, #0
 80132c2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d107      	bne.n	80132da <tcp_pcb_purge+0x1e>
 80132ca:	4b21      	ldr	r3, [pc, #132]	@ (8013350 <tcp_pcb_purge+0x94>)
 80132cc:	f640 0251 	movw	r2, #2129	@ 0x851
 80132d0:	4920      	ldr	r1, [pc, #128]	@ (8013354 <tcp_pcb_purge+0x98>)
 80132d2:	4821      	ldr	r0, [pc, #132]	@ (8013358 <tcp_pcb_purge+0x9c>)
 80132d4:	f007 fac6 	bl	801a864 <iprintf>
 80132d8:	e037      	b.n	801334a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	7d1b      	ldrb	r3, [r3, #20]
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d033      	beq.n	801334a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80132e6:	2b0a      	cmp	r3, #10
 80132e8:	d02f      	beq.n	801334a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80132ee:	2b01      	cmp	r3, #1
 80132f0:	d02b      	beq.n	801334a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d007      	beq.n	801330a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80132fe:	4618      	mov	r0, r3
 8013300:	f7fe fa6e 	bl	80117e0 <pbuf_free>
      pcb->refused_data = NULL;
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	2200      	movs	r2, #0
 8013308:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801330e:	2b00      	cmp	r3, #0
 8013310:	d002      	beq.n	8013318 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8013312:	6878      	ldr	r0, [r7, #4]
 8013314:	f000 f986 	bl	8013624 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801331e:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013324:	4618      	mov	r0, r3
 8013326:	f7ff fdc7 	bl	8012eb8 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801332e:	4618      	mov	r0, r3
 8013330:	f7ff fdc2 	bl	8012eb8 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	2200      	movs	r2, #0
 8013338:	66da      	str	r2, [r3, #108]	@ 0x6c
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	2200      	movs	r2, #0
 8013346:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 801334a:	3708      	adds	r7, #8
 801334c:	46bd      	mov	sp, r7
 801334e:	bd80      	pop	{r7, pc}
 8013350:	0801c420 	.word	0x0801c420
 8013354:	0801ca6c 	.word	0x0801ca6c
 8013358:	0801c464 	.word	0x0801c464

0801335c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 801335c:	b580      	push	{r7, lr}
 801335e:	b084      	sub	sp, #16
 8013360:	af00      	add	r7, sp, #0
 8013362:	6078      	str	r0, [r7, #4]
 8013364:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8013366:	683b      	ldr	r3, [r7, #0]
 8013368:	2b00      	cmp	r3, #0
 801336a:	d106      	bne.n	801337a <tcp_pcb_remove+0x1e>
 801336c:	4b3e      	ldr	r3, [pc, #248]	@ (8013468 <tcp_pcb_remove+0x10c>)
 801336e:	f640 0283 	movw	r2, #2179	@ 0x883
 8013372:	493e      	ldr	r1, [pc, #248]	@ (801346c <tcp_pcb_remove+0x110>)
 8013374:	483e      	ldr	r0, [pc, #248]	@ (8013470 <tcp_pcb_remove+0x114>)
 8013376:	f007 fa75 	bl	801a864 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	2b00      	cmp	r3, #0
 801337e:	d106      	bne.n	801338e <tcp_pcb_remove+0x32>
 8013380:	4b39      	ldr	r3, [pc, #228]	@ (8013468 <tcp_pcb_remove+0x10c>)
 8013382:	f640 0284 	movw	r2, #2180	@ 0x884
 8013386:	493b      	ldr	r1, [pc, #236]	@ (8013474 <tcp_pcb_remove+0x118>)
 8013388:	4839      	ldr	r0, [pc, #228]	@ (8013470 <tcp_pcb_remove+0x114>)
 801338a:	f007 fa6b 	bl	801a864 <iprintf>

  TCP_RMV(pcblist, pcb);
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	681b      	ldr	r3, [r3, #0]
 8013392:	683a      	ldr	r2, [r7, #0]
 8013394:	429a      	cmp	r2, r3
 8013396:	d105      	bne.n	80133a4 <tcp_pcb_remove+0x48>
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	681b      	ldr	r3, [r3, #0]
 801339c:	68da      	ldr	r2, [r3, #12]
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	601a      	str	r2, [r3, #0]
 80133a2:	e013      	b.n	80133cc <tcp_pcb_remove+0x70>
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	60fb      	str	r3, [r7, #12]
 80133aa:	e00c      	b.n	80133c6 <tcp_pcb_remove+0x6a>
 80133ac:	68fb      	ldr	r3, [r7, #12]
 80133ae:	68db      	ldr	r3, [r3, #12]
 80133b0:	683a      	ldr	r2, [r7, #0]
 80133b2:	429a      	cmp	r2, r3
 80133b4:	d104      	bne.n	80133c0 <tcp_pcb_remove+0x64>
 80133b6:	683b      	ldr	r3, [r7, #0]
 80133b8:	68da      	ldr	r2, [r3, #12]
 80133ba:	68fb      	ldr	r3, [r7, #12]
 80133bc:	60da      	str	r2, [r3, #12]
 80133be:	e005      	b.n	80133cc <tcp_pcb_remove+0x70>
 80133c0:	68fb      	ldr	r3, [r7, #12]
 80133c2:	68db      	ldr	r3, [r3, #12]
 80133c4:	60fb      	str	r3, [r7, #12]
 80133c6:	68fb      	ldr	r3, [r7, #12]
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d1ef      	bne.n	80133ac <tcp_pcb_remove+0x50>
 80133cc:	683b      	ldr	r3, [r7, #0]
 80133ce:	2200      	movs	r2, #0
 80133d0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80133d2:	6838      	ldr	r0, [r7, #0]
 80133d4:	f7ff ff72 	bl	80132bc <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80133d8:	683b      	ldr	r3, [r7, #0]
 80133da:	7d1b      	ldrb	r3, [r3, #20]
 80133dc:	2b0a      	cmp	r3, #10
 80133de:	d013      	beq.n	8013408 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80133e0:	683b      	ldr	r3, [r7, #0]
 80133e2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80133e4:	2b01      	cmp	r3, #1
 80133e6:	d00f      	beq.n	8013408 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80133e8:	683b      	ldr	r3, [r7, #0]
 80133ea:	8b5b      	ldrh	r3, [r3, #26]
 80133ec:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 80133f0:	2b00      	cmp	r3, #0
 80133f2:	d009      	beq.n	8013408 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80133f4:	683b      	ldr	r3, [r7, #0]
 80133f6:	8b5b      	ldrh	r3, [r3, #26]
 80133f8:	f043 0302 	orr.w	r3, r3, #2
 80133fc:	b29a      	uxth	r2, r3
 80133fe:	683b      	ldr	r3, [r7, #0]
 8013400:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013402:	6838      	ldr	r0, [r7, #0]
 8013404:	f002 ff6a 	bl	80162dc <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8013408:	683b      	ldr	r3, [r7, #0]
 801340a:	7d1b      	ldrb	r3, [r3, #20]
 801340c:	2b01      	cmp	r3, #1
 801340e:	d020      	beq.n	8013452 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8013410:	683b      	ldr	r3, [r7, #0]
 8013412:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013414:	2b00      	cmp	r3, #0
 8013416:	d006      	beq.n	8013426 <tcp_pcb_remove+0xca>
 8013418:	4b13      	ldr	r3, [pc, #76]	@ (8013468 <tcp_pcb_remove+0x10c>)
 801341a:	f640 0293 	movw	r2, #2195	@ 0x893
 801341e:	4916      	ldr	r1, [pc, #88]	@ (8013478 <tcp_pcb_remove+0x11c>)
 8013420:	4813      	ldr	r0, [pc, #76]	@ (8013470 <tcp_pcb_remove+0x114>)
 8013422:	f007 fa1f 	bl	801a864 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8013426:	683b      	ldr	r3, [r7, #0]
 8013428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801342a:	2b00      	cmp	r3, #0
 801342c:	d006      	beq.n	801343c <tcp_pcb_remove+0xe0>
 801342e:	4b0e      	ldr	r3, [pc, #56]	@ (8013468 <tcp_pcb_remove+0x10c>)
 8013430:	f640 0294 	movw	r2, #2196	@ 0x894
 8013434:	4911      	ldr	r1, [pc, #68]	@ (801347c <tcp_pcb_remove+0x120>)
 8013436:	480e      	ldr	r0, [pc, #56]	@ (8013470 <tcp_pcb_remove+0x114>)
 8013438:	f007 fa14 	bl	801a864 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801343c:	683b      	ldr	r3, [r7, #0]
 801343e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013440:	2b00      	cmp	r3, #0
 8013442:	d006      	beq.n	8013452 <tcp_pcb_remove+0xf6>
 8013444:	4b08      	ldr	r3, [pc, #32]	@ (8013468 <tcp_pcb_remove+0x10c>)
 8013446:	f640 0296 	movw	r2, #2198	@ 0x896
 801344a:	490d      	ldr	r1, [pc, #52]	@ (8013480 <tcp_pcb_remove+0x124>)
 801344c:	4808      	ldr	r0, [pc, #32]	@ (8013470 <tcp_pcb_remove+0x114>)
 801344e:	f007 fa09 	bl	801a864 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8013452:	683b      	ldr	r3, [r7, #0]
 8013454:	2200      	movs	r2, #0
 8013456:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8013458:	683b      	ldr	r3, [r7, #0]
 801345a:	2200      	movs	r2, #0
 801345c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801345e:	bf00      	nop
 8013460:	3710      	adds	r7, #16
 8013462:	46bd      	mov	sp, r7
 8013464:	bd80      	pop	{r7, pc}
 8013466:	bf00      	nop
 8013468:	0801c420 	.word	0x0801c420
 801346c:	0801ca88 	.word	0x0801ca88
 8013470:	0801c464 	.word	0x0801c464
 8013474:	0801caa4 	.word	0x0801caa4
 8013478:	0801cac4 	.word	0x0801cac4
 801347c:	0801cadc 	.word	0x0801cadc
 8013480:	0801caf8 	.word	0x0801caf8

08013484 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8013484:	b580      	push	{r7, lr}
 8013486:	b082      	sub	sp, #8
 8013488:	af00      	add	r7, sp, #0
 801348a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	2b00      	cmp	r3, #0
 8013490:	d106      	bne.n	80134a0 <tcp_next_iss+0x1c>
 8013492:	4b0a      	ldr	r3, [pc, #40]	@ (80134bc <tcp_next_iss+0x38>)
 8013494:	f640 02af 	movw	r2, #2223	@ 0x8af
 8013498:	4909      	ldr	r1, [pc, #36]	@ (80134c0 <tcp_next_iss+0x3c>)
 801349a:	480a      	ldr	r0, [pc, #40]	@ (80134c4 <tcp_next_iss+0x40>)
 801349c:	f007 f9e2 	bl	801a864 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80134a0:	4b09      	ldr	r3, [pc, #36]	@ (80134c8 <tcp_next_iss+0x44>)
 80134a2:	681a      	ldr	r2, [r3, #0]
 80134a4:	4b09      	ldr	r3, [pc, #36]	@ (80134cc <tcp_next_iss+0x48>)
 80134a6:	681b      	ldr	r3, [r3, #0]
 80134a8:	4413      	add	r3, r2
 80134aa:	4a07      	ldr	r2, [pc, #28]	@ (80134c8 <tcp_next_iss+0x44>)
 80134ac:	6013      	str	r3, [r2, #0]
  return iss;
 80134ae:	4b06      	ldr	r3, [pc, #24]	@ (80134c8 <tcp_next_iss+0x44>)
 80134b0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80134b2:	4618      	mov	r0, r3
 80134b4:	3708      	adds	r7, #8
 80134b6:	46bd      	mov	sp, r7
 80134b8:	bd80      	pop	{r7, pc}
 80134ba:	bf00      	nop
 80134bc:	0801c420 	.word	0x0801c420
 80134c0:	0801cb10 	.word	0x0801cb10
 80134c4:	0801c464 	.word	0x0801c464
 80134c8:	240049bc 	.word	0x240049bc
 80134cc:	24014b7c 	.word	0x24014b7c

080134d0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80134d0:	b580      	push	{r7, lr}
 80134d2:	b086      	sub	sp, #24
 80134d4:	af00      	add	r7, sp, #0
 80134d6:	4603      	mov	r3, r0
 80134d8:	60b9      	str	r1, [r7, #8]
 80134da:	607a      	str	r2, [r7, #4]
 80134dc:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d106      	bne.n	80134f2 <tcp_eff_send_mss_netif+0x22>
 80134e4:	4b14      	ldr	r3, [pc, #80]	@ (8013538 <tcp_eff_send_mss_netif+0x68>)
 80134e6:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 80134ea:	4914      	ldr	r1, [pc, #80]	@ (801353c <tcp_eff_send_mss_netif+0x6c>)
 80134ec:	4814      	ldr	r0, [pc, #80]	@ (8013540 <tcp_eff_send_mss_netif+0x70>)
 80134ee:	f007 f9b9 	bl	801a864 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80134f2:	68bb      	ldr	r3, [r7, #8]
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d101      	bne.n	80134fc <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80134f8:	89fb      	ldrh	r3, [r7, #14]
 80134fa:	e019      	b.n	8013530 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80134fc:	68bb      	ldr	r3, [r7, #8]
 80134fe:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8013500:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8013502:	8afb      	ldrh	r3, [r7, #22]
 8013504:	2b00      	cmp	r3, #0
 8013506:	d012      	beq.n	801352e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8013508:	2328      	movs	r3, #40	@ 0x28
 801350a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801350c:	8afa      	ldrh	r2, [r7, #22]
 801350e:	8abb      	ldrh	r3, [r7, #20]
 8013510:	429a      	cmp	r2, r3
 8013512:	d904      	bls.n	801351e <tcp_eff_send_mss_netif+0x4e>
 8013514:	8afa      	ldrh	r2, [r7, #22]
 8013516:	8abb      	ldrh	r3, [r7, #20]
 8013518:	1ad3      	subs	r3, r2, r3
 801351a:	b29b      	uxth	r3, r3
 801351c:	e000      	b.n	8013520 <tcp_eff_send_mss_netif+0x50>
 801351e:	2300      	movs	r3, #0
 8013520:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8013522:	8a7a      	ldrh	r2, [r7, #18]
 8013524:	89fb      	ldrh	r3, [r7, #14]
 8013526:	4293      	cmp	r3, r2
 8013528:	bf28      	it	cs
 801352a:	4613      	movcs	r3, r2
 801352c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801352e:	89fb      	ldrh	r3, [r7, #14]
}
 8013530:	4618      	mov	r0, r3
 8013532:	3718      	adds	r7, #24
 8013534:	46bd      	mov	sp, r7
 8013536:	bd80      	pop	{r7, pc}
 8013538:	0801c420 	.word	0x0801c420
 801353c:	0801cb2c 	.word	0x0801cb2c
 8013540:	0801c464 	.word	0x0801c464

08013544 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8013544:	b580      	push	{r7, lr}
 8013546:	b084      	sub	sp, #16
 8013548:	af00      	add	r7, sp, #0
 801354a:	6078      	str	r0, [r7, #4]
 801354c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801354e:	683b      	ldr	r3, [r7, #0]
 8013550:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	2b00      	cmp	r3, #0
 8013556:	d119      	bne.n	801358c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8013558:	4b10      	ldr	r3, [pc, #64]	@ (801359c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801355a:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 801355e:	4910      	ldr	r1, [pc, #64]	@ (80135a0 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8013560:	4810      	ldr	r0, [pc, #64]	@ (80135a4 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8013562:	f007 f97f 	bl	801a864 <iprintf>

  while (pcb != NULL) {
 8013566:	e011      	b.n	801358c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8013568:	68fb      	ldr	r3, [r7, #12]
 801356a:	681a      	ldr	r2, [r3, #0]
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	429a      	cmp	r2, r3
 8013572:	d108      	bne.n	8013586 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	68db      	ldr	r3, [r3, #12]
 8013578:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801357a:	68f8      	ldr	r0, [r7, #12]
 801357c:	f7fe ffc0 	bl	8012500 <tcp_abort>
      pcb = next;
 8013580:	68bb      	ldr	r3, [r7, #8]
 8013582:	60fb      	str	r3, [r7, #12]
 8013584:	e002      	b.n	801358c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8013586:	68fb      	ldr	r3, [r7, #12]
 8013588:	68db      	ldr	r3, [r3, #12]
 801358a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	2b00      	cmp	r3, #0
 8013590:	d1ea      	bne.n	8013568 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8013592:	bf00      	nop
 8013594:	bf00      	nop
 8013596:	3710      	adds	r7, #16
 8013598:	46bd      	mov	sp, r7
 801359a:	bd80      	pop	{r7, pc}
 801359c:	0801c420 	.word	0x0801c420
 80135a0:	0801cb54 	.word	0x0801cb54
 80135a4:	0801c464 	.word	0x0801c464

080135a8 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b084      	sub	sp, #16
 80135ac:	af00      	add	r7, sp, #0
 80135ae:	6078      	str	r0, [r7, #4]
 80135b0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d02a      	beq.n	801360e <tcp_netif_ip_addr_changed+0x66>
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d026      	beq.n	801360e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80135c0:	4b15      	ldr	r3, [pc, #84]	@ (8013618 <tcp_netif_ip_addr_changed+0x70>)
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	4619      	mov	r1, r3
 80135c6:	6878      	ldr	r0, [r7, #4]
 80135c8:	f7ff ffbc 	bl	8013544 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80135cc:	4b13      	ldr	r3, [pc, #76]	@ (801361c <tcp_netif_ip_addr_changed+0x74>)
 80135ce:	681b      	ldr	r3, [r3, #0]
 80135d0:	4619      	mov	r1, r3
 80135d2:	6878      	ldr	r0, [r7, #4]
 80135d4:	f7ff ffb6 	bl	8013544 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80135d8:	683b      	ldr	r3, [r7, #0]
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d017      	beq.n	801360e <tcp_netif_ip_addr_changed+0x66>
 80135de:	683b      	ldr	r3, [r7, #0]
 80135e0:	681b      	ldr	r3, [r3, #0]
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d013      	beq.n	801360e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80135e6:	4b0e      	ldr	r3, [pc, #56]	@ (8013620 <tcp_netif_ip_addr_changed+0x78>)
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	60fb      	str	r3, [r7, #12]
 80135ec:	e00c      	b.n	8013608 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80135ee:	68fb      	ldr	r3, [r7, #12]
 80135f0:	681a      	ldr	r2, [r3, #0]
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	429a      	cmp	r2, r3
 80135f8:	d103      	bne.n	8013602 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80135fa:	683b      	ldr	r3, [r7, #0]
 80135fc:	681a      	ldr	r2, [r3, #0]
 80135fe:	68fb      	ldr	r3, [r7, #12]
 8013600:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013602:	68fb      	ldr	r3, [r7, #12]
 8013604:	68db      	ldr	r3, [r3, #12]
 8013606:	60fb      	str	r3, [r7, #12]
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d1ef      	bne.n	80135ee <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801360e:	bf00      	nop
 8013610:	3710      	adds	r7, #16
 8013612:	46bd      	mov	sp, r7
 8013614:	bd80      	pop	{r7, pc}
 8013616:	bf00      	nop
 8013618:	24014b88 	.word	0x24014b88
 801361c:	24014b80 	.word	0x24014b80
 8013620:	24014b84 	.word	0x24014b84

08013624 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8013624:	b580      	push	{r7, lr}
 8013626:	b082      	sub	sp, #8
 8013628:	af00      	add	r7, sp, #0
 801362a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013630:	2b00      	cmp	r3, #0
 8013632:	d007      	beq.n	8013644 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013638:	4618      	mov	r0, r3
 801363a:	f7ff fc3d 	bl	8012eb8 <tcp_segs_free>
    pcb->ooseq = NULL;
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	2200      	movs	r2, #0
 8013642:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8013644:	bf00      	nop
 8013646:	3708      	adds	r7, #8
 8013648:	46bd      	mov	sp, r7
 801364a:	bd80      	pop	{r7, pc}

0801364c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801364c:	b590      	push	{r4, r7, lr}
 801364e:	b08d      	sub	sp, #52	@ 0x34
 8013650:	af04      	add	r7, sp, #16
 8013652:	6078      	str	r0, [r7, #4]
 8013654:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	2b00      	cmp	r3, #0
 801365a:	d105      	bne.n	8013668 <tcp_input+0x1c>
 801365c:	4b9b      	ldr	r3, [pc, #620]	@ (80138cc <tcp_input+0x280>)
 801365e:	2283      	movs	r2, #131	@ 0x83
 8013660:	499b      	ldr	r1, [pc, #620]	@ (80138d0 <tcp_input+0x284>)
 8013662:	489c      	ldr	r0, [pc, #624]	@ (80138d4 <tcp_input+0x288>)
 8013664:	f007 f8fe 	bl	801a864 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	685b      	ldr	r3, [r3, #4]
 801366c:	4a9a      	ldr	r2, [pc, #616]	@ (80138d8 <tcp_input+0x28c>)
 801366e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8013670:	687b      	ldr	r3, [r7, #4]
 8013672:	895b      	ldrh	r3, [r3, #10]
 8013674:	2b13      	cmp	r3, #19
 8013676:	f240 83d1 	bls.w	8013e1c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801367a:	4b98      	ldr	r3, [pc, #608]	@ (80138dc <tcp_input+0x290>)
 801367c:	695b      	ldr	r3, [r3, #20]
 801367e:	4a97      	ldr	r2, [pc, #604]	@ (80138dc <tcp_input+0x290>)
 8013680:	6812      	ldr	r2, [r2, #0]
 8013682:	4611      	mov	r1, r2
 8013684:	4618      	mov	r0, r3
 8013686:	f005 ffa5 	bl	80195d4 <ip4_addr_isbroadcast_u32>
 801368a:	4603      	mov	r3, r0
 801368c:	2b00      	cmp	r3, #0
 801368e:	f040 83c7 	bne.w	8013e20 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8013692:	4b92      	ldr	r3, [pc, #584]	@ (80138dc <tcp_input+0x290>)
 8013694:	695b      	ldr	r3, [r3, #20]
 8013696:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801369a:	2be0      	cmp	r3, #224	@ 0xe0
 801369c:	f000 83c0 	beq.w	8013e20 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80136a0:	4b8d      	ldr	r3, [pc, #564]	@ (80138d8 <tcp_input+0x28c>)
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	899b      	ldrh	r3, [r3, #12]
 80136a6:	b29b      	uxth	r3, r3
 80136a8:	4618      	mov	r0, r3
 80136aa:	f7fc fbe7 	bl	800fe7c <lwip_htons>
 80136ae:	4603      	mov	r3, r0
 80136b0:	0b1b      	lsrs	r3, r3, #12
 80136b2:	b29b      	uxth	r3, r3
 80136b4:	b2db      	uxtb	r3, r3
 80136b6:	009b      	lsls	r3, r3, #2
 80136b8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80136ba:	7cbb      	ldrb	r3, [r7, #18]
 80136bc:	2b13      	cmp	r3, #19
 80136be:	f240 83b1 	bls.w	8013e24 <tcp_input+0x7d8>
 80136c2:	7cbb      	ldrb	r3, [r7, #18]
 80136c4:	b29a      	uxth	r2, r3
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	891b      	ldrh	r3, [r3, #8]
 80136ca:	429a      	cmp	r2, r3
 80136cc:	f200 83aa 	bhi.w	8013e24 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80136d0:	7cbb      	ldrb	r3, [r7, #18]
 80136d2:	b29b      	uxth	r3, r3
 80136d4:	3b14      	subs	r3, #20
 80136d6:	b29a      	uxth	r2, r3
 80136d8:	4b81      	ldr	r3, [pc, #516]	@ (80138e0 <tcp_input+0x294>)
 80136da:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80136dc:	4b81      	ldr	r3, [pc, #516]	@ (80138e4 <tcp_input+0x298>)
 80136de:	2200      	movs	r2, #0
 80136e0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	895a      	ldrh	r2, [r3, #10]
 80136e6:	7cbb      	ldrb	r3, [r7, #18]
 80136e8:	b29b      	uxth	r3, r3
 80136ea:	429a      	cmp	r2, r3
 80136ec:	d309      	bcc.n	8013702 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80136ee:	4b7c      	ldr	r3, [pc, #496]	@ (80138e0 <tcp_input+0x294>)
 80136f0:	881a      	ldrh	r2, [r3, #0]
 80136f2:	4b7d      	ldr	r3, [pc, #500]	@ (80138e8 <tcp_input+0x29c>)
 80136f4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80136f6:	7cbb      	ldrb	r3, [r7, #18]
 80136f8:	4619      	mov	r1, r3
 80136fa:	6878      	ldr	r0, [r7, #4]
 80136fc:	f7fd ffea 	bl	80116d4 <pbuf_remove_header>
 8013700:	e04e      	b.n	80137a0 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	681b      	ldr	r3, [r3, #0]
 8013706:	2b00      	cmp	r3, #0
 8013708:	d105      	bne.n	8013716 <tcp_input+0xca>
 801370a:	4b70      	ldr	r3, [pc, #448]	@ (80138cc <tcp_input+0x280>)
 801370c:	22c2      	movs	r2, #194	@ 0xc2
 801370e:	4977      	ldr	r1, [pc, #476]	@ (80138ec <tcp_input+0x2a0>)
 8013710:	4870      	ldr	r0, [pc, #448]	@ (80138d4 <tcp_input+0x288>)
 8013712:	f007 f8a7 	bl	801a864 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8013716:	2114      	movs	r1, #20
 8013718:	6878      	ldr	r0, [r7, #4]
 801371a:	f7fd ffdb 	bl	80116d4 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	895a      	ldrh	r2, [r3, #10]
 8013722:	4b71      	ldr	r3, [pc, #452]	@ (80138e8 <tcp_input+0x29c>)
 8013724:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8013726:	4b6e      	ldr	r3, [pc, #440]	@ (80138e0 <tcp_input+0x294>)
 8013728:	881a      	ldrh	r2, [r3, #0]
 801372a:	4b6f      	ldr	r3, [pc, #444]	@ (80138e8 <tcp_input+0x29c>)
 801372c:	881b      	ldrh	r3, [r3, #0]
 801372e:	1ad3      	subs	r3, r2, r3
 8013730:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8013732:	4b6d      	ldr	r3, [pc, #436]	@ (80138e8 <tcp_input+0x29c>)
 8013734:	881b      	ldrh	r3, [r3, #0]
 8013736:	4619      	mov	r1, r3
 8013738:	6878      	ldr	r0, [r7, #4]
 801373a:	f7fd ffcb 	bl	80116d4 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	681b      	ldr	r3, [r3, #0]
 8013742:	895b      	ldrh	r3, [r3, #10]
 8013744:	8a3a      	ldrh	r2, [r7, #16]
 8013746:	429a      	cmp	r2, r3
 8013748:	f200 836e 	bhi.w	8013e28 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	685b      	ldr	r3, [r3, #4]
 8013752:	4a64      	ldr	r2, [pc, #400]	@ (80138e4 <tcp_input+0x298>)
 8013754:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	681b      	ldr	r3, [r3, #0]
 801375a:	8a3a      	ldrh	r2, [r7, #16]
 801375c:	4611      	mov	r1, r2
 801375e:	4618      	mov	r0, r3
 8013760:	f7fd ffb8 	bl	80116d4 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	891a      	ldrh	r2, [r3, #8]
 8013768:	8a3b      	ldrh	r3, [r7, #16]
 801376a:	1ad3      	subs	r3, r2, r3
 801376c:	b29a      	uxth	r2, r3
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	895b      	ldrh	r3, [r3, #10]
 8013776:	2b00      	cmp	r3, #0
 8013778:	d005      	beq.n	8013786 <tcp_input+0x13a>
 801377a:	4b54      	ldr	r3, [pc, #336]	@ (80138cc <tcp_input+0x280>)
 801377c:	22df      	movs	r2, #223	@ 0xdf
 801377e:	495c      	ldr	r1, [pc, #368]	@ (80138f0 <tcp_input+0x2a4>)
 8013780:	4854      	ldr	r0, [pc, #336]	@ (80138d4 <tcp_input+0x288>)
 8013782:	f007 f86f 	bl	801a864 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	891a      	ldrh	r2, [r3, #8]
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	681b      	ldr	r3, [r3, #0]
 801378e:	891b      	ldrh	r3, [r3, #8]
 8013790:	429a      	cmp	r2, r3
 8013792:	d005      	beq.n	80137a0 <tcp_input+0x154>
 8013794:	4b4d      	ldr	r3, [pc, #308]	@ (80138cc <tcp_input+0x280>)
 8013796:	22e0      	movs	r2, #224	@ 0xe0
 8013798:	4956      	ldr	r1, [pc, #344]	@ (80138f4 <tcp_input+0x2a8>)
 801379a:	484e      	ldr	r0, [pc, #312]	@ (80138d4 <tcp_input+0x288>)
 801379c:	f007 f862 	bl	801a864 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80137a0:	4b4d      	ldr	r3, [pc, #308]	@ (80138d8 <tcp_input+0x28c>)
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	881b      	ldrh	r3, [r3, #0]
 80137a6:	b29b      	uxth	r3, r3
 80137a8:	4a4b      	ldr	r2, [pc, #300]	@ (80138d8 <tcp_input+0x28c>)
 80137aa:	6814      	ldr	r4, [r2, #0]
 80137ac:	4618      	mov	r0, r3
 80137ae:	f7fc fb65 	bl	800fe7c <lwip_htons>
 80137b2:	4603      	mov	r3, r0
 80137b4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80137b6:	4b48      	ldr	r3, [pc, #288]	@ (80138d8 <tcp_input+0x28c>)
 80137b8:	681b      	ldr	r3, [r3, #0]
 80137ba:	885b      	ldrh	r3, [r3, #2]
 80137bc:	b29b      	uxth	r3, r3
 80137be:	4a46      	ldr	r2, [pc, #280]	@ (80138d8 <tcp_input+0x28c>)
 80137c0:	6814      	ldr	r4, [r2, #0]
 80137c2:	4618      	mov	r0, r3
 80137c4:	f7fc fb5a 	bl	800fe7c <lwip_htons>
 80137c8:	4603      	mov	r3, r0
 80137ca:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80137cc:	4b42      	ldr	r3, [pc, #264]	@ (80138d8 <tcp_input+0x28c>)
 80137ce:	681b      	ldr	r3, [r3, #0]
 80137d0:	685b      	ldr	r3, [r3, #4]
 80137d2:	4a41      	ldr	r2, [pc, #260]	@ (80138d8 <tcp_input+0x28c>)
 80137d4:	6814      	ldr	r4, [r2, #0]
 80137d6:	4618      	mov	r0, r3
 80137d8:	f7fc fb66 	bl	800fea8 <lwip_htonl>
 80137dc:	4603      	mov	r3, r0
 80137de:	6063      	str	r3, [r4, #4]
 80137e0:	6863      	ldr	r3, [r4, #4]
 80137e2:	4a45      	ldr	r2, [pc, #276]	@ (80138f8 <tcp_input+0x2ac>)
 80137e4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80137e6:	4b3c      	ldr	r3, [pc, #240]	@ (80138d8 <tcp_input+0x28c>)
 80137e8:	681b      	ldr	r3, [r3, #0]
 80137ea:	689b      	ldr	r3, [r3, #8]
 80137ec:	4a3a      	ldr	r2, [pc, #232]	@ (80138d8 <tcp_input+0x28c>)
 80137ee:	6814      	ldr	r4, [r2, #0]
 80137f0:	4618      	mov	r0, r3
 80137f2:	f7fc fb59 	bl	800fea8 <lwip_htonl>
 80137f6:	4603      	mov	r3, r0
 80137f8:	60a3      	str	r3, [r4, #8]
 80137fa:	68a3      	ldr	r3, [r4, #8]
 80137fc:	4a3f      	ldr	r2, [pc, #252]	@ (80138fc <tcp_input+0x2b0>)
 80137fe:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8013800:	4b35      	ldr	r3, [pc, #212]	@ (80138d8 <tcp_input+0x28c>)
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	89db      	ldrh	r3, [r3, #14]
 8013806:	b29b      	uxth	r3, r3
 8013808:	4a33      	ldr	r2, [pc, #204]	@ (80138d8 <tcp_input+0x28c>)
 801380a:	6814      	ldr	r4, [r2, #0]
 801380c:	4618      	mov	r0, r3
 801380e:	f7fc fb35 	bl	800fe7c <lwip_htons>
 8013812:	4603      	mov	r3, r0
 8013814:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8013816:	4b30      	ldr	r3, [pc, #192]	@ (80138d8 <tcp_input+0x28c>)
 8013818:	681b      	ldr	r3, [r3, #0]
 801381a:	899b      	ldrh	r3, [r3, #12]
 801381c:	b29b      	uxth	r3, r3
 801381e:	4618      	mov	r0, r3
 8013820:	f7fc fb2c 	bl	800fe7c <lwip_htons>
 8013824:	4603      	mov	r3, r0
 8013826:	b2db      	uxtb	r3, r3
 8013828:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801382c:	b2da      	uxtb	r2, r3
 801382e:	4b34      	ldr	r3, [pc, #208]	@ (8013900 <tcp_input+0x2b4>)
 8013830:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	891a      	ldrh	r2, [r3, #8]
 8013836:	4b33      	ldr	r3, [pc, #204]	@ (8013904 <tcp_input+0x2b8>)
 8013838:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801383a:	4b31      	ldr	r3, [pc, #196]	@ (8013900 <tcp_input+0x2b4>)
 801383c:	781b      	ldrb	r3, [r3, #0]
 801383e:	f003 0303 	and.w	r3, r3, #3
 8013842:	2b00      	cmp	r3, #0
 8013844:	d00c      	beq.n	8013860 <tcp_input+0x214>
    tcplen++;
 8013846:	4b2f      	ldr	r3, [pc, #188]	@ (8013904 <tcp_input+0x2b8>)
 8013848:	881b      	ldrh	r3, [r3, #0]
 801384a:	3301      	adds	r3, #1
 801384c:	b29a      	uxth	r2, r3
 801384e:	4b2d      	ldr	r3, [pc, #180]	@ (8013904 <tcp_input+0x2b8>)
 8013850:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	891a      	ldrh	r2, [r3, #8]
 8013856:	4b2b      	ldr	r3, [pc, #172]	@ (8013904 <tcp_input+0x2b8>)
 8013858:	881b      	ldrh	r3, [r3, #0]
 801385a:	429a      	cmp	r2, r3
 801385c:	f200 82e6 	bhi.w	8013e2c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8013860:	2300      	movs	r3, #0
 8013862:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013864:	4b28      	ldr	r3, [pc, #160]	@ (8013908 <tcp_input+0x2bc>)
 8013866:	681b      	ldr	r3, [r3, #0]
 8013868:	61fb      	str	r3, [r7, #28]
 801386a:	e09d      	b.n	80139a8 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801386c:	69fb      	ldr	r3, [r7, #28]
 801386e:	7d1b      	ldrb	r3, [r3, #20]
 8013870:	2b00      	cmp	r3, #0
 8013872:	d105      	bne.n	8013880 <tcp_input+0x234>
 8013874:	4b15      	ldr	r3, [pc, #84]	@ (80138cc <tcp_input+0x280>)
 8013876:	22fb      	movs	r2, #251	@ 0xfb
 8013878:	4924      	ldr	r1, [pc, #144]	@ (801390c <tcp_input+0x2c0>)
 801387a:	4816      	ldr	r0, [pc, #88]	@ (80138d4 <tcp_input+0x288>)
 801387c:	f006 fff2 	bl	801a864 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8013880:	69fb      	ldr	r3, [r7, #28]
 8013882:	7d1b      	ldrb	r3, [r3, #20]
 8013884:	2b0a      	cmp	r3, #10
 8013886:	d105      	bne.n	8013894 <tcp_input+0x248>
 8013888:	4b10      	ldr	r3, [pc, #64]	@ (80138cc <tcp_input+0x280>)
 801388a:	22fc      	movs	r2, #252	@ 0xfc
 801388c:	4920      	ldr	r1, [pc, #128]	@ (8013910 <tcp_input+0x2c4>)
 801388e:	4811      	ldr	r0, [pc, #68]	@ (80138d4 <tcp_input+0x288>)
 8013890:	f006 ffe8 	bl	801a864 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8013894:	69fb      	ldr	r3, [r7, #28]
 8013896:	7d1b      	ldrb	r3, [r3, #20]
 8013898:	2b01      	cmp	r3, #1
 801389a:	d105      	bne.n	80138a8 <tcp_input+0x25c>
 801389c:	4b0b      	ldr	r3, [pc, #44]	@ (80138cc <tcp_input+0x280>)
 801389e:	22fd      	movs	r2, #253	@ 0xfd
 80138a0:	491c      	ldr	r1, [pc, #112]	@ (8013914 <tcp_input+0x2c8>)
 80138a2:	480c      	ldr	r0, [pc, #48]	@ (80138d4 <tcp_input+0x288>)
 80138a4:	f006 ffde 	bl	801a864 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80138a8:	69fb      	ldr	r3, [r7, #28]
 80138aa:	7a1b      	ldrb	r3, [r3, #8]
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d033      	beq.n	8013918 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80138b0:	69fb      	ldr	r3, [r7, #28]
 80138b2:	7a1a      	ldrb	r2, [r3, #8]
 80138b4:	4b09      	ldr	r3, [pc, #36]	@ (80138dc <tcp_input+0x290>)
 80138b6:	685b      	ldr	r3, [r3, #4]
 80138b8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80138bc:	3301      	adds	r3, #1
 80138be:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80138c0:	429a      	cmp	r2, r3
 80138c2:	d029      	beq.n	8013918 <tcp_input+0x2cc>
      prev = pcb;
 80138c4:	69fb      	ldr	r3, [r7, #28]
 80138c6:	61bb      	str	r3, [r7, #24]
      continue;
 80138c8:	e06b      	b.n	80139a2 <tcp_input+0x356>
 80138ca:	bf00      	nop
 80138cc:	0801cb88 	.word	0x0801cb88
 80138d0:	0801cbbc 	.word	0x0801cbbc
 80138d4:	0801cbd4 	.word	0x0801cbd4
 80138d8:	24014ba4 	.word	0x24014ba4
 80138dc:	2400e040 	.word	0x2400e040
 80138e0:	24014ba8 	.word	0x24014ba8
 80138e4:	24014bac 	.word	0x24014bac
 80138e8:	24014baa 	.word	0x24014baa
 80138ec:	0801cbfc 	.word	0x0801cbfc
 80138f0:	0801cc0c 	.word	0x0801cc0c
 80138f4:	0801cc18 	.word	0x0801cc18
 80138f8:	24014bb4 	.word	0x24014bb4
 80138fc:	24014bb8 	.word	0x24014bb8
 8013900:	24014bc0 	.word	0x24014bc0
 8013904:	24014bbe 	.word	0x24014bbe
 8013908:	24014b88 	.word	0x24014b88
 801390c:	0801cc38 	.word	0x0801cc38
 8013910:	0801cc60 	.word	0x0801cc60
 8013914:	0801cc8c 	.word	0x0801cc8c
    }

    if (pcb->remote_port == tcphdr->src &&
 8013918:	69fb      	ldr	r3, [r7, #28]
 801391a:	8b1a      	ldrh	r2, [r3, #24]
 801391c:	4b72      	ldr	r3, [pc, #456]	@ (8013ae8 <tcp_input+0x49c>)
 801391e:	681b      	ldr	r3, [r3, #0]
 8013920:	881b      	ldrh	r3, [r3, #0]
 8013922:	b29b      	uxth	r3, r3
 8013924:	429a      	cmp	r2, r3
 8013926:	d13a      	bne.n	801399e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8013928:	69fb      	ldr	r3, [r7, #28]
 801392a:	8ada      	ldrh	r2, [r3, #22]
 801392c:	4b6e      	ldr	r3, [pc, #440]	@ (8013ae8 <tcp_input+0x49c>)
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	885b      	ldrh	r3, [r3, #2]
 8013932:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8013934:	429a      	cmp	r2, r3
 8013936:	d132      	bne.n	801399e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013938:	69fb      	ldr	r3, [r7, #28]
 801393a:	685a      	ldr	r2, [r3, #4]
 801393c:	4b6b      	ldr	r3, [pc, #428]	@ (8013aec <tcp_input+0x4a0>)
 801393e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8013940:	429a      	cmp	r2, r3
 8013942:	d12c      	bne.n	801399e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013944:	69fb      	ldr	r3, [r7, #28]
 8013946:	681a      	ldr	r2, [r3, #0]
 8013948:	4b68      	ldr	r3, [pc, #416]	@ (8013aec <tcp_input+0x4a0>)
 801394a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801394c:	429a      	cmp	r2, r3
 801394e:	d126      	bne.n	801399e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8013950:	69fb      	ldr	r3, [r7, #28]
 8013952:	68db      	ldr	r3, [r3, #12]
 8013954:	69fa      	ldr	r2, [r7, #28]
 8013956:	429a      	cmp	r2, r3
 8013958:	d106      	bne.n	8013968 <tcp_input+0x31c>
 801395a:	4b65      	ldr	r3, [pc, #404]	@ (8013af0 <tcp_input+0x4a4>)
 801395c:	f240 120d 	movw	r2, #269	@ 0x10d
 8013960:	4964      	ldr	r1, [pc, #400]	@ (8013af4 <tcp_input+0x4a8>)
 8013962:	4865      	ldr	r0, [pc, #404]	@ (8013af8 <tcp_input+0x4ac>)
 8013964:	f006 ff7e 	bl	801a864 <iprintf>
      if (prev != NULL) {
 8013968:	69bb      	ldr	r3, [r7, #24]
 801396a:	2b00      	cmp	r3, #0
 801396c:	d00a      	beq.n	8013984 <tcp_input+0x338>
        prev->next = pcb->next;
 801396e:	69fb      	ldr	r3, [r7, #28]
 8013970:	68da      	ldr	r2, [r3, #12]
 8013972:	69bb      	ldr	r3, [r7, #24]
 8013974:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8013976:	4b61      	ldr	r3, [pc, #388]	@ (8013afc <tcp_input+0x4b0>)
 8013978:	681a      	ldr	r2, [r3, #0]
 801397a:	69fb      	ldr	r3, [r7, #28]
 801397c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801397e:	4a5f      	ldr	r2, [pc, #380]	@ (8013afc <tcp_input+0x4b0>)
 8013980:	69fb      	ldr	r3, [r7, #28]
 8013982:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8013984:	69fb      	ldr	r3, [r7, #28]
 8013986:	68db      	ldr	r3, [r3, #12]
 8013988:	69fa      	ldr	r2, [r7, #28]
 801398a:	429a      	cmp	r2, r3
 801398c:	d111      	bne.n	80139b2 <tcp_input+0x366>
 801398e:	4b58      	ldr	r3, [pc, #352]	@ (8013af0 <tcp_input+0x4a4>)
 8013990:	f240 1215 	movw	r2, #277	@ 0x115
 8013994:	495a      	ldr	r1, [pc, #360]	@ (8013b00 <tcp_input+0x4b4>)
 8013996:	4858      	ldr	r0, [pc, #352]	@ (8013af8 <tcp_input+0x4ac>)
 8013998:	f006 ff64 	bl	801a864 <iprintf>
      break;
 801399c:	e009      	b.n	80139b2 <tcp_input+0x366>
    }
    prev = pcb;
 801399e:	69fb      	ldr	r3, [r7, #28]
 80139a0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80139a2:	69fb      	ldr	r3, [r7, #28]
 80139a4:	68db      	ldr	r3, [r3, #12]
 80139a6:	61fb      	str	r3, [r7, #28]
 80139a8:	69fb      	ldr	r3, [r7, #28]
 80139aa:	2b00      	cmp	r3, #0
 80139ac:	f47f af5e 	bne.w	801386c <tcp_input+0x220>
 80139b0:	e000      	b.n	80139b4 <tcp_input+0x368>
      break;
 80139b2:	bf00      	nop
  }

  if (pcb == NULL) {
 80139b4:	69fb      	ldr	r3, [r7, #28]
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	f040 80aa 	bne.w	8013b10 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80139bc:	4b51      	ldr	r3, [pc, #324]	@ (8013b04 <tcp_input+0x4b8>)
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	61fb      	str	r3, [r7, #28]
 80139c2:	e03f      	b.n	8013a44 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80139c4:	69fb      	ldr	r3, [r7, #28]
 80139c6:	7d1b      	ldrb	r3, [r3, #20]
 80139c8:	2b0a      	cmp	r3, #10
 80139ca:	d006      	beq.n	80139da <tcp_input+0x38e>
 80139cc:	4b48      	ldr	r3, [pc, #288]	@ (8013af0 <tcp_input+0x4a4>)
 80139ce:	f240 121f 	movw	r2, #287	@ 0x11f
 80139d2:	494d      	ldr	r1, [pc, #308]	@ (8013b08 <tcp_input+0x4bc>)
 80139d4:	4848      	ldr	r0, [pc, #288]	@ (8013af8 <tcp_input+0x4ac>)
 80139d6:	f006 ff45 	bl	801a864 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80139da:	69fb      	ldr	r3, [r7, #28]
 80139dc:	7a1b      	ldrb	r3, [r3, #8]
 80139de:	2b00      	cmp	r3, #0
 80139e0:	d009      	beq.n	80139f6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80139e2:	69fb      	ldr	r3, [r7, #28]
 80139e4:	7a1a      	ldrb	r2, [r3, #8]
 80139e6:	4b41      	ldr	r3, [pc, #260]	@ (8013aec <tcp_input+0x4a0>)
 80139e8:	685b      	ldr	r3, [r3, #4]
 80139ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80139ee:	3301      	adds	r3, #1
 80139f0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80139f2:	429a      	cmp	r2, r3
 80139f4:	d122      	bne.n	8013a3c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80139f6:	69fb      	ldr	r3, [r7, #28]
 80139f8:	8b1a      	ldrh	r2, [r3, #24]
 80139fa:	4b3b      	ldr	r3, [pc, #236]	@ (8013ae8 <tcp_input+0x49c>)
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	881b      	ldrh	r3, [r3, #0]
 8013a00:	b29b      	uxth	r3, r3
 8013a02:	429a      	cmp	r2, r3
 8013a04:	d11b      	bne.n	8013a3e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8013a06:	69fb      	ldr	r3, [r7, #28]
 8013a08:	8ada      	ldrh	r2, [r3, #22]
 8013a0a:	4b37      	ldr	r3, [pc, #220]	@ (8013ae8 <tcp_input+0x49c>)
 8013a0c:	681b      	ldr	r3, [r3, #0]
 8013a0e:	885b      	ldrh	r3, [r3, #2]
 8013a10:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8013a12:	429a      	cmp	r2, r3
 8013a14:	d113      	bne.n	8013a3e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013a16:	69fb      	ldr	r3, [r7, #28]
 8013a18:	685a      	ldr	r2, [r3, #4]
 8013a1a:	4b34      	ldr	r3, [pc, #208]	@ (8013aec <tcp_input+0x4a0>)
 8013a1c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8013a1e:	429a      	cmp	r2, r3
 8013a20:	d10d      	bne.n	8013a3e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013a22:	69fb      	ldr	r3, [r7, #28]
 8013a24:	681a      	ldr	r2, [r3, #0]
 8013a26:	4b31      	ldr	r3, [pc, #196]	@ (8013aec <tcp_input+0x4a0>)
 8013a28:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013a2a:	429a      	cmp	r2, r3
 8013a2c:	d107      	bne.n	8013a3e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8013a2e:	69f8      	ldr	r0, [r7, #28]
 8013a30:	f000 fb56 	bl	80140e0 <tcp_timewait_input>
        }
        pbuf_free(p);
 8013a34:	6878      	ldr	r0, [r7, #4]
 8013a36:	f7fd fed3 	bl	80117e0 <pbuf_free>
        return;
 8013a3a:	e1fd      	b.n	8013e38 <tcp_input+0x7ec>
        continue;
 8013a3c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013a3e:	69fb      	ldr	r3, [r7, #28]
 8013a40:	68db      	ldr	r3, [r3, #12]
 8013a42:	61fb      	str	r3, [r7, #28]
 8013a44:	69fb      	ldr	r3, [r7, #28]
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d1bc      	bne.n	80139c4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8013a4a:	2300      	movs	r3, #0
 8013a4c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013a4e:	4b2f      	ldr	r3, [pc, #188]	@ (8013b0c <tcp_input+0x4c0>)
 8013a50:	681b      	ldr	r3, [r3, #0]
 8013a52:	617b      	str	r3, [r7, #20]
 8013a54:	e02a      	b.n	8013aac <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013a56:	697b      	ldr	r3, [r7, #20]
 8013a58:	7a1b      	ldrb	r3, [r3, #8]
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	d00c      	beq.n	8013a78 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013a5e:	697b      	ldr	r3, [r7, #20]
 8013a60:	7a1a      	ldrb	r2, [r3, #8]
 8013a62:	4b22      	ldr	r3, [pc, #136]	@ (8013aec <tcp_input+0x4a0>)
 8013a64:	685b      	ldr	r3, [r3, #4]
 8013a66:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013a6a:	3301      	adds	r3, #1
 8013a6c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013a6e:	429a      	cmp	r2, r3
 8013a70:	d002      	beq.n	8013a78 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8013a72:	697b      	ldr	r3, [r7, #20]
 8013a74:	61bb      	str	r3, [r7, #24]
        continue;
 8013a76:	e016      	b.n	8013aa6 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8013a78:	697b      	ldr	r3, [r7, #20]
 8013a7a:	8ada      	ldrh	r2, [r3, #22]
 8013a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8013ae8 <tcp_input+0x49c>)
 8013a7e:	681b      	ldr	r3, [r3, #0]
 8013a80:	885b      	ldrh	r3, [r3, #2]
 8013a82:	b29b      	uxth	r3, r3
 8013a84:	429a      	cmp	r2, r3
 8013a86:	d10c      	bne.n	8013aa2 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8013a88:	697b      	ldr	r3, [r7, #20]
 8013a8a:	681a      	ldr	r2, [r3, #0]
 8013a8c:	4b17      	ldr	r3, [pc, #92]	@ (8013aec <tcp_input+0x4a0>)
 8013a8e:	695b      	ldr	r3, [r3, #20]
 8013a90:	429a      	cmp	r2, r3
 8013a92:	d00f      	beq.n	8013ab4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8013a94:	697b      	ldr	r3, [r7, #20]
 8013a96:	2b00      	cmp	r3, #0
 8013a98:	d00d      	beq.n	8013ab6 <tcp_input+0x46a>
 8013a9a:	697b      	ldr	r3, [r7, #20]
 8013a9c:	681b      	ldr	r3, [r3, #0]
 8013a9e:	2b00      	cmp	r3, #0
 8013aa0:	d009      	beq.n	8013ab6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8013aa2:	697b      	ldr	r3, [r7, #20]
 8013aa4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013aa6:	697b      	ldr	r3, [r7, #20]
 8013aa8:	68db      	ldr	r3, [r3, #12]
 8013aaa:	617b      	str	r3, [r7, #20]
 8013aac:	697b      	ldr	r3, [r7, #20]
 8013aae:	2b00      	cmp	r3, #0
 8013ab0:	d1d1      	bne.n	8013a56 <tcp_input+0x40a>
 8013ab2:	e000      	b.n	8013ab6 <tcp_input+0x46a>
            break;
 8013ab4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8013ab6:	697b      	ldr	r3, [r7, #20]
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d029      	beq.n	8013b10 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8013abc:	69bb      	ldr	r3, [r7, #24]
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	d00a      	beq.n	8013ad8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8013ac2:	697b      	ldr	r3, [r7, #20]
 8013ac4:	68da      	ldr	r2, [r3, #12]
 8013ac6:	69bb      	ldr	r3, [r7, #24]
 8013ac8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8013aca:	4b10      	ldr	r3, [pc, #64]	@ (8013b0c <tcp_input+0x4c0>)
 8013acc:	681a      	ldr	r2, [r3, #0]
 8013ace:	697b      	ldr	r3, [r7, #20]
 8013ad0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8013ad2:	4a0e      	ldr	r2, [pc, #56]	@ (8013b0c <tcp_input+0x4c0>)
 8013ad4:	697b      	ldr	r3, [r7, #20]
 8013ad6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8013ad8:	6978      	ldr	r0, [r7, #20]
 8013ada:	f000 fa03 	bl	8013ee4 <tcp_listen_input>
      }
      pbuf_free(p);
 8013ade:	6878      	ldr	r0, [r7, #4]
 8013ae0:	f7fd fe7e 	bl	80117e0 <pbuf_free>
      return;
 8013ae4:	e1a8      	b.n	8013e38 <tcp_input+0x7ec>
 8013ae6:	bf00      	nop
 8013ae8:	24014ba4 	.word	0x24014ba4
 8013aec:	2400e040 	.word	0x2400e040
 8013af0:	0801cb88 	.word	0x0801cb88
 8013af4:	0801ccb4 	.word	0x0801ccb4
 8013af8:	0801cbd4 	.word	0x0801cbd4
 8013afc:	24014b88 	.word	0x24014b88
 8013b00:	0801cce0 	.word	0x0801cce0
 8013b04:	24014b8c 	.word	0x24014b8c
 8013b08:	0801cd0c 	.word	0x0801cd0c
 8013b0c:	24014b84 	.word	0x24014b84
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8013b10:	69fb      	ldr	r3, [r7, #28]
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	f000 8158 	beq.w	8013dc8 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8013b18:	4b95      	ldr	r3, [pc, #596]	@ (8013d70 <tcp_input+0x724>)
 8013b1a:	2200      	movs	r2, #0
 8013b1c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	891a      	ldrh	r2, [r3, #8]
 8013b22:	4b93      	ldr	r3, [pc, #588]	@ (8013d70 <tcp_input+0x724>)
 8013b24:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8013b26:	4a92      	ldr	r2, [pc, #584]	@ (8013d70 <tcp_input+0x724>)
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8013b2c:	4b91      	ldr	r3, [pc, #580]	@ (8013d74 <tcp_input+0x728>)
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	4a8f      	ldr	r2, [pc, #572]	@ (8013d70 <tcp_input+0x724>)
 8013b32:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8013b34:	4b90      	ldr	r3, [pc, #576]	@ (8013d78 <tcp_input+0x72c>)
 8013b36:	2200      	movs	r2, #0
 8013b38:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8013b3a:	4b90      	ldr	r3, [pc, #576]	@ (8013d7c <tcp_input+0x730>)
 8013b3c:	2200      	movs	r2, #0
 8013b3e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8013b40:	4b8f      	ldr	r3, [pc, #572]	@ (8013d80 <tcp_input+0x734>)
 8013b42:	2200      	movs	r2, #0
 8013b44:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8013b46:	4b8f      	ldr	r3, [pc, #572]	@ (8013d84 <tcp_input+0x738>)
 8013b48:	781b      	ldrb	r3, [r3, #0]
 8013b4a:	f003 0308 	and.w	r3, r3, #8
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d006      	beq.n	8013b60 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	7b5b      	ldrb	r3, [r3, #13]
 8013b56:	f043 0301 	orr.w	r3, r3, #1
 8013b5a:	b2da      	uxtb	r2, r3
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8013b60:	69fb      	ldr	r3, [r7, #28]
 8013b62:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013b64:	2b00      	cmp	r3, #0
 8013b66:	d017      	beq.n	8013b98 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013b68:	69f8      	ldr	r0, [r7, #28]
 8013b6a:	f7ff f927 	bl	8012dbc <tcp_process_refused_data>
 8013b6e:	4603      	mov	r3, r0
 8013b70:	f113 0f0d 	cmn.w	r3, #13
 8013b74:	d007      	beq.n	8013b86 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013b76:	69fb      	ldr	r3, [r7, #28]
 8013b78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	d00c      	beq.n	8013b98 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013b7e:	4b82      	ldr	r3, [pc, #520]	@ (8013d88 <tcp_input+0x73c>)
 8013b80:	881b      	ldrh	r3, [r3, #0]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d008      	beq.n	8013b98 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8013b86:	69fb      	ldr	r3, [r7, #28]
 8013b88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	f040 80e4 	bne.w	8013d58 <tcp_input+0x70c>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8013b90:	69f8      	ldr	r0, [r7, #28]
 8013b92:	f003 f9a9 	bl	8016ee8 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8013b96:	e0df      	b.n	8013d58 <tcp_input+0x70c>
      }
    }
    tcp_input_pcb = pcb;
 8013b98:	4a7c      	ldr	r2, [pc, #496]	@ (8013d8c <tcp_input+0x740>)
 8013b9a:	69fb      	ldr	r3, [r7, #28]
 8013b9c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8013b9e:	69f8      	ldr	r0, [r7, #28]
 8013ba0:	f000 fb18 	bl	80141d4 <tcp_process>
 8013ba4:	4603      	mov	r3, r0
 8013ba6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8013ba8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013bac:	f113 0f0d 	cmn.w	r3, #13
 8013bb0:	f000 80d4 	beq.w	8013d5c <tcp_input+0x710>
      if (recv_flags & TF_RESET) {
 8013bb4:	4b71      	ldr	r3, [pc, #452]	@ (8013d7c <tcp_input+0x730>)
 8013bb6:	781b      	ldrb	r3, [r3, #0]
 8013bb8:	f003 0308 	and.w	r3, r3, #8
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d015      	beq.n	8013bec <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8013bc0:	69fb      	ldr	r3, [r7, #28]
 8013bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d008      	beq.n	8013bdc <tcp_input+0x590>
 8013bca:	69fb      	ldr	r3, [r7, #28]
 8013bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013bd0:	69fa      	ldr	r2, [r7, #28]
 8013bd2:	6912      	ldr	r2, [r2, #16]
 8013bd4:	f06f 010d 	mvn.w	r1, #13
 8013bd8:	4610      	mov	r0, r2
 8013bda:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013bdc:	69f9      	ldr	r1, [r7, #28]
 8013bde:	486c      	ldr	r0, [pc, #432]	@ (8013d90 <tcp_input+0x744>)
 8013be0:	f7ff fbbc 	bl	801335c <tcp_pcb_remove>
        tcp_free(pcb);
 8013be4:	69f8      	ldr	r0, [r7, #28]
 8013be6:	f7fe f9a3 	bl	8011f30 <tcp_free>
 8013bea:	e0da      	b.n	8013da2 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8013bec:	2300      	movs	r3, #0
 8013bee:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8013bf0:	4b63      	ldr	r3, [pc, #396]	@ (8013d80 <tcp_input+0x734>)
 8013bf2:	881b      	ldrh	r3, [r3, #0]
 8013bf4:	2b00      	cmp	r3, #0
 8013bf6:	d01d      	beq.n	8013c34 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8013bf8:	4b61      	ldr	r3, [pc, #388]	@ (8013d80 <tcp_input+0x734>)
 8013bfa:	881b      	ldrh	r3, [r3, #0]
 8013bfc:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8013bfe:	69fb      	ldr	r3, [r7, #28]
 8013c00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	d00a      	beq.n	8013c1e <tcp_input+0x5d2>
 8013c08:	69fb      	ldr	r3, [r7, #28]
 8013c0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013c0e:	69fa      	ldr	r2, [r7, #28]
 8013c10:	6910      	ldr	r0, [r2, #16]
 8013c12:	89fa      	ldrh	r2, [r7, #14]
 8013c14:	69f9      	ldr	r1, [r7, #28]
 8013c16:	4798      	blx	r3
 8013c18:	4603      	mov	r3, r0
 8013c1a:	74fb      	strb	r3, [r7, #19]
 8013c1c:	e001      	b.n	8013c22 <tcp_input+0x5d6>
 8013c1e:	2300      	movs	r3, #0
 8013c20:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013c22:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013c26:	f113 0f0d 	cmn.w	r3, #13
 8013c2a:	f000 8099 	beq.w	8013d60 <tcp_input+0x714>
              goto aborted;
            }
          }
          recv_acked = 0;
 8013c2e:	4b54      	ldr	r3, [pc, #336]	@ (8013d80 <tcp_input+0x734>)
 8013c30:	2200      	movs	r2, #0
 8013c32:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8013c34:	69f8      	ldr	r0, [r7, #28]
 8013c36:	f000 f915 	bl	8013e64 <tcp_input_delayed_close>
 8013c3a:	4603      	mov	r3, r0
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	f040 8091 	bne.w	8013d64 <tcp_input+0x718>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8013c42:	4b4d      	ldr	r3, [pc, #308]	@ (8013d78 <tcp_input+0x72c>)
 8013c44:	681b      	ldr	r3, [r3, #0]
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	d041      	beq.n	8013cce <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8013c4a:	69fb      	ldr	r3, [r7, #28]
 8013c4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013c4e:	2b00      	cmp	r3, #0
 8013c50:	d006      	beq.n	8013c60 <tcp_input+0x614>
 8013c52:	4b50      	ldr	r3, [pc, #320]	@ (8013d94 <tcp_input+0x748>)
 8013c54:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8013c58:	494f      	ldr	r1, [pc, #316]	@ (8013d98 <tcp_input+0x74c>)
 8013c5a:	4850      	ldr	r0, [pc, #320]	@ (8013d9c <tcp_input+0x750>)
 8013c5c:	f006 fe02 	bl	801a864 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8013c60:	69fb      	ldr	r3, [r7, #28]
 8013c62:	8b5b      	ldrh	r3, [r3, #26]
 8013c64:	f003 0310 	and.w	r3, r3, #16
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	d008      	beq.n	8013c7e <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8013c6c:	4b42      	ldr	r3, [pc, #264]	@ (8013d78 <tcp_input+0x72c>)
 8013c6e:	681b      	ldr	r3, [r3, #0]
 8013c70:	4618      	mov	r0, r3
 8013c72:	f7fd fdb5 	bl	80117e0 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8013c76:	69f8      	ldr	r0, [r7, #28]
 8013c78:	f7fe fc42 	bl	8012500 <tcp_abort>
            goto aborted;
 8013c7c:	e091      	b.n	8013da2 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8013c7e:	69fb      	ldr	r3, [r7, #28]
 8013c80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d00c      	beq.n	8013ca2 <tcp_input+0x656>
 8013c88:	69fb      	ldr	r3, [r7, #28]
 8013c8a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8013c8e:	69fb      	ldr	r3, [r7, #28]
 8013c90:	6918      	ldr	r0, [r3, #16]
 8013c92:	4b39      	ldr	r3, [pc, #228]	@ (8013d78 <tcp_input+0x72c>)
 8013c94:	681a      	ldr	r2, [r3, #0]
 8013c96:	2300      	movs	r3, #0
 8013c98:	69f9      	ldr	r1, [r7, #28]
 8013c9a:	47a0      	blx	r4
 8013c9c:	4603      	mov	r3, r0
 8013c9e:	74fb      	strb	r3, [r7, #19]
 8013ca0:	e008      	b.n	8013cb4 <tcp_input+0x668>
 8013ca2:	4b35      	ldr	r3, [pc, #212]	@ (8013d78 <tcp_input+0x72c>)
 8013ca4:	681a      	ldr	r2, [r3, #0]
 8013ca6:	2300      	movs	r3, #0
 8013ca8:	69f9      	ldr	r1, [r7, #28]
 8013caa:	2000      	movs	r0, #0
 8013cac:	f7ff f95e 	bl	8012f6c <tcp_recv_null>
 8013cb0:	4603      	mov	r3, r0
 8013cb2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8013cb4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013cb8:	f113 0f0d 	cmn.w	r3, #13
 8013cbc:	d054      	beq.n	8013d68 <tcp_input+0x71c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8013cbe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d003      	beq.n	8013cce <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8013cc6:	4b2c      	ldr	r3, [pc, #176]	@ (8013d78 <tcp_input+0x72c>)
 8013cc8:	681a      	ldr	r2, [r3, #0]
 8013cca:	69fb      	ldr	r3, [r7, #28]
 8013ccc:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8013cce:	4b2b      	ldr	r3, [pc, #172]	@ (8013d7c <tcp_input+0x730>)
 8013cd0:	781b      	ldrb	r3, [r3, #0]
 8013cd2:	f003 0320 	and.w	r3, r3, #32
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d031      	beq.n	8013d3e <tcp_input+0x6f2>
          if (pcb->refused_data != NULL) {
 8013cda:	69fb      	ldr	r3, [r7, #28]
 8013cdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013cde:	2b00      	cmp	r3, #0
 8013ce0:	d009      	beq.n	8013cf6 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8013ce2:	69fb      	ldr	r3, [r7, #28]
 8013ce4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013ce6:	7b5a      	ldrb	r2, [r3, #13]
 8013ce8:	69fb      	ldr	r3, [r7, #28]
 8013cea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013cec:	f042 0220 	orr.w	r2, r2, #32
 8013cf0:	b2d2      	uxtb	r2, r2
 8013cf2:	735a      	strb	r2, [r3, #13]
 8013cf4:	e023      	b.n	8013d3e <tcp_input+0x6f2>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8013cf6:	69fb      	ldr	r3, [r7, #28]
 8013cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013cfa:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8013cfe:	4293      	cmp	r3, r2
 8013d00:	d005      	beq.n	8013d0e <tcp_input+0x6c2>
              pcb->rcv_wnd++;
 8013d02:	69fb      	ldr	r3, [r7, #28]
 8013d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013d06:	3301      	adds	r3, #1
 8013d08:	b29a      	uxth	r2, r3
 8013d0a:	69fb      	ldr	r3, [r7, #28]
 8013d0c:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8013d0e:	69fb      	ldr	r3, [r7, #28]
 8013d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	d00b      	beq.n	8013d30 <tcp_input+0x6e4>
 8013d18:	69fb      	ldr	r3, [r7, #28]
 8013d1a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8013d1e:	69fb      	ldr	r3, [r7, #28]
 8013d20:	6918      	ldr	r0, [r3, #16]
 8013d22:	2300      	movs	r3, #0
 8013d24:	2200      	movs	r2, #0
 8013d26:	69f9      	ldr	r1, [r7, #28]
 8013d28:	47a0      	blx	r4
 8013d2a:	4603      	mov	r3, r0
 8013d2c:	74fb      	strb	r3, [r7, #19]
 8013d2e:	e001      	b.n	8013d34 <tcp_input+0x6e8>
 8013d30:	2300      	movs	r3, #0
 8013d32:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013d34:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013d38:	f113 0f0d 	cmn.w	r3, #13
 8013d3c:	d016      	beq.n	8013d6c <tcp_input+0x720>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8013d3e:	4b13      	ldr	r3, [pc, #76]	@ (8013d8c <tcp_input+0x740>)
 8013d40:	2200      	movs	r2, #0
 8013d42:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8013d44:	69f8      	ldr	r0, [r7, #28]
 8013d46:	f000 f88d 	bl	8013e64 <tcp_input_delayed_close>
 8013d4a:	4603      	mov	r3, r0
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d127      	bne.n	8013da0 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8013d50:	69f8      	ldr	r0, [r7, #28]
 8013d52:	f002 fac3 	bl	80162dc <tcp_output>
 8013d56:	e024      	b.n	8013da2 <tcp_input+0x756>
        goto aborted;
 8013d58:	bf00      	nop
 8013d5a:	e022      	b.n	8013da2 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8013d5c:	bf00      	nop
 8013d5e:	e020      	b.n	8013da2 <tcp_input+0x756>
              goto aborted;
 8013d60:	bf00      	nop
 8013d62:	e01e      	b.n	8013da2 <tcp_input+0x756>
          goto aborted;
 8013d64:	bf00      	nop
 8013d66:	e01c      	b.n	8013da2 <tcp_input+0x756>
            goto aborted;
 8013d68:	bf00      	nop
 8013d6a:	e01a      	b.n	8013da2 <tcp_input+0x756>
              goto aborted;
 8013d6c:	bf00      	nop
 8013d6e:	e018      	b.n	8013da2 <tcp_input+0x756>
 8013d70:	24014b94 	.word	0x24014b94
 8013d74:	24014ba4 	.word	0x24014ba4
 8013d78:	24014bc4 	.word	0x24014bc4
 8013d7c:	24014bc1 	.word	0x24014bc1
 8013d80:	24014bbc 	.word	0x24014bbc
 8013d84:	24014bc0 	.word	0x24014bc0
 8013d88:	24014bbe 	.word	0x24014bbe
 8013d8c:	24014bc8 	.word	0x24014bc8
 8013d90:	24014b88 	.word	0x24014b88
 8013d94:	0801cb88 	.word	0x0801cb88
 8013d98:	0801cd3c 	.word	0x0801cd3c
 8013d9c:	0801cbd4 	.word	0x0801cbd4
          goto aborted;
 8013da0:	bf00      	nop
    tcp_input_pcb = NULL;
 8013da2:	4b27      	ldr	r3, [pc, #156]	@ (8013e40 <tcp_input+0x7f4>)
 8013da4:	2200      	movs	r2, #0
 8013da6:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8013da8:	4b26      	ldr	r3, [pc, #152]	@ (8013e44 <tcp_input+0x7f8>)
 8013daa:	2200      	movs	r2, #0
 8013dac:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8013dae:	4b26      	ldr	r3, [pc, #152]	@ (8013e48 <tcp_input+0x7fc>)
 8013db0:	685b      	ldr	r3, [r3, #4]
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	d03f      	beq.n	8013e36 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8013db6:	4b24      	ldr	r3, [pc, #144]	@ (8013e48 <tcp_input+0x7fc>)
 8013db8:	685b      	ldr	r3, [r3, #4]
 8013dba:	4618      	mov	r0, r3
 8013dbc:	f7fd fd10 	bl	80117e0 <pbuf_free>
      inseg.p = NULL;
 8013dc0:	4b21      	ldr	r3, [pc, #132]	@ (8013e48 <tcp_input+0x7fc>)
 8013dc2:	2200      	movs	r2, #0
 8013dc4:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8013dc6:	e036      	b.n	8013e36 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8013dc8:	4b20      	ldr	r3, [pc, #128]	@ (8013e4c <tcp_input+0x800>)
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	899b      	ldrh	r3, [r3, #12]
 8013dce:	b29b      	uxth	r3, r3
 8013dd0:	4618      	mov	r0, r3
 8013dd2:	f7fc f853 	bl	800fe7c <lwip_htons>
 8013dd6:	4603      	mov	r3, r0
 8013dd8:	b2db      	uxtb	r3, r3
 8013dda:	f003 0304 	and.w	r3, r3, #4
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d118      	bne.n	8013e14 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013de2:	4b1b      	ldr	r3, [pc, #108]	@ (8013e50 <tcp_input+0x804>)
 8013de4:	6819      	ldr	r1, [r3, #0]
 8013de6:	4b1b      	ldr	r3, [pc, #108]	@ (8013e54 <tcp_input+0x808>)
 8013de8:	881b      	ldrh	r3, [r3, #0]
 8013dea:	461a      	mov	r2, r3
 8013dec:	4b1a      	ldr	r3, [pc, #104]	@ (8013e58 <tcp_input+0x80c>)
 8013dee:	681b      	ldr	r3, [r3, #0]
 8013df0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013df2:	4b16      	ldr	r3, [pc, #88]	@ (8013e4c <tcp_input+0x800>)
 8013df4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013df6:	885b      	ldrh	r3, [r3, #2]
 8013df8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013dfa:	4a14      	ldr	r2, [pc, #80]	@ (8013e4c <tcp_input+0x800>)
 8013dfc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013dfe:	8812      	ldrh	r2, [r2, #0]
 8013e00:	b292      	uxth	r2, r2
 8013e02:	9202      	str	r2, [sp, #8]
 8013e04:	9301      	str	r3, [sp, #4]
 8013e06:	4b15      	ldr	r3, [pc, #84]	@ (8013e5c <tcp_input+0x810>)
 8013e08:	9300      	str	r3, [sp, #0]
 8013e0a:	4b15      	ldr	r3, [pc, #84]	@ (8013e60 <tcp_input+0x814>)
 8013e0c:	4602      	mov	r2, r0
 8013e0e:	2000      	movs	r0, #0
 8013e10:	f003 f818 	bl	8016e44 <tcp_rst>
    pbuf_free(p);
 8013e14:	6878      	ldr	r0, [r7, #4]
 8013e16:	f7fd fce3 	bl	80117e0 <pbuf_free>
  return;
 8013e1a:	e00c      	b.n	8013e36 <tcp_input+0x7ea>
    goto dropped;
 8013e1c:	bf00      	nop
 8013e1e:	e006      	b.n	8013e2e <tcp_input+0x7e2>
    goto dropped;
 8013e20:	bf00      	nop
 8013e22:	e004      	b.n	8013e2e <tcp_input+0x7e2>
    goto dropped;
 8013e24:	bf00      	nop
 8013e26:	e002      	b.n	8013e2e <tcp_input+0x7e2>
      goto dropped;
 8013e28:	bf00      	nop
 8013e2a:	e000      	b.n	8013e2e <tcp_input+0x7e2>
      goto dropped;
 8013e2c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8013e2e:	6878      	ldr	r0, [r7, #4]
 8013e30:	f7fd fcd6 	bl	80117e0 <pbuf_free>
 8013e34:	e000      	b.n	8013e38 <tcp_input+0x7ec>
  return;
 8013e36:	bf00      	nop
}
 8013e38:	3724      	adds	r7, #36	@ 0x24
 8013e3a:	46bd      	mov	sp, r7
 8013e3c:	bd90      	pop	{r4, r7, pc}
 8013e3e:	bf00      	nop
 8013e40:	24014bc8 	.word	0x24014bc8
 8013e44:	24014bc4 	.word	0x24014bc4
 8013e48:	24014b94 	.word	0x24014b94
 8013e4c:	24014ba4 	.word	0x24014ba4
 8013e50:	24014bb8 	.word	0x24014bb8
 8013e54:	24014bbe 	.word	0x24014bbe
 8013e58:	24014bb4 	.word	0x24014bb4
 8013e5c:	2400e050 	.word	0x2400e050
 8013e60:	2400e054 	.word	0x2400e054

08013e64 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8013e64:	b580      	push	{r7, lr}
 8013e66:	b082      	sub	sp, #8
 8013e68:	af00      	add	r7, sp, #0
 8013e6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	d106      	bne.n	8013e80 <tcp_input_delayed_close+0x1c>
 8013e72:	4b17      	ldr	r3, [pc, #92]	@ (8013ed0 <tcp_input_delayed_close+0x6c>)
 8013e74:	f240 225a 	movw	r2, #602	@ 0x25a
 8013e78:	4916      	ldr	r1, [pc, #88]	@ (8013ed4 <tcp_input_delayed_close+0x70>)
 8013e7a:	4817      	ldr	r0, [pc, #92]	@ (8013ed8 <tcp_input_delayed_close+0x74>)
 8013e7c:	f006 fcf2 	bl	801a864 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8013e80:	4b16      	ldr	r3, [pc, #88]	@ (8013edc <tcp_input_delayed_close+0x78>)
 8013e82:	781b      	ldrb	r3, [r3, #0]
 8013e84:	f003 0310 	and.w	r3, r3, #16
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	d01c      	beq.n	8013ec6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	8b5b      	ldrh	r3, [r3, #26]
 8013e90:	f003 0310 	and.w	r3, r3, #16
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d10d      	bne.n	8013eb4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d008      	beq.n	8013eb4 <tcp_input_delayed_close+0x50>
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013ea8:	687a      	ldr	r2, [r7, #4]
 8013eaa:	6912      	ldr	r2, [r2, #16]
 8013eac:	f06f 010e 	mvn.w	r1, #14
 8013eb0:	4610      	mov	r0, r2
 8013eb2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013eb4:	6879      	ldr	r1, [r7, #4]
 8013eb6:	480a      	ldr	r0, [pc, #40]	@ (8013ee0 <tcp_input_delayed_close+0x7c>)
 8013eb8:	f7ff fa50 	bl	801335c <tcp_pcb_remove>
    tcp_free(pcb);
 8013ebc:	6878      	ldr	r0, [r7, #4]
 8013ebe:	f7fe f837 	bl	8011f30 <tcp_free>
    return 1;
 8013ec2:	2301      	movs	r3, #1
 8013ec4:	e000      	b.n	8013ec8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8013ec6:	2300      	movs	r3, #0
}
 8013ec8:	4618      	mov	r0, r3
 8013eca:	3708      	adds	r7, #8
 8013ecc:	46bd      	mov	sp, r7
 8013ece:	bd80      	pop	{r7, pc}
 8013ed0:	0801cb88 	.word	0x0801cb88
 8013ed4:	0801cd58 	.word	0x0801cd58
 8013ed8:	0801cbd4 	.word	0x0801cbd4
 8013edc:	24014bc1 	.word	0x24014bc1
 8013ee0:	24014b88 	.word	0x24014b88

08013ee4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8013ee4:	b590      	push	{r4, r7, lr}
 8013ee6:	b08b      	sub	sp, #44	@ 0x2c
 8013ee8:	af04      	add	r7, sp, #16
 8013eea:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8013eec:	4b6f      	ldr	r3, [pc, #444]	@ (80140ac <tcp_listen_input+0x1c8>)
 8013eee:	781b      	ldrb	r3, [r3, #0]
 8013ef0:	f003 0304 	and.w	r3, r3, #4
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	f040 80d2 	bne.w	801409e <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d106      	bne.n	8013f0e <tcp_listen_input+0x2a>
 8013f00:	4b6b      	ldr	r3, [pc, #428]	@ (80140b0 <tcp_listen_input+0x1cc>)
 8013f02:	f240 2281 	movw	r2, #641	@ 0x281
 8013f06:	496b      	ldr	r1, [pc, #428]	@ (80140b4 <tcp_listen_input+0x1d0>)
 8013f08:	486b      	ldr	r0, [pc, #428]	@ (80140b8 <tcp_listen_input+0x1d4>)
 8013f0a:	f006 fcab 	bl	801a864 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8013f0e:	4b67      	ldr	r3, [pc, #412]	@ (80140ac <tcp_listen_input+0x1c8>)
 8013f10:	781b      	ldrb	r3, [r3, #0]
 8013f12:	f003 0310 	and.w	r3, r3, #16
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d019      	beq.n	8013f4e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013f1a:	4b68      	ldr	r3, [pc, #416]	@ (80140bc <tcp_listen_input+0x1d8>)
 8013f1c:	6819      	ldr	r1, [r3, #0]
 8013f1e:	4b68      	ldr	r3, [pc, #416]	@ (80140c0 <tcp_listen_input+0x1dc>)
 8013f20:	881b      	ldrh	r3, [r3, #0]
 8013f22:	461a      	mov	r2, r3
 8013f24:	4b67      	ldr	r3, [pc, #412]	@ (80140c4 <tcp_listen_input+0x1e0>)
 8013f26:	681b      	ldr	r3, [r3, #0]
 8013f28:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013f2a:	4b67      	ldr	r3, [pc, #412]	@ (80140c8 <tcp_listen_input+0x1e4>)
 8013f2c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013f2e:	885b      	ldrh	r3, [r3, #2]
 8013f30:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013f32:	4a65      	ldr	r2, [pc, #404]	@ (80140c8 <tcp_listen_input+0x1e4>)
 8013f34:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013f36:	8812      	ldrh	r2, [r2, #0]
 8013f38:	b292      	uxth	r2, r2
 8013f3a:	9202      	str	r2, [sp, #8]
 8013f3c:	9301      	str	r3, [sp, #4]
 8013f3e:	4b63      	ldr	r3, [pc, #396]	@ (80140cc <tcp_listen_input+0x1e8>)
 8013f40:	9300      	str	r3, [sp, #0]
 8013f42:	4b63      	ldr	r3, [pc, #396]	@ (80140d0 <tcp_listen_input+0x1ec>)
 8013f44:	4602      	mov	r2, r0
 8013f46:	6878      	ldr	r0, [r7, #4]
 8013f48:	f002 ff7c 	bl	8016e44 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8013f4c:	e0a9      	b.n	80140a2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8013f4e:	4b57      	ldr	r3, [pc, #348]	@ (80140ac <tcp_listen_input+0x1c8>)
 8013f50:	781b      	ldrb	r3, [r3, #0]
 8013f52:	f003 0302 	and.w	r3, r3, #2
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	f000 80a3 	beq.w	80140a2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	7d5b      	ldrb	r3, [r3, #21]
 8013f60:	4618      	mov	r0, r3
 8013f62:	f7ff f927 	bl	80131b4 <tcp_alloc>
 8013f66:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8013f68:	697b      	ldr	r3, [r7, #20]
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d111      	bne.n	8013f92 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	699b      	ldr	r3, [r3, #24]
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d00a      	beq.n	8013f8c <tcp_listen_input+0xa8>
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	699b      	ldr	r3, [r3, #24]
 8013f7a:	687a      	ldr	r2, [r7, #4]
 8013f7c:	6910      	ldr	r0, [r2, #16]
 8013f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8013f82:	2100      	movs	r1, #0
 8013f84:	4798      	blx	r3
 8013f86:	4603      	mov	r3, r0
 8013f88:	73bb      	strb	r3, [r7, #14]
      return;
 8013f8a:	e08b      	b.n	80140a4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013f8c:	23f0      	movs	r3, #240	@ 0xf0
 8013f8e:	73bb      	strb	r3, [r7, #14]
      return;
 8013f90:	e088      	b.n	80140a4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8013f92:	4b50      	ldr	r3, [pc, #320]	@ (80140d4 <tcp_listen_input+0x1f0>)
 8013f94:	695a      	ldr	r2, [r3, #20]
 8013f96:	697b      	ldr	r3, [r7, #20]
 8013f98:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8013f9a:	4b4e      	ldr	r3, [pc, #312]	@ (80140d4 <tcp_listen_input+0x1f0>)
 8013f9c:	691a      	ldr	r2, [r3, #16]
 8013f9e:	697b      	ldr	r3, [r7, #20]
 8013fa0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	8ada      	ldrh	r2, [r3, #22]
 8013fa6:	697b      	ldr	r3, [r7, #20]
 8013fa8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8013faa:	4b47      	ldr	r3, [pc, #284]	@ (80140c8 <tcp_listen_input+0x1e4>)
 8013fac:	681b      	ldr	r3, [r3, #0]
 8013fae:	881b      	ldrh	r3, [r3, #0]
 8013fb0:	b29a      	uxth	r2, r3
 8013fb2:	697b      	ldr	r3, [r7, #20]
 8013fb4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8013fb6:	697b      	ldr	r3, [r7, #20]
 8013fb8:	2203      	movs	r2, #3
 8013fba:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8013fbc:	4b41      	ldr	r3, [pc, #260]	@ (80140c4 <tcp_listen_input+0x1e0>)
 8013fbe:	681b      	ldr	r3, [r3, #0]
 8013fc0:	1c5a      	adds	r2, r3, #1
 8013fc2:	697b      	ldr	r3, [r7, #20]
 8013fc4:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8013fc6:	697b      	ldr	r3, [r7, #20]
 8013fc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013fca:	697b      	ldr	r3, [r7, #20]
 8013fcc:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8013fce:	6978      	ldr	r0, [r7, #20]
 8013fd0:	f7ff fa58 	bl	8013484 <tcp_next_iss>
 8013fd4:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8013fd6:	697b      	ldr	r3, [r7, #20]
 8013fd8:	693a      	ldr	r2, [r7, #16]
 8013fda:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8013fdc:	697b      	ldr	r3, [r7, #20]
 8013fde:	693a      	ldr	r2, [r7, #16]
 8013fe0:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8013fe2:	697b      	ldr	r3, [r7, #20]
 8013fe4:	693a      	ldr	r2, [r7, #16]
 8013fe6:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8013fe8:	697b      	ldr	r3, [r7, #20]
 8013fea:	693a      	ldr	r2, [r7, #16]
 8013fec:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8013fee:	4b35      	ldr	r3, [pc, #212]	@ (80140c4 <tcp_listen_input+0x1e0>)
 8013ff0:	681b      	ldr	r3, [r3, #0]
 8013ff2:	1e5a      	subs	r2, r3, #1
 8013ff4:	697b      	ldr	r3, [r7, #20]
 8013ff6:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	691a      	ldr	r2, [r3, #16]
 8013ffc:	697b      	ldr	r3, [r7, #20]
 8013ffe:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8014000:	697b      	ldr	r3, [r7, #20]
 8014002:	687a      	ldr	r2, [r7, #4]
 8014004:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	7a5b      	ldrb	r3, [r3, #9]
 801400a:	f003 030c 	and.w	r3, r3, #12
 801400e:	b2da      	uxtb	r2, r3
 8014010:	697b      	ldr	r3, [r7, #20]
 8014012:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	7a1a      	ldrb	r2, [r3, #8]
 8014018:	697b      	ldr	r3, [r7, #20]
 801401a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 801401c:	4b2e      	ldr	r3, [pc, #184]	@ (80140d8 <tcp_listen_input+0x1f4>)
 801401e:	681a      	ldr	r2, [r3, #0]
 8014020:	697b      	ldr	r3, [r7, #20]
 8014022:	60da      	str	r2, [r3, #12]
 8014024:	4a2c      	ldr	r2, [pc, #176]	@ (80140d8 <tcp_listen_input+0x1f4>)
 8014026:	697b      	ldr	r3, [r7, #20]
 8014028:	6013      	str	r3, [r2, #0]
 801402a:	f003 f8cd 	bl	80171c8 <tcp_timer_needed>
 801402e:	4b2b      	ldr	r3, [pc, #172]	@ (80140dc <tcp_listen_input+0x1f8>)
 8014030:	2201      	movs	r2, #1
 8014032:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8014034:	6978      	ldr	r0, [r7, #20]
 8014036:	f001 fd8b 	bl	8015b50 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801403a:	4b23      	ldr	r3, [pc, #140]	@ (80140c8 <tcp_listen_input+0x1e4>)
 801403c:	681b      	ldr	r3, [r3, #0]
 801403e:	89db      	ldrh	r3, [r3, #14]
 8014040:	b29a      	uxth	r2, r3
 8014042:	697b      	ldr	r3, [r7, #20]
 8014044:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8014048:	697b      	ldr	r3, [r7, #20]
 801404a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801404e:	697b      	ldr	r3, [r7, #20]
 8014050:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8014054:	697b      	ldr	r3, [r7, #20]
 8014056:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8014058:	697b      	ldr	r3, [r7, #20]
 801405a:	3304      	adds	r3, #4
 801405c:	4618      	mov	r0, r3
 801405e:	f005 f817 	bl	8019090 <ip4_route>
 8014062:	4601      	mov	r1, r0
 8014064:	697b      	ldr	r3, [r7, #20]
 8014066:	3304      	adds	r3, #4
 8014068:	461a      	mov	r2, r3
 801406a:	4620      	mov	r0, r4
 801406c:	f7ff fa30 	bl	80134d0 <tcp_eff_send_mss_netif>
 8014070:	4603      	mov	r3, r0
 8014072:	461a      	mov	r2, r3
 8014074:	697b      	ldr	r3, [r7, #20]
 8014076:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8014078:	2112      	movs	r1, #18
 801407a:	6978      	ldr	r0, [r7, #20]
 801407c:	f002 f840 	bl	8016100 <tcp_enqueue_flags>
 8014080:	4603      	mov	r3, r0
 8014082:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8014084:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014088:	2b00      	cmp	r3, #0
 801408a:	d004      	beq.n	8014096 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 801408c:	2100      	movs	r1, #0
 801408e:	6978      	ldr	r0, [r7, #20]
 8014090:	f7fe f978 	bl	8012384 <tcp_abandon>
      return;
 8014094:	e006      	b.n	80140a4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8014096:	6978      	ldr	r0, [r7, #20]
 8014098:	f002 f920 	bl	80162dc <tcp_output>
  return;
 801409c:	e001      	b.n	80140a2 <tcp_listen_input+0x1be>
    return;
 801409e:	bf00      	nop
 80140a0:	e000      	b.n	80140a4 <tcp_listen_input+0x1c0>
  return;
 80140a2:	bf00      	nop
}
 80140a4:	371c      	adds	r7, #28
 80140a6:	46bd      	mov	sp, r7
 80140a8:	bd90      	pop	{r4, r7, pc}
 80140aa:	bf00      	nop
 80140ac:	24014bc0 	.word	0x24014bc0
 80140b0:	0801cb88 	.word	0x0801cb88
 80140b4:	0801cd80 	.word	0x0801cd80
 80140b8:	0801cbd4 	.word	0x0801cbd4
 80140bc:	24014bb8 	.word	0x24014bb8
 80140c0:	24014bbe 	.word	0x24014bbe
 80140c4:	24014bb4 	.word	0x24014bb4
 80140c8:	24014ba4 	.word	0x24014ba4
 80140cc:	2400e050 	.word	0x2400e050
 80140d0:	2400e054 	.word	0x2400e054
 80140d4:	2400e040 	.word	0x2400e040
 80140d8:	24014b88 	.word	0x24014b88
 80140dc:	24014b90 	.word	0x24014b90

080140e0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80140e0:	b580      	push	{r7, lr}
 80140e2:	b086      	sub	sp, #24
 80140e4:	af04      	add	r7, sp, #16
 80140e6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80140e8:	4b2f      	ldr	r3, [pc, #188]	@ (80141a8 <tcp_timewait_input+0xc8>)
 80140ea:	781b      	ldrb	r3, [r3, #0]
 80140ec:	f003 0304 	and.w	r3, r3, #4
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d153      	bne.n	801419c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	2b00      	cmp	r3, #0
 80140f8:	d106      	bne.n	8014108 <tcp_timewait_input+0x28>
 80140fa:	4b2c      	ldr	r3, [pc, #176]	@ (80141ac <tcp_timewait_input+0xcc>)
 80140fc:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8014100:	492b      	ldr	r1, [pc, #172]	@ (80141b0 <tcp_timewait_input+0xd0>)
 8014102:	482c      	ldr	r0, [pc, #176]	@ (80141b4 <tcp_timewait_input+0xd4>)
 8014104:	f006 fbae 	bl	801a864 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8014108:	4b27      	ldr	r3, [pc, #156]	@ (80141a8 <tcp_timewait_input+0xc8>)
 801410a:	781b      	ldrb	r3, [r3, #0]
 801410c:	f003 0302 	and.w	r3, r3, #2
 8014110:	2b00      	cmp	r3, #0
 8014112:	d02a      	beq.n	801416a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8014114:	4b28      	ldr	r3, [pc, #160]	@ (80141b8 <tcp_timewait_input+0xd8>)
 8014116:	681a      	ldr	r2, [r3, #0]
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801411c:	1ad3      	subs	r3, r2, r3
 801411e:	2b00      	cmp	r3, #0
 8014120:	db2d      	blt.n	801417e <tcp_timewait_input+0x9e>
 8014122:	4b25      	ldr	r3, [pc, #148]	@ (80141b8 <tcp_timewait_input+0xd8>)
 8014124:	681a      	ldr	r2, [r3, #0]
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801412a:	6879      	ldr	r1, [r7, #4]
 801412c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801412e:	440b      	add	r3, r1
 8014130:	1ad3      	subs	r3, r2, r3
 8014132:	2b00      	cmp	r3, #0
 8014134:	dc23      	bgt.n	801417e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014136:	4b21      	ldr	r3, [pc, #132]	@ (80141bc <tcp_timewait_input+0xdc>)
 8014138:	6819      	ldr	r1, [r3, #0]
 801413a:	4b21      	ldr	r3, [pc, #132]	@ (80141c0 <tcp_timewait_input+0xe0>)
 801413c:	881b      	ldrh	r3, [r3, #0]
 801413e:	461a      	mov	r2, r3
 8014140:	4b1d      	ldr	r3, [pc, #116]	@ (80141b8 <tcp_timewait_input+0xd8>)
 8014142:	681b      	ldr	r3, [r3, #0]
 8014144:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014146:	4b1f      	ldr	r3, [pc, #124]	@ (80141c4 <tcp_timewait_input+0xe4>)
 8014148:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801414a:	885b      	ldrh	r3, [r3, #2]
 801414c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801414e:	4a1d      	ldr	r2, [pc, #116]	@ (80141c4 <tcp_timewait_input+0xe4>)
 8014150:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014152:	8812      	ldrh	r2, [r2, #0]
 8014154:	b292      	uxth	r2, r2
 8014156:	9202      	str	r2, [sp, #8]
 8014158:	9301      	str	r3, [sp, #4]
 801415a:	4b1b      	ldr	r3, [pc, #108]	@ (80141c8 <tcp_timewait_input+0xe8>)
 801415c:	9300      	str	r3, [sp, #0]
 801415e:	4b1b      	ldr	r3, [pc, #108]	@ (80141cc <tcp_timewait_input+0xec>)
 8014160:	4602      	mov	r2, r0
 8014162:	6878      	ldr	r0, [r7, #4]
 8014164:	f002 fe6e 	bl	8016e44 <tcp_rst>
      return;
 8014168:	e01b      	b.n	80141a2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801416a:	4b0f      	ldr	r3, [pc, #60]	@ (80141a8 <tcp_timewait_input+0xc8>)
 801416c:	781b      	ldrb	r3, [r3, #0]
 801416e:	f003 0301 	and.w	r3, r3, #1
 8014172:	2b00      	cmp	r3, #0
 8014174:	d003      	beq.n	801417e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8014176:	4b16      	ldr	r3, [pc, #88]	@ (80141d0 <tcp_timewait_input+0xf0>)
 8014178:	681a      	ldr	r2, [r3, #0]
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801417e:	4b10      	ldr	r3, [pc, #64]	@ (80141c0 <tcp_timewait_input+0xe0>)
 8014180:	881b      	ldrh	r3, [r3, #0]
 8014182:	2b00      	cmp	r3, #0
 8014184:	d00c      	beq.n	80141a0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	8b5b      	ldrh	r3, [r3, #26]
 801418a:	f043 0302 	orr.w	r3, r3, #2
 801418e:	b29a      	uxth	r2, r3
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014194:	6878      	ldr	r0, [r7, #4]
 8014196:	f002 f8a1 	bl	80162dc <tcp_output>
  }
  return;
 801419a:	e001      	b.n	80141a0 <tcp_timewait_input+0xc0>
    return;
 801419c:	bf00      	nop
 801419e:	e000      	b.n	80141a2 <tcp_timewait_input+0xc2>
  return;
 80141a0:	bf00      	nop
}
 80141a2:	3708      	adds	r7, #8
 80141a4:	46bd      	mov	sp, r7
 80141a6:	bd80      	pop	{r7, pc}
 80141a8:	24014bc0 	.word	0x24014bc0
 80141ac:	0801cb88 	.word	0x0801cb88
 80141b0:	0801cda0 	.word	0x0801cda0
 80141b4:	0801cbd4 	.word	0x0801cbd4
 80141b8:	24014bb4 	.word	0x24014bb4
 80141bc:	24014bb8 	.word	0x24014bb8
 80141c0:	24014bbe 	.word	0x24014bbe
 80141c4:	24014ba4 	.word	0x24014ba4
 80141c8:	2400e050 	.word	0x2400e050
 80141cc:	2400e054 	.word	0x2400e054
 80141d0:	24014b7c 	.word	0x24014b7c

080141d4 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80141d4:	b590      	push	{r4, r7, lr}
 80141d6:	b08d      	sub	sp, #52	@ 0x34
 80141d8:	af04      	add	r7, sp, #16
 80141da:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80141dc:	2300      	movs	r3, #0
 80141de:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80141e0:	2300      	movs	r3, #0
 80141e2:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80141e4:	687b      	ldr	r3, [r7, #4]
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d106      	bne.n	80141f8 <tcp_process+0x24>
 80141ea:	4b9d      	ldr	r3, [pc, #628]	@ (8014460 <tcp_process+0x28c>)
 80141ec:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 80141f0:	499c      	ldr	r1, [pc, #624]	@ (8014464 <tcp_process+0x290>)
 80141f2:	489d      	ldr	r0, [pc, #628]	@ (8014468 <tcp_process+0x294>)
 80141f4:	f006 fb36 	bl	801a864 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80141f8:	4b9c      	ldr	r3, [pc, #624]	@ (801446c <tcp_process+0x298>)
 80141fa:	781b      	ldrb	r3, [r3, #0]
 80141fc:	f003 0304 	and.w	r3, r3, #4
 8014200:	2b00      	cmp	r3, #0
 8014202:	d04e      	beq.n	80142a2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	7d1b      	ldrb	r3, [r3, #20]
 8014208:	2b02      	cmp	r3, #2
 801420a:	d108      	bne.n	801421e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8014210:	4b97      	ldr	r3, [pc, #604]	@ (8014470 <tcp_process+0x29c>)
 8014212:	681b      	ldr	r3, [r3, #0]
 8014214:	429a      	cmp	r2, r3
 8014216:	d123      	bne.n	8014260 <tcp_process+0x8c>
        acceptable = 1;
 8014218:	2301      	movs	r3, #1
 801421a:	76fb      	strb	r3, [r7, #27]
 801421c:	e020      	b.n	8014260 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014222:	4b94      	ldr	r3, [pc, #592]	@ (8014474 <tcp_process+0x2a0>)
 8014224:	681b      	ldr	r3, [r3, #0]
 8014226:	429a      	cmp	r2, r3
 8014228:	d102      	bne.n	8014230 <tcp_process+0x5c>
        acceptable = 1;
 801422a:	2301      	movs	r3, #1
 801422c:	76fb      	strb	r3, [r7, #27]
 801422e:	e017      	b.n	8014260 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014230:	4b90      	ldr	r3, [pc, #576]	@ (8014474 <tcp_process+0x2a0>)
 8014232:	681a      	ldr	r2, [r3, #0]
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014238:	1ad3      	subs	r3, r2, r3
 801423a:	2b00      	cmp	r3, #0
 801423c:	db10      	blt.n	8014260 <tcp_process+0x8c>
 801423e:	4b8d      	ldr	r3, [pc, #564]	@ (8014474 <tcp_process+0x2a0>)
 8014240:	681a      	ldr	r2, [r3, #0]
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014246:	6879      	ldr	r1, [r7, #4]
 8014248:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801424a:	440b      	add	r3, r1
 801424c:	1ad3      	subs	r3, r2, r3
 801424e:	2b00      	cmp	r3, #0
 8014250:	dc06      	bgt.n	8014260 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	8b5b      	ldrh	r3, [r3, #26]
 8014256:	f043 0302 	orr.w	r3, r3, #2
 801425a:	b29a      	uxth	r2, r3
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8014260:	7efb      	ldrb	r3, [r7, #27]
 8014262:	2b00      	cmp	r3, #0
 8014264:	d01b      	beq.n	801429e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	7d1b      	ldrb	r3, [r3, #20]
 801426a:	2b00      	cmp	r3, #0
 801426c:	d106      	bne.n	801427c <tcp_process+0xa8>
 801426e:	4b7c      	ldr	r3, [pc, #496]	@ (8014460 <tcp_process+0x28c>)
 8014270:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8014274:	4980      	ldr	r1, [pc, #512]	@ (8014478 <tcp_process+0x2a4>)
 8014276:	487c      	ldr	r0, [pc, #496]	@ (8014468 <tcp_process+0x294>)
 8014278:	f006 faf4 	bl	801a864 <iprintf>
      recv_flags |= TF_RESET;
 801427c:	4b7f      	ldr	r3, [pc, #508]	@ (801447c <tcp_process+0x2a8>)
 801427e:	781b      	ldrb	r3, [r3, #0]
 8014280:	f043 0308 	orr.w	r3, r3, #8
 8014284:	b2da      	uxtb	r2, r3
 8014286:	4b7d      	ldr	r3, [pc, #500]	@ (801447c <tcp_process+0x2a8>)
 8014288:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	8b5b      	ldrh	r3, [r3, #26]
 801428e:	f023 0301 	bic.w	r3, r3, #1
 8014292:	b29a      	uxth	r2, r3
 8014294:	687b      	ldr	r3, [r7, #4]
 8014296:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8014298:	f06f 030d 	mvn.w	r3, #13
 801429c:	e37a      	b.n	8014994 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801429e:	2300      	movs	r3, #0
 80142a0:	e378      	b.n	8014994 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80142a2:	4b72      	ldr	r3, [pc, #456]	@ (801446c <tcp_process+0x298>)
 80142a4:	781b      	ldrb	r3, [r3, #0]
 80142a6:	f003 0302 	and.w	r3, r3, #2
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	d010      	beq.n	80142d0 <tcp_process+0xfc>
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	7d1b      	ldrb	r3, [r3, #20]
 80142b2:	2b02      	cmp	r3, #2
 80142b4:	d00c      	beq.n	80142d0 <tcp_process+0xfc>
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	7d1b      	ldrb	r3, [r3, #20]
 80142ba:	2b03      	cmp	r3, #3
 80142bc:	d008      	beq.n	80142d0 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	8b5b      	ldrh	r3, [r3, #26]
 80142c2:	f043 0302 	orr.w	r3, r3, #2
 80142c6:	b29a      	uxth	r2, r3
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80142cc:	2300      	movs	r3, #0
 80142ce:	e361      	b.n	8014994 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	8b5b      	ldrh	r3, [r3, #26]
 80142d4:	f003 0310 	and.w	r3, r3, #16
 80142d8:	2b00      	cmp	r3, #0
 80142da:	d103      	bne.n	80142e4 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80142dc:	4b68      	ldr	r3, [pc, #416]	@ (8014480 <tcp_process+0x2ac>)
 80142de:	681a      	ldr	r2, [r3, #0]
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	2200      	movs	r2, #0
 80142e8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	2200      	movs	r2, #0
 80142f0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 80142f4:	6878      	ldr	r0, [r7, #4]
 80142f6:	f001 fc2b 	bl	8015b50 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	7d1b      	ldrb	r3, [r3, #20]
 80142fe:	3b02      	subs	r3, #2
 8014300:	2b07      	cmp	r3, #7
 8014302:	f200 8337 	bhi.w	8014974 <tcp_process+0x7a0>
 8014306:	a201      	add	r2, pc, #4	@ (adr r2, 801430c <tcp_process+0x138>)
 8014308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801430c:	0801432d 	.word	0x0801432d
 8014310:	0801455d 	.word	0x0801455d
 8014314:	080146d5 	.word	0x080146d5
 8014318:	080146ff 	.word	0x080146ff
 801431c:	08014823 	.word	0x08014823
 8014320:	080146d5 	.word	0x080146d5
 8014324:	080148af 	.word	0x080148af
 8014328:	0801493f 	.word	0x0801493f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801432c:	4b4f      	ldr	r3, [pc, #316]	@ (801446c <tcp_process+0x298>)
 801432e:	781b      	ldrb	r3, [r3, #0]
 8014330:	f003 0310 	and.w	r3, r3, #16
 8014334:	2b00      	cmp	r3, #0
 8014336:	f000 80e4 	beq.w	8014502 <tcp_process+0x32e>
 801433a:	4b4c      	ldr	r3, [pc, #304]	@ (801446c <tcp_process+0x298>)
 801433c:	781b      	ldrb	r3, [r3, #0]
 801433e:	f003 0302 	and.w	r3, r3, #2
 8014342:	2b00      	cmp	r3, #0
 8014344:	f000 80dd 	beq.w	8014502 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801434c:	1c5a      	adds	r2, r3, #1
 801434e:	4b48      	ldr	r3, [pc, #288]	@ (8014470 <tcp_process+0x29c>)
 8014350:	681b      	ldr	r3, [r3, #0]
 8014352:	429a      	cmp	r2, r3
 8014354:	f040 80d5 	bne.w	8014502 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8014358:	4b46      	ldr	r3, [pc, #280]	@ (8014474 <tcp_process+0x2a0>)
 801435a:	681b      	ldr	r3, [r3, #0]
 801435c:	1c5a      	adds	r2, r3, #1
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 801436a:	4b41      	ldr	r3, [pc, #260]	@ (8014470 <tcp_process+0x29c>)
 801436c:	681a      	ldr	r2, [r3, #0]
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8014372:	4b44      	ldr	r3, [pc, #272]	@ (8014484 <tcp_process+0x2b0>)
 8014374:	681b      	ldr	r3, [r3, #0]
 8014376:	89db      	ldrh	r3, [r3, #14]
 8014378:	b29a      	uxth	r2, r3
 801437a:	687b      	ldr	r3, [r7, #4]
 801437c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801438c:	4b39      	ldr	r3, [pc, #228]	@ (8014474 <tcp_process+0x2a0>)
 801438e:	681b      	ldr	r3, [r3, #0]
 8014390:	1e5a      	subs	r2, r3, #1
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	2204      	movs	r2, #4
 801439a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	3304      	adds	r3, #4
 80143a4:	4618      	mov	r0, r3
 80143a6:	f004 fe73 	bl	8019090 <ip4_route>
 80143aa:	4601      	mov	r1, r0
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	3304      	adds	r3, #4
 80143b0:	461a      	mov	r2, r3
 80143b2:	4620      	mov	r0, r4
 80143b4:	f7ff f88c 	bl	80134d0 <tcp_eff_send_mss_netif>
 80143b8:	4603      	mov	r3, r0
 80143ba:	461a      	mov	r2, r3
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80143c4:	009a      	lsls	r2, r3, #2
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80143ca:	005b      	lsls	r3, r3, #1
 80143cc:	f241 111c 	movw	r1, #4380	@ 0x111c
 80143d0:	428b      	cmp	r3, r1
 80143d2:	bf38      	it	cc
 80143d4:	460b      	movcc	r3, r1
 80143d6:	429a      	cmp	r2, r3
 80143d8:	d204      	bcs.n	80143e4 <tcp_process+0x210>
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80143de:	009b      	lsls	r3, r3, #2
 80143e0:	b29b      	uxth	r3, r3
 80143e2:	e00d      	b.n	8014400 <tcp_process+0x22c>
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80143e8:	005b      	lsls	r3, r3, #1
 80143ea:	f241 121c 	movw	r2, #4380	@ 0x111c
 80143ee:	4293      	cmp	r3, r2
 80143f0:	d904      	bls.n	80143fc <tcp_process+0x228>
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80143f6:	005b      	lsls	r3, r3, #1
 80143f8:	b29b      	uxth	r3, r3
 80143fa:	e001      	b.n	8014400 <tcp_process+0x22c>
 80143fc:	f241 131c 	movw	r3, #4380	@ 0x111c
 8014400:	687a      	ldr	r2, [r7, #4]
 8014402:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801440c:	2b00      	cmp	r3, #0
 801440e:	d106      	bne.n	801441e <tcp_process+0x24a>
 8014410:	4b13      	ldr	r3, [pc, #76]	@ (8014460 <tcp_process+0x28c>)
 8014412:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8014416:	491c      	ldr	r1, [pc, #112]	@ (8014488 <tcp_process+0x2b4>)
 8014418:	4813      	ldr	r0, [pc, #76]	@ (8014468 <tcp_process+0x294>)
 801441a:	f006 fa23 	bl	801a864 <iprintf>
        --pcb->snd_queuelen;
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014424:	3b01      	subs	r3, #1
 8014426:	b29a      	uxth	r2, r3
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014432:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8014434:	69fb      	ldr	r3, [r7, #28]
 8014436:	2b00      	cmp	r3, #0
 8014438:	d12a      	bne.n	8014490 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801443e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8014440:	69fb      	ldr	r3, [r7, #28]
 8014442:	2b00      	cmp	r3, #0
 8014444:	d106      	bne.n	8014454 <tcp_process+0x280>
 8014446:	4b06      	ldr	r3, [pc, #24]	@ (8014460 <tcp_process+0x28c>)
 8014448:	f44f 725d 	mov.w	r2, #884	@ 0x374
 801444c:	490f      	ldr	r1, [pc, #60]	@ (801448c <tcp_process+0x2b8>)
 801444e:	4806      	ldr	r0, [pc, #24]	@ (8014468 <tcp_process+0x294>)
 8014450:	f006 fa08 	bl	801a864 <iprintf>
          pcb->unsent = rseg->next;
 8014454:	69fb      	ldr	r3, [r7, #28]
 8014456:	681a      	ldr	r2, [r3, #0]
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	66da      	str	r2, [r3, #108]	@ 0x6c
 801445c:	e01c      	b.n	8014498 <tcp_process+0x2c4>
 801445e:	bf00      	nop
 8014460:	0801cb88 	.word	0x0801cb88
 8014464:	0801cdc0 	.word	0x0801cdc0
 8014468:	0801cbd4 	.word	0x0801cbd4
 801446c:	24014bc0 	.word	0x24014bc0
 8014470:	24014bb8 	.word	0x24014bb8
 8014474:	24014bb4 	.word	0x24014bb4
 8014478:	0801cddc 	.word	0x0801cddc
 801447c:	24014bc1 	.word	0x24014bc1
 8014480:	24014b7c 	.word	0x24014b7c
 8014484:	24014ba4 	.word	0x24014ba4
 8014488:	0801cdfc 	.word	0x0801cdfc
 801448c:	0801ce14 	.word	0x0801ce14
        } else {
          pcb->unacked = rseg->next;
 8014490:	69fb      	ldr	r3, [r7, #28]
 8014492:	681a      	ldr	r2, [r3, #0]
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8014498:	69f8      	ldr	r0, [r7, #28]
 801449a:	f7fe fd22 	bl	8012ee2 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	d104      	bne.n	80144b0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 80144a6:	687b      	ldr	r3, [r7, #4]
 80144a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80144ac:	861a      	strh	r2, [r3, #48]	@ 0x30
 80144ae:	e006      	b.n	80144be <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	2200      	movs	r2, #0
 80144b4:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	2200      	movs	r2, #0
 80144ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80144be:	687b      	ldr	r3, [r7, #4]
 80144c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80144c4:	2b00      	cmp	r3, #0
 80144c6:	d00a      	beq.n	80144de <tcp_process+0x30a>
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80144ce:	687a      	ldr	r2, [r7, #4]
 80144d0:	6910      	ldr	r0, [r2, #16]
 80144d2:	2200      	movs	r2, #0
 80144d4:	6879      	ldr	r1, [r7, #4]
 80144d6:	4798      	blx	r3
 80144d8:	4603      	mov	r3, r0
 80144da:	76bb      	strb	r3, [r7, #26]
 80144dc:	e001      	b.n	80144e2 <tcp_process+0x30e>
 80144de:	2300      	movs	r3, #0
 80144e0:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80144e2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80144e6:	f113 0f0d 	cmn.w	r3, #13
 80144ea:	d102      	bne.n	80144f2 <tcp_process+0x31e>
          return ERR_ABRT;
 80144ec:	f06f 030c 	mvn.w	r3, #12
 80144f0:	e250      	b.n	8014994 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	8b5b      	ldrh	r3, [r3, #26]
 80144f6:	f043 0302 	orr.w	r3, r3, #2
 80144fa:	b29a      	uxth	r2, r3
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8014500:	e23a      	b.n	8014978 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8014502:	4b98      	ldr	r3, [pc, #608]	@ (8014764 <tcp_process+0x590>)
 8014504:	781b      	ldrb	r3, [r3, #0]
 8014506:	f003 0310 	and.w	r3, r3, #16
 801450a:	2b00      	cmp	r3, #0
 801450c:	f000 8234 	beq.w	8014978 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014510:	4b95      	ldr	r3, [pc, #596]	@ (8014768 <tcp_process+0x594>)
 8014512:	6819      	ldr	r1, [r3, #0]
 8014514:	4b95      	ldr	r3, [pc, #596]	@ (801476c <tcp_process+0x598>)
 8014516:	881b      	ldrh	r3, [r3, #0]
 8014518:	461a      	mov	r2, r3
 801451a:	4b95      	ldr	r3, [pc, #596]	@ (8014770 <tcp_process+0x59c>)
 801451c:	681b      	ldr	r3, [r3, #0]
 801451e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014520:	4b94      	ldr	r3, [pc, #592]	@ (8014774 <tcp_process+0x5a0>)
 8014522:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014524:	885b      	ldrh	r3, [r3, #2]
 8014526:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014528:	4a92      	ldr	r2, [pc, #584]	@ (8014774 <tcp_process+0x5a0>)
 801452a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801452c:	8812      	ldrh	r2, [r2, #0]
 801452e:	b292      	uxth	r2, r2
 8014530:	9202      	str	r2, [sp, #8]
 8014532:	9301      	str	r3, [sp, #4]
 8014534:	4b90      	ldr	r3, [pc, #576]	@ (8014778 <tcp_process+0x5a4>)
 8014536:	9300      	str	r3, [sp, #0]
 8014538:	4b90      	ldr	r3, [pc, #576]	@ (801477c <tcp_process+0x5a8>)
 801453a:	4602      	mov	r2, r0
 801453c:	6878      	ldr	r0, [r7, #4]
 801453e:	f002 fc81 	bl	8016e44 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014548:	2b05      	cmp	r3, #5
 801454a:	f200 8215 	bhi.w	8014978 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	2200      	movs	r2, #0
 8014552:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8014554:	6878      	ldr	r0, [r7, #4]
 8014556:	f002 fa4d 	bl	80169f4 <tcp_rexmit_rto>
      break;
 801455a:	e20d      	b.n	8014978 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801455c:	4b81      	ldr	r3, [pc, #516]	@ (8014764 <tcp_process+0x590>)
 801455e:	781b      	ldrb	r3, [r3, #0]
 8014560:	f003 0310 	and.w	r3, r3, #16
 8014564:	2b00      	cmp	r3, #0
 8014566:	f000 80a1 	beq.w	80146ac <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801456a:	4b7f      	ldr	r3, [pc, #508]	@ (8014768 <tcp_process+0x594>)
 801456c:	681a      	ldr	r2, [r3, #0]
 801456e:	687b      	ldr	r3, [r7, #4]
 8014570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014572:	1ad3      	subs	r3, r2, r3
 8014574:	3b01      	subs	r3, #1
 8014576:	2b00      	cmp	r3, #0
 8014578:	db7e      	blt.n	8014678 <tcp_process+0x4a4>
 801457a:	4b7b      	ldr	r3, [pc, #492]	@ (8014768 <tcp_process+0x594>)
 801457c:	681a      	ldr	r2, [r3, #0]
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014582:	1ad3      	subs	r3, r2, r3
 8014584:	2b00      	cmp	r3, #0
 8014586:	dc77      	bgt.n	8014678 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	2204      	movs	r2, #4
 801458c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014592:	2b00      	cmp	r3, #0
 8014594:	d102      	bne.n	801459c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8014596:	23fa      	movs	r3, #250	@ 0xfa
 8014598:	76bb      	strb	r3, [r7, #26]
 801459a:	e01d      	b.n	80145d8 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80145a0:	699b      	ldr	r3, [r3, #24]
 80145a2:	2b00      	cmp	r3, #0
 80145a4:	d106      	bne.n	80145b4 <tcp_process+0x3e0>
 80145a6:	4b76      	ldr	r3, [pc, #472]	@ (8014780 <tcp_process+0x5ac>)
 80145a8:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 80145ac:	4975      	ldr	r1, [pc, #468]	@ (8014784 <tcp_process+0x5b0>)
 80145ae:	4876      	ldr	r0, [pc, #472]	@ (8014788 <tcp_process+0x5b4>)
 80145b0:	f006 f958 	bl	801a864 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80145b8:	699b      	ldr	r3, [r3, #24]
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d00a      	beq.n	80145d4 <tcp_process+0x400>
 80145be:	687b      	ldr	r3, [r7, #4]
 80145c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80145c2:	699b      	ldr	r3, [r3, #24]
 80145c4:	687a      	ldr	r2, [r7, #4]
 80145c6:	6910      	ldr	r0, [r2, #16]
 80145c8:	2200      	movs	r2, #0
 80145ca:	6879      	ldr	r1, [r7, #4]
 80145cc:	4798      	blx	r3
 80145ce:	4603      	mov	r3, r0
 80145d0:	76bb      	strb	r3, [r7, #26]
 80145d2:	e001      	b.n	80145d8 <tcp_process+0x404>
 80145d4:	23f0      	movs	r3, #240	@ 0xf0
 80145d6:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80145d8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d00a      	beq.n	80145f6 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80145e0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80145e4:	f113 0f0d 	cmn.w	r3, #13
 80145e8:	d002      	beq.n	80145f0 <tcp_process+0x41c>
              tcp_abort(pcb);
 80145ea:	6878      	ldr	r0, [r7, #4]
 80145ec:	f7fd ff88 	bl	8012500 <tcp_abort>
            }
            return ERR_ABRT;
 80145f0:	f06f 030c 	mvn.w	r3, #12
 80145f4:	e1ce      	b.n	8014994 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80145f6:	6878      	ldr	r0, [r7, #4]
 80145f8:	f000 fae0 	bl	8014bbc <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80145fc:	4b63      	ldr	r3, [pc, #396]	@ (801478c <tcp_process+0x5b8>)
 80145fe:	881b      	ldrh	r3, [r3, #0]
 8014600:	2b00      	cmp	r3, #0
 8014602:	d005      	beq.n	8014610 <tcp_process+0x43c>
            recv_acked--;
 8014604:	4b61      	ldr	r3, [pc, #388]	@ (801478c <tcp_process+0x5b8>)
 8014606:	881b      	ldrh	r3, [r3, #0]
 8014608:	3b01      	subs	r3, #1
 801460a:	b29a      	uxth	r2, r3
 801460c:	4b5f      	ldr	r3, [pc, #380]	@ (801478c <tcp_process+0x5b8>)
 801460e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014614:	009a      	lsls	r2, r3, #2
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801461a:	005b      	lsls	r3, r3, #1
 801461c:	f241 111c 	movw	r1, #4380	@ 0x111c
 8014620:	428b      	cmp	r3, r1
 8014622:	bf38      	it	cc
 8014624:	460b      	movcc	r3, r1
 8014626:	429a      	cmp	r2, r3
 8014628:	d204      	bcs.n	8014634 <tcp_process+0x460>
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801462e:	009b      	lsls	r3, r3, #2
 8014630:	b29b      	uxth	r3, r3
 8014632:	e00d      	b.n	8014650 <tcp_process+0x47c>
 8014634:	687b      	ldr	r3, [r7, #4]
 8014636:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014638:	005b      	lsls	r3, r3, #1
 801463a:	f241 121c 	movw	r2, #4380	@ 0x111c
 801463e:	4293      	cmp	r3, r2
 8014640:	d904      	bls.n	801464c <tcp_process+0x478>
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014646:	005b      	lsls	r3, r3, #1
 8014648:	b29b      	uxth	r3, r3
 801464a:	e001      	b.n	8014650 <tcp_process+0x47c>
 801464c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8014650:	687a      	ldr	r2, [r7, #4]
 8014652:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8014656:	4b4e      	ldr	r3, [pc, #312]	@ (8014790 <tcp_process+0x5bc>)
 8014658:	781b      	ldrb	r3, [r3, #0]
 801465a:	f003 0320 	and.w	r3, r3, #32
 801465e:	2b00      	cmp	r3, #0
 8014660:	d037      	beq.n	80146d2 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	8b5b      	ldrh	r3, [r3, #26]
 8014666:	f043 0302 	orr.w	r3, r3, #2
 801466a:	b29a      	uxth	r2, r3
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	2207      	movs	r2, #7
 8014674:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8014676:	e02c      	b.n	80146d2 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014678:	4b3b      	ldr	r3, [pc, #236]	@ (8014768 <tcp_process+0x594>)
 801467a:	6819      	ldr	r1, [r3, #0]
 801467c:	4b3b      	ldr	r3, [pc, #236]	@ (801476c <tcp_process+0x598>)
 801467e:	881b      	ldrh	r3, [r3, #0]
 8014680:	461a      	mov	r2, r3
 8014682:	4b3b      	ldr	r3, [pc, #236]	@ (8014770 <tcp_process+0x59c>)
 8014684:	681b      	ldr	r3, [r3, #0]
 8014686:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014688:	4b3a      	ldr	r3, [pc, #232]	@ (8014774 <tcp_process+0x5a0>)
 801468a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801468c:	885b      	ldrh	r3, [r3, #2]
 801468e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014690:	4a38      	ldr	r2, [pc, #224]	@ (8014774 <tcp_process+0x5a0>)
 8014692:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014694:	8812      	ldrh	r2, [r2, #0]
 8014696:	b292      	uxth	r2, r2
 8014698:	9202      	str	r2, [sp, #8]
 801469a:	9301      	str	r3, [sp, #4]
 801469c:	4b36      	ldr	r3, [pc, #216]	@ (8014778 <tcp_process+0x5a4>)
 801469e:	9300      	str	r3, [sp, #0]
 80146a0:	4b36      	ldr	r3, [pc, #216]	@ (801477c <tcp_process+0x5a8>)
 80146a2:	4602      	mov	r2, r0
 80146a4:	6878      	ldr	r0, [r7, #4]
 80146a6:	f002 fbcd 	bl	8016e44 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80146aa:	e167      	b.n	801497c <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80146ac:	4b2d      	ldr	r3, [pc, #180]	@ (8014764 <tcp_process+0x590>)
 80146ae:	781b      	ldrb	r3, [r3, #0]
 80146b0:	f003 0302 	and.w	r3, r3, #2
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	f000 8161 	beq.w	801497c <tcp_process+0x7a8>
 80146ba:	687b      	ldr	r3, [r7, #4]
 80146bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80146be:	1e5a      	subs	r2, r3, #1
 80146c0:	4b2b      	ldr	r3, [pc, #172]	@ (8014770 <tcp_process+0x59c>)
 80146c2:	681b      	ldr	r3, [r3, #0]
 80146c4:	429a      	cmp	r2, r3
 80146c6:	f040 8159 	bne.w	801497c <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80146ca:	6878      	ldr	r0, [r7, #4]
 80146cc:	f002 f9b4 	bl	8016a38 <tcp_rexmit>
      break;
 80146d0:	e154      	b.n	801497c <tcp_process+0x7a8>
 80146d2:	e153      	b.n	801497c <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80146d4:	6878      	ldr	r0, [r7, #4]
 80146d6:	f000 fa71 	bl	8014bbc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80146da:	4b2d      	ldr	r3, [pc, #180]	@ (8014790 <tcp_process+0x5bc>)
 80146dc:	781b      	ldrb	r3, [r3, #0]
 80146de:	f003 0320 	and.w	r3, r3, #32
 80146e2:	2b00      	cmp	r3, #0
 80146e4:	f000 814c 	beq.w	8014980 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	8b5b      	ldrh	r3, [r3, #26]
 80146ec:	f043 0302 	orr.w	r3, r3, #2
 80146f0:	b29a      	uxth	r2, r3
 80146f2:	687b      	ldr	r3, [r7, #4]
 80146f4:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	2207      	movs	r2, #7
 80146fa:	751a      	strb	r2, [r3, #20]
      }
      break;
 80146fc:	e140      	b.n	8014980 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80146fe:	6878      	ldr	r0, [r7, #4]
 8014700:	f000 fa5c 	bl	8014bbc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8014704:	4b22      	ldr	r3, [pc, #136]	@ (8014790 <tcp_process+0x5bc>)
 8014706:	781b      	ldrb	r3, [r3, #0]
 8014708:	f003 0320 	and.w	r3, r3, #32
 801470c:	2b00      	cmp	r3, #0
 801470e:	d071      	beq.n	80147f4 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014710:	4b14      	ldr	r3, [pc, #80]	@ (8014764 <tcp_process+0x590>)
 8014712:	781b      	ldrb	r3, [r3, #0]
 8014714:	f003 0310 	and.w	r3, r3, #16
 8014718:	2b00      	cmp	r3, #0
 801471a:	d060      	beq.n	80147de <tcp_process+0x60a>
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8014720:	4b11      	ldr	r3, [pc, #68]	@ (8014768 <tcp_process+0x594>)
 8014722:	681b      	ldr	r3, [r3, #0]
 8014724:	429a      	cmp	r2, r3
 8014726:	d15a      	bne.n	80147de <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8014728:	687b      	ldr	r3, [r7, #4]
 801472a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801472c:	2b00      	cmp	r3, #0
 801472e:	d156      	bne.n	80147de <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	8b5b      	ldrh	r3, [r3, #26]
 8014734:	f043 0302 	orr.w	r3, r3, #2
 8014738:	b29a      	uxth	r2, r3
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801473e:	6878      	ldr	r0, [r7, #4]
 8014740:	f7fe fdbc 	bl	80132bc <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8014744:	4b13      	ldr	r3, [pc, #76]	@ (8014794 <tcp_process+0x5c0>)
 8014746:	681b      	ldr	r3, [r3, #0]
 8014748:	687a      	ldr	r2, [r7, #4]
 801474a:	429a      	cmp	r2, r3
 801474c:	d105      	bne.n	801475a <tcp_process+0x586>
 801474e:	4b11      	ldr	r3, [pc, #68]	@ (8014794 <tcp_process+0x5c0>)
 8014750:	681b      	ldr	r3, [r3, #0]
 8014752:	68db      	ldr	r3, [r3, #12]
 8014754:	4a0f      	ldr	r2, [pc, #60]	@ (8014794 <tcp_process+0x5c0>)
 8014756:	6013      	str	r3, [r2, #0]
 8014758:	e02e      	b.n	80147b8 <tcp_process+0x5e4>
 801475a:	4b0e      	ldr	r3, [pc, #56]	@ (8014794 <tcp_process+0x5c0>)
 801475c:	681b      	ldr	r3, [r3, #0]
 801475e:	617b      	str	r3, [r7, #20]
 8014760:	e027      	b.n	80147b2 <tcp_process+0x5de>
 8014762:	bf00      	nop
 8014764:	24014bc0 	.word	0x24014bc0
 8014768:	24014bb8 	.word	0x24014bb8
 801476c:	24014bbe 	.word	0x24014bbe
 8014770:	24014bb4 	.word	0x24014bb4
 8014774:	24014ba4 	.word	0x24014ba4
 8014778:	2400e050 	.word	0x2400e050
 801477c:	2400e054 	.word	0x2400e054
 8014780:	0801cb88 	.word	0x0801cb88
 8014784:	0801ce28 	.word	0x0801ce28
 8014788:	0801cbd4 	.word	0x0801cbd4
 801478c:	24014bbc 	.word	0x24014bbc
 8014790:	24014bc1 	.word	0x24014bc1
 8014794:	24014b88 	.word	0x24014b88
 8014798:	697b      	ldr	r3, [r7, #20]
 801479a:	68db      	ldr	r3, [r3, #12]
 801479c:	687a      	ldr	r2, [r7, #4]
 801479e:	429a      	cmp	r2, r3
 80147a0:	d104      	bne.n	80147ac <tcp_process+0x5d8>
 80147a2:	687b      	ldr	r3, [r7, #4]
 80147a4:	68da      	ldr	r2, [r3, #12]
 80147a6:	697b      	ldr	r3, [r7, #20]
 80147a8:	60da      	str	r2, [r3, #12]
 80147aa:	e005      	b.n	80147b8 <tcp_process+0x5e4>
 80147ac:	697b      	ldr	r3, [r7, #20]
 80147ae:	68db      	ldr	r3, [r3, #12]
 80147b0:	617b      	str	r3, [r7, #20]
 80147b2:	697b      	ldr	r3, [r7, #20]
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d1ef      	bne.n	8014798 <tcp_process+0x5c4>
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	2200      	movs	r2, #0
 80147bc:	60da      	str	r2, [r3, #12]
 80147be:	4b77      	ldr	r3, [pc, #476]	@ (801499c <tcp_process+0x7c8>)
 80147c0:	2201      	movs	r2, #1
 80147c2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80147c4:	687b      	ldr	r3, [r7, #4]
 80147c6:	220a      	movs	r2, #10
 80147c8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80147ca:	4b75      	ldr	r3, [pc, #468]	@ (80149a0 <tcp_process+0x7cc>)
 80147cc:	681a      	ldr	r2, [r3, #0]
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	60da      	str	r2, [r3, #12]
 80147d2:	4a73      	ldr	r2, [pc, #460]	@ (80149a0 <tcp_process+0x7cc>)
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	6013      	str	r3, [r2, #0]
 80147d8:	f002 fcf6 	bl	80171c8 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80147dc:	e0d2      	b.n	8014984 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	8b5b      	ldrh	r3, [r3, #26]
 80147e2:	f043 0302 	orr.w	r3, r3, #2
 80147e6:	b29a      	uxth	r2, r3
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80147ec:	687b      	ldr	r3, [r7, #4]
 80147ee:	2208      	movs	r2, #8
 80147f0:	751a      	strb	r2, [r3, #20]
      break;
 80147f2:	e0c7      	b.n	8014984 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80147f4:	4b6b      	ldr	r3, [pc, #428]	@ (80149a4 <tcp_process+0x7d0>)
 80147f6:	781b      	ldrb	r3, [r3, #0]
 80147f8:	f003 0310 	and.w	r3, r3, #16
 80147fc:	2b00      	cmp	r3, #0
 80147fe:	f000 80c1 	beq.w	8014984 <tcp_process+0x7b0>
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8014806:	4b68      	ldr	r3, [pc, #416]	@ (80149a8 <tcp_process+0x7d4>)
 8014808:	681b      	ldr	r3, [r3, #0]
 801480a:	429a      	cmp	r2, r3
 801480c:	f040 80ba 	bne.w	8014984 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014814:	2b00      	cmp	r3, #0
 8014816:	f040 80b5 	bne.w	8014984 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	2206      	movs	r2, #6
 801481e:	751a      	strb	r2, [r3, #20]
      break;
 8014820:	e0b0      	b.n	8014984 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8014822:	6878      	ldr	r0, [r7, #4]
 8014824:	f000 f9ca 	bl	8014bbc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8014828:	4b60      	ldr	r3, [pc, #384]	@ (80149ac <tcp_process+0x7d8>)
 801482a:	781b      	ldrb	r3, [r3, #0]
 801482c:	f003 0320 	and.w	r3, r3, #32
 8014830:	2b00      	cmp	r3, #0
 8014832:	f000 80a9 	beq.w	8014988 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8014836:	687b      	ldr	r3, [r7, #4]
 8014838:	8b5b      	ldrh	r3, [r3, #26]
 801483a:	f043 0302 	orr.w	r3, r3, #2
 801483e:	b29a      	uxth	r2, r3
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8014844:	6878      	ldr	r0, [r7, #4]
 8014846:	f7fe fd39 	bl	80132bc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801484a:	4b59      	ldr	r3, [pc, #356]	@ (80149b0 <tcp_process+0x7dc>)
 801484c:	681b      	ldr	r3, [r3, #0]
 801484e:	687a      	ldr	r2, [r7, #4]
 8014850:	429a      	cmp	r2, r3
 8014852:	d105      	bne.n	8014860 <tcp_process+0x68c>
 8014854:	4b56      	ldr	r3, [pc, #344]	@ (80149b0 <tcp_process+0x7dc>)
 8014856:	681b      	ldr	r3, [r3, #0]
 8014858:	68db      	ldr	r3, [r3, #12]
 801485a:	4a55      	ldr	r2, [pc, #340]	@ (80149b0 <tcp_process+0x7dc>)
 801485c:	6013      	str	r3, [r2, #0]
 801485e:	e013      	b.n	8014888 <tcp_process+0x6b4>
 8014860:	4b53      	ldr	r3, [pc, #332]	@ (80149b0 <tcp_process+0x7dc>)
 8014862:	681b      	ldr	r3, [r3, #0]
 8014864:	613b      	str	r3, [r7, #16]
 8014866:	e00c      	b.n	8014882 <tcp_process+0x6ae>
 8014868:	693b      	ldr	r3, [r7, #16]
 801486a:	68db      	ldr	r3, [r3, #12]
 801486c:	687a      	ldr	r2, [r7, #4]
 801486e:	429a      	cmp	r2, r3
 8014870:	d104      	bne.n	801487c <tcp_process+0x6a8>
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	68da      	ldr	r2, [r3, #12]
 8014876:	693b      	ldr	r3, [r7, #16]
 8014878:	60da      	str	r2, [r3, #12]
 801487a:	e005      	b.n	8014888 <tcp_process+0x6b4>
 801487c:	693b      	ldr	r3, [r7, #16]
 801487e:	68db      	ldr	r3, [r3, #12]
 8014880:	613b      	str	r3, [r7, #16]
 8014882:	693b      	ldr	r3, [r7, #16]
 8014884:	2b00      	cmp	r3, #0
 8014886:	d1ef      	bne.n	8014868 <tcp_process+0x694>
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	2200      	movs	r2, #0
 801488c:	60da      	str	r2, [r3, #12]
 801488e:	4b43      	ldr	r3, [pc, #268]	@ (801499c <tcp_process+0x7c8>)
 8014890:	2201      	movs	r2, #1
 8014892:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	220a      	movs	r2, #10
 8014898:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801489a:	4b41      	ldr	r3, [pc, #260]	@ (80149a0 <tcp_process+0x7cc>)
 801489c:	681a      	ldr	r2, [r3, #0]
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	60da      	str	r2, [r3, #12]
 80148a2:	4a3f      	ldr	r2, [pc, #252]	@ (80149a0 <tcp_process+0x7cc>)
 80148a4:	687b      	ldr	r3, [r7, #4]
 80148a6:	6013      	str	r3, [r2, #0]
 80148a8:	f002 fc8e 	bl	80171c8 <tcp_timer_needed>
      }
      break;
 80148ac:	e06c      	b.n	8014988 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80148ae:	6878      	ldr	r0, [r7, #4]
 80148b0:	f000 f984 	bl	8014bbc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80148b4:	4b3b      	ldr	r3, [pc, #236]	@ (80149a4 <tcp_process+0x7d0>)
 80148b6:	781b      	ldrb	r3, [r3, #0]
 80148b8:	f003 0310 	and.w	r3, r3, #16
 80148bc:	2b00      	cmp	r3, #0
 80148be:	d065      	beq.n	801498c <tcp_process+0x7b8>
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80148c4:	4b38      	ldr	r3, [pc, #224]	@ (80149a8 <tcp_process+0x7d4>)
 80148c6:	681b      	ldr	r3, [r3, #0]
 80148c8:	429a      	cmp	r2, r3
 80148ca:	d15f      	bne.n	801498c <tcp_process+0x7b8>
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80148d0:	2b00      	cmp	r3, #0
 80148d2:	d15b      	bne.n	801498c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80148d4:	6878      	ldr	r0, [r7, #4]
 80148d6:	f7fe fcf1 	bl	80132bc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80148da:	4b35      	ldr	r3, [pc, #212]	@ (80149b0 <tcp_process+0x7dc>)
 80148dc:	681b      	ldr	r3, [r3, #0]
 80148de:	687a      	ldr	r2, [r7, #4]
 80148e0:	429a      	cmp	r2, r3
 80148e2:	d105      	bne.n	80148f0 <tcp_process+0x71c>
 80148e4:	4b32      	ldr	r3, [pc, #200]	@ (80149b0 <tcp_process+0x7dc>)
 80148e6:	681b      	ldr	r3, [r3, #0]
 80148e8:	68db      	ldr	r3, [r3, #12]
 80148ea:	4a31      	ldr	r2, [pc, #196]	@ (80149b0 <tcp_process+0x7dc>)
 80148ec:	6013      	str	r3, [r2, #0]
 80148ee:	e013      	b.n	8014918 <tcp_process+0x744>
 80148f0:	4b2f      	ldr	r3, [pc, #188]	@ (80149b0 <tcp_process+0x7dc>)
 80148f2:	681b      	ldr	r3, [r3, #0]
 80148f4:	60fb      	str	r3, [r7, #12]
 80148f6:	e00c      	b.n	8014912 <tcp_process+0x73e>
 80148f8:	68fb      	ldr	r3, [r7, #12]
 80148fa:	68db      	ldr	r3, [r3, #12]
 80148fc:	687a      	ldr	r2, [r7, #4]
 80148fe:	429a      	cmp	r2, r3
 8014900:	d104      	bne.n	801490c <tcp_process+0x738>
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	68da      	ldr	r2, [r3, #12]
 8014906:	68fb      	ldr	r3, [r7, #12]
 8014908:	60da      	str	r2, [r3, #12]
 801490a:	e005      	b.n	8014918 <tcp_process+0x744>
 801490c:	68fb      	ldr	r3, [r7, #12]
 801490e:	68db      	ldr	r3, [r3, #12]
 8014910:	60fb      	str	r3, [r7, #12]
 8014912:	68fb      	ldr	r3, [r7, #12]
 8014914:	2b00      	cmp	r3, #0
 8014916:	d1ef      	bne.n	80148f8 <tcp_process+0x724>
 8014918:	687b      	ldr	r3, [r7, #4]
 801491a:	2200      	movs	r2, #0
 801491c:	60da      	str	r2, [r3, #12]
 801491e:	4b1f      	ldr	r3, [pc, #124]	@ (801499c <tcp_process+0x7c8>)
 8014920:	2201      	movs	r2, #1
 8014922:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8014924:	687b      	ldr	r3, [r7, #4]
 8014926:	220a      	movs	r2, #10
 8014928:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801492a:	4b1d      	ldr	r3, [pc, #116]	@ (80149a0 <tcp_process+0x7cc>)
 801492c:	681a      	ldr	r2, [r3, #0]
 801492e:	687b      	ldr	r3, [r7, #4]
 8014930:	60da      	str	r2, [r3, #12]
 8014932:	4a1b      	ldr	r2, [pc, #108]	@ (80149a0 <tcp_process+0x7cc>)
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	6013      	str	r3, [r2, #0]
 8014938:	f002 fc46 	bl	80171c8 <tcp_timer_needed>
      }
      break;
 801493c:	e026      	b.n	801498c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801493e:	6878      	ldr	r0, [r7, #4]
 8014940:	f000 f93c 	bl	8014bbc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8014944:	4b17      	ldr	r3, [pc, #92]	@ (80149a4 <tcp_process+0x7d0>)
 8014946:	781b      	ldrb	r3, [r3, #0]
 8014948:	f003 0310 	and.w	r3, r3, #16
 801494c:	2b00      	cmp	r3, #0
 801494e:	d01f      	beq.n	8014990 <tcp_process+0x7bc>
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8014954:	4b14      	ldr	r3, [pc, #80]	@ (80149a8 <tcp_process+0x7d4>)
 8014956:	681b      	ldr	r3, [r3, #0]
 8014958:	429a      	cmp	r2, r3
 801495a:	d119      	bne.n	8014990 <tcp_process+0x7bc>
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014960:	2b00      	cmp	r3, #0
 8014962:	d115      	bne.n	8014990 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8014964:	4b11      	ldr	r3, [pc, #68]	@ (80149ac <tcp_process+0x7d8>)
 8014966:	781b      	ldrb	r3, [r3, #0]
 8014968:	f043 0310 	orr.w	r3, r3, #16
 801496c:	b2da      	uxtb	r2, r3
 801496e:	4b0f      	ldr	r3, [pc, #60]	@ (80149ac <tcp_process+0x7d8>)
 8014970:	701a      	strb	r2, [r3, #0]
      }
      break;
 8014972:	e00d      	b.n	8014990 <tcp_process+0x7bc>
    default:
      break;
 8014974:	bf00      	nop
 8014976:	e00c      	b.n	8014992 <tcp_process+0x7be>
      break;
 8014978:	bf00      	nop
 801497a:	e00a      	b.n	8014992 <tcp_process+0x7be>
      break;
 801497c:	bf00      	nop
 801497e:	e008      	b.n	8014992 <tcp_process+0x7be>
      break;
 8014980:	bf00      	nop
 8014982:	e006      	b.n	8014992 <tcp_process+0x7be>
      break;
 8014984:	bf00      	nop
 8014986:	e004      	b.n	8014992 <tcp_process+0x7be>
      break;
 8014988:	bf00      	nop
 801498a:	e002      	b.n	8014992 <tcp_process+0x7be>
      break;
 801498c:	bf00      	nop
 801498e:	e000      	b.n	8014992 <tcp_process+0x7be>
      break;
 8014990:	bf00      	nop
  }
  return ERR_OK;
 8014992:	2300      	movs	r3, #0
}
 8014994:	4618      	mov	r0, r3
 8014996:	3724      	adds	r7, #36	@ 0x24
 8014998:	46bd      	mov	sp, r7
 801499a:	bd90      	pop	{r4, r7, pc}
 801499c:	24014b90 	.word	0x24014b90
 80149a0:	24014b8c 	.word	0x24014b8c
 80149a4:	24014bc0 	.word	0x24014bc0
 80149a8:	24014bb8 	.word	0x24014bb8
 80149ac:	24014bc1 	.word	0x24014bc1
 80149b0:	24014b88 	.word	0x24014b88

080149b4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80149b4:	b590      	push	{r4, r7, lr}
 80149b6:	b085      	sub	sp, #20
 80149b8:	af00      	add	r7, sp, #0
 80149ba:	6078      	str	r0, [r7, #4]
 80149bc:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80149be:	687b      	ldr	r3, [r7, #4]
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d106      	bne.n	80149d2 <tcp_oos_insert_segment+0x1e>
 80149c4:	4b3b      	ldr	r3, [pc, #236]	@ (8014ab4 <tcp_oos_insert_segment+0x100>)
 80149c6:	f240 421f 	movw	r2, #1055	@ 0x41f
 80149ca:	493b      	ldr	r1, [pc, #236]	@ (8014ab8 <tcp_oos_insert_segment+0x104>)
 80149cc:	483b      	ldr	r0, [pc, #236]	@ (8014abc <tcp_oos_insert_segment+0x108>)
 80149ce:	f005 ff49 	bl	801a864 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	68db      	ldr	r3, [r3, #12]
 80149d6:	899b      	ldrh	r3, [r3, #12]
 80149d8:	b29b      	uxth	r3, r3
 80149da:	4618      	mov	r0, r3
 80149dc:	f7fb fa4e 	bl	800fe7c <lwip_htons>
 80149e0:	4603      	mov	r3, r0
 80149e2:	b2db      	uxtb	r3, r3
 80149e4:	f003 0301 	and.w	r3, r3, #1
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	d028      	beq.n	8014a3e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80149ec:	6838      	ldr	r0, [r7, #0]
 80149ee:	f7fe fa63 	bl	8012eb8 <tcp_segs_free>
    next = NULL;
 80149f2:	2300      	movs	r3, #0
 80149f4:	603b      	str	r3, [r7, #0]
 80149f6:	e056      	b.n	8014aa6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80149f8:	683b      	ldr	r3, [r7, #0]
 80149fa:	68db      	ldr	r3, [r3, #12]
 80149fc:	899b      	ldrh	r3, [r3, #12]
 80149fe:	b29b      	uxth	r3, r3
 8014a00:	4618      	mov	r0, r3
 8014a02:	f7fb fa3b 	bl	800fe7c <lwip_htons>
 8014a06:	4603      	mov	r3, r0
 8014a08:	b2db      	uxtb	r3, r3
 8014a0a:	f003 0301 	and.w	r3, r3, #1
 8014a0e:	2b00      	cmp	r3, #0
 8014a10:	d00d      	beq.n	8014a2e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	68db      	ldr	r3, [r3, #12]
 8014a16:	899b      	ldrh	r3, [r3, #12]
 8014a18:	b29c      	uxth	r4, r3
 8014a1a:	2001      	movs	r0, #1
 8014a1c:	f7fb fa2e 	bl	800fe7c <lwip_htons>
 8014a20:	4603      	mov	r3, r0
 8014a22:	461a      	mov	r2, r3
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	68db      	ldr	r3, [r3, #12]
 8014a28:	4322      	orrs	r2, r4
 8014a2a:	b292      	uxth	r2, r2
 8014a2c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8014a2e:	683b      	ldr	r3, [r7, #0]
 8014a30:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8014a32:	683b      	ldr	r3, [r7, #0]
 8014a34:	681b      	ldr	r3, [r3, #0]
 8014a36:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8014a38:	68f8      	ldr	r0, [r7, #12]
 8014a3a:	f7fe fa52 	bl	8012ee2 <tcp_seg_free>
    while (next &&
 8014a3e:	683b      	ldr	r3, [r7, #0]
 8014a40:	2b00      	cmp	r3, #0
 8014a42:	d00e      	beq.n	8014a62 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	891b      	ldrh	r3, [r3, #8]
 8014a48:	461a      	mov	r2, r3
 8014a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8014ac0 <tcp_oos_insert_segment+0x10c>)
 8014a4c:	681b      	ldr	r3, [r3, #0]
 8014a4e:	441a      	add	r2, r3
 8014a50:	683b      	ldr	r3, [r7, #0]
 8014a52:	68db      	ldr	r3, [r3, #12]
 8014a54:	685b      	ldr	r3, [r3, #4]
 8014a56:	6839      	ldr	r1, [r7, #0]
 8014a58:	8909      	ldrh	r1, [r1, #8]
 8014a5a:	440b      	add	r3, r1
 8014a5c:	1ad3      	subs	r3, r2, r3
    while (next &&
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	daca      	bge.n	80149f8 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8014a62:	683b      	ldr	r3, [r7, #0]
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d01e      	beq.n	8014aa6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8014a68:	687b      	ldr	r3, [r7, #4]
 8014a6a:	891b      	ldrh	r3, [r3, #8]
 8014a6c:	461a      	mov	r2, r3
 8014a6e:	4b14      	ldr	r3, [pc, #80]	@ (8014ac0 <tcp_oos_insert_segment+0x10c>)
 8014a70:	681b      	ldr	r3, [r3, #0]
 8014a72:	441a      	add	r2, r3
 8014a74:	683b      	ldr	r3, [r7, #0]
 8014a76:	68db      	ldr	r3, [r3, #12]
 8014a78:	685b      	ldr	r3, [r3, #4]
 8014a7a:	1ad3      	subs	r3, r2, r3
    if (next &&
 8014a7c:	2b00      	cmp	r3, #0
 8014a7e:	dd12      	ble.n	8014aa6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8014a80:	683b      	ldr	r3, [r7, #0]
 8014a82:	68db      	ldr	r3, [r3, #12]
 8014a84:	685b      	ldr	r3, [r3, #4]
 8014a86:	b29a      	uxth	r2, r3
 8014a88:	4b0d      	ldr	r3, [pc, #52]	@ (8014ac0 <tcp_oos_insert_segment+0x10c>)
 8014a8a:	681b      	ldr	r3, [r3, #0]
 8014a8c:	b29b      	uxth	r3, r3
 8014a8e:	1ad3      	subs	r3, r2, r3
 8014a90:	b29a      	uxth	r2, r3
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	685a      	ldr	r2, [r3, #4]
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	891b      	ldrh	r3, [r3, #8]
 8014a9e:	4619      	mov	r1, r3
 8014aa0:	4610      	mov	r0, r2
 8014aa2:	f7fc fd17 	bl	80114d4 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	683a      	ldr	r2, [r7, #0]
 8014aaa:	601a      	str	r2, [r3, #0]
}
 8014aac:	bf00      	nop
 8014aae:	3714      	adds	r7, #20
 8014ab0:	46bd      	mov	sp, r7
 8014ab2:	bd90      	pop	{r4, r7, pc}
 8014ab4:	0801cb88 	.word	0x0801cb88
 8014ab8:	0801ce48 	.word	0x0801ce48
 8014abc:	0801cbd4 	.word	0x0801cbd4
 8014ac0:	24014bb4 	.word	0x24014bb4

08014ac4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8014ac4:	b5b0      	push	{r4, r5, r7, lr}
 8014ac6:	b086      	sub	sp, #24
 8014ac8:	af00      	add	r7, sp, #0
 8014aca:	60f8      	str	r0, [r7, #12]
 8014acc:	60b9      	str	r1, [r7, #8]
 8014ace:	607a      	str	r2, [r7, #4]
 8014ad0:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8014ad2:	e03e      	b.n	8014b52 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8014ad4:	68bb      	ldr	r3, [r7, #8]
 8014ad6:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8014ad8:	68bb      	ldr	r3, [r7, #8]
 8014ada:	681b      	ldr	r3, [r3, #0]
 8014adc:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8014ade:	697b      	ldr	r3, [r7, #20]
 8014ae0:	685b      	ldr	r3, [r3, #4]
 8014ae2:	4618      	mov	r0, r3
 8014ae4:	f7fc ff0a 	bl	80118fc <pbuf_clen>
 8014ae8:	4603      	mov	r3, r0
 8014aea:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014af2:	8a7a      	ldrh	r2, [r7, #18]
 8014af4:	429a      	cmp	r2, r3
 8014af6:	d906      	bls.n	8014b06 <tcp_free_acked_segments+0x42>
 8014af8:	4b2a      	ldr	r3, [pc, #168]	@ (8014ba4 <tcp_free_acked_segments+0xe0>)
 8014afa:	f240 4257 	movw	r2, #1111	@ 0x457
 8014afe:	492a      	ldr	r1, [pc, #168]	@ (8014ba8 <tcp_free_acked_segments+0xe4>)
 8014b00:	482a      	ldr	r0, [pc, #168]	@ (8014bac <tcp_free_acked_segments+0xe8>)
 8014b02:	f005 feaf 	bl	801a864 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8014b06:	68fb      	ldr	r3, [r7, #12]
 8014b08:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8014b0c:	8a7b      	ldrh	r3, [r7, #18]
 8014b0e:	1ad3      	subs	r3, r2, r3
 8014b10:	b29a      	uxth	r2, r3
 8014b12:	68fb      	ldr	r3, [r7, #12]
 8014b14:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8014b18:	697b      	ldr	r3, [r7, #20]
 8014b1a:	891a      	ldrh	r2, [r3, #8]
 8014b1c:	4b24      	ldr	r3, [pc, #144]	@ (8014bb0 <tcp_free_acked_segments+0xec>)
 8014b1e:	881b      	ldrh	r3, [r3, #0]
 8014b20:	4413      	add	r3, r2
 8014b22:	b29a      	uxth	r2, r3
 8014b24:	4b22      	ldr	r3, [pc, #136]	@ (8014bb0 <tcp_free_acked_segments+0xec>)
 8014b26:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8014b28:	6978      	ldr	r0, [r7, #20]
 8014b2a:	f7fe f9da 	bl	8012ee2 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8014b2e:	68fb      	ldr	r3, [r7, #12]
 8014b30:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	d00c      	beq.n	8014b52 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8014b38:	68bb      	ldr	r3, [r7, #8]
 8014b3a:	2b00      	cmp	r3, #0
 8014b3c:	d109      	bne.n	8014b52 <tcp_free_acked_segments+0x8e>
 8014b3e:	683b      	ldr	r3, [r7, #0]
 8014b40:	2b00      	cmp	r3, #0
 8014b42:	d106      	bne.n	8014b52 <tcp_free_acked_segments+0x8e>
 8014b44:	4b17      	ldr	r3, [pc, #92]	@ (8014ba4 <tcp_free_acked_segments+0xe0>)
 8014b46:	f240 4261 	movw	r2, #1121	@ 0x461
 8014b4a:	491a      	ldr	r1, [pc, #104]	@ (8014bb4 <tcp_free_acked_segments+0xf0>)
 8014b4c:	4817      	ldr	r0, [pc, #92]	@ (8014bac <tcp_free_acked_segments+0xe8>)
 8014b4e:	f005 fe89 	bl	801a864 <iprintf>
  while (seg_list != NULL &&
 8014b52:	68bb      	ldr	r3, [r7, #8]
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d020      	beq.n	8014b9a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8014b58:	68bb      	ldr	r3, [r7, #8]
 8014b5a:	68db      	ldr	r3, [r3, #12]
 8014b5c:	685b      	ldr	r3, [r3, #4]
 8014b5e:	4618      	mov	r0, r3
 8014b60:	f7fb f9a2 	bl	800fea8 <lwip_htonl>
 8014b64:	4604      	mov	r4, r0
 8014b66:	68bb      	ldr	r3, [r7, #8]
 8014b68:	891b      	ldrh	r3, [r3, #8]
 8014b6a:	461d      	mov	r5, r3
 8014b6c:	68bb      	ldr	r3, [r7, #8]
 8014b6e:	68db      	ldr	r3, [r3, #12]
 8014b70:	899b      	ldrh	r3, [r3, #12]
 8014b72:	b29b      	uxth	r3, r3
 8014b74:	4618      	mov	r0, r3
 8014b76:	f7fb f981 	bl	800fe7c <lwip_htons>
 8014b7a:	4603      	mov	r3, r0
 8014b7c:	b2db      	uxtb	r3, r3
 8014b7e:	f003 0303 	and.w	r3, r3, #3
 8014b82:	2b00      	cmp	r3, #0
 8014b84:	d001      	beq.n	8014b8a <tcp_free_acked_segments+0xc6>
 8014b86:	2301      	movs	r3, #1
 8014b88:	e000      	b.n	8014b8c <tcp_free_acked_segments+0xc8>
 8014b8a:	2300      	movs	r3, #0
 8014b8c:	442b      	add	r3, r5
 8014b8e:	18e2      	adds	r2, r4, r3
 8014b90:	4b09      	ldr	r3, [pc, #36]	@ (8014bb8 <tcp_free_acked_segments+0xf4>)
 8014b92:	681b      	ldr	r3, [r3, #0]
 8014b94:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	dd9c      	ble.n	8014ad4 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8014b9a:	68bb      	ldr	r3, [r7, #8]
}
 8014b9c:	4618      	mov	r0, r3
 8014b9e:	3718      	adds	r7, #24
 8014ba0:	46bd      	mov	sp, r7
 8014ba2:	bdb0      	pop	{r4, r5, r7, pc}
 8014ba4:	0801cb88 	.word	0x0801cb88
 8014ba8:	0801ce70 	.word	0x0801ce70
 8014bac:	0801cbd4 	.word	0x0801cbd4
 8014bb0:	24014bbc 	.word	0x24014bbc
 8014bb4:	0801ce98 	.word	0x0801ce98
 8014bb8:	24014bb8 	.word	0x24014bb8

08014bbc <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8014bbc:	b5b0      	push	{r4, r5, r7, lr}
 8014bbe:	b094      	sub	sp, #80	@ 0x50
 8014bc0:	af00      	add	r7, sp, #0
 8014bc2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8014bc4:	2300      	movs	r3, #0
 8014bc6:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	d106      	bne.n	8014bdc <tcp_receive+0x20>
 8014bce:	4b91      	ldr	r3, [pc, #580]	@ (8014e14 <tcp_receive+0x258>)
 8014bd0:	f240 427b 	movw	r2, #1147	@ 0x47b
 8014bd4:	4990      	ldr	r1, [pc, #576]	@ (8014e18 <tcp_receive+0x25c>)
 8014bd6:	4891      	ldr	r0, [pc, #580]	@ (8014e1c <tcp_receive+0x260>)
 8014bd8:	f005 fe44 	bl	801a864 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8014bdc:	687b      	ldr	r3, [r7, #4]
 8014bde:	7d1b      	ldrb	r3, [r3, #20]
 8014be0:	2b03      	cmp	r3, #3
 8014be2:	d806      	bhi.n	8014bf2 <tcp_receive+0x36>
 8014be4:	4b8b      	ldr	r3, [pc, #556]	@ (8014e14 <tcp_receive+0x258>)
 8014be6:	f240 427c 	movw	r2, #1148	@ 0x47c
 8014bea:	498d      	ldr	r1, [pc, #564]	@ (8014e20 <tcp_receive+0x264>)
 8014bec:	488b      	ldr	r0, [pc, #556]	@ (8014e1c <tcp_receive+0x260>)
 8014bee:	f005 fe39 	bl	801a864 <iprintf>

  if (flags & TCP_ACK) {
 8014bf2:	4b8c      	ldr	r3, [pc, #560]	@ (8014e24 <tcp_receive+0x268>)
 8014bf4:	781b      	ldrb	r3, [r3, #0]
 8014bf6:	f003 0310 	and.w	r3, r3, #16
 8014bfa:	2b00      	cmp	r3, #0
 8014bfc:	f000 8264 	beq.w	80150c8 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014c06:	461a      	mov	r2, r3
 8014c08:	687b      	ldr	r3, [r7, #4]
 8014c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014c0c:	4413      	add	r3, r2
 8014c0e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014c14:	4b84      	ldr	r3, [pc, #528]	@ (8014e28 <tcp_receive+0x26c>)
 8014c16:	681b      	ldr	r3, [r3, #0]
 8014c18:	1ad3      	subs	r3, r2, r3
 8014c1a:	2b00      	cmp	r3, #0
 8014c1c:	db1b      	blt.n	8014c56 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014c1e:	687b      	ldr	r3, [r7, #4]
 8014c20:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014c22:	4b81      	ldr	r3, [pc, #516]	@ (8014e28 <tcp_receive+0x26c>)
 8014c24:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014c26:	429a      	cmp	r2, r3
 8014c28:	d106      	bne.n	8014c38 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8014c2e:	4b7f      	ldr	r3, [pc, #508]	@ (8014e2c <tcp_receive+0x270>)
 8014c30:	681b      	ldr	r3, [r3, #0]
 8014c32:	1ad3      	subs	r3, r2, r3
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	db0e      	blt.n	8014c56 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8014c3c:	4b7b      	ldr	r3, [pc, #492]	@ (8014e2c <tcp_receive+0x270>)
 8014c3e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014c40:	429a      	cmp	r2, r3
 8014c42:	d125      	bne.n	8014c90 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014c44:	4b7a      	ldr	r3, [pc, #488]	@ (8014e30 <tcp_receive+0x274>)
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	89db      	ldrh	r3, [r3, #14]
 8014c4a:	b29a      	uxth	r2, r3
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014c52:	429a      	cmp	r2, r3
 8014c54:	d91c      	bls.n	8014c90 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8014c56:	4b76      	ldr	r3, [pc, #472]	@ (8014e30 <tcp_receive+0x274>)
 8014c58:	681b      	ldr	r3, [r3, #0]
 8014c5a:	89db      	ldrh	r3, [r3, #14]
 8014c5c:	b29a      	uxth	r2, r3
 8014c5e:	687b      	ldr	r3, [r7, #4]
 8014c60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8014c64:	687b      	ldr	r3, [r7, #4]
 8014c66:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014c70:	429a      	cmp	r2, r3
 8014c72:	d205      	bcs.n	8014c80 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8014c80:	4b69      	ldr	r3, [pc, #420]	@ (8014e28 <tcp_receive+0x26c>)
 8014c82:	681a      	ldr	r2, [r3, #0]
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8014c88:	4b68      	ldr	r3, [pc, #416]	@ (8014e2c <tcp_receive+0x270>)
 8014c8a:	681a      	ldr	r2, [r3, #0]
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8014c90:	4b66      	ldr	r3, [pc, #408]	@ (8014e2c <tcp_receive+0x270>)
 8014c92:	681a      	ldr	r2, [r3, #0]
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014c98:	1ad3      	subs	r3, r2, r3
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	dc58      	bgt.n	8014d50 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8014c9e:	4b65      	ldr	r3, [pc, #404]	@ (8014e34 <tcp_receive+0x278>)
 8014ca0:	881b      	ldrh	r3, [r3, #0]
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	d14b      	bne.n	8014d3e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014caa:	687a      	ldr	r2, [r7, #4]
 8014cac:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8014cb0:	4413      	add	r3, r2
 8014cb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014cb4:	429a      	cmp	r2, r3
 8014cb6:	d142      	bne.n	8014d3e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8014cb8:	687b      	ldr	r3, [r7, #4]
 8014cba:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	db3d      	blt.n	8014d3e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014cc6:	4b59      	ldr	r3, [pc, #356]	@ (8014e2c <tcp_receive+0x270>)
 8014cc8:	681b      	ldr	r3, [r3, #0]
 8014cca:	429a      	cmp	r2, r3
 8014ccc:	d137      	bne.n	8014d3e <tcp_receive+0x182>
              found_dupack = 1;
 8014cce:	2301      	movs	r3, #1
 8014cd0:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8014cd8:	2bff      	cmp	r3, #255	@ 0xff
 8014cda:	d007      	beq.n	8014cec <tcp_receive+0x130>
                ++pcb->dupacks;
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8014ce2:	3301      	adds	r3, #1
 8014ce4:	b2da      	uxtb	r2, r3
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8014cec:	687b      	ldr	r3, [r7, #4]
 8014cee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8014cf2:	2b03      	cmp	r3, #3
 8014cf4:	d91b      	bls.n	8014d2e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014cfc:	687b      	ldr	r3, [r7, #4]
 8014cfe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014d00:	4413      	add	r3, r2
 8014d02:	b29a      	uxth	r2, r3
 8014d04:	687b      	ldr	r3, [r7, #4]
 8014d06:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014d0a:	429a      	cmp	r2, r3
 8014d0c:	d30a      	bcc.n	8014d24 <tcp_receive+0x168>
 8014d0e:	687b      	ldr	r3, [r7, #4]
 8014d10:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014d18:	4413      	add	r3, r2
 8014d1a:	b29a      	uxth	r2, r3
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014d22:	e004      	b.n	8014d2e <tcp_receive+0x172>
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014d2a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8014d34:	2b02      	cmp	r3, #2
 8014d36:	d902      	bls.n	8014d3e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8014d38:	6878      	ldr	r0, [r7, #4]
 8014d3a:	f001 fee9 	bl	8016b10 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8014d3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	f040 8161 	bne.w	8015008 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8014d46:	687b      	ldr	r3, [r7, #4]
 8014d48:	2200      	movs	r2, #0
 8014d4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8014d4e:	e15b      	b.n	8015008 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014d50:	4b36      	ldr	r3, [pc, #216]	@ (8014e2c <tcp_receive+0x270>)
 8014d52:	681a      	ldr	r2, [r3, #0]
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014d58:	1ad3      	subs	r3, r2, r3
 8014d5a:	3b01      	subs	r3, #1
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	f2c0 814e 	blt.w	8014ffe <tcp_receive+0x442>
 8014d62:	4b32      	ldr	r3, [pc, #200]	@ (8014e2c <tcp_receive+0x270>)
 8014d64:	681a      	ldr	r2, [r3, #0]
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014d6a:	1ad3      	subs	r3, r2, r3
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	f300 8146 	bgt.w	8014ffe <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	8b5b      	ldrh	r3, [r3, #26]
 8014d76:	f003 0304 	and.w	r3, r3, #4
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	d010      	beq.n	8014da0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	8b5b      	ldrh	r3, [r3, #26]
 8014d82:	f023 0304 	bic.w	r3, r3, #4
 8014d86:	b29a      	uxth	r2, r3
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8014d92:	687b      	ldr	r3, [r7, #4]
 8014d94:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	2200      	movs	r2, #0
 8014d9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	2200      	movs	r2, #0
 8014da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014dae:	10db      	asrs	r3, r3, #3
 8014db0:	b21b      	sxth	r3, r3
 8014db2:	b29a      	uxth	r2, r3
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8014dba:	b29b      	uxth	r3, r3
 8014dbc:	4413      	add	r3, r2
 8014dbe:	b29b      	uxth	r3, r3
 8014dc0:	b21a      	sxth	r2, r3
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8014dc8:	4b18      	ldr	r3, [pc, #96]	@ (8014e2c <tcp_receive+0x270>)
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	b29a      	uxth	r2, r3
 8014dce:	687b      	ldr	r3, [r7, #4]
 8014dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014dd2:	b29b      	uxth	r3, r3
 8014dd4:	1ad3      	subs	r3, r2, r3
 8014dd6:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	2200      	movs	r2, #0
 8014ddc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8014de0:	4b12      	ldr	r3, [pc, #72]	@ (8014e2c <tcp_receive+0x270>)
 8014de2:	681a      	ldr	r2, [r3, #0]
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	7d1b      	ldrb	r3, [r3, #20]
 8014dec:	2b03      	cmp	r3, #3
 8014dee:	f240 8097 	bls.w	8014f20 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8014dfe:	429a      	cmp	r2, r3
 8014e00:	d245      	bcs.n	8014e8e <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	8b5b      	ldrh	r3, [r3, #26]
 8014e06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014e0a:	2b00      	cmp	r3, #0
 8014e0c:	d014      	beq.n	8014e38 <tcp_receive+0x27c>
 8014e0e:	2301      	movs	r3, #1
 8014e10:	e013      	b.n	8014e3a <tcp_receive+0x27e>
 8014e12:	bf00      	nop
 8014e14:	0801cb88 	.word	0x0801cb88
 8014e18:	0801ceb8 	.word	0x0801ceb8
 8014e1c:	0801cbd4 	.word	0x0801cbd4
 8014e20:	0801ced4 	.word	0x0801ced4
 8014e24:	24014bc0 	.word	0x24014bc0
 8014e28:	24014bb4 	.word	0x24014bb4
 8014e2c:	24014bb8 	.word	0x24014bb8
 8014e30:	24014ba4 	.word	0x24014ba4
 8014e34:	24014bbe 	.word	0x24014bbe
 8014e38:	2302      	movs	r3, #2
 8014e3a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8014e3e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8014e42:	b29a      	uxth	r2, r3
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014e48:	fb12 f303 	smulbb	r3, r2, r3
 8014e4c:	b29b      	uxth	r3, r3
 8014e4e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8014e50:	4293      	cmp	r3, r2
 8014e52:	bf28      	it	cs
 8014e54:	4613      	movcs	r3, r2
 8014e56:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014e5e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014e60:	4413      	add	r3, r2
 8014e62:	b29a      	uxth	r2, r3
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014e6a:	429a      	cmp	r2, r3
 8014e6c:	d309      	bcc.n	8014e82 <tcp_receive+0x2c6>
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014e74:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014e76:	4413      	add	r3, r2
 8014e78:	b29a      	uxth	r2, r3
 8014e7a:	687b      	ldr	r3, [r7, #4]
 8014e7c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014e80:	e04e      	b.n	8014f20 <tcp_receive+0x364>
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014e88:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014e8c:	e048      	b.n	8014f20 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8014e94:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014e96:	4413      	add	r3, r2
 8014e98:	b29a      	uxth	r2, r3
 8014e9a:	687b      	ldr	r3, [r7, #4]
 8014e9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014ea0:	429a      	cmp	r2, r3
 8014ea2:	d309      	bcc.n	8014eb8 <tcp_receive+0x2fc>
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8014eaa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014eac:	4413      	add	r3, r2
 8014eae:	b29a      	uxth	r2, r3
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014eb6:	e004      	b.n	8014ec2 <tcp_receive+0x306>
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014ebe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014ece:	429a      	cmp	r2, r3
 8014ed0:	d326      	bcc.n	8014f20 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014ede:	1ad3      	subs	r3, r2, r3
 8014ee0:	b29a      	uxth	r2, r3
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014ef2:	4413      	add	r3, r2
 8014ef4:	b29a      	uxth	r2, r3
 8014ef6:	687b      	ldr	r3, [r7, #4]
 8014ef8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014efc:	429a      	cmp	r2, r3
 8014efe:	d30a      	bcc.n	8014f16 <tcp_receive+0x35a>
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014f0a:	4413      	add	r3, r2
 8014f0c:	b29a      	uxth	r2, r3
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014f14:	e004      	b.n	8014f20 <tcp_receive+0x364>
 8014f16:	687b      	ldr	r3, [r7, #4]
 8014f18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014f1c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014f28:	4a98      	ldr	r2, [pc, #608]	@ (801518c <tcp_receive+0x5d0>)
 8014f2a:	6878      	ldr	r0, [r7, #4]
 8014f2c:	f7ff fdca 	bl	8014ac4 <tcp_free_acked_segments>
 8014f30:	4602      	mov	r2, r0
 8014f32:	687b      	ldr	r3, [r7, #4]
 8014f34:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8014f36:	687b      	ldr	r3, [r7, #4]
 8014f38:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014f3e:	4a94      	ldr	r2, [pc, #592]	@ (8015190 <tcp_receive+0x5d4>)
 8014f40:	6878      	ldr	r0, [r7, #4]
 8014f42:	f7ff fdbf 	bl	8014ac4 <tcp_free_acked_segments>
 8014f46:	4602      	mov	r2, r0
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014f50:	2b00      	cmp	r3, #0
 8014f52:	d104      	bne.n	8014f5e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014f5a:	861a      	strh	r2, [r3, #48]	@ 0x30
 8014f5c:	e002      	b.n	8014f64 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	2200      	movs	r2, #0
 8014f62:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	2200      	movs	r2, #0
 8014f68:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014f6e:	2b00      	cmp	r3, #0
 8014f70:	d103      	bne.n	8014f7a <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	2200      	movs	r2, #0
 8014f76:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8014f80:	4b84      	ldr	r3, [pc, #528]	@ (8015194 <tcp_receive+0x5d8>)
 8014f82:	881b      	ldrh	r3, [r3, #0]
 8014f84:	4413      	add	r3, r2
 8014f86:	b29a      	uxth	r2, r3
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	8b5b      	ldrh	r3, [r3, #26]
 8014f92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d035      	beq.n	8015006 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8014f9a:	687b      	ldr	r3, [r7, #4]
 8014f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014f9e:	2b00      	cmp	r3, #0
 8014fa0:	d118      	bne.n	8014fd4 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	d00c      	beq.n	8014fc4 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014fb2:	68db      	ldr	r3, [r3, #12]
 8014fb4:	685b      	ldr	r3, [r3, #4]
 8014fb6:	4618      	mov	r0, r3
 8014fb8:	f7fa ff76 	bl	800fea8 <lwip_htonl>
 8014fbc:	4603      	mov	r3, r0
 8014fbe:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	dc20      	bgt.n	8015006 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	8b5b      	ldrh	r3, [r3, #26]
 8014fc8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8014fcc:	b29a      	uxth	r2, r3
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014fd2:	e018      	b.n	8015006 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014fdc:	68db      	ldr	r3, [r3, #12]
 8014fde:	685b      	ldr	r3, [r3, #4]
 8014fe0:	4618      	mov	r0, r3
 8014fe2:	f7fa ff61 	bl	800fea8 <lwip_htonl>
 8014fe6:	4603      	mov	r3, r0
 8014fe8:	1ae3      	subs	r3, r4, r3
 8014fea:	2b00      	cmp	r3, #0
 8014fec:	dc0b      	bgt.n	8015006 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	8b5b      	ldrh	r3, [r3, #26]
 8014ff2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8014ff6:	b29a      	uxth	r2, r3
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014ffc:	e003      	b.n	8015006 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8014ffe:	6878      	ldr	r0, [r7, #4]
 8015000:	f001 ff72 	bl	8016ee8 <tcp_send_empty_ack>
 8015004:	e000      	b.n	8015008 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015006:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801500c:	2b00      	cmp	r3, #0
 801500e:	d05b      	beq.n	80150c8 <tcp_receive+0x50c>
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015014:	4b60      	ldr	r3, [pc, #384]	@ (8015198 <tcp_receive+0x5dc>)
 8015016:	681b      	ldr	r3, [r3, #0]
 8015018:	1ad3      	subs	r3, r2, r3
 801501a:	2b00      	cmp	r3, #0
 801501c:	da54      	bge.n	80150c8 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801501e:	4b5f      	ldr	r3, [pc, #380]	@ (801519c <tcp_receive+0x5e0>)
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	b29a      	uxth	r2, r3
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015028:	b29b      	uxth	r3, r3
 801502a:	1ad3      	subs	r3, r2, r3
 801502c:	b29b      	uxth	r3, r3
 801502e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8015032:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801503c:	10db      	asrs	r3, r3, #3
 801503e:	b21b      	sxth	r3, r3
 8015040:	b29b      	uxth	r3, r3
 8015042:	1ad3      	subs	r3, r2, r3
 8015044:	b29b      	uxth	r3, r3
 8015046:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801504a:	687b      	ldr	r3, [r7, #4]
 801504c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8015050:	b29a      	uxth	r2, r3
 8015052:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8015056:	4413      	add	r3, r2
 8015058:	b29b      	uxth	r3, r3
 801505a:	b21a      	sxth	r2, r3
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8015060:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8015064:	2b00      	cmp	r3, #0
 8015066:	da05      	bge.n	8015074 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8015068:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801506c:	425b      	negs	r3, r3
 801506e:	b29b      	uxth	r3, r3
 8015070:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8015074:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801507e:	109b      	asrs	r3, r3, #2
 8015080:	b21b      	sxth	r3, r3
 8015082:	b29b      	uxth	r3, r3
 8015084:	1ad3      	subs	r3, r2, r3
 8015086:	b29b      	uxth	r3, r3
 8015088:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8015092:	b29a      	uxth	r2, r3
 8015094:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8015098:	4413      	add	r3, r2
 801509a:	b29b      	uxth	r3, r3
 801509c:	b21a      	sxth	r2, r3
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80150a8:	10db      	asrs	r3, r3, #3
 80150aa:	b21b      	sxth	r3, r3
 80150ac:	b29a      	uxth	r2, r3
 80150ae:	687b      	ldr	r3, [r7, #4]
 80150b0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80150b4:	b29b      	uxth	r3, r3
 80150b6:	4413      	add	r3, r2
 80150b8:	b29b      	uxth	r3, r3
 80150ba:	b21a      	sxth	r2, r3
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	2200      	movs	r2, #0
 80150c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80150c8:	4b35      	ldr	r3, [pc, #212]	@ (80151a0 <tcp_receive+0x5e4>)
 80150ca:	881b      	ldrh	r3, [r3, #0]
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	f000 84df 	beq.w	8015a90 <tcp_receive+0xed4>
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	7d1b      	ldrb	r3, [r3, #20]
 80150d6:	2b06      	cmp	r3, #6
 80150d8:	f200 84da 	bhi.w	8015a90 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80150e0:	4b30      	ldr	r3, [pc, #192]	@ (80151a4 <tcp_receive+0x5e8>)
 80150e2:	681b      	ldr	r3, [r3, #0]
 80150e4:	1ad3      	subs	r3, r2, r3
 80150e6:	3b01      	subs	r3, #1
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	f2c0 808f 	blt.w	801520c <tcp_receive+0x650>
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80150f2:	4b2b      	ldr	r3, [pc, #172]	@ (80151a0 <tcp_receive+0x5e4>)
 80150f4:	881b      	ldrh	r3, [r3, #0]
 80150f6:	4619      	mov	r1, r3
 80150f8:	4b2a      	ldr	r3, [pc, #168]	@ (80151a4 <tcp_receive+0x5e8>)
 80150fa:	681b      	ldr	r3, [r3, #0]
 80150fc:	440b      	add	r3, r1
 80150fe:	1ad3      	subs	r3, r2, r3
 8015100:	3301      	adds	r3, #1
 8015102:	2b00      	cmp	r3, #0
 8015104:	f300 8082 	bgt.w	801520c <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8015108:	4b27      	ldr	r3, [pc, #156]	@ (80151a8 <tcp_receive+0x5ec>)
 801510a:	685b      	ldr	r3, [r3, #4]
 801510c:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 801510e:	687b      	ldr	r3, [r7, #4]
 8015110:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015112:	4b24      	ldr	r3, [pc, #144]	@ (80151a4 <tcp_receive+0x5e8>)
 8015114:	681b      	ldr	r3, [r3, #0]
 8015116:	1ad3      	subs	r3, r2, r3
 8015118:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801511a:	4b23      	ldr	r3, [pc, #140]	@ (80151a8 <tcp_receive+0x5ec>)
 801511c:	685b      	ldr	r3, [r3, #4]
 801511e:	2b00      	cmp	r3, #0
 8015120:	d106      	bne.n	8015130 <tcp_receive+0x574>
 8015122:	4b22      	ldr	r3, [pc, #136]	@ (80151ac <tcp_receive+0x5f0>)
 8015124:	f240 5294 	movw	r2, #1428	@ 0x594
 8015128:	4921      	ldr	r1, [pc, #132]	@ (80151b0 <tcp_receive+0x5f4>)
 801512a:	4822      	ldr	r0, [pc, #136]	@ (80151b4 <tcp_receive+0x5f8>)
 801512c:	f005 fb9a 	bl	801a864 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8015130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015132:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8015136:	4293      	cmp	r3, r2
 8015138:	d906      	bls.n	8015148 <tcp_receive+0x58c>
 801513a:	4b1c      	ldr	r3, [pc, #112]	@ (80151ac <tcp_receive+0x5f0>)
 801513c:	f240 5295 	movw	r2, #1429	@ 0x595
 8015140:	491d      	ldr	r1, [pc, #116]	@ (80151b8 <tcp_receive+0x5fc>)
 8015142:	481c      	ldr	r0, [pc, #112]	@ (80151b4 <tcp_receive+0x5f8>)
 8015144:	f005 fb8e 	bl	801a864 <iprintf>
      off = (u16_t)off32;
 8015148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801514a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801514e:	4b16      	ldr	r3, [pc, #88]	@ (80151a8 <tcp_receive+0x5ec>)
 8015150:	685b      	ldr	r3, [r3, #4]
 8015152:	891b      	ldrh	r3, [r3, #8]
 8015154:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015158:	429a      	cmp	r2, r3
 801515a:	d906      	bls.n	801516a <tcp_receive+0x5ae>
 801515c:	4b13      	ldr	r3, [pc, #76]	@ (80151ac <tcp_receive+0x5f0>)
 801515e:	f240 5297 	movw	r2, #1431	@ 0x597
 8015162:	4916      	ldr	r1, [pc, #88]	@ (80151bc <tcp_receive+0x600>)
 8015164:	4813      	ldr	r0, [pc, #76]	@ (80151b4 <tcp_receive+0x5f8>)
 8015166:	f005 fb7d 	bl	801a864 <iprintf>
      inseg.len -= off;
 801516a:	4b0f      	ldr	r3, [pc, #60]	@ (80151a8 <tcp_receive+0x5ec>)
 801516c:	891a      	ldrh	r2, [r3, #8]
 801516e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015172:	1ad3      	subs	r3, r2, r3
 8015174:	b29a      	uxth	r2, r3
 8015176:	4b0c      	ldr	r3, [pc, #48]	@ (80151a8 <tcp_receive+0x5ec>)
 8015178:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801517a:	4b0b      	ldr	r3, [pc, #44]	@ (80151a8 <tcp_receive+0x5ec>)
 801517c:	685b      	ldr	r3, [r3, #4]
 801517e:	891a      	ldrh	r2, [r3, #8]
 8015180:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015184:	1ad3      	subs	r3, r2, r3
 8015186:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8015188:	e02a      	b.n	80151e0 <tcp_receive+0x624>
 801518a:	bf00      	nop
 801518c:	0801cef0 	.word	0x0801cef0
 8015190:	0801cef8 	.word	0x0801cef8
 8015194:	24014bbc 	.word	0x24014bbc
 8015198:	24014bb8 	.word	0x24014bb8
 801519c:	24014b7c 	.word	0x24014b7c
 80151a0:	24014bbe 	.word	0x24014bbe
 80151a4:	24014bb4 	.word	0x24014bb4
 80151a8:	24014b94 	.word	0x24014b94
 80151ac:	0801cb88 	.word	0x0801cb88
 80151b0:	0801cf00 	.word	0x0801cf00
 80151b4:	0801cbd4 	.word	0x0801cbd4
 80151b8:	0801cf10 	.word	0x0801cf10
 80151bc:	0801cf20 	.word	0x0801cf20
        off -= p->len;
 80151c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80151c2:	895b      	ldrh	r3, [r3, #10]
 80151c4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80151c8:	1ad3      	subs	r3, r2, r3
 80151ca:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80151ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80151d0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80151d2:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80151d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80151d6:	2200      	movs	r2, #0
 80151d8:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80151da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80151dc:	681b      	ldr	r3, [r3, #0]
 80151de:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 80151e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80151e2:	895b      	ldrh	r3, [r3, #10]
 80151e4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80151e8:	429a      	cmp	r2, r3
 80151ea:	d8e9      	bhi.n	80151c0 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80151ec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80151f0:	4619      	mov	r1, r3
 80151f2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80151f4:	f7fc fa6e 	bl	80116d4 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80151fc:	4a90      	ldr	r2, [pc, #576]	@ (8015440 <tcp_receive+0x884>)
 80151fe:	6013      	str	r3, [r2, #0]
 8015200:	4b90      	ldr	r3, [pc, #576]	@ (8015444 <tcp_receive+0x888>)
 8015202:	68db      	ldr	r3, [r3, #12]
 8015204:	4a8e      	ldr	r2, [pc, #568]	@ (8015440 <tcp_receive+0x884>)
 8015206:	6812      	ldr	r2, [r2, #0]
 8015208:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801520a:	e00d      	b.n	8015228 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801520c:	4b8c      	ldr	r3, [pc, #560]	@ (8015440 <tcp_receive+0x884>)
 801520e:	681a      	ldr	r2, [r3, #0]
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015214:	1ad3      	subs	r3, r2, r3
 8015216:	2b00      	cmp	r3, #0
 8015218:	da06      	bge.n	8015228 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	8b5b      	ldrh	r3, [r3, #26]
 801521e:	f043 0302 	orr.w	r3, r3, #2
 8015222:	b29a      	uxth	r2, r3
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015228:	4b85      	ldr	r3, [pc, #532]	@ (8015440 <tcp_receive+0x884>)
 801522a:	681a      	ldr	r2, [r3, #0]
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015230:	1ad3      	subs	r3, r2, r3
 8015232:	2b00      	cmp	r3, #0
 8015234:	f2c0 8427 	blt.w	8015a86 <tcp_receive+0xeca>
 8015238:	4b81      	ldr	r3, [pc, #516]	@ (8015440 <tcp_receive+0x884>)
 801523a:	681a      	ldr	r2, [r3, #0]
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015240:	6879      	ldr	r1, [r7, #4]
 8015242:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015244:	440b      	add	r3, r1
 8015246:	1ad3      	subs	r3, r2, r3
 8015248:	3301      	adds	r3, #1
 801524a:	2b00      	cmp	r3, #0
 801524c:	f300 841b 	bgt.w	8015a86 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015254:	4b7a      	ldr	r3, [pc, #488]	@ (8015440 <tcp_receive+0x884>)
 8015256:	681b      	ldr	r3, [r3, #0]
 8015258:	429a      	cmp	r2, r3
 801525a:	f040 8298 	bne.w	801578e <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801525e:	4b79      	ldr	r3, [pc, #484]	@ (8015444 <tcp_receive+0x888>)
 8015260:	891c      	ldrh	r4, [r3, #8]
 8015262:	4b78      	ldr	r3, [pc, #480]	@ (8015444 <tcp_receive+0x888>)
 8015264:	68db      	ldr	r3, [r3, #12]
 8015266:	899b      	ldrh	r3, [r3, #12]
 8015268:	b29b      	uxth	r3, r3
 801526a:	4618      	mov	r0, r3
 801526c:	f7fa fe06 	bl	800fe7c <lwip_htons>
 8015270:	4603      	mov	r3, r0
 8015272:	b2db      	uxtb	r3, r3
 8015274:	f003 0303 	and.w	r3, r3, #3
 8015278:	2b00      	cmp	r3, #0
 801527a:	d001      	beq.n	8015280 <tcp_receive+0x6c4>
 801527c:	2301      	movs	r3, #1
 801527e:	e000      	b.n	8015282 <tcp_receive+0x6c6>
 8015280:	2300      	movs	r3, #0
 8015282:	4423      	add	r3, r4
 8015284:	b29a      	uxth	r2, r3
 8015286:	4b70      	ldr	r3, [pc, #448]	@ (8015448 <tcp_receive+0x88c>)
 8015288:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801528a:	687b      	ldr	r3, [r7, #4]
 801528c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801528e:	4b6e      	ldr	r3, [pc, #440]	@ (8015448 <tcp_receive+0x88c>)
 8015290:	881b      	ldrh	r3, [r3, #0]
 8015292:	429a      	cmp	r2, r3
 8015294:	d274      	bcs.n	8015380 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015296:	4b6b      	ldr	r3, [pc, #428]	@ (8015444 <tcp_receive+0x888>)
 8015298:	68db      	ldr	r3, [r3, #12]
 801529a:	899b      	ldrh	r3, [r3, #12]
 801529c:	b29b      	uxth	r3, r3
 801529e:	4618      	mov	r0, r3
 80152a0:	f7fa fdec 	bl	800fe7c <lwip_htons>
 80152a4:	4603      	mov	r3, r0
 80152a6:	b2db      	uxtb	r3, r3
 80152a8:	f003 0301 	and.w	r3, r3, #1
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	d01e      	beq.n	80152ee <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80152b0:	4b64      	ldr	r3, [pc, #400]	@ (8015444 <tcp_receive+0x888>)
 80152b2:	68db      	ldr	r3, [r3, #12]
 80152b4:	899b      	ldrh	r3, [r3, #12]
 80152b6:	b29b      	uxth	r3, r3
 80152b8:	b21b      	sxth	r3, r3
 80152ba:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80152be:	b21c      	sxth	r4, r3
 80152c0:	4b60      	ldr	r3, [pc, #384]	@ (8015444 <tcp_receive+0x888>)
 80152c2:	68db      	ldr	r3, [r3, #12]
 80152c4:	899b      	ldrh	r3, [r3, #12]
 80152c6:	b29b      	uxth	r3, r3
 80152c8:	4618      	mov	r0, r3
 80152ca:	f7fa fdd7 	bl	800fe7c <lwip_htons>
 80152ce:	4603      	mov	r3, r0
 80152d0:	b2db      	uxtb	r3, r3
 80152d2:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80152d6:	b29b      	uxth	r3, r3
 80152d8:	4618      	mov	r0, r3
 80152da:	f7fa fdcf 	bl	800fe7c <lwip_htons>
 80152de:	4603      	mov	r3, r0
 80152e0:	b21b      	sxth	r3, r3
 80152e2:	4323      	orrs	r3, r4
 80152e4:	b21a      	sxth	r2, r3
 80152e6:	4b57      	ldr	r3, [pc, #348]	@ (8015444 <tcp_receive+0x888>)
 80152e8:	68db      	ldr	r3, [r3, #12]
 80152ea:	b292      	uxth	r2, r2
 80152ec:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80152f2:	4b54      	ldr	r3, [pc, #336]	@ (8015444 <tcp_receive+0x888>)
 80152f4:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80152f6:	4b53      	ldr	r3, [pc, #332]	@ (8015444 <tcp_receive+0x888>)
 80152f8:	68db      	ldr	r3, [r3, #12]
 80152fa:	899b      	ldrh	r3, [r3, #12]
 80152fc:	b29b      	uxth	r3, r3
 80152fe:	4618      	mov	r0, r3
 8015300:	f7fa fdbc 	bl	800fe7c <lwip_htons>
 8015304:	4603      	mov	r3, r0
 8015306:	b2db      	uxtb	r3, r3
 8015308:	f003 0302 	and.w	r3, r3, #2
 801530c:	2b00      	cmp	r3, #0
 801530e:	d005      	beq.n	801531c <tcp_receive+0x760>
            inseg.len -= 1;
 8015310:	4b4c      	ldr	r3, [pc, #304]	@ (8015444 <tcp_receive+0x888>)
 8015312:	891b      	ldrh	r3, [r3, #8]
 8015314:	3b01      	subs	r3, #1
 8015316:	b29a      	uxth	r2, r3
 8015318:	4b4a      	ldr	r3, [pc, #296]	@ (8015444 <tcp_receive+0x888>)
 801531a:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801531c:	4b49      	ldr	r3, [pc, #292]	@ (8015444 <tcp_receive+0x888>)
 801531e:	685b      	ldr	r3, [r3, #4]
 8015320:	4a48      	ldr	r2, [pc, #288]	@ (8015444 <tcp_receive+0x888>)
 8015322:	8912      	ldrh	r2, [r2, #8]
 8015324:	4611      	mov	r1, r2
 8015326:	4618      	mov	r0, r3
 8015328:	f7fc f8d4 	bl	80114d4 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801532c:	4b45      	ldr	r3, [pc, #276]	@ (8015444 <tcp_receive+0x888>)
 801532e:	891c      	ldrh	r4, [r3, #8]
 8015330:	4b44      	ldr	r3, [pc, #272]	@ (8015444 <tcp_receive+0x888>)
 8015332:	68db      	ldr	r3, [r3, #12]
 8015334:	899b      	ldrh	r3, [r3, #12]
 8015336:	b29b      	uxth	r3, r3
 8015338:	4618      	mov	r0, r3
 801533a:	f7fa fd9f 	bl	800fe7c <lwip_htons>
 801533e:	4603      	mov	r3, r0
 8015340:	b2db      	uxtb	r3, r3
 8015342:	f003 0303 	and.w	r3, r3, #3
 8015346:	2b00      	cmp	r3, #0
 8015348:	d001      	beq.n	801534e <tcp_receive+0x792>
 801534a:	2301      	movs	r3, #1
 801534c:	e000      	b.n	8015350 <tcp_receive+0x794>
 801534e:	2300      	movs	r3, #0
 8015350:	4423      	add	r3, r4
 8015352:	b29a      	uxth	r2, r3
 8015354:	4b3c      	ldr	r3, [pc, #240]	@ (8015448 <tcp_receive+0x88c>)
 8015356:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8015358:	4b3b      	ldr	r3, [pc, #236]	@ (8015448 <tcp_receive+0x88c>)
 801535a:	881b      	ldrh	r3, [r3, #0]
 801535c:	461a      	mov	r2, r3
 801535e:	4b38      	ldr	r3, [pc, #224]	@ (8015440 <tcp_receive+0x884>)
 8015360:	681b      	ldr	r3, [r3, #0]
 8015362:	441a      	add	r2, r3
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015368:	6879      	ldr	r1, [r7, #4]
 801536a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801536c:	440b      	add	r3, r1
 801536e:	429a      	cmp	r2, r3
 8015370:	d006      	beq.n	8015380 <tcp_receive+0x7c4>
 8015372:	4b36      	ldr	r3, [pc, #216]	@ (801544c <tcp_receive+0x890>)
 8015374:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8015378:	4935      	ldr	r1, [pc, #212]	@ (8015450 <tcp_receive+0x894>)
 801537a:	4836      	ldr	r0, [pc, #216]	@ (8015454 <tcp_receive+0x898>)
 801537c:	f005 fa72 	bl	801a864 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015384:	2b00      	cmp	r3, #0
 8015386:	f000 80e6 	beq.w	8015556 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801538a:	4b2e      	ldr	r3, [pc, #184]	@ (8015444 <tcp_receive+0x888>)
 801538c:	68db      	ldr	r3, [r3, #12]
 801538e:	899b      	ldrh	r3, [r3, #12]
 8015390:	b29b      	uxth	r3, r3
 8015392:	4618      	mov	r0, r3
 8015394:	f7fa fd72 	bl	800fe7c <lwip_htons>
 8015398:	4603      	mov	r3, r0
 801539a:	b2db      	uxtb	r3, r3
 801539c:	f003 0301 	and.w	r3, r3, #1
 80153a0:	2b00      	cmp	r3, #0
 80153a2:	d010      	beq.n	80153c6 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80153a4:	e00a      	b.n	80153bc <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80153a6:	687b      	ldr	r3, [r7, #4]
 80153a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153aa:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80153ac:	687b      	ldr	r3, [r7, #4]
 80153ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153b0:	681a      	ldr	r2, [r3, #0]
 80153b2:	687b      	ldr	r3, [r7, #4]
 80153b4:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 80153b6:	68f8      	ldr	r0, [r7, #12]
 80153b8:	f7fd fd93 	bl	8012ee2 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153c0:	2b00      	cmp	r3, #0
 80153c2:	d1f0      	bne.n	80153a6 <tcp_receive+0x7ea>
 80153c4:	e0c7      	b.n	8015556 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80153c6:	687b      	ldr	r3, [r7, #4]
 80153c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80153cc:	e051      	b.n	8015472 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80153ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80153d0:	68db      	ldr	r3, [r3, #12]
 80153d2:	899b      	ldrh	r3, [r3, #12]
 80153d4:	b29b      	uxth	r3, r3
 80153d6:	4618      	mov	r0, r3
 80153d8:	f7fa fd50 	bl	800fe7c <lwip_htons>
 80153dc:	4603      	mov	r3, r0
 80153de:	b2db      	uxtb	r3, r3
 80153e0:	f003 0301 	and.w	r3, r3, #1
 80153e4:	2b00      	cmp	r3, #0
 80153e6:	d03c      	beq.n	8015462 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80153e8:	4b16      	ldr	r3, [pc, #88]	@ (8015444 <tcp_receive+0x888>)
 80153ea:	68db      	ldr	r3, [r3, #12]
 80153ec:	899b      	ldrh	r3, [r3, #12]
 80153ee:	b29b      	uxth	r3, r3
 80153f0:	4618      	mov	r0, r3
 80153f2:	f7fa fd43 	bl	800fe7c <lwip_htons>
 80153f6:	4603      	mov	r3, r0
 80153f8:	b2db      	uxtb	r3, r3
 80153fa:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80153fe:	2b00      	cmp	r3, #0
 8015400:	d12f      	bne.n	8015462 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8015402:	4b10      	ldr	r3, [pc, #64]	@ (8015444 <tcp_receive+0x888>)
 8015404:	68db      	ldr	r3, [r3, #12]
 8015406:	899b      	ldrh	r3, [r3, #12]
 8015408:	b29c      	uxth	r4, r3
 801540a:	2001      	movs	r0, #1
 801540c:	f7fa fd36 	bl	800fe7c <lwip_htons>
 8015410:	4603      	mov	r3, r0
 8015412:	461a      	mov	r2, r3
 8015414:	4b0b      	ldr	r3, [pc, #44]	@ (8015444 <tcp_receive+0x888>)
 8015416:	68db      	ldr	r3, [r3, #12]
 8015418:	4322      	orrs	r2, r4
 801541a:	b292      	uxth	r2, r2
 801541c:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801541e:	4b09      	ldr	r3, [pc, #36]	@ (8015444 <tcp_receive+0x888>)
 8015420:	891c      	ldrh	r4, [r3, #8]
 8015422:	4b08      	ldr	r3, [pc, #32]	@ (8015444 <tcp_receive+0x888>)
 8015424:	68db      	ldr	r3, [r3, #12]
 8015426:	899b      	ldrh	r3, [r3, #12]
 8015428:	b29b      	uxth	r3, r3
 801542a:	4618      	mov	r0, r3
 801542c:	f7fa fd26 	bl	800fe7c <lwip_htons>
 8015430:	4603      	mov	r3, r0
 8015432:	b2db      	uxtb	r3, r3
 8015434:	f003 0303 	and.w	r3, r3, #3
 8015438:	2b00      	cmp	r3, #0
 801543a:	d00d      	beq.n	8015458 <tcp_receive+0x89c>
 801543c:	2301      	movs	r3, #1
 801543e:	e00c      	b.n	801545a <tcp_receive+0x89e>
 8015440:	24014bb4 	.word	0x24014bb4
 8015444:	24014b94 	.word	0x24014b94
 8015448:	24014bbe 	.word	0x24014bbe
 801544c:	0801cb88 	.word	0x0801cb88
 8015450:	0801cf30 	.word	0x0801cf30
 8015454:	0801cbd4 	.word	0x0801cbd4
 8015458:	2300      	movs	r3, #0
 801545a:	4423      	add	r3, r4
 801545c:	b29a      	uxth	r2, r3
 801545e:	4b98      	ldr	r3, [pc, #608]	@ (80156c0 <tcp_receive+0xb04>)
 8015460:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8015462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015464:	613b      	str	r3, [r7, #16]
              next = next->next;
 8015466:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015468:	681b      	ldr	r3, [r3, #0]
 801546a:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 801546c:	6938      	ldr	r0, [r7, #16]
 801546e:	f7fd fd38 	bl	8012ee2 <tcp_seg_free>
            while (next &&
 8015472:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015474:	2b00      	cmp	r3, #0
 8015476:	d00e      	beq.n	8015496 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8015478:	4b91      	ldr	r3, [pc, #580]	@ (80156c0 <tcp_receive+0xb04>)
 801547a:	881b      	ldrh	r3, [r3, #0]
 801547c:	461a      	mov	r2, r3
 801547e:	4b91      	ldr	r3, [pc, #580]	@ (80156c4 <tcp_receive+0xb08>)
 8015480:	681b      	ldr	r3, [r3, #0]
 8015482:	441a      	add	r2, r3
 8015484:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015486:	68db      	ldr	r3, [r3, #12]
 8015488:	685b      	ldr	r3, [r3, #4]
 801548a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801548c:	8909      	ldrh	r1, [r1, #8]
 801548e:	440b      	add	r3, r1
 8015490:	1ad3      	subs	r3, r2, r3
            while (next &&
 8015492:	2b00      	cmp	r3, #0
 8015494:	da9b      	bge.n	80153ce <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8015496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015498:	2b00      	cmp	r3, #0
 801549a:	d059      	beq.n	8015550 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 801549c:	4b88      	ldr	r3, [pc, #544]	@ (80156c0 <tcp_receive+0xb04>)
 801549e:	881b      	ldrh	r3, [r3, #0]
 80154a0:	461a      	mov	r2, r3
 80154a2:	4b88      	ldr	r3, [pc, #544]	@ (80156c4 <tcp_receive+0xb08>)
 80154a4:	681b      	ldr	r3, [r3, #0]
 80154a6:	441a      	add	r2, r3
 80154a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80154aa:	68db      	ldr	r3, [r3, #12]
 80154ac:	685b      	ldr	r3, [r3, #4]
 80154ae:	1ad3      	subs	r3, r2, r3
            if (next &&
 80154b0:	2b00      	cmp	r3, #0
 80154b2:	dd4d      	ble.n	8015550 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80154b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80154b6:	68db      	ldr	r3, [r3, #12]
 80154b8:	685b      	ldr	r3, [r3, #4]
 80154ba:	b29a      	uxth	r2, r3
 80154bc:	4b81      	ldr	r3, [pc, #516]	@ (80156c4 <tcp_receive+0xb08>)
 80154be:	681b      	ldr	r3, [r3, #0]
 80154c0:	b29b      	uxth	r3, r3
 80154c2:	1ad3      	subs	r3, r2, r3
 80154c4:	b29a      	uxth	r2, r3
 80154c6:	4b80      	ldr	r3, [pc, #512]	@ (80156c8 <tcp_receive+0xb0c>)
 80154c8:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80154ca:	4b7f      	ldr	r3, [pc, #508]	@ (80156c8 <tcp_receive+0xb0c>)
 80154cc:	68db      	ldr	r3, [r3, #12]
 80154ce:	899b      	ldrh	r3, [r3, #12]
 80154d0:	b29b      	uxth	r3, r3
 80154d2:	4618      	mov	r0, r3
 80154d4:	f7fa fcd2 	bl	800fe7c <lwip_htons>
 80154d8:	4603      	mov	r3, r0
 80154da:	b2db      	uxtb	r3, r3
 80154dc:	f003 0302 	and.w	r3, r3, #2
 80154e0:	2b00      	cmp	r3, #0
 80154e2:	d005      	beq.n	80154f0 <tcp_receive+0x934>
                inseg.len -= 1;
 80154e4:	4b78      	ldr	r3, [pc, #480]	@ (80156c8 <tcp_receive+0xb0c>)
 80154e6:	891b      	ldrh	r3, [r3, #8]
 80154e8:	3b01      	subs	r3, #1
 80154ea:	b29a      	uxth	r2, r3
 80154ec:	4b76      	ldr	r3, [pc, #472]	@ (80156c8 <tcp_receive+0xb0c>)
 80154ee:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80154f0:	4b75      	ldr	r3, [pc, #468]	@ (80156c8 <tcp_receive+0xb0c>)
 80154f2:	685b      	ldr	r3, [r3, #4]
 80154f4:	4a74      	ldr	r2, [pc, #464]	@ (80156c8 <tcp_receive+0xb0c>)
 80154f6:	8912      	ldrh	r2, [r2, #8]
 80154f8:	4611      	mov	r1, r2
 80154fa:	4618      	mov	r0, r3
 80154fc:	f7fb ffea 	bl	80114d4 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8015500:	4b71      	ldr	r3, [pc, #452]	@ (80156c8 <tcp_receive+0xb0c>)
 8015502:	891c      	ldrh	r4, [r3, #8]
 8015504:	4b70      	ldr	r3, [pc, #448]	@ (80156c8 <tcp_receive+0xb0c>)
 8015506:	68db      	ldr	r3, [r3, #12]
 8015508:	899b      	ldrh	r3, [r3, #12]
 801550a:	b29b      	uxth	r3, r3
 801550c:	4618      	mov	r0, r3
 801550e:	f7fa fcb5 	bl	800fe7c <lwip_htons>
 8015512:	4603      	mov	r3, r0
 8015514:	b2db      	uxtb	r3, r3
 8015516:	f003 0303 	and.w	r3, r3, #3
 801551a:	2b00      	cmp	r3, #0
 801551c:	d001      	beq.n	8015522 <tcp_receive+0x966>
 801551e:	2301      	movs	r3, #1
 8015520:	e000      	b.n	8015524 <tcp_receive+0x968>
 8015522:	2300      	movs	r3, #0
 8015524:	4423      	add	r3, r4
 8015526:	b29a      	uxth	r2, r3
 8015528:	4b65      	ldr	r3, [pc, #404]	@ (80156c0 <tcp_receive+0xb04>)
 801552a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801552c:	4b64      	ldr	r3, [pc, #400]	@ (80156c0 <tcp_receive+0xb04>)
 801552e:	881b      	ldrh	r3, [r3, #0]
 8015530:	461a      	mov	r2, r3
 8015532:	4b64      	ldr	r3, [pc, #400]	@ (80156c4 <tcp_receive+0xb08>)
 8015534:	681b      	ldr	r3, [r3, #0]
 8015536:	441a      	add	r2, r3
 8015538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801553a:	68db      	ldr	r3, [r3, #12]
 801553c:	685b      	ldr	r3, [r3, #4]
 801553e:	429a      	cmp	r2, r3
 8015540:	d006      	beq.n	8015550 <tcp_receive+0x994>
 8015542:	4b62      	ldr	r3, [pc, #392]	@ (80156cc <tcp_receive+0xb10>)
 8015544:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8015548:	4961      	ldr	r1, [pc, #388]	@ (80156d0 <tcp_receive+0xb14>)
 801554a:	4862      	ldr	r0, [pc, #392]	@ (80156d4 <tcp_receive+0xb18>)
 801554c:	f005 f98a 	bl	801a864 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8015550:	687b      	ldr	r3, [r7, #4]
 8015552:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015554:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8015556:	4b5a      	ldr	r3, [pc, #360]	@ (80156c0 <tcp_receive+0xb04>)
 8015558:	881b      	ldrh	r3, [r3, #0]
 801555a:	461a      	mov	r2, r3
 801555c:	4b59      	ldr	r3, [pc, #356]	@ (80156c4 <tcp_receive+0xb08>)
 801555e:	681b      	ldr	r3, [r3, #0]
 8015560:	441a      	add	r2, r3
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801556a:	4b55      	ldr	r3, [pc, #340]	@ (80156c0 <tcp_receive+0xb04>)
 801556c:	881b      	ldrh	r3, [r3, #0]
 801556e:	429a      	cmp	r2, r3
 8015570:	d206      	bcs.n	8015580 <tcp_receive+0x9c4>
 8015572:	4b56      	ldr	r3, [pc, #344]	@ (80156cc <tcp_receive+0xb10>)
 8015574:	f240 6207 	movw	r2, #1543	@ 0x607
 8015578:	4957      	ldr	r1, [pc, #348]	@ (80156d8 <tcp_receive+0xb1c>)
 801557a:	4856      	ldr	r0, [pc, #344]	@ (80156d4 <tcp_receive+0xb18>)
 801557c:	f005 f972 	bl	801a864 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015584:	4b4e      	ldr	r3, [pc, #312]	@ (80156c0 <tcp_receive+0xb04>)
 8015586:	881b      	ldrh	r3, [r3, #0]
 8015588:	1ad3      	subs	r3, r2, r3
 801558a:	b29a      	uxth	r2, r3
 801558c:	687b      	ldr	r3, [r7, #4]
 801558e:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8015590:	6878      	ldr	r0, [r7, #4]
 8015592:	f7fc ffc1 	bl	8012518 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8015596:	4b4c      	ldr	r3, [pc, #304]	@ (80156c8 <tcp_receive+0xb0c>)
 8015598:	685b      	ldr	r3, [r3, #4]
 801559a:	891b      	ldrh	r3, [r3, #8]
 801559c:	2b00      	cmp	r3, #0
 801559e:	d006      	beq.n	80155ae <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80155a0:	4b49      	ldr	r3, [pc, #292]	@ (80156c8 <tcp_receive+0xb0c>)
 80155a2:	685b      	ldr	r3, [r3, #4]
 80155a4:	4a4d      	ldr	r2, [pc, #308]	@ (80156dc <tcp_receive+0xb20>)
 80155a6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80155a8:	4b47      	ldr	r3, [pc, #284]	@ (80156c8 <tcp_receive+0xb0c>)
 80155aa:	2200      	movs	r2, #0
 80155ac:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80155ae:	4b46      	ldr	r3, [pc, #280]	@ (80156c8 <tcp_receive+0xb0c>)
 80155b0:	68db      	ldr	r3, [r3, #12]
 80155b2:	899b      	ldrh	r3, [r3, #12]
 80155b4:	b29b      	uxth	r3, r3
 80155b6:	4618      	mov	r0, r3
 80155b8:	f7fa fc60 	bl	800fe7c <lwip_htons>
 80155bc:	4603      	mov	r3, r0
 80155be:	b2db      	uxtb	r3, r3
 80155c0:	f003 0301 	and.w	r3, r3, #1
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	f000 80b8 	beq.w	801573a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80155ca:	4b45      	ldr	r3, [pc, #276]	@ (80156e0 <tcp_receive+0xb24>)
 80155cc:	781b      	ldrb	r3, [r3, #0]
 80155ce:	f043 0320 	orr.w	r3, r3, #32
 80155d2:	b2da      	uxtb	r2, r3
 80155d4:	4b42      	ldr	r3, [pc, #264]	@ (80156e0 <tcp_receive+0xb24>)
 80155d6:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80155d8:	e0af      	b.n	801573a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80155de:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80155e4:	68db      	ldr	r3, [r3, #12]
 80155e6:	685b      	ldr	r3, [r3, #4]
 80155e8:	4a36      	ldr	r2, [pc, #216]	@ (80156c4 <tcp_receive+0xb08>)
 80155ea:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80155ec:	68bb      	ldr	r3, [r7, #8]
 80155ee:	891b      	ldrh	r3, [r3, #8]
 80155f0:	461c      	mov	r4, r3
 80155f2:	68bb      	ldr	r3, [r7, #8]
 80155f4:	68db      	ldr	r3, [r3, #12]
 80155f6:	899b      	ldrh	r3, [r3, #12]
 80155f8:	b29b      	uxth	r3, r3
 80155fa:	4618      	mov	r0, r3
 80155fc:	f7fa fc3e 	bl	800fe7c <lwip_htons>
 8015600:	4603      	mov	r3, r0
 8015602:	b2db      	uxtb	r3, r3
 8015604:	f003 0303 	and.w	r3, r3, #3
 8015608:	2b00      	cmp	r3, #0
 801560a:	d001      	beq.n	8015610 <tcp_receive+0xa54>
 801560c:	2301      	movs	r3, #1
 801560e:	e000      	b.n	8015612 <tcp_receive+0xa56>
 8015610:	2300      	movs	r3, #0
 8015612:	191a      	adds	r2, r3, r4
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015618:	441a      	add	r2, r3
 801561a:	687b      	ldr	r3, [r7, #4]
 801561c:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801561e:	687b      	ldr	r3, [r7, #4]
 8015620:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015622:	461c      	mov	r4, r3
 8015624:	68bb      	ldr	r3, [r7, #8]
 8015626:	891b      	ldrh	r3, [r3, #8]
 8015628:	461d      	mov	r5, r3
 801562a:	68bb      	ldr	r3, [r7, #8]
 801562c:	68db      	ldr	r3, [r3, #12]
 801562e:	899b      	ldrh	r3, [r3, #12]
 8015630:	b29b      	uxth	r3, r3
 8015632:	4618      	mov	r0, r3
 8015634:	f7fa fc22 	bl	800fe7c <lwip_htons>
 8015638:	4603      	mov	r3, r0
 801563a:	b2db      	uxtb	r3, r3
 801563c:	f003 0303 	and.w	r3, r3, #3
 8015640:	2b00      	cmp	r3, #0
 8015642:	d001      	beq.n	8015648 <tcp_receive+0xa8c>
 8015644:	2301      	movs	r3, #1
 8015646:	e000      	b.n	801564a <tcp_receive+0xa8e>
 8015648:	2300      	movs	r3, #0
 801564a:	442b      	add	r3, r5
 801564c:	429c      	cmp	r4, r3
 801564e:	d206      	bcs.n	801565e <tcp_receive+0xaa2>
 8015650:	4b1e      	ldr	r3, [pc, #120]	@ (80156cc <tcp_receive+0xb10>)
 8015652:	f240 622b 	movw	r2, #1579	@ 0x62b
 8015656:	4923      	ldr	r1, [pc, #140]	@ (80156e4 <tcp_receive+0xb28>)
 8015658:	481e      	ldr	r0, [pc, #120]	@ (80156d4 <tcp_receive+0xb18>)
 801565a:	f005 f903 	bl	801a864 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801565e:	68bb      	ldr	r3, [r7, #8]
 8015660:	891b      	ldrh	r3, [r3, #8]
 8015662:	461c      	mov	r4, r3
 8015664:	68bb      	ldr	r3, [r7, #8]
 8015666:	68db      	ldr	r3, [r3, #12]
 8015668:	899b      	ldrh	r3, [r3, #12]
 801566a:	b29b      	uxth	r3, r3
 801566c:	4618      	mov	r0, r3
 801566e:	f7fa fc05 	bl	800fe7c <lwip_htons>
 8015672:	4603      	mov	r3, r0
 8015674:	b2db      	uxtb	r3, r3
 8015676:	f003 0303 	and.w	r3, r3, #3
 801567a:	2b00      	cmp	r3, #0
 801567c:	d001      	beq.n	8015682 <tcp_receive+0xac6>
 801567e:	2301      	movs	r3, #1
 8015680:	e000      	b.n	8015684 <tcp_receive+0xac8>
 8015682:	2300      	movs	r3, #0
 8015684:	1919      	adds	r1, r3, r4
 8015686:	687b      	ldr	r3, [r7, #4]
 8015688:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801568a:	b28b      	uxth	r3, r1
 801568c:	1ad3      	subs	r3, r2, r3
 801568e:	b29a      	uxth	r2, r3
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8015694:	6878      	ldr	r0, [r7, #4]
 8015696:	f7fc ff3f 	bl	8012518 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801569a:	68bb      	ldr	r3, [r7, #8]
 801569c:	685b      	ldr	r3, [r3, #4]
 801569e:	891b      	ldrh	r3, [r3, #8]
 80156a0:	2b00      	cmp	r3, #0
 80156a2:	d028      	beq.n	80156f6 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80156a4:	4b0d      	ldr	r3, [pc, #52]	@ (80156dc <tcp_receive+0xb20>)
 80156a6:	681b      	ldr	r3, [r3, #0]
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d01d      	beq.n	80156e8 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80156ac:	4b0b      	ldr	r3, [pc, #44]	@ (80156dc <tcp_receive+0xb20>)
 80156ae:	681a      	ldr	r2, [r3, #0]
 80156b0:	68bb      	ldr	r3, [r7, #8]
 80156b2:	685b      	ldr	r3, [r3, #4]
 80156b4:	4619      	mov	r1, r3
 80156b6:	4610      	mov	r0, r2
 80156b8:	f7fc f960 	bl	801197c <pbuf_cat>
 80156bc:	e018      	b.n	80156f0 <tcp_receive+0xb34>
 80156be:	bf00      	nop
 80156c0:	24014bbe 	.word	0x24014bbe
 80156c4:	24014bb4 	.word	0x24014bb4
 80156c8:	24014b94 	.word	0x24014b94
 80156cc:	0801cb88 	.word	0x0801cb88
 80156d0:	0801cf68 	.word	0x0801cf68
 80156d4:	0801cbd4 	.word	0x0801cbd4
 80156d8:	0801cfa4 	.word	0x0801cfa4
 80156dc:	24014bc4 	.word	0x24014bc4
 80156e0:	24014bc1 	.word	0x24014bc1
 80156e4:	0801cfc4 	.word	0x0801cfc4
            } else {
              recv_data = cseg->p;
 80156e8:	68bb      	ldr	r3, [r7, #8]
 80156ea:	685b      	ldr	r3, [r3, #4]
 80156ec:	4a70      	ldr	r2, [pc, #448]	@ (80158b0 <tcp_receive+0xcf4>)
 80156ee:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80156f0:	68bb      	ldr	r3, [r7, #8]
 80156f2:	2200      	movs	r2, #0
 80156f4:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80156f6:	68bb      	ldr	r3, [r7, #8]
 80156f8:	68db      	ldr	r3, [r3, #12]
 80156fa:	899b      	ldrh	r3, [r3, #12]
 80156fc:	b29b      	uxth	r3, r3
 80156fe:	4618      	mov	r0, r3
 8015700:	f7fa fbbc 	bl	800fe7c <lwip_htons>
 8015704:	4603      	mov	r3, r0
 8015706:	b2db      	uxtb	r3, r3
 8015708:	f003 0301 	and.w	r3, r3, #1
 801570c:	2b00      	cmp	r3, #0
 801570e:	d00d      	beq.n	801572c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8015710:	4b68      	ldr	r3, [pc, #416]	@ (80158b4 <tcp_receive+0xcf8>)
 8015712:	781b      	ldrb	r3, [r3, #0]
 8015714:	f043 0320 	orr.w	r3, r3, #32
 8015718:	b2da      	uxtb	r2, r3
 801571a:	4b66      	ldr	r3, [pc, #408]	@ (80158b4 <tcp_receive+0xcf8>)
 801571c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801571e:	687b      	ldr	r3, [r7, #4]
 8015720:	7d1b      	ldrb	r3, [r3, #20]
 8015722:	2b04      	cmp	r3, #4
 8015724:	d102      	bne.n	801572c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	2207      	movs	r2, #7
 801572a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801572c:	68bb      	ldr	r3, [r7, #8]
 801572e:	681a      	ldr	r2, [r3, #0]
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8015734:	68b8      	ldr	r0, [r7, #8]
 8015736:	f7fd fbd4 	bl	8012ee2 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801573a:	687b      	ldr	r3, [r7, #4]
 801573c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801573e:	2b00      	cmp	r3, #0
 8015740:	d008      	beq.n	8015754 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015746:	68db      	ldr	r3, [r3, #12]
 8015748:	685a      	ldr	r2, [r3, #4]
 801574a:	687b      	ldr	r3, [r7, #4]
 801574c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801574e:	429a      	cmp	r2, r3
 8015750:	f43f af43 	beq.w	80155da <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	8b5b      	ldrh	r3, [r3, #26]
 8015758:	f003 0301 	and.w	r3, r3, #1
 801575c:	2b00      	cmp	r3, #0
 801575e:	d00e      	beq.n	801577e <tcp_receive+0xbc2>
 8015760:	687b      	ldr	r3, [r7, #4]
 8015762:	8b5b      	ldrh	r3, [r3, #26]
 8015764:	f023 0301 	bic.w	r3, r3, #1
 8015768:	b29a      	uxth	r2, r3
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	835a      	strh	r2, [r3, #26]
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	8b5b      	ldrh	r3, [r3, #26]
 8015772:	f043 0302 	orr.w	r3, r3, #2
 8015776:	b29a      	uxth	r2, r3
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801577c:	e187      	b.n	8015a8e <tcp_receive+0xed2>
        tcp_ack(pcb);
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	8b5b      	ldrh	r3, [r3, #26]
 8015782:	f043 0301 	orr.w	r3, r3, #1
 8015786:	b29a      	uxth	r2, r3
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801578c:	e17f      	b.n	8015a8e <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801578e:	687b      	ldr	r3, [r7, #4]
 8015790:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015792:	2b00      	cmp	r3, #0
 8015794:	d106      	bne.n	80157a4 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8015796:	4848      	ldr	r0, [pc, #288]	@ (80158b8 <tcp_receive+0xcfc>)
 8015798:	f7fd fbbc 	bl	8012f14 <tcp_seg_copy>
 801579c:	4602      	mov	r2, r0
 801579e:	687b      	ldr	r3, [r7, #4]
 80157a0:	675a      	str	r2, [r3, #116]	@ 0x74
 80157a2:	e16c      	b.n	8015a7e <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80157a4:	2300      	movs	r3, #0
 80157a6:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80157a8:	687b      	ldr	r3, [r7, #4]
 80157aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80157ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80157ae:	e156      	b.n	8015a5e <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80157b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157b2:	68db      	ldr	r3, [r3, #12]
 80157b4:	685a      	ldr	r2, [r3, #4]
 80157b6:	4b41      	ldr	r3, [pc, #260]	@ (80158bc <tcp_receive+0xd00>)
 80157b8:	681b      	ldr	r3, [r3, #0]
 80157ba:	429a      	cmp	r2, r3
 80157bc:	d11d      	bne.n	80157fa <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80157be:	4b3e      	ldr	r3, [pc, #248]	@ (80158b8 <tcp_receive+0xcfc>)
 80157c0:	891a      	ldrh	r2, [r3, #8]
 80157c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157c4:	891b      	ldrh	r3, [r3, #8]
 80157c6:	429a      	cmp	r2, r3
 80157c8:	f240 814e 	bls.w	8015a68 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80157cc:	483a      	ldr	r0, [pc, #232]	@ (80158b8 <tcp_receive+0xcfc>)
 80157ce:	f7fd fba1 	bl	8012f14 <tcp_seg_copy>
 80157d2:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80157d4:	697b      	ldr	r3, [r7, #20]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	f000 8148 	beq.w	8015a6c <tcp_receive+0xeb0>
                  if (prev != NULL) {
 80157dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80157de:	2b00      	cmp	r3, #0
 80157e0:	d003      	beq.n	80157ea <tcp_receive+0xc2e>
                    prev->next = cseg;
 80157e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80157e4:	697a      	ldr	r2, [r7, #20]
 80157e6:	601a      	str	r2, [r3, #0]
 80157e8:	e002      	b.n	80157f0 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80157ea:	687b      	ldr	r3, [r7, #4]
 80157ec:	697a      	ldr	r2, [r7, #20]
 80157ee:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80157f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80157f2:	6978      	ldr	r0, [r7, #20]
 80157f4:	f7ff f8de 	bl	80149b4 <tcp_oos_insert_segment>
                }
                break;
 80157f8:	e138      	b.n	8015a6c <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80157fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80157fc:	2b00      	cmp	r3, #0
 80157fe:	d117      	bne.n	8015830 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8015800:	4b2e      	ldr	r3, [pc, #184]	@ (80158bc <tcp_receive+0xd00>)
 8015802:	681a      	ldr	r2, [r3, #0]
 8015804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015806:	68db      	ldr	r3, [r3, #12]
 8015808:	685b      	ldr	r3, [r3, #4]
 801580a:	1ad3      	subs	r3, r2, r3
 801580c:	2b00      	cmp	r3, #0
 801580e:	da57      	bge.n	80158c0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015810:	4829      	ldr	r0, [pc, #164]	@ (80158b8 <tcp_receive+0xcfc>)
 8015812:	f7fd fb7f 	bl	8012f14 <tcp_seg_copy>
 8015816:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8015818:	69bb      	ldr	r3, [r7, #24]
 801581a:	2b00      	cmp	r3, #0
 801581c:	f000 8128 	beq.w	8015a70 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8015820:	687b      	ldr	r3, [r7, #4]
 8015822:	69ba      	ldr	r2, [r7, #24]
 8015824:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8015826:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8015828:	69b8      	ldr	r0, [r7, #24]
 801582a:	f7ff f8c3 	bl	80149b4 <tcp_oos_insert_segment>
                  }
                  break;
 801582e:	e11f      	b.n	8015a70 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8015830:	4b22      	ldr	r3, [pc, #136]	@ (80158bc <tcp_receive+0xd00>)
 8015832:	681a      	ldr	r2, [r3, #0]
 8015834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015836:	68db      	ldr	r3, [r3, #12]
 8015838:	685b      	ldr	r3, [r3, #4]
 801583a:	1ad3      	subs	r3, r2, r3
 801583c:	3b01      	subs	r3, #1
 801583e:	2b00      	cmp	r3, #0
 8015840:	db3e      	blt.n	80158c0 <tcp_receive+0xd04>
 8015842:	4b1e      	ldr	r3, [pc, #120]	@ (80158bc <tcp_receive+0xd00>)
 8015844:	681a      	ldr	r2, [r3, #0]
 8015846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015848:	68db      	ldr	r3, [r3, #12]
 801584a:	685b      	ldr	r3, [r3, #4]
 801584c:	1ad3      	subs	r3, r2, r3
 801584e:	3301      	adds	r3, #1
 8015850:	2b00      	cmp	r3, #0
 8015852:	dc35      	bgt.n	80158c0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015854:	4818      	ldr	r0, [pc, #96]	@ (80158b8 <tcp_receive+0xcfc>)
 8015856:	f7fd fb5d 	bl	8012f14 <tcp_seg_copy>
 801585a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801585c:	69fb      	ldr	r3, [r7, #28]
 801585e:	2b00      	cmp	r3, #0
 8015860:	f000 8108 	beq.w	8015a74 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8015864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015866:	68db      	ldr	r3, [r3, #12]
 8015868:	685b      	ldr	r3, [r3, #4]
 801586a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801586c:	8912      	ldrh	r2, [r2, #8]
 801586e:	441a      	add	r2, r3
 8015870:	4b12      	ldr	r3, [pc, #72]	@ (80158bc <tcp_receive+0xd00>)
 8015872:	681b      	ldr	r3, [r3, #0]
 8015874:	1ad3      	subs	r3, r2, r3
 8015876:	2b00      	cmp	r3, #0
 8015878:	dd12      	ble.n	80158a0 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801587a:	4b10      	ldr	r3, [pc, #64]	@ (80158bc <tcp_receive+0xd00>)
 801587c:	681b      	ldr	r3, [r3, #0]
 801587e:	b29a      	uxth	r2, r3
 8015880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015882:	68db      	ldr	r3, [r3, #12]
 8015884:	685b      	ldr	r3, [r3, #4]
 8015886:	b29b      	uxth	r3, r3
 8015888:	1ad3      	subs	r3, r2, r3
 801588a:	b29a      	uxth	r2, r3
 801588c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801588e:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8015890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015892:	685a      	ldr	r2, [r3, #4]
 8015894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015896:	891b      	ldrh	r3, [r3, #8]
 8015898:	4619      	mov	r1, r3
 801589a:	4610      	mov	r0, r2
 801589c:	f7fb fe1a 	bl	80114d4 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80158a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80158a2:	69fa      	ldr	r2, [r7, #28]
 80158a4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80158a6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80158a8:	69f8      	ldr	r0, [r7, #28]
 80158aa:	f7ff f883 	bl	80149b4 <tcp_oos_insert_segment>
                  }
                  break;
 80158ae:	e0e1      	b.n	8015a74 <tcp_receive+0xeb8>
 80158b0:	24014bc4 	.word	0x24014bc4
 80158b4:	24014bc1 	.word	0x24014bc1
 80158b8:	24014b94 	.word	0x24014b94
 80158bc:	24014bb4 	.word	0x24014bb4
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80158c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158c2:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80158c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158c6:	681b      	ldr	r3, [r3, #0]
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	f040 80c5 	bne.w	8015a58 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80158ce:	4b7f      	ldr	r3, [pc, #508]	@ (8015acc <tcp_receive+0xf10>)
 80158d0:	681a      	ldr	r2, [r3, #0]
 80158d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158d4:	68db      	ldr	r3, [r3, #12]
 80158d6:	685b      	ldr	r3, [r3, #4]
 80158d8:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80158da:	2b00      	cmp	r3, #0
 80158dc:	f340 80bc 	ble.w	8015a58 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80158e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158e2:	68db      	ldr	r3, [r3, #12]
 80158e4:	899b      	ldrh	r3, [r3, #12]
 80158e6:	b29b      	uxth	r3, r3
 80158e8:	4618      	mov	r0, r3
 80158ea:	f7fa fac7 	bl	800fe7c <lwip_htons>
 80158ee:	4603      	mov	r3, r0
 80158f0:	b2db      	uxtb	r3, r3
 80158f2:	f003 0301 	and.w	r3, r3, #1
 80158f6:	2b00      	cmp	r3, #0
 80158f8:	f040 80be 	bne.w	8015a78 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80158fc:	4874      	ldr	r0, [pc, #464]	@ (8015ad0 <tcp_receive+0xf14>)
 80158fe:	f7fd fb09 	bl	8012f14 <tcp_seg_copy>
 8015902:	4602      	mov	r2, r0
 8015904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015906:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8015908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801590a:	681b      	ldr	r3, [r3, #0]
 801590c:	2b00      	cmp	r3, #0
 801590e:	f000 80b5 	beq.w	8015a7c <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8015912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015914:	68db      	ldr	r3, [r3, #12]
 8015916:	685b      	ldr	r3, [r3, #4]
 8015918:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801591a:	8912      	ldrh	r2, [r2, #8]
 801591c:	441a      	add	r2, r3
 801591e:	4b6b      	ldr	r3, [pc, #428]	@ (8015acc <tcp_receive+0xf10>)
 8015920:	681b      	ldr	r3, [r3, #0]
 8015922:	1ad3      	subs	r3, r2, r3
 8015924:	2b00      	cmp	r3, #0
 8015926:	dd12      	ble.n	801594e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8015928:	4b68      	ldr	r3, [pc, #416]	@ (8015acc <tcp_receive+0xf10>)
 801592a:	681b      	ldr	r3, [r3, #0]
 801592c:	b29a      	uxth	r2, r3
 801592e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015930:	68db      	ldr	r3, [r3, #12]
 8015932:	685b      	ldr	r3, [r3, #4]
 8015934:	b29b      	uxth	r3, r3
 8015936:	1ad3      	subs	r3, r2, r3
 8015938:	b29a      	uxth	r2, r3
 801593a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801593c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801593e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015940:	685a      	ldr	r2, [r3, #4]
 8015942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015944:	891b      	ldrh	r3, [r3, #8]
 8015946:	4619      	mov	r1, r3
 8015948:	4610      	mov	r0, r2
 801594a:	f7fb fdc3 	bl	80114d4 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801594e:	4b61      	ldr	r3, [pc, #388]	@ (8015ad4 <tcp_receive+0xf18>)
 8015950:	881b      	ldrh	r3, [r3, #0]
 8015952:	461a      	mov	r2, r3
 8015954:	4b5d      	ldr	r3, [pc, #372]	@ (8015acc <tcp_receive+0xf10>)
 8015956:	681b      	ldr	r3, [r3, #0]
 8015958:	441a      	add	r2, r3
 801595a:	687b      	ldr	r3, [r7, #4]
 801595c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801595e:	6879      	ldr	r1, [r7, #4]
 8015960:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015962:	440b      	add	r3, r1
 8015964:	1ad3      	subs	r3, r2, r3
 8015966:	2b00      	cmp	r3, #0
 8015968:	f340 8088 	ble.w	8015a7c <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801596c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801596e:	681b      	ldr	r3, [r3, #0]
 8015970:	68db      	ldr	r3, [r3, #12]
 8015972:	899b      	ldrh	r3, [r3, #12]
 8015974:	b29b      	uxth	r3, r3
 8015976:	4618      	mov	r0, r3
 8015978:	f7fa fa80 	bl	800fe7c <lwip_htons>
 801597c:	4603      	mov	r3, r0
 801597e:	b2db      	uxtb	r3, r3
 8015980:	f003 0301 	and.w	r3, r3, #1
 8015984:	2b00      	cmp	r3, #0
 8015986:	d021      	beq.n	80159cc <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8015988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801598a:	681b      	ldr	r3, [r3, #0]
 801598c:	68db      	ldr	r3, [r3, #12]
 801598e:	899b      	ldrh	r3, [r3, #12]
 8015990:	b29b      	uxth	r3, r3
 8015992:	b21b      	sxth	r3, r3
 8015994:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8015998:	b21c      	sxth	r4, r3
 801599a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801599c:	681b      	ldr	r3, [r3, #0]
 801599e:	68db      	ldr	r3, [r3, #12]
 80159a0:	899b      	ldrh	r3, [r3, #12]
 80159a2:	b29b      	uxth	r3, r3
 80159a4:	4618      	mov	r0, r3
 80159a6:	f7fa fa69 	bl	800fe7c <lwip_htons>
 80159aa:	4603      	mov	r3, r0
 80159ac:	b2db      	uxtb	r3, r3
 80159ae:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80159b2:	b29b      	uxth	r3, r3
 80159b4:	4618      	mov	r0, r3
 80159b6:	f7fa fa61 	bl	800fe7c <lwip_htons>
 80159ba:	4603      	mov	r3, r0
 80159bc:	b21b      	sxth	r3, r3
 80159be:	4323      	orrs	r3, r4
 80159c0:	b21a      	sxth	r2, r3
 80159c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159c4:	681b      	ldr	r3, [r3, #0]
 80159c6:	68db      	ldr	r3, [r3, #12]
 80159c8:	b292      	uxth	r2, r2
 80159ca:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159d0:	b29a      	uxth	r2, r3
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80159d6:	4413      	add	r3, r2
 80159d8:	b299      	uxth	r1, r3
 80159da:	4b3c      	ldr	r3, [pc, #240]	@ (8015acc <tcp_receive+0xf10>)
 80159dc:	681b      	ldr	r3, [r3, #0]
 80159de:	b29a      	uxth	r2, r3
 80159e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159e2:	681b      	ldr	r3, [r3, #0]
 80159e4:	1a8a      	subs	r2, r1, r2
 80159e6:	b292      	uxth	r2, r2
 80159e8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80159ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159ec:	681b      	ldr	r3, [r3, #0]
 80159ee:	685a      	ldr	r2, [r3, #4]
 80159f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159f2:	681b      	ldr	r3, [r3, #0]
 80159f4:	891b      	ldrh	r3, [r3, #8]
 80159f6:	4619      	mov	r1, r3
 80159f8:	4610      	mov	r0, r2
 80159fa:	f7fb fd6b 	bl	80114d4 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80159fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a00:	681b      	ldr	r3, [r3, #0]
 8015a02:	891c      	ldrh	r4, [r3, #8]
 8015a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a06:	681b      	ldr	r3, [r3, #0]
 8015a08:	68db      	ldr	r3, [r3, #12]
 8015a0a:	899b      	ldrh	r3, [r3, #12]
 8015a0c:	b29b      	uxth	r3, r3
 8015a0e:	4618      	mov	r0, r3
 8015a10:	f7fa fa34 	bl	800fe7c <lwip_htons>
 8015a14:	4603      	mov	r3, r0
 8015a16:	b2db      	uxtb	r3, r3
 8015a18:	f003 0303 	and.w	r3, r3, #3
 8015a1c:	2b00      	cmp	r3, #0
 8015a1e:	d001      	beq.n	8015a24 <tcp_receive+0xe68>
 8015a20:	2301      	movs	r3, #1
 8015a22:	e000      	b.n	8015a26 <tcp_receive+0xe6a>
 8015a24:	2300      	movs	r3, #0
 8015a26:	4423      	add	r3, r4
 8015a28:	b29a      	uxth	r2, r3
 8015a2a:	4b2a      	ldr	r3, [pc, #168]	@ (8015ad4 <tcp_receive+0xf18>)
 8015a2c:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8015a2e:	4b29      	ldr	r3, [pc, #164]	@ (8015ad4 <tcp_receive+0xf18>)
 8015a30:	881b      	ldrh	r3, [r3, #0]
 8015a32:	461a      	mov	r2, r3
 8015a34:	4b25      	ldr	r3, [pc, #148]	@ (8015acc <tcp_receive+0xf10>)
 8015a36:	681b      	ldr	r3, [r3, #0]
 8015a38:	441a      	add	r2, r3
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015a3e:	6879      	ldr	r1, [r7, #4]
 8015a40:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015a42:	440b      	add	r3, r1
 8015a44:	429a      	cmp	r2, r3
 8015a46:	d019      	beq.n	8015a7c <tcp_receive+0xec0>
 8015a48:	4b23      	ldr	r3, [pc, #140]	@ (8015ad8 <tcp_receive+0xf1c>)
 8015a4a:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8015a4e:	4923      	ldr	r1, [pc, #140]	@ (8015adc <tcp_receive+0xf20>)
 8015a50:	4823      	ldr	r0, [pc, #140]	@ (8015ae0 <tcp_receive+0xf24>)
 8015a52:	f004 ff07 	bl	801a864 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8015a56:	e011      	b.n	8015a7c <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8015a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a5a:	681b      	ldr	r3, [r3, #0]
 8015a5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8015a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	f47f aea5 	bne.w	80157b0 <tcp_receive+0xbf4>
 8015a66:	e00a      	b.n	8015a7e <tcp_receive+0xec2>
                break;
 8015a68:	bf00      	nop
 8015a6a:	e008      	b.n	8015a7e <tcp_receive+0xec2>
                break;
 8015a6c:	bf00      	nop
 8015a6e:	e006      	b.n	8015a7e <tcp_receive+0xec2>
                  break;
 8015a70:	bf00      	nop
 8015a72:	e004      	b.n	8015a7e <tcp_receive+0xec2>
                  break;
 8015a74:	bf00      	nop
 8015a76:	e002      	b.n	8015a7e <tcp_receive+0xec2>
                  break;
 8015a78:	bf00      	nop
 8015a7a:	e000      	b.n	8015a7e <tcp_receive+0xec2>
                break;
 8015a7c:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8015a7e:	6878      	ldr	r0, [r7, #4]
 8015a80:	f001 fa32 	bl	8016ee8 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8015a84:	e003      	b.n	8015a8e <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8015a86:	6878      	ldr	r0, [r7, #4]
 8015a88:	f001 fa2e 	bl	8016ee8 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015a8c:	e01a      	b.n	8015ac4 <tcp_receive+0xf08>
 8015a8e:	e019      	b.n	8015ac4 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8015a90:	4b0e      	ldr	r3, [pc, #56]	@ (8015acc <tcp_receive+0xf10>)
 8015a92:	681a      	ldr	r2, [r3, #0]
 8015a94:	687b      	ldr	r3, [r7, #4]
 8015a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015a98:	1ad3      	subs	r3, r2, r3
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	db0a      	blt.n	8015ab4 <tcp_receive+0xef8>
 8015a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8015acc <tcp_receive+0xf10>)
 8015aa0:	681a      	ldr	r2, [r3, #0]
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015aa6:	6879      	ldr	r1, [r7, #4]
 8015aa8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015aaa:	440b      	add	r3, r1
 8015aac:	1ad3      	subs	r3, r2, r3
 8015aae:	3301      	adds	r3, #1
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	dd07      	ble.n	8015ac4 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8015ab4:	687b      	ldr	r3, [r7, #4]
 8015ab6:	8b5b      	ldrh	r3, [r3, #26]
 8015ab8:	f043 0302 	orr.w	r3, r3, #2
 8015abc:	b29a      	uxth	r2, r3
 8015abe:	687b      	ldr	r3, [r7, #4]
 8015ac0:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8015ac2:	e7ff      	b.n	8015ac4 <tcp_receive+0xf08>
 8015ac4:	bf00      	nop
 8015ac6:	3750      	adds	r7, #80	@ 0x50
 8015ac8:	46bd      	mov	sp, r7
 8015aca:	bdb0      	pop	{r4, r5, r7, pc}
 8015acc:	24014bb4 	.word	0x24014bb4
 8015ad0:	24014b94 	.word	0x24014b94
 8015ad4:	24014bbe 	.word	0x24014bbe
 8015ad8:	0801cb88 	.word	0x0801cb88
 8015adc:	0801cf30 	.word	0x0801cf30
 8015ae0:	0801cbd4 	.word	0x0801cbd4

08015ae4 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8015ae4:	b480      	push	{r7}
 8015ae6:	b083      	sub	sp, #12
 8015ae8:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8015aea:	4b15      	ldr	r3, [pc, #84]	@ (8015b40 <tcp_get_next_optbyte+0x5c>)
 8015aec:	881b      	ldrh	r3, [r3, #0]
 8015aee:	1c5a      	adds	r2, r3, #1
 8015af0:	b291      	uxth	r1, r2
 8015af2:	4a13      	ldr	r2, [pc, #76]	@ (8015b40 <tcp_get_next_optbyte+0x5c>)
 8015af4:	8011      	strh	r1, [r2, #0]
 8015af6:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8015af8:	4b12      	ldr	r3, [pc, #72]	@ (8015b44 <tcp_get_next_optbyte+0x60>)
 8015afa:	681b      	ldr	r3, [r3, #0]
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	d004      	beq.n	8015b0a <tcp_get_next_optbyte+0x26>
 8015b00:	4b11      	ldr	r3, [pc, #68]	@ (8015b48 <tcp_get_next_optbyte+0x64>)
 8015b02:	881b      	ldrh	r3, [r3, #0]
 8015b04:	88fa      	ldrh	r2, [r7, #6]
 8015b06:	429a      	cmp	r2, r3
 8015b08:	d208      	bcs.n	8015b1c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8015b0a:	4b10      	ldr	r3, [pc, #64]	@ (8015b4c <tcp_get_next_optbyte+0x68>)
 8015b0c:	681b      	ldr	r3, [r3, #0]
 8015b0e:	3314      	adds	r3, #20
 8015b10:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8015b12:	88fb      	ldrh	r3, [r7, #6]
 8015b14:	683a      	ldr	r2, [r7, #0]
 8015b16:	4413      	add	r3, r2
 8015b18:	781b      	ldrb	r3, [r3, #0]
 8015b1a:	e00b      	b.n	8015b34 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8015b1c:	88fb      	ldrh	r3, [r7, #6]
 8015b1e:	b2da      	uxtb	r2, r3
 8015b20:	4b09      	ldr	r3, [pc, #36]	@ (8015b48 <tcp_get_next_optbyte+0x64>)
 8015b22:	881b      	ldrh	r3, [r3, #0]
 8015b24:	b2db      	uxtb	r3, r3
 8015b26:	1ad3      	subs	r3, r2, r3
 8015b28:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8015b2a:	4b06      	ldr	r3, [pc, #24]	@ (8015b44 <tcp_get_next_optbyte+0x60>)
 8015b2c:	681a      	ldr	r2, [r3, #0]
 8015b2e:	797b      	ldrb	r3, [r7, #5]
 8015b30:	4413      	add	r3, r2
 8015b32:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015b34:	4618      	mov	r0, r3
 8015b36:	370c      	adds	r7, #12
 8015b38:	46bd      	mov	sp, r7
 8015b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b3e:	4770      	bx	lr
 8015b40:	24014bb0 	.word	0x24014bb0
 8015b44:	24014bac 	.word	0x24014bac
 8015b48:	24014baa 	.word	0x24014baa
 8015b4c:	24014ba4 	.word	0x24014ba4

08015b50 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8015b50:	b580      	push	{r7, lr}
 8015b52:	b084      	sub	sp, #16
 8015b54:	af00      	add	r7, sp, #0
 8015b56:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8015b58:	687b      	ldr	r3, [r7, #4]
 8015b5a:	2b00      	cmp	r3, #0
 8015b5c:	d106      	bne.n	8015b6c <tcp_parseopt+0x1c>
 8015b5e:	4b33      	ldr	r3, [pc, #204]	@ (8015c2c <tcp_parseopt+0xdc>)
 8015b60:	f240 727d 	movw	r2, #1917	@ 0x77d
 8015b64:	4932      	ldr	r1, [pc, #200]	@ (8015c30 <tcp_parseopt+0xe0>)
 8015b66:	4833      	ldr	r0, [pc, #204]	@ (8015c34 <tcp_parseopt+0xe4>)
 8015b68:	f004 fe7c 	bl	801a864 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8015b6c:	4b32      	ldr	r3, [pc, #200]	@ (8015c38 <tcp_parseopt+0xe8>)
 8015b6e:	881b      	ldrh	r3, [r3, #0]
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	d057      	beq.n	8015c24 <tcp_parseopt+0xd4>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015b74:	4b31      	ldr	r3, [pc, #196]	@ (8015c3c <tcp_parseopt+0xec>)
 8015b76:	2200      	movs	r2, #0
 8015b78:	801a      	strh	r2, [r3, #0]
 8015b7a:	e047      	b.n	8015c0c <tcp_parseopt+0xbc>
      u8_t opt = tcp_get_next_optbyte();
 8015b7c:	f7ff ffb2 	bl	8015ae4 <tcp_get_next_optbyte>
 8015b80:	4603      	mov	r3, r0
 8015b82:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8015b84:	7bfb      	ldrb	r3, [r7, #15]
 8015b86:	2b02      	cmp	r3, #2
 8015b88:	d006      	beq.n	8015b98 <tcp_parseopt+0x48>
 8015b8a:	2b02      	cmp	r3, #2
 8015b8c:	dc2b      	bgt.n	8015be6 <tcp_parseopt+0x96>
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	d043      	beq.n	8015c1a <tcp_parseopt+0xca>
 8015b92:	2b01      	cmp	r3, #1
 8015b94:	d039      	beq.n	8015c0a <tcp_parseopt+0xba>
 8015b96:	e026      	b.n	8015be6 <tcp_parseopt+0x96>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8015b98:	f7ff ffa4 	bl	8015ae4 <tcp_get_next_optbyte>
 8015b9c:	4603      	mov	r3, r0
 8015b9e:	2b04      	cmp	r3, #4
 8015ba0:	d13d      	bne.n	8015c1e <tcp_parseopt+0xce>
 8015ba2:	4b26      	ldr	r3, [pc, #152]	@ (8015c3c <tcp_parseopt+0xec>)
 8015ba4:	881b      	ldrh	r3, [r3, #0]
 8015ba6:	3301      	adds	r3, #1
 8015ba8:	4a23      	ldr	r2, [pc, #140]	@ (8015c38 <tcp_parseopt+0xe8>)
 8015baa:	8812      	ldrh	r2, [r2, #0]
 8015bac:	4293      	cmp	r3, r2
 8015bae:	da36      	bge.n	8015c1e <tcp_parseopt+0xce>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8015bb0:	f7ff ff98 	bl	8015ae4 <tcp_get_next_optbyte>
 8015bb4:	4603      	mov	r3, r0
 8015bb6:	021b      	lsls	r3, r3, #8
 8015bb8:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8015bba:	f7ff ff93 	bl	8015ae4 <tcp_get_next_optbyte>
 8015bbe:	4603      	mov	r3, r0
 8015bc0:	461a      	mov	r2, r3
 8015bc2:	89bb      	ldrh	r3, [r7, #12]
 8015bc4:	4313      	orrs	r3, r2
 8015bc6:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8015bc8:	89bb      	ldrh	r3, [r7, #12]
 8015bca:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 8015bce:	4293      	cmp	r3, r2
 8015bd0:	d804      	bhi.n	8015bdc <tcp_parseopt+0x8c>
 8015bd2:	89bb      	ldrh	r3, [r7, #12]
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d001      	beq.n	8015bdc <tcp_parseopt+0x8c>
 8015bd8:	89ba      	ldrh	r2, [r7, #12]
 8015bda:	e001      	b.n	8015be0 <tcp_parseopt+0x90>
 8015bdc:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8015be4:	e012      	b.n	8015c0c <tcp_parseopt+0xbc>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8015be6:	f7ff ff7d 	bl	8015ae4 <tcp_get_next_optbyte>
 8015bea:	4603      	mov	r3, r0
 8015bec:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8015bee:	7afb      	ldrb	r3, [r7, #11]
 8015bf0:	2b01      	cmp	r3, #1
 8015bf2:	d916      	bls.n	8015c22 <tcp_parseopt+0xd2>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8015bf4:	7afb      	ldrb	r3, [r7, #11]
 8015bf6:	b29a      	uxth	r2, r3
 8015bf8:	4b10      	ldr	r3, [pc, #64]	@ (8015c3c <tcp_parseopt+0xec>)
 8015bfa:	881b      	ldrh	r3, [r3, #0]
 8015bfc:	4413      	add	r3, r2
 8015bfe:	b29b      	uxth	r3, r3
 8015c00:	3b02      	subs	r3, #2
 8015c02:	b29a      	uxth	r2, r3
 8015c04:	4b0d      	ldr	r3, [pc, #52]	@ (8015c3c <tcp_parseopt+0xec>)
 8015c06:	801a      	strh	r2, [r3, #0]
 8015c08:	e000      	b.n	8015c0c <tcp_parseopt+0xbc>
          break;
 8015c0a:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8015c3c <tcp_parseopt+0xec>)
 8015c0e:	881a      	ldrh	r2, [r3, #0]
 8015c10:	4b09      	ldr	r3, [pc, #36]	@ (8015c38 <tcp_parseopt+0xe8>)
 8015c12:	881b      	ldrh	r3, [r3, #0]
 8015c14:	429a      	cmp	r2, r3
 8015c16:	d3b1      	bcc.n	8015b7c <tcp_parseopt+0x2c>
 8015c18:	e004      	b.n	8015c24 <tcp_parseopt+0xd4>
          return;
 8015c1a:	bf00      	nop
 8015c1c:	e002      	b.n	8015c24 <tcp_parseopt+0xd4>
            return;
 8015c1e:	bf00      	nop
 8015c20:	e000      	b.n	8015c24 <tcp_parseopt+0xd4>
            return;
 8015c22:	bf00      	nop
      }
    }
  }
}
 8015c24:	3710      	adds	r7, #16
 8015c26:	46bd      	mov	sp, r7
 8015c28:	bd80      	pop	{r7, pc}
 8015c2a:	bf00      	nop
 8015c2c:	0801cb88 	.word	0x0801cb88
 8015c30:	0801cfec 	.word	0x0801cfec
 8015c34:	0801cbd4 	.word	0x0801cbd4
 8015c38:	24014ba8 	.word	0x24014ba8
 8015c3c:	24014bb0 	.word	0x24014bb0

08015c40 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8015c40:	b480      	push	{r7}
 8015c42:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8015c44:	4b05      	ldr	r3, [pc, #20]	@ (8015c5c <tcp_trigger_input_pcb_close+0x1c>)
 8015c46:	781b      	ldrb	r3, [r3, #0]
 8015c48:	f043 0310 	orr.w	r3, r3, #16
 8015c4c:	b2da      	uxtb	r2, r3
 8015c4e:	4b03      	ldr	r3, [pc, #12]	@ (8015c5c <tcp_trigger_input_pcb_close+0x1c>)
 8015c50:	701a      	strb	r2, [r3, #0]
}
 8015c52:	bf00      	nop
 8015c54:	46bd      	mov	sp, r7
 8015c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c5a:	4770      	bx	lr
 8015c5c:	24014bc1 	.word	0x24014bc1

08015c60 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8015c60:	b580      	push	{r7, lr}
 8015c62:	b084      	sub	sp, #16
 8015c64:	af00      	add	r7, sp, #0
 8015c66:	60f8      	str	r0, [r7, #12]
 8015c68:	60b9      	str	r1, [r7, #8]
 8015c6a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8015c6c:	68fb      	ldr	r3, [r7, #12]
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d00a      	beq.n	8015c88 <tcp_route+0x28>
 8015c72:	68fb      	ldr	r3, [r7, #12]
 8015c74:	7a1b      	ldrb	r3, [r3, #8]
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d006      	beq.n	8015c88 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8015c7a:	68fb      	ldr	r3, [r7, #12]
 8015c7c:	7a1b      	ldrb	r3, [r3, #8]
 8015c7e:	4618      	mov	r0, r3
 8015c80:	f7fb fa1c 	bl	80110bc <netif_get_by_index>
 8015c84:	4603      	mov	r3, r0
 8015c86:	e003      	b.n	8015c90 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8015c88:	6878      	ldr	r0, [r7, #4]
 8015c8a:	f003 fa01 	bl	8019090 <ip4_route>
 8015c8e:	4603      	mov	r3, r0
  }
}
 8015c90:	4618      	mov	r0, r3
 8015c92:	3710      	adds	r7, #16
 8015c94:	46bd      	mov	sp, r7
 8015c96:	bd80      	pop	{r7, pc}

08015c98 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8015c98:	b590      	push	{r4, r7, lr}
 8015c9a:	b087      	sub	sp, #28
 8015c9c:	af00      	add	r7, sp, #0
 8015c9e:	60f8      	str	r0, [r7, #12]
 8015ca0:	60b9      	str	r1, [r7, #8]
 8015ca2:	603b      	str	r3, [r7, #0]
 8015ca4:	4613      	mov	r3, r2
 8015ca6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8015ca8:	68fb      	ldr	r3, [r7, #12]
 8015caa:	2b00      	cmp	r3, #0
 8015cac:	d105      	bne.n	8015cba <tcp_create_segment+0x22>
 8015cae:	4b43      	ldr	r3, [pc, #268]	@ (8015dbc <tcp_create_segment+0x124>)
 8015cb0:	22a3      	movs	r2, #163	@ 0xa3
 8015cb2:	4943      	ldr	r1, [pc, #268]	@ (8015dc0 <tcp_create_segment+0x128>)
 8015cb4:	4843      	ldr	r0, [pc, #268]	@ (8015dc4 <tcp_create_segment+0x12c>)
 8015cb6:	f004 fdd5 	bl	801a864 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8015cba:	68bb      	ldr	r3, [r7, #8]
 8015cbc:	2b00      	cmp	r3, #0
 8015cbe:	d105      	bne.n	8015ccc <tcp_create_segment+0x34>
 8015cc0:	4b3e      	ldr	r3, [pc, #248]	@ (8015dbc <tcp_create_segment+0x124>)
 8015cc2:	22a4      	movs	r2, #164	@ 0xa4
 8015cc4:	4940      	ldr	r1, [pc, #256]	@ (8015dc8 <tcp_create_segment+0x130>)
 8015cc6:	483f      	ldr	r0, [pc, #252]	@ (8015dc4 <tcp_create_segment+0x12c>)
 8015cc8:	f004 fdcc 	bl	801a864 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015ccc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8015cd0:	009b      	lsls	r3, r3, #2
 8015cd2:	b2db      	uxtb	r3, r3
 8015cd4:	f003 0304 	and.w	r3, r3, #4
 8015cd8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8015cda:	2004      	movs	r0, #4
 8015cdc:	f7fa fe5e 	bl	801099c <memp_malloc>
 8015ce0:	6138      	str	r0, [r7, #16]
 8015ce2:	693b      	ldr	r3, [r7, #16]
 8015ce4:	2b00      	cmp	r3, #0
 8015ce6:	d104      	bne.n	8015cf2 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8015ce8:	68b8      	ldr	r0, [r7, #8]
 8015cea:	f7fb fd79 	bl	80117e0 <pbuf_free>
    return NULL;
 8015cee:	2300      	movs	r3, #0
 8015cf0:	e060      	b.n	8015db4 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8015cf2:	693b      	ldr	r3, [r7, #16]
 8015cf4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8015cf8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8015cfa:	693b      	ldr	r3, [r7, #16]
 8015cfc:	2200      	movs	r2, #0
 8015cfe:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8015d00:	693b      	ldr	r3, [r7, #16]
 8015d02:	68ba      	ldr	r2, [r7, #8]
 8015d04:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8015d06:	68bb      	ldr	r3, [r7, #8]
 8015d08:	891a      	ldrh	r2, [r3, #8]
 8015d0a:	7dfb      	ldrb	r3, [r7, #23]
 8015d0c:	b29b      	uxth	r3, r3
 8015d0e:	429a      	cmp	r2, r3
 8015d10:	d205      	bcs.n	8015d1e <tcp_create_segment+0x86>
 8015d12:	4b2a      	ldr	r3, [pc, #168]	@ (8015dbc <tcp_create_segment+0x124>)
 8015d14:	22b0      	movs	r2, #176	@ 0xb0
 8015d16:	492d      	ldr	r1, [pc, #180]	@ (8015dcc <tcp_create_segment+0x134>)
 8015d18:	482a      	ldr	r0, [pc, #168]	@ (8015dc4 <tcp_create_segment+0x12c>)
 8015d1a:	f004 fda3 	bl	801a864 <iprintf>
  seg->len = p->tot_len - optlen;
 8015d1e:	68bb      	ldr	r3, [r7, #8]
 8015d20:	891a      	ldrh	r2, [r3, #8]
 8015d22:	7dfb      	ldrb	r3, [r7, #23]
 8015d24:	b29b      	uxth	r3, r3
 8015d26:	1ad3      	subs	r3, r2, r3
 8015d28:	b29a      	uxth	r2, r3
 8015d2a:	693b      	ldr	r3, [r7, #16]
 8015d2c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8015d2e:	2114      	movs	r1, #20
 8015d30:	68b8      	ldr	r0, [r7, #8]
 8015d32:	f7fb fcbf 	bl	80116b4 <pbuf_add_header>
 8015d36:	4603      	mov	r3, r0
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d004      	beq.n	8015d46 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8015d3c:	6938      	ldr	r0, [r7, #16]
 8015d3e:	f7fd f8d0 	bl	8012ee2 <tcp_seg_free>
    return NULL;
 8015d42:	2300      	movs	r3, #0
 8015d44:	e036      	b.n	8015db4 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8015d46:	693b      	ldr	r3, [r7, #16]
 8015d48:	685b      	ldr	r3, [r3, #4]
 8015d4a:	685a      	ldr	r2, [r3, #4]
 8015d4c:	693b      	ldr	r3, [r7, #16]
 8015d4e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8015d50:	68fb      	ldr	r3, [r7, #12]
 8015d52:	8ada      	ldrh	r2, [r3, #22]
 8015d54:	693b      	ldr	r3, [r7, #16]
 8015d56:	68dc      	ldr	r4, [r3, #12]
 8015d58:	4610      	mov	r0, r2
 8015d5a:	f7fa f88f 	bl	800fe7c <lwip_htons>
 8015d5e:	4603      	mov	r3, r0
 8015d60:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8015d62:	68fb      	ldr	r3, [r7, #12]
 8015d64:	8b1a      	ldrh	r2, [r3, #24]
 8015d66:	693b      	ldr	r3, [r7, #16]
 8015d68:	68dc      	ldr	r4, [r3, #12]
 8015d6a:	4610      	mov	r0, r2
 8015d6c:	f7fa f886 	bl	800fe7c <lwip_htons>
 8015d70:	4603      	mov	r3, r0
 8015d72:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8015d74:	693b      	ldr	r3, [r7, #16]
 8015d76:	68dc      	ldr	r4, [r3, #12]
 8015d78:	6838      	ldr	r0, [r7, #0]
 8015d7a:	f7fa f895 	bl	800fea8 <lwip_htonl>
 8015d7e:	4603      	mov	r3, r0
 8015d80:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8015d82:	7dfb      	ldrb	r3, [r7, #23]
 8015d84:	089b      	lsrs	r3, r3, #2
 8015d86:	b2db      	uxtb	r3, r3
 8015d88:	3305      	adds	r3, #5
 8015d8a:	b29b      	uxth	r3, r3
 8015d8c:	031b      	lsls	r3, r3, #12
 8015d8e:	b29a      	uxth	r2, r3
 8015d90:	79fb      	ldrb	r3, [r7, #7]
 8015d92:	b29b      	uxth	r3, r3
 8015d94:	4313      	orrs	r3, r2
 8015d96:	b29a      	uxth	r2, r3
 8015d98:	693b      	ldr	r3, [r7, #16]
 8015d9a:	68dc      	ldr	r4, [r3, #12]
 8015d9c:	4610      	mov	r0, r2
 8015d9e:	f7fa f86d 	bl	800fe7c <lwip_htons>
 8015da2:	4603      	mov	r3, r0
 8015da4:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8015da6:	693b      	ldr	r3, [r7, #16]
 8015da8:	68db      	ldr	r3, [r3, #12]
 8015daa:	2200      	movs	r2, #0
 8015dac:	749a      	strb	r2, [r3, #18]
 8015dae:	2200      	movs	r2, #0
 8015db0:	74da      	strb	r2, [r3, #19]
  return seg;
 8015db2:	693b      	ldr	r3, [r7, #16]
}
 8015db4:	4618      	mov	r0, r3
 8015db6:	371c      	adds	r7, #28
 8015db8:	46bd      	mov	sp, r7
 8015dba:	bd90      	pop	{r4, r7, pc}
 8015dbc:	0801d008 	.word	0x0801d008
 8015dc0:	0801d03c 	.word	0x0801d03c
 8015dc4:	0801d05c 	.word	0x0801d05c
 8015dc8:	0801d084 	.word	0x0801d084
 8015dcc:	0801d0a8 	.word	0x0801d0a8

08015dd0 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8015dd0:	b590      	push	{r4, r7, lr}
 8015dd2:	b08b      	sub	sp, #44	@ 0x2c
 8015dd4:	af02      	add	r7, sp, #8
 8015dd6:	6078      	str	r0, [r7, #4]
 8015dd8:	460b      	mov	r3, r1
 8015dda:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8015ddc:	2300      	movs	r3, #0
 8015dde:	61fb      	str	r3, [r7, #28]
 8015de0:	2300      	movs	r3, #0
 8015de2:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8015de4:	2300      	movs	r3, #0
 8015de6:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8015de8:	687b      	ldr	r3, [r7, #4]
 8015dea:	2b00      	cmp	r3, #0
 8015dec:	d106      	bne.n	8015dfc <tcp_split_unsent_seg+0x2c>
 8015dee:	4b95      	ldr	r3, [pc, #596]	@ (8016044 <tcp_split_unsent_seg+0x274>)
 8015df0:	f240 324b 	movw	r2, #843	@ 0x34b
 8015df4:	4994      	ldr	r1, [pc, #592]	@ (8016048 <tcp_split_unsent_seg+0x278>)
 8015df6:	4895      	ldr	r0, [pc, #596]	@ (801604c <tcp_split_unsent_seg+0x27c>)
 8015df8:	f004 fd34 	bl	801a864 <iprintf>

  useg = pcb->unsent;
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015e00:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8015e02:	697b      	ldr	r3, [r7, #20]
 8015e04:	2b00      	cmp	r3, #0
 8015e06:	d102      	bne.n	8015e0e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8015e08:	f04f 33ff 	mov.w	r3, #4294967295
 8015e0c:	e116      	b.n	801603c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8015e0e:	887b      	ldrh	r3, [r7, #2]
 8015e10:	2b00      	cmp	r3, #0
 8015e12:	d109      	bne.n	8015e28 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8015e14:	4b8b      	ldr	r3, [pc, #556]	@ (8016044 <tcp_split_unsent_seg+0x274>)
 8015e16:	f240 3253 	movw	r2, #851	@ 0x353
 8015e1a:	498d      	ldr	r1, [pc, #564]	@ (8016050 <tcp_split_unsent_seg+0x280>)
 8015e1c:	488b      	ldr	r0, [pc, #556]	@ (801604c <tcp_split_unsent_seg+0x27c>)
 8015e1e:	f004 fd21 	bl	801a864 <iprintf>
    return ERR_VAL;
 8015e22:	f06f 0305 	mvn.w	r3, #5
 8015e26:	e109      	b.n	801603c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8015e28:	697b      	ldr	r3, [r7, #20]
 8015e2a:	891b      	ldrh	r3, [r3, #8]
 8015e2c:	887a      	ldrh	r2, [r7, #2]
 8015e2e:	429a      	cmp	r2, r3
 8015e30:	d301      	bcc.n	8015e36 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8015e32:	2300      	movs	r3, #0
 8015e34:	e102      	b.n	801603c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015e3a:	887a      	ldrh	r2, [r7, #2]
 8015e3c:	429a      	cmp	r2, r3
 8015e3e:	d906      	bls.n	8015e4e <tcp_split_unsent_seg+0x7e>
 8015e40:	4b80      	ldr	r3, [pc, #512]	@ (8016044 <tcp_split_unsent_seg+0x274>)
 8015e42:	f240 325b 	movw	r2, #859	@ 0x35b
 8015e46:	4983      	ldr	r1, [pc, #524]	@ (8016054 <tcp_split_unsent_seg+0x284>)
 8015e48:	4880      	ldr	r0, [pc, #512]	@ (801604c <tcp_split_unsent_seg+0x27c>)
 8015e4a:	f004 fd0b 	bl	801a864 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8015e4e:	697b      	ldr	r3, [r7, #20]
 8015e50:	891b      	ldrh	r3, [r3, #8]
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	d106      	bne.n	8015e64 <tcp_split_unsent_seg+0x94>
 8015e56:	4b7b      	ldr	r3, [pc, #492]	@ (8016044 <tcp_split_unsent_seg+0x274>)
 8015e58:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8015e5c:	497e      	ldr	r1, [pc, #504]	@ (8016058 <tcp_split_unsent_seg+0x288>)
 8015e5e:	487b      	ldr	r0, [pc, #492]	@ (801604c <tcp_split_unsent_seg+0x27c>)
 8015e60:	f004 fd00 	bl	801a864 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8015e64:	697b      	ldr	r3, [r7, #20]
 8015e66:	7a9b      	ldrb	r3, [r3, #10]
 8015e68:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8015e6a:	7bfb      	ldrb	r3, [r7, #15]
 8015e6c:	009b      	lsls	r3, r3, #2
 8015e6e:	b2db      	uxtb	r3, r3
 8015e70:	f003 0304 	and.w	r3, r3, #4
 8015e74:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8015e76:	697b      	ldr	r3, [r7, #20]
 8015e78:	891a      	ldrh	r2, [r3, #8]
 8015e7a:	887b      	ldrh	r3, [r7, #2]
 8015e7c:	1ad3      	subs	r3, r2, r3
 8015e7e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8015e80:	7bbb      	ldrb	r3, [r7, #14]
 8015e82:	b29a      	uxth	r2, r3
 8015e84:	89bb      	ldrh	r3, [r7, #12]
 8015e86:	4413      	add	r3, r2
 8015e88:	b29b      	uxth	r3, r3
 8015e8a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015e8e:	4619      	mov	r1, r3
 8015e90:	2036      	movs	r0, #54	@ 0x36
 8015e92:	f7fb f9bd 	bl	8011210 <pbuf_alloc>
 8015e96:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015e98:	693b      	ldr	r3, [r7, #16]
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	f000 80b7 	beq.w	801600e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8015ea0:	697b      	ldr	r3, [r7, #20]
 8015ea2:	685b      	ldr	r3, [r3, #4]
 8015ea4:	891a      	ldrh	r2, [r3, #8]
 8015ea6:	697b      	ldr	r3, [r7, #20]
 8015ea8:	891b      	ldrh	r3, [r3, #8]
 8015eaa:	1ad3      	subs	r3, r2, r3
 8015eac:	b29a      	uxth	r2, r3
 8015eae:	887b      	ldrh	r3, [r7, #2]
 8015eb0:	4413      	add	r3, r2
 8015eb2:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8015eb4:	697b      	ldr	r3, [r7, #20]
 8015eb6:	6858      	ldr	r0, [r3, #4]
 8015eb8:	693b      	ldr	r3, [r7, #16]
 8015eba:	685a      	ldr	r2, [r3, #4]
 8015ebc:	7bbb      	ldrb	r3, [r7, #14]
 8015ebe:	18d1      	adds	r1, r2, r3
 8015ec0:	897b      	ldrh	r3, [r7, #10]
 8015ec2:	89ba      	ldrh	r2, [r7, #12]
 8015ec4:	f7fb fe92 	bl	8011bec <pbuf_copy_partial>
 8015ec8:	4603      	mov	r3, r0
 8015eca:	461a      	mov	r2, r3
 8015ecc:	89bb      	ldrh	r3, [r7, #12]
 8015ece:	4293      	cmp	r3, r2
 8015ed0:	f040 809f 	bne.w	8016012 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8015ed4:	697b      	ldr	r3, [r7, #20]
 8015ed6:	68db      	ldr	r3, [r3, #12]
 8015ed8:	899b      	ldrh	r3, [r3, #12]
 8015eda:	b29b      	uxth	r3, r3
 8015edc:	4618      	mov	r0, r3
 8015ede:	f7f9 ffcd 	bl	800fe7c <lwip_htons>
 8015ee2:	4603      	mov	r3, r0
 8015ee4:	b2db      	uxtb	r3, r3
 8015ee6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015eea:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8015eec:	2300      	movs	r3, #0
 8015eee:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8015ef0:	7efb      	ldrb	r3, [r7, #27]
 8015ef2:	f003 0308 	and.w	r3, r3, #8
 8015ef6:	2b00      	cmp	r3, #0
 8015ef8:	d007      	beq.n	8015f0a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8015efa:	7efb      	ldrb	r3, [r7, #27]
 8015efc:	f023 0308 	bic.w	r3, r3, #8
 8015f00:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8015f02:	7ebb      	ldrb	r3, [r7, #26]
 8015f04:	f043 0308 	orr.w	r3, r3, #8
 8015f08:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8015f0a:	7efb      	ldrb	r3, [r7, #27]
 8015f0c:	f003 0301 	and.w	r3, r3, #1
 8015f10:	2b00      	cmp	r3, #0
 8015f12:	d007      	beq.n	8015f24 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8015f14:	7efb      	ldrb	r3, [r7, #27]
 8015f16:	f023 0301 	bic.w	r3, r3, #1
 8015f1a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8015f1c:	7ebb      	ldrb	r3, [r7, #26]
 8015f1e:	f043 0301 	orr.w	r3, r3, #1
 8015f22:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8015f24:	697b      	ldr	r3, [r7, #20]
 8015f26:	68db      	ldr	r3, [r3, #12]
 8015f28:	685b      	ldr	r3, [r3, #4]
 8015f2a:	4618      	mov	r0, r3
 8015f2c:	f7f9 ffbc 	bl	800fea8 <lwip_htonl>
 8015f30:	4602      	mov	r2, r0
 8015f32:	887b      	ldrh	r3, [r7, #2]
 8015f34:	18d1      	adds	r1, r2, r3
 8015f36:	7eba      	ldrb	r2, [r7, #26]
 8015f38:	7bfb      	ldrb	r3, [r7, #15]
 8015f3a:	9300      	str	r3, [sp, #0]
 8015f3c:	460b      	mov	r3, r1
 8015f3e:	6939      	ldr	r1, [r7, #16]
 8015f40:	6878      	ldr	r0, [r7, #4]
 8015f42:	f7ff fea9 	bl	8015c98 <tcp_create_segment>
 8015f46:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8015f48:	69fb      	ldr	r3, [r7, #28]
 8015f4a:	2b00      	cmp	r3, #0
 8015f4c:	d063      	beq.n	8016016 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8015f4e:	697b      	ldr	r3, [r7, #20]
 8015f50:	685b      	ldr	r3, [r3, #4]
 8015f52:	4618      	mov	r0, r3
 8015f54:	f7fb fcd2 	bl	80118fc <pbuf_clen>
 8015f58:	4603      	mov	r3, r0
 8015f5a:	461a      	mov	r2, r3
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015f62:	1a9b      	subs	r3, r3, r2
 8015f64:	b29a      	uxth	r2, r3
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8015f6c:	697b      	ldr	r3, [r7, #20]
 8015f6e:	6858      	ldr	r0, [r3, #4]
 8015f70:	697b      	ldr	r3, [r7, #20]
 8015f72:	685b      	ldr	r3, [r3, #4]
 8015f74:	891a      	ldrh	r2, [r3, #8]
 8015f76:	89bb      	ldrh	r3, [r7, #12]
 8015f78:	1ad3      	subs	r3, r2, r3
 8015f7a:	b29b      	uxth	r3, r3
 8015f7c:	4619      	mov	r1, r3
 8015f7e:	f7fb faa9 	bl	80114d4 <pbuf_realloc>
  useg->len -= remainder;
 8015f82:	697b      	ldr	r3, [r7, #20]
 8015f84:	891a      	ldrh	r2, [r3, #8]
 8015f86:	89bb      	ldrh	r3, [r7, #12]
 8015f88:	1ad3      	subs	r3, r2, r3
 8015f8a:	b29a      	uxth	r2, r3
 8015f8c:	697b      	ldr	r3, [r7, #20]
 8015f8e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8015f90:	697b      	ldr	r3, [r7, #20]
 8015f92:	68db      	ldr	r3, [r3, #12]
 8015f94:	899b      	ldrh	r3, [r3, #12]
 8015f96:	b29c      	uxth	r4, r3
 8015f98:	7efb      	ldrb	r3, [r7, #27]
 8015f9a:	b29b      	uxth	r3, r3
 8015f9c:	4618      	mov	r0, r3
 8015f9e:	f7f9 ff6d 	bl	800fe7c <lwip_htons>
 8015fa2:	4603      	mov	r3, r0
 8015fa4:	461a      	mov	r2, r3
 8015fa6:	697b      	ldr	r3, [r7, #20]
 8015fa8:	68db      	ldr	r3, [r3, #12]
 8015faa:	4322      	orrs	r2, r4
 8015fac:	b292      	uxth	r2, r2
 8015fae:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8015fb0:	697b      	ldr	r3, [r7, #20]
 8015fb2:	685b      	ldr	r3, [r3, #4]
 8015fb4:	4618      	mov	r0, r3
 8015fb6:	f7fb fca1 	bl	80118fc <pbuf_clen>
 8015fba:	4603      	mov	r3, r0
 8015fbc:	461a      	mov	r2, r3
 8015fbe:	687b      	ldr	r3, [r7, #4]
 8015fc0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015fc4:	4413      	add	r3, r2
 8015fc6:	b29a      	uxth	r2, r3
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015fce:	69fb      	ldr	r3, [r7, #28]
 8015fd0:	685b      	ldr	r3, [r3, #4]
 8015fd2:	4618      	mov	r0, r3
 8015fd4:	f7fb fc92 	bl	80118fc <pbuf_clen>
 8015fd8:	4603      	mov	r3, r0
 8015fda:	461a      	mov	r2, r3
 8015fdc:	687b      	ldr	r3, [r7, #4]
 8015fde:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015fe2:	4413      	add	r3, r2
 8015fe4:	b29a      	uxth	r2, r3
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8015fec:	697b      	ldr	r3, [r7, #20]
 8015fee:	681a      	ldr	r2, [r3, #0]
 8015ff0:	69fb      	ldr	r3, [r7, #28]
 8015ff2:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8015ff4:	697b      	ldr	r3, [r7, #20]
 8015ff6:	69fa      	ldr	r2, [r7, #28]
 8015ff8:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8015ffa:	69fb      	ldr	r3, [r7, #28]
 8015ffc:	681b      	ldr	r3, [r3, #0]
 8015ffe:	2b00      	cmp	r3, #0
 8016000:	d103      	bne.n	801600a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8016002:	687b      	ldr	r3, [r7, #4]
 8016004:	2200      	movs	r2, #0
 8016006:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801600a:	2300      	movs	r3, #0
 801600c:	e016      	b.n	801603c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801600e:	bf00      	nop
 8016010:	e002      	b.n	8016018 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8016012:	bf00      	nop
 8016014:	e000      	b.n	8016018 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8016016:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8016018:	69fb      	ldr	r3, [r7, #28]
 801601a:	2b00      	cmp	r3, #0
 801601c:	d006      	beq.n	801602c <tcp_split_unsent_seg+0x25c>
 801601e:	4b09      	ldr	r3, [pc, #36]	@ (8016044 <tcp_split_unsent_seg+0x274>)
 8016020:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8016024:	490d      	ldr	r1, [pc, #52]	@ (801605c <tcp_split_unsent_seg+0x28c>)
 8016026:	4809      	ldr	r0, [pc, #36]	@ (801604c <tcp_split_unsent_seg+0x27c>)
 8016028:	f004 fc1c 	bl	801a864 <iprintf>
  if (p != NULL) {
 801602c:	693b      	ldr	r3, [r7, #16]
 801602e:	2b00      	cmp	r3, #0
 8016030:	d002      	beq.n	8016038 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8016032:	6938      	ldr	r0, [r7, #16]
 8016034:	f7fb fbd4 	bl	80117e0 <pbuf_free>
  }

  return ERR_MEM;
 8016038:	f04f 33ff 	mov.w	r3, #4294967295
}
 801603c:	4618      	mov	r0, r3
 801603e:	3724      	adds	r7, #36	@ 0x24
 8016040:	46bd      	mov	sp, r7
 8016042:	bd90      	pop	{r4, r7, pc}
 8016044:	0801d008 	.word	0x0801d008
 8016048:	0801d39c 	.word	0x0801d39c
 801604c:	0801d05c 	.word	0x0801d05c
 8016050:	0801d3c0 	.word	0x0801d3c0
 8016054:	0801d3e4 	.word	0x0801d3e4
 8016058:	0801d3f4 	.word	0x0801d3f4
 801605c:	0801d404 	.word	0x0801d404

08016060 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8016060:	b590      	push	{r4, r7, lr}
 8016062:	b085      	sub	sp, #20
 8016064:	af00      	add	r7, sp, #0
 8016066:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8016068:	687b      	ldr	r3, [r7, #4]
 801606a:	2b00      	cmp	r3, #0
 801606c:	d106      	bne.n	801607c <tcp_send_fin+0x1c>
 801606e:	4b21      	ldr	r3, [pc, #132]	@ (80160f4 <tcp_send_fin+0x94>)
 8016070:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8016074:	4920      	ldr	r1, [pc, #128]	@ (80160f8 <tcp_send_fin+0x98>)
 8016076:	4821      	ldr	r0, [pc, #132]	@ (80160fc <tcp_send_fin+0x9c>)
 8016078:	f004 fbf4 	bl	801a864 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016080:	2b00      	cmp	r3, #0
 8016082:	d02e      	beq.n	80160e2 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016088:	60fb      	str	r3, [r7, #12]
 801608a:	e002      	b.n	8016092 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801608c:	68fb      	ldr	r3, [r7, #12]
 801608e:	681b      	ldr	r3, [r3, #0]
 8016090:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016092:	68fb      	ldr	r3, [r7, #12]
 8016094:	681b      	ldr	r3, [r3, #0]
 8016096:	2b00      	cmp	r3, #0
 8016098:	d1f8      	bne.n	801608c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801609a:	68fb      	ldr	r3, [r7, #12]
 801609c:	68db      	ldr	r3, [r3, #12]
 801609e:	899b      	ldrh	r3, [r3, #12]
 80160a0:	b29b      	uxth	r3, r3
 80160a2:	4618      	mov	r0, r3
 80160a4:	f7f9 feea 	bl	800fe7c <lwip_htons>
 80160a8:	4603      	mov	r3, r0
 80160aa:	b2db      	uxtb	r3, r3
 80160ac:	f003 0307 	and.w	r3, r3, #7
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	d116      	bne.n	80160e2 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80160b4:	68fb      	ldr	r3, [r7, #12]
 80160b6:	68db      	ldr	r3, [r3, #12]
 80160b8:	899b      	ldrh	r3, [r3, #12]
 80160ba:	b29c      	uxth	r4, r3
 80160bc:	2001      	movs	r0, #1
 80160be:	f7f9 fedd 	bl	800fe7c <lwip_htons>
 80160c2:	4603      	mov	r3, r0
 80160c4:	461a      	mov	r2, r3
 80160c6:	68fb      	ldr	r3, [r7, #12]
 80160c8:	68db      	ldr	r3, [r3, #12]
 80160ca:	4322      	orrs	r2, r4
 80160cc:	b292      	uxth	r2, r2
 80160ce:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	8b5b      	ldrh	r3, [r3, #26]
 80160d4:	f043 0320 	orr.w	r3, r3, #32
 80160d8:	b29a      	uxth	r2, r3
 80160da:	687b      	ldr	r3, [r7, #4]
 80160dc:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 80160de:	2300      	movs	r3, #0
 80160e0:	e004      	b.n	80160ec <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80160e2:	2101      	movs	r1, #1
 80160e4:	6878      	ldr	r0, [r7, #4]
 80160e6:	f000 f80b 	bl	8016100 <tcp_enqueue_flags>
 80160ea:	4603      	mov	r3, r0
}
 80160ec:	4618      	mov	r0, r3
 80160ee:	3714      	adds	r7, #20
 80160f0:	46bd      	mov	sp, r7
 80160f2:	bd90      	pop	{r4, r7, pc}
 80160f4:	0801d008 	.word	0x0801d008
 80160f8:	0801d410 	.word	0x0801d410
 80160fc:	0801d05c 	.word	0x0801d05c

08016100 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8016100:	b580      	push	{r7, lr}
 8016102:	b08a      	sub	sp, #40	@ 0x28
 8016104:	af02      	add	r7, sp, #8
 8016106:	6078      	str	r0, [r7, #4]
 8016108:	460b      	mov	r3, r1
 801610a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801610c:	2300      	movs	r3, #0
 801610e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8016110:	2300      	movs	r3, #0
 8016112:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8016114:	78fb      	ldrb	r3, [r7, #3]
 8016116:	f003 0303 	and.w	r3, r3, #3
 801611a:	2b00      	cmp	r3, #0
 801611c:	d106      	bne.n	801612c <tcp_enqueue_flags+0x2c>
 801611e:	4b67      	ldr	r3, [pc, #412]	@ (80162bc <tcp_enqueue_flags+0x1bc>)
 8016120:	f240 4211 	movw	r2, #1041	@ 0x411
 8016124:	4966      	ldr	r1, [pc, #408]	@ (80162c0 <tcp_enqueue_flags+0x1c0>)
 8016126:	4867      	ldr	r0, [pc, #412]	@ (80162c4 <tcp_enqueue_flags+0x1c4>)
 8016128:	f004 fb9c 	bl	801a864 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	2b00      	cmp	r3, #0
 8016130:	d106      	bne.n	8016140 <tcp_enqueue_flags+0x40>
 8016132:	4b62      	ldr	r3, [pc, #392]	@ (80162bc <tcp_enqueue_flags+0x1bc>)
 8016134:	f240 4213 	movw	r2, #1043	@ 0x413
 8016138:	4963      	ldr	r1, [pc, #396]	@ (80162c8 <tcp_enqueue_flags+0x1c8>)
 801613a:	4862      	ldr	r0, [pc, #392]	@ (80162c4 <tcp_enqueue_flags+0x1c4>)
 801613c:	f004 fb92 	bl	801a864 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8016140:	78fb      	ldrb	r3, [r7, #3]
 8016142:	f003 0302 	and.w	r3, r3, #2
 8016146:	2b00      	cmp	r3, #0
 8016148:	d001      	beq.n	801614e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801614a:	2301      	movs	r3, #1
 801614c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801614e:	7ffb      	ldrb	r3, [r7, #31]
 8016150:	009b      	lsls	r3, r3, #2
 8016152:	b2db      	uxtb	r3, r3
 8016154:	f003 0304 	and.w	r3, r3, #4
 8016158:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801615a:	7dfb      	ldrb	r3, [r7, #23]
 801615c:	b29b      	uxth	r3, r3
 801615e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8016162:	4619      	mov	r1, r3
 8016164:	2036      	movs	r0, #54	@ 0x36
 8016166:	f7fb f853 	bl	8011210 <pbuf_alloc>
 801616a:	6138      	str	r0, [r7, #16]
 801616c:	693b      	ldr	r3, [r7, #16]
 801616e:	2b00      	cmp	r3, #0
 8016170:	d109      	bne.n	8016186 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	8b5b      	ldrh	r3, [r3, #26]
 8016176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801617a:	b29a      	uxth	r2, r3
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8016180:	f04f 33ff 	mov.w	r3, #4294967295
 8016184:	e095      	b.n	80162b2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8016186:	693b      	ldr	r3, [r7, #16]
 8016188:	895a      	ldrh	r2, [r3, #10]
 801618a:	7dfb      	ldrb	r3, [r7, #23]
 801618c:	b29b      	uxth	r3, r3
 801618e:	429a      	cmp	r2, r3
 8016190:	d206      	bcs.n	80161a0 <tcp_enqueue_flags+0xa0>
 8016192:	4b4a      	ldr	r3, [pc, #296]	@ (80162bc <tcp_enqueue_flags+0x1bc>)
 8016194:	f240 4239 	movw	r2, #1081	@ 0x439
 8016198:	494c      	ldr	r1, [pc, #304]	@ (80162cc <tcp_enqueue_flags+0x1cc>)
 801619a:	484a      	ldr	r0, [pc, #296]	@ (80162c4 <tcp_enqueue_flags+0x1c4>)
 801619c:	f004 fb62 	bl	801a864 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80161a0:	687b      	ldr	r3, [r7, #4]
 80161a2:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80161a4:	78fa      	ldrb	r2, [r7, #3]
 80161a6:	7ffb      	ldrb	r3, [r7, #31]
 80161a8:	9300      	str	r3, [sp, #0]
 80161aa:	460b      	mov	r3, r1
 80161ac:	6939      	ldr	r1, [r7, #16]
 80161ae:	6878      	ldr	r0, [r7, #4]
 80161b0:	f7ff fd72 	bl	8015c98 <tcp_create_segment>
 80161b4:	60f8      	str	r0, [r7, #12]
 80161b6:	68fb      	ldr	r3, [r7, #12]
 80161b8:	2b00      	cmp	r3, #0
 80161ba:	d109      	bne.n	80161d0 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80161bc:	687b      	ldr	r3, [r7, #4]
 80161be:	8b5b      	ldrh	r3, [r3, #26]
 80161c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80161c4:	b29a      	uxth	r2, r3
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80161ca:	f04f 33ff 	mov.w	r3, #4294967295
 80161ce:	e070      	b.n	80162b2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80161d0:	68fb      	ldr	r3, [r7, #12]
 80161d2:	68db      	ldr	r3, [r3, #12]
 80161d4:	f003 0303 	and.w	r3, r3, #3
 80161d8:	2b00      	cmp	r3, #0
 80161da:	d006      	beq.n	80161ea <tcp_enqueue_flags+0xea>
 80161dc:	4b37      	ldr	r3, [pc, #220]	@ (80162bc <tcp_enqueue_flags+0x1bc>)
 80161de:	f240 4242 	movw	r2, #1090	@ 0x442
 80161e2:	493b      	ldr	r1, [pc, #236]	@ (80162d0 <tcp_enqueue_flags+0x1d0>)
 80161e4:	4837      	ldr	r0, [pc, #220]	@ (80162c4 <tcp_enqueue_flags+0x1c4>)
 80161e6:	f004 fb3d 	bl	801a864 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80161ea:	68fb      	ldr	r3, [r7, #12]
 80161ec:	891b      	ldrh	r3, [r3, #8]
 80161ee:	2b00      	cmp	r3, #0
 80161f0:	d006      	beq.n	8016200 <tcp_enqueue_flags+0x100>
 80161f2:	4b32      	ldr	r3, [pc, #200]	@ (80162bc <tcp_enqueue_flags+0x1bc>)
 80161f4:	f240 4243 	movw	r2, #1091	@ 0x443
 80161f8:	4936      	ldr	r1, [pc, #216]	@ (80162d4 <tcp_enqueue_flags+0x1d4>)
 80161fa:	4832      	ldr	r0, [pc, #200]	@ (80162c4 <tcp_enqueue_flags+0x1c4>)
 80161fc:	f004 fb32 	bl	801a864 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8016200:	687b      	ldr	r3, [r7, #4]
 8016202:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016204:	2b00      	cmp	r3, #0
 8016206:	d103      	bne.n	8016210 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8016208:	687b      	ldr	r3, [r7, #4]
 801620a:	68fa      	ldr	r2, [r7, #12]
 801620c:	66da      	str	r2, [r3, #108]	@ 0x6c
 801620e:	e00d      	b.n	801622c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016214:	61bb      	str	r3, [r7, #24]
 8016216:	e002      	b.n	801621e <tcp_enqueue_flags+0x11e>
 8016218:	69bb      	ldr	r3, [r7, #24]
 801621a:	681b      	ldr	r3, [r3, #0]
 801621c:	61bb      	str	r3, [r7, #24]
 801621e:	69bb      	ldr	r3, [r7, #24]
 8016220:	681b      	ldr	r3, [r3, #0]
 8016222:	2b00      	cmp	r3, #0
 8016224:	d1f8      	bne.n	8016218 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8016226:	69bb      	ldr	r3, [r7, #24]
 8016228:	68fa      	ldr	r2, [r7, #12]
 801622a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	2200      	movs	r2, #0
 8016230:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8016234:	78fb      	ldrb	r3, [r7, #3]
 8016236:	f003 0302 	and.w	r3, r3, #2
 801623a:	2b00      	cmp	r3, #0
 801623c:	d104      	bne.n	8016248 <tcp_enqueue_flags+0x148>
 801623e:	78fb      	ldrb	r3, [r7, #3]
 8016240:	f003 0301 	and.w	r3, r3, #1
 8016244:	2b00      	cmp	r3, #0
 8016246:	d004      	beq.n	8016252 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801624c:	1c5a      	adds	r2, r3, #1
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8016252:	78fb      	ldrb	r3, [r7, #3]
 8016254:	f003 0301 	and.w	r3, r3, #1
 8016258:	2b00      	cmp	r3, #0
 801625a:	d006      	beq.n	801626a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	8b5b      	ldrh	r3, [r3, #26]
 8016260:	f043 0320 	orr.w	r3, r3, #32
 8016264:	b29a      	uxth	r2, r3
 8016266:	687b      	ldr	r3, [r7, #4]
 8016268:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801626a:	68fb      	ldr	r3, [r7, #12]
 801626c:	685b      	ldr	r3, [r3, #4]
 801626e:	4618      	mov	r0, r3
 8016270:	f7fb fb44 	bl	80118fc <pbuf_clen>
 8016274:	4603      	mov	r3, r0
 8016276:	461a      	mov	r2, r3
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801627e:	4413      	add	r3, r2
 8016280:	b29a      	uxth	r2, r3
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801628e:	2b00      	cmp	r3, #0
 8016290:	d00e      	beq.n	80162b0 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016296:	2b00      	cmp	r3, #0
 8016298:	d10a      	bne.n	80162b0 <tcp_enqueue_flags+0x1b0>
 801629a:	687b      	ldr	r3, [r7, #4]
 801629c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801629e:	2b00      	cmp	r3, #0
 80162a0:	d106      	bne.n	80162b0 <tcp_enqueue_flags+0x1b0>
 80162a2:	4b06      	ldr	r3, [pc, #24]	@ (80162bc <tcp_enqueue_flags+0x1bc>)
 80162a4:	f240 4265 	movw	r2, #1125	@ 0x465
 80162a8:	490b      	ldr	r1, [pc, #44]	@ (80162d8 <tcp_enqueue_flags+0x1d8>)
 80162aa:	4806      	ldr	r0, [pc, #24]	@ (80162c4 <tcp_enqueue_flags+0x1c4>)
 80162ac:	f004 fada 	bl	801a864 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80162b0:	2300      	movs	r3, #0
}
 80162b2:	4618      	mov	r0, r3
 80162b4:	3720      	adds	r7, #32
 80162b6:	46bd      	mov	sp, r7
 80162b8:	bd80      	pop	{r7, pc}
 80162ba:	bf00      	nop
 80162bc:	0801d008 	.word	0x0801d008
 80162c0:	0801d42c 	.word	0x0801d42c
 80162c4:	0801d05c 	.word	0x0801d05c
 80162c8:	0801d484 	.word	0x0801d484
 80162cc:	0801d4a4 	.word	0x0801d4a4
 80162d0:	0801d4e0 	.word	0x0801d4e0
 80162d4:	0801d4f8 	.word	0x0801d4f8
 80162d8:	0801d524 	.word	0x0801d524

080162dc <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80162dc:	b5b0      	push	{r4, r5, r7, lr}
 80162de:	b08a      	sub	sp, #40	@ 0x28
 80162e0:	af00      	add	r7, sp, #0
 80162e2:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80162e4:	687b      	ldr	r3, [r7, #4]
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	d106      	bne.n	80162f8 <tcp_output+0x1c>
 80162ea:	4b8a      	ldr	r3, [pc, #552]	@ (8016514 <tcp_output+0x238>)
 80162ec:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 80162f0:	4989      	ldr	r1, [pc, #548]	@ (8016518 <tcp_output+0x23c>)
 80162f2:	488a      	ldr	r0, [pc, #552]	@ (801651c <tcp_output+0x240>)
 80162f4:	f004 fab6 	bl	801a864 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	7d1b      	ldrb	r3, [r3, #20]
 80162fc:	2b01      	cmp	r3, #1
 80162fe:	d106      	bne.n	801630e <tcp_output+0x32>
 8016300:	4b84      	ldr	r3, [pc, #528]	@ (8016514 <tcp_output+0x238>)
 8016302:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8016306:	4986      	ldr	r1, [pc, #536]	@ (8016520 <tcp_output+0x244>)
 8016308:	4884      	ldr	r0, [pc, #528]	@ (801651c <tcp_output+0x240>)
 801630a:	f004 faab 	bl	801a864 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801630e:	4b85      	ldr	r3, [pc, #532]	@ (8016524 <tcp_output+0x248>)
 8016310:	681b      	ldr	r3, [r3, #0]
 8016312:	687a      	ldr	r2, [r7, #4]
 8016314:	429a      	cmp	r2, r3
 8016316:	d101      	bne.n	801631c <tcp_output+0x40>
    return ERR_OK;
 8016318:	2300      	movs	r3, #0
 801631a:	e1ce      	b.n	80166ba <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016322:	687b      	ldr	r3, [r7, #4]
 8016324:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016328:	4293      	cmp	r3, r2
 801632a:	bf28      	it	cs
 801632c:	4613      	movcs	r3, r2
 801632e:	b29b      	uxth	r3, r3
 8016330:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8016332:	687b      	ldr	r3, [r7, #4]
 8016334:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016336:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8016338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801633a:	2b00      	cmp	r3, #0
 801633c:	d10b      	bne.n	8016356 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	8b5b      	ldrh	r3, [r3, #26]
 8016342:	f003 0302 	and.w	r3, r3, #2
 8016346:	2b00      	cmp	r3, #0
 8016348:	f000 81aa 	beq.w	80166a0 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801634c:	6878      	ldr	r0, [r7, #4]
 801634e:	f000 fdcb 	bl	8016ee8 <tcp_send_empty_ack>
 8016352:	4603      	mov	r3, r0
 8016354:	e1b1      	b.n	80166ba <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8016356:	6879      	ldr	r1, [r7, #4]
 8016358:	687b      	ldr	r3, [r7, #4]
 801635a:	3304      	adds	r3, #4
 801635c:	461a      	mov	r2, r3
 801635e:	6878      	ldr	r0, [r7, #4]
 8016360:	f7ff fc7e 	bl	8015c60 <tcp_route>
 8016364:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8016366:	697b      	ldr	r3, [r7, #20]
 8016368:	2b00      	cmp	r3, #0
 801636a:	d102      	bne.n	8016372 <tcp_output+0x96>
    return ERR_RTE;
 801636c:	f06f 0303 	mvn.w	r3, #3
 8016370:	e1a3      	b.n	80166ba <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8016372:	687b      	ldr	r3, [r7, #4]
 8016374:	2b00      	cmp	r3, #0
 8016376:	d003      	beq.n	8016380 <tcp_output+0xa4>
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	681b      	ldr	r3, [r3, #0]
 801637c:	2b00      	cmp	r3, #0
 801637e:	d111      	bne.n	80163a4 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8016380:	697b      	ldr	r3, [r7, #20]
 8016382:	2b00      	cmp	r3, #0
 8016384:	d002      	beq.n	801638c <tcp_output+0xb0>
 8016386:	697b      	ldr	r3, [r7, #20]
 8016388:	3304      	adds	r3, #4
 801638a:	e000      	b.n	801638e <tcp_output+0xb2>
 801638c:	2300      	movs	r3, #0
 801638e:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8016390:	693b      	ldr	r3, [r7, #16]
 8016392:	2b00      	cmp	r3, #0
 8016394:	d102      	bne.n	801639c <tcp_output+0xc0>
      return ERR_RTE;
 8016396:	f06f 0303 	mvn.w	r3, #3
 801639a:	e18e      	b.n	80166ba <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801639c:	693b      	ldr	r3, [r7, #16]
 801639e:	681a      	ldr	r2, [r3, #0]
 80163a0:	687b      	ldr	r3, [r7, #4]
 80163a2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80163a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80163a6:	68db      	ldr	r3, [r3, #12]
 80163a8:	685b      	ldr	r3, [r3, #4]
 80163aa:	4618      	mov	r0, r3
 80163ac:	f7f9 fd7c 	bl	800fea8 <lwip_htonl>
 80163b0:	4602      	mov	r2, r0
 80163b2:	687b      	ldr	r3, [r7, #4]
 80163b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80163b6:	1ad3      	subs	r3, r2, r3
 80163b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80163ba:	8912      	ldrh	r2, [r2, #8]
 80163bc:	4413      	add	r3, r2
 80163be:	69ba      	ldr	r2, [r7, #24]
 80163c0:	429a      	cmp	r2, r3
 80163c2:	d227      	bcs.n	8016414 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80163ca:	461a      	mov	r2, r3
 80163cc:	69bb      	ldr	r3, [r7, #24]
 80163ce:	4293      	cmp	r3, r2
 80163d0:	d114      	bne.n	80163fc <tcp_output+0x120>
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d110      	bne.n	80163fc <tcp_output+0x120>
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80163e0:	2b00      	cmp	r3, #0
 80163e2:	d10b      	bne.n	80163fc <tcp_output+0x120>
      pcb->persist_cnt = 0;
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	2200      	movs	r2, #0
 80163e8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 80163ec:	687b      	ldr	r3, [r7, #4]
 80163ee:	2201      	movs	r2, #1
 80163f0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	2200      	movs	r2, #0
 80163f8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80163fc:	687b      	ldr	r3, [r7, #4]
 80163fe:	8b5b      	ldrh	r3, [r3, #26]
 8016400:	f003 0302 	and.w	r3, r3, #2
 8016404:	2b00      	cmp	r3, #0
 8016406:	f000 814d 	beq.w	80166a4 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801640a:	6878      	ldr	r0, [r7, #4]
 801640c:	f000 fd6c 	bl	8016ee8 <tcp_send_empty_ack>
 8016410:	4603      	mov	r3, r0
 8016412:	e152      	b.n	80166ba <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8016414:	687b      	ldr	r3, [r7, #4]
 8016416:	2200      	movs	r2, #0
 8016418:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801641c:	687b      	ldr	r3, [r7, #4]
 801641e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016420:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8016422:	6a3b      	ldr	r3, [r7, #32]
 8016424:	2b00      	cmp	r3, #0
 8016426:	f000 811c 	beq.w	8016662 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801642a:	e002      	b.n	8016432 <tcp_output+0x156>
 801642c:	6a3b      	ldr	r3, [r7, #32]
 801642e:	681b      	ldr	r3, [r3, #0]
 8016430:	623b      	str	r3, [r7, #32]
 8016432:	6a3b      	ldr	r3, [r7, #32]
 8016434:	681b      	ldr	r3, [r3, #0]
 8016436:	2b00      	cmp	r3, #0
 8016438:	d1f8      	bne.n	801642c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801643a:	e112      	b.n	8016662 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801643c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801643e:	68db      	ldr	r3, [r3, #12]
 8016440:	899b      	ldrh	r3, [r3, #12]
 8016442:	b29b      	uxth	r3, r3
 8016444:	4618      	mov	r0, r3
 8016446:	f7f9 fd19 	bl	800fe7c <lwip_htons>
 801644a:	4603      	mov	r3, r0
 801644c:	b2db      	uxtb	r3, r3
 801644e:	f003 0304 	and.w	r3, r3, #4
 8016452:	2b00      	cmp	r3, #0
 8016454:	d006      	beq.n	8016464 <tcp_output+0x188>
 8016456:	4b2f      	ldr	r3, [pc, #188]	@ (8016514 <tcp_output+0x238>)
 8016458:	f240 5236 	movw	r2, #1334	@ 0x536
 801645c:	4932      	ldr	r1, [pc, #200]	@ (8016528 <tcp_output+0x24c>)
 801645e:	482f      	ldr	r0, [pc, #188]	@ (801651c <tcp_output+0x240>)
 8016460:	f004 fa00 	bl	801a864 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016464:	687b      	ldr	r3, [r7, #4]
 8016466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016468:	2b00      	cmp	r3, #0
 801646a:	d01f      	beq.n	80164ac <tcp_output+0x1d0>
 801646c:	687b      	ldr	r3, [r7, #4]
 801646e:	8b5b      	ldrh	r3, [r3, #26]
 8016470:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8016474:	2b00      	cmp	r3, #0
 8016476:	d119      	bne.n	80164ac <tcp_output+0x1d0>
 8016478:	687b      	ldr	r3, [r7, #4]
 801647a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801647c:	2b00      	cmp	r3, #0
 801647e:	d00b      	beq.n	8016498 <tcp_output+0x1bc>
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016484:	681b      	ldr	r3, [r3, #0]
 8016486:	2b00      	cmp	r3, #0
 8016488:	d110      	bne.n	80164ac <tcp_output+0x1d0>
 801648a:	687b      	ldr	r3, [r7, #4]
 801648c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801648e:	891a      	ldrh	r2, [r3, #8]
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016494:	429a      	cmp	r2, r3
 8016496:	d209      	bcs.n	80164ac <tcp_output+0x1d0>
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801649e:	2b00      	cmp	r3, #0
 80164a0:	d004      	beq.n	80164ac <tcp_output+0x1d0>
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80164a8:	2b0f      	cmp	r3, #15
 80164aa:	d901      	bls.n	80164b0 <tcp_output+0x1d4>
 80164ac:	2301      	movs	r3, #1
 80164ae:	e000      	b.n	80164b2 <tcp_output+0x1d6>
 80164b0:	2300      	movs	r3, #0
 80164b2:	2b00      	cmp	r3, #0
 80164b4:	d106      	bne.n	80164c4 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	8b5b      	ldrh	r3, [r3, #26]
 80164ba:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80164be:	2b00      	cmp	r3, #0
 80164c0:	f000 80e4 	beq.w	801668c <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	7d1b      	ldrb	r3, [r3, #20]
 80164c8:	2b02      	cmp	r3, #2
 80164ca:	d00d      	beq.n	80164e8 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80164cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164ce:	68db      	ldr	r3, [r3, #12]
 80164d0:	899b      	ldrh	r3, [r3, #12]
 80164d2:	b29c      	uxth	r4, r3
 80164d4:	2010      	movs	r0, #16
 80164d6:	f7f9 fcd1 	bl	800fe7c <lwip_htons>
 80164da:	4603      	mov	r3, r0
 80164dc:	461a      	mov	r2, r3
 80164de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164e0:	68db      	ldr	r3, [r3, #12]
 80164e2:	4322      	orrs	r2, r4
 80164e4:	b292      	uxth	r2, r2
 80164e6:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80164e8:	697a      	ldr	r2, [r7, #20]
 80164ea:	6879      	ldr	r1, [r7, #4]
 80164ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80164ee:	f000 f909 	bl	8016704 <tcp_output_segment>
 80164f2:	4603      	mov	r3, r0
 80164f4:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80164f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80164fa:	2b00      	cmp	r3, #0
 80164fc:	d016      	beq.n	801652c <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80164fe:	687b      	ldr	r3, [r7, #4]
 8016500:	8b5b      	ldrh	r3, [r3, #26]
 8016502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016506:	b29a      	uxth	r2, r3
 8016508:	687b      	ldr	r3, [r7, #4]
 801650a:	835a      	strh	r2, [r3, #26]
      return err;
 801650c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016510:	e0d3      	b.n	80166ba <tcp_output+0x3de>
 8016512:	bf00      	nop
 8016514:	0801d008 	.word	0x0801d008
 8016518:	0801d54c 	.word	0x0801d54c
 801651c:	0801d05c 	.word	0x0801d05c
 8016520:	0801d564 	.word	0x0801d564
 8016524:	24014bc8 	.word	0x24014bc8
 8016528:	0801d58c 	.word	0x0801d58c
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801652c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801652e:	681a      	ldr	r2, [r3, #0]
 8016530:	687b      	ldr	r3, [r7, #4]
 8016532:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	7d1b      	ldrb	r3, [r3, #20]
 8016538:	2b02      	cmp	r3, #2
 801653a:	d006      	beq.n	801654a <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	8b5b      	ldrh	r3, [r3, #26]
 8016540:	f023 0303 	bic.w	r3, r3, #3
 8016544:	b29a      	uxth	r2, r3
 8016546:	687b      	ldr	r3, [r7, #4]
 8016548:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801654a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801654c:	68db      	ldr	r3, [r3, #12]
 801654e:	685b      	ldr	r3, [r3, #4]
 8016550:	4618      	mov	r0, r3
 8016552:	f7f9 fca9 	bl	800fea8 <lwip_htonl>
 8016556:	4604      	mov	r4, r0
 8016558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801655a:	891b      	ldrh	r3, [r3, #8]
 801655c:	461d      	mov	r5, r3
 801655e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016560:	68db      	ldr	r3, [r3, #12]
 8016562:	899b      	ldrh	r3, [r3, #12]
 8016564:	b29b      	uxth	r3, r3
 8016566:	4618      	mov	r0, r3
 8016568:	f7f9 fc88 	bl	800fe7c <lwip_htons>
 801656c:	4603      	mov	r3, r0
 801656e:	b2db      	uxtb	r3, r3
 8016570:	f003 0303 	and.w	r3, r3, #3
 8016574:	2b00      	cmp	r3, #0
 8016576:	d001      	beq.n	801657c <tcp_output+0x2a0>
 8016578:	2301      	movs	r3, #1
 801657a:	e000      	b.n	801657e <tcp_output+0x2a2>
 801657c:	2300      	movs	r3, #0
 801657e:	442b      	add	r3, r5
 8016580:	4423      	add	r3, r4
 8016582:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016584:	687b      	ldr	r3, [r7, #4]
 8016586:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016588:	68bb      	ldr	r3, [r7, #8]
 801658a:	1ad3      	subs	r3, r2, r3
 801658c:	2b00      	cmp	r3, #0
 801658e:	da02      	bge.n	8016596 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	68ba      	ldr	r2, [r7, #8]
 8016594:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8016596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016598:	891b      	ldrh	r3, [r3, #8]
 801659a:	461c      	mov	r4, r3
 801659c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801659e:	68db      	ldr	r3, [r3, #12]
 80165a0:	899b      	ldrh	r3, [r3, #12]
 80165a2:	b29b      	uxth	r3, r3
 80165a4:	4618      	mov	r0, r3
 80165a6:	f7f9 fc69 	bl	800fe7c <lwip_htons>
 80165aa:	4603      	mov	r3, r0
 80165ac:	b2db      	uxtb	r3, r3
 80165ae:	f003 0303 	and.w	r3, r3, #3
 80165b2:	2b00      	cmp	r3, #0
 80165b4:	d001      	beq.n	80165ba <tcp_output+0x2de>
 80165b6:	2301      	movs	r3, #1
 80165b8:	e000      	b.n	80165bc <tcp_output+0x2e0>
 80165ba:	2300      	movs	r3, #0
 80165bc:	4423      	add	r3, r4
 80165be:	2b00      	cmp	r3, #0
 80165c0:	d049      	beq.n	8016656 <tcp_output+0x37a>
      seg->next = NULL;
 80165c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165c4:	2200      	movs	r2, #0
 80165c6:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80165c8:	687b      	ldr	r3, [r7, #4]
 80165ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d105      	bne.n	80165dc <tcp_output+0x300>
        pcb->unacked = seg;
 80165d0:	687b      	ldr	r3, [r7, #4]
 80165d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80165d4:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 80165d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165d8:	623b      	str	r3, [r7, #32]
 80165da:	e03f      	b.n	801665c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80165dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165de:	68db      	ldr	r3, [r3, #12]
 80165e0:	685b      	ldr	r3, [r3, #4]
 80165e2:	4618      	mov	r0, r3
 80165e4:	f7f9 fc60 	bl	800fea8 <lwip_htonl>
 80165e8:	4604      	mov	r4, r0
 80165ea:	6a3b      	ldr	r3, [r7, #32]
 80165ec:	68db      	ldr	r3, [r3, #12]
 80165ee:	685b      	ldr	r3, [r3, #4]
 80165f0:	4618      	mov	r0, r3
 80165f2:	f7f9 fc59 	bl	800fea8 <lwip_htonl>
 80165f6:	4603      	mov	r3, r0
 80165f8:	1ae3      	subs	r3, r4, r3
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	da24      	bge.n	8016648 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80165fe:	687b      	ldr	r3, [r7, #4]
 8016600:	3370      	adds	r3, #112	@ 0x70
 8016602:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8016604:	e002      	b.n	801660c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8016606:	69fb      	ldr	r3, [r7, #28]
 8016608:	681b      	ldr	r3, [r3, #0]
 801660a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801660c:	69fb      	ldr	r3, [r7, #28]
 801660e:	681b      	ldr	r3, [r3, #0]
 8016610:	2b00      	cmp	r3, #0
 8016612:	d011      	beq.n	8016638 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016614:	69fb      	ldr	r3, [r7, #28]
 8016616:	681b      	ldr	r3, [r3, #0]
 8016618:	68db      	ldr	r3, [r3, #12]
 801661a:	685b      	ldr	r3, [r3, #4]
 801661c:	4618      	mov	r0, r3
 801661e:	f7f9 fc43 	bl	800fea8 <lwip_htonl>
 8016622:	4604      	mov	r4, r0
 8016624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016626:	68db      	ldr	r3, [r3, #12]
 8016628:	685b      	ldr	r3, [r3, #4]
 801662a:	4618      	mov	r0, r3
 801662c:	f7f9 fc3c 	bl	800fea8 <lwip_htonl>
 8016630:	4603      	mov	r3, r0
 8016632:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8016634:	2b00      	cmp	r3, #0
 8016636:	dbe6      	blt.n	8016606 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8016638:	69fb      	ldr	r3, [r7, #28]
 801663a:	681a      	ldr	r2, [r3, #0]
 801663c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801663e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8016640:	69fb      	ldr	r3, [r7, #28]
 8016642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016644:	601a      	str	r2, [r3, #0]
 8016646:	e009      	b.n	801665c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8016648:	6a3b      	ldr	r3, [r7, #32]
 801664a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801664c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801664e:	6a3b      	ldr	r3, [r7, #32]
 8016650:	681b      	ldr	r3, [r3, #0]
 8016652:	623b      	str	r3, [r7, #32]
 8016654:	e002      	b.n	801665c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8016656:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016658:	f7fc fc43 	bl	8012ee2 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016660:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8016662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016664:	2b00      	cmp	r3, #0
 8016666:	d012      	beq.n	801668e <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8016668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801666a:	68db      	ldr	r3, [r3, #12]
 801666c:	685b      	ldr	r3, [r3, #4]
 801666e:	4618      	mov	r0, r3
 8016670:	f7f9 fc1a 	bl	800fea8 <lwip_htonl>
 8016674:	4602      	mov	r2, r0
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801667a:	1ad3      	subs	r3, r2, r3
 801667c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801667e:	8912      	ldrh	r2, [r2, #8]
 8016680:	4413      	add	r3, r2
  while (seg != NULL &&
 8016682:	69ba      	ldr	r2, [r7, #24]
 8016684:	429a      	cmp	r2, r3
 8016686:	f4bf aed9 	bcs.w	801643c <tcp_output+0x160>
 801668a:	e000      	b.n	801668e <tcp_output+0x3b2>
      break;
 801668c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801668e:	687b      	ldr	r3, [r7, #4]
 8016690:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016692:	2b00      	cmp	r3, #0
 8016694:	d108      	bne.n	80166a8 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	2200      	movs	r2, #0
 801669a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801669e:	e004      	b.n	80166aa <tcp_output+0x3ce>
    goto output_done;
 80166a0:	bf00      	nop
 80166a2:	e002      	b.n	80166aa <tcp_output+0x3ce>
    goto output_done;
 80166a4:	bf00      	nop
 80166a6:	e000      	b.n	80166aa <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80166a8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	8b5b      	ldrh	r3, [r3, #26]
 80166ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80166b2:	b29a      	uxth	r2, r3
 80166b4:	687b      	ldr	r3, [r7, #4]
 80166b6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80166b8:	2300      	movs	r3, #0
}
 80166ba:	4618      	mov	r0, r3
 80166bc:	3728      	adds	r7, #40	@ 0x28
 80166be:	46bd      	mov	sp, r7
 80166c0:	bdb0      	pop	{r4, r5, r7, pc}
 80166c2:	bf00      	nop

080166c4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80166c4:	b580      	push	{r7, lr}
 80166c6:	b082      	sub	sp, #8
 80166c8:	af00      	add	r7, sp, #0
 80166ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80166cc:	687b      	ldr	r3, [r7, #4]
 80166ce:	2b00      	cmp	r3, #0
 80166d0:	d106      	bne.n	80166e0 <tcp_output_segment_busy+0x1c>
 80166d2:	4b09      	ldr	r3, [pc, #36]	@ (80166f8 <tcp_output_segment_busy+0x34>)
 80166d4:	f240 529a 	movw	r2, #1434	@ 0x59a
 80166d8:	4908      	ldr	r1, [pc, #32]	@ (80166fc <tcp_output_segment_busy+0x38>)
 80166da:	4809      	ldr	r0, [pc, #36]	@ (8016700 <tcp_output_segment_busy+0x3c>)
 80166dc:	f004 f8c2 	bl	801a864 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	685b      	ldr	r3, [r3, #4]
 80166e4:	7b9b      	ldrb	r3, [r3, #14]
 80166e6:	2b01      	cmp	r3, #1
 80166e8:	d001      	beq.n	80166ee <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80166ea:	2301      	movs	r3, #1
 80166ec:	e000      	b.n	80166f0 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80166ee:	2300      	movs	r3, #0
}
 80166f0:	4618      	mov	r0, r3
 80166f2:	3708      	adds	r7, #8
 80166f4:	46bd      	mov	sp, r7
 80166f6:	bd80      	pop	{r7, pc}
 80166f8:	0801d008 	.word	0x0801d008
 80166fc:	0801d5a4 	.word	0x0801d5a4
 8016700:	0801d05c 	.word	0x0801d05c

08016704 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8016704:	b5b0      	push	{r4, r5, r7, lr}
 8016706:	b08c      	sub	sp, #48	@ 0x30
 8016708:	af04      	add	r7, sp, #16
 801670a:	60f8      	str	r0, [r7, #12]
 801670c:	60b9      	str	r1, [r7, #8]
 801670e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8016710:	68fb      	ldr	r3, [r7, #12]
 8016712:	2b00      	cmp	r3, #0
 8016714:	d106      	bne.n	8016724 <tcp_output_segment+0x20>
 8016716:	4b64      	ldr	r3, [pc, #400]	@ (80168a8 <tcp_output_segment+0x1a4>)
 8016718:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 801671c:	4963      	ldr	r1, [pc, #396]	@ (80168ac <tcp_output_segment+0x1a8>)
 801671e:	4864      	ldr	r0, [pc, #400]	@ (80168b0 <tcp_output_segment+0x1ac>)
 8016720:	f004 f8a0 	bl	801a864 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8016724:	68bb      	ldr	r3, [r7, #8]
 8016726:	2b00      	cmp	r3, #0
 8016728:	d106      	bne.n	8016738 <tcp_output_segment+0x34>
 801672a:	4b5f      	ldr	r3, [pc, #380]	@ (80168a8 <tcp_output_segment+0x1a4>)
 801672c:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8016730:	4960      	ldr	r1, [pc, #384]	@ (80168b4 <tcp_output_segment+0x1b0>)
 8016732:	485f      	ldr	r0, [pc, #380]	@ (80168b0 <tcp_output_segment+0x1ac>)
 8016734:	f004 f896 	bl	801a864 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	2b00      	cmp	r3, #0
 801673c:	d106      	bne.n	801674c <tcp_output_segment+0x48>
 801673e:	4b5a      	ldr	r3, [pc, #360]	@ (80168a8 <tcp_output_segment+0x1a4>)
 8016740:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8016744:	495c      	ldr	r1, [pc, #368]	@ (80168b8 <tcp_output_segment+0x1b4>)
 8016746:	485a      	ldr	r0, [pc, #360]	@ (80168b0 <tcp_output_segment+0x1ac>)
 8016748:	f004 f88c 	bl	801a864 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801674c:	68f8      	ldr	r0, [r7, #12]
 801674e:	f7ff ffb9 	bl	80166c4 <tcp_output_segment_busy>
 8016752:	4603      	mov	r3, r0
 8016754:	2b00      	cmp	r3, #0
 8016756:	d001      	beq.n	801675c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8016758:	2300      	movs	r3, #0
 801675a:	e0a1      	b.n	80168a0 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801675c:	68bb      	ldr	r3, [r7, #8]
 801675e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016760:	68fb      	ldr	r3, [r7, #12]
 8016762:	68dc      	ldr	r4, [r3, #12]
 8016764:	4610      	mov	r0, r2
 8016766:	f7f9 fb9f 	bl	800fea8 <lwip_htonl>
 801676a:	4603      	mov	r3, r0
 801676c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801676e:	68bb      	ldr	r3, [r7, #8]
 8016770:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8016772:	68fb      	ldr	r3, [r7, #12]
 8016774:	68dc      	ldr	r4, [r3, #12]
 8016776:	4610      	mov	r0, r2
 8016778:	f7f9 fb80 	bl	800fe7c <lwip_htons>
 801677c:	4603      	mov	r3, r0
 801677e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8016780:	68bb      	ldr	r3, [r7, #8]
 8016782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016784:	68ba      	ldr	r2, [r7, #8]
 8016786:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8016788:	441a      	add	r2, r3
 801678a:	68bb      	ldr	r3, [r7, #8]
 801678c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801678e:	68fb      	ldr	r3, [r7, #12]
 8016790:	68db      	ldr	r3, [r3, #12]
 8016792:	3314      	adds	r3, #20
 8016794:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8016796:	68fb      	ldr	r3, [r7, #12]
 8016798:	7a9b      	ldrb	r3, [r3, #10]
 801679a:	f003 0301 	and.w	r3, r3, #1
 801679e:	2b00      	cmp	r3, #0
 80167a0:	d015      	beq.n	80167ce <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80167a2:	68bb      	ldr	r3, [r7, #8]
 80167a4:	3304      	adds	r3, #4
 80167a6:	461a      	mov	r2, r3
 80167a8:	6879      	ldr	r1, [r7, #4]
 80167aa:	f240 50b4 	movw	r0, #1460	@ 0x5b4
 80167ae:	f7fc fe8f 	bl	80134d0 <tcp_eff_send_mss_netif>
 80167b2:	4603      	mov	r3, r0
 80167b4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80167b6:	8b7b      	ldrh	r3, [r7, #26]
 80167b8:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 80167bc:	4618      	mov	r0, r3
 80167be:	f7f9 fb73 	bl	800fea8 <lwip_htonl>
 80167c2:	4602      	mov	r2, r0
 80167c4:	69fb      	ldr	r3, [r7, #28]
 80167c6:	601a      	str	r2, [r3, #0]
    opts += 1;
 80167c8:	69fb      	ldr	r3, [r7, #28]
 80167ca:	3304      	adds	r3, #4
 80167cc:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80167ce:	68bb      	ldr	r3, [r7, #8]
 80167d0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80167d4:	2b00      	cmp	r3, #0
 80167d6:	da02      	bge.n	80167de <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80167d8:	68bb      	ldr	r3, [r7, #8]
 80167da:	2200      	movs	r2, #0
 80167dc:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 80167de:	68bb      	ldr	r3, [r7, #8]
 80167e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80167e2:	2b00      	cmp	r3, #0
 80167e4:	d10c      	bne.n	8016800 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80167e6:	4b35      	ldr	r3, [pc, #212]	@ (80168bc <tcp_output_segment+0x1b8>)
 80167e8:	681a      	ldr	r2, [r3, #0]
 80167ea:	68bb      	ldr	r3, [r7, #8]
 80167ec:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80167ee:	68fb      	ldr	r3, [r7, #12]
 80167f0:	68db      	ldr	r3, [r3, #12]
 80167f2:	685b      	ldr	r3, [r3, #4]
 80167f4:	4618      	mov	r0, r3
 80167f6:	f7f9 fb57 	bl	800fea8 <lwip_htonl>
 80167fa:	4602      	mov	r2, r0
 80167fc:	68bb      	ldr	r3, [r7, #8]
 80167fe:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8016800:	68fb      	ldr	r3, [r7, #12]
 8016802:	68da      	ldr	r2, [r3, #12]
 8016804:	68fb      	ldr	r3, [r7, #12]
 8016806:	685b      	ldr	r3, [r3, #4]
 8016808:	685b      	ldr	r3, [r3, #4]
 801680a:	1ad3      	subs	r3, r2, r3
 801680c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801680e:	68fb      	ldr	r3, [r7, #12]
 8016810:	685b      	ldr	r3, [r3, #4]
 8016812:	8959      	ldrh	r1, [r3, #10]
 8016814:	68fb      	ldr	r3, [r7, #12]
 8016816:	685b      	ldr	r3, [r3, #4]
 8016818:	8b3a      	ldrh	r2, [r7, #24]
 801681a:	1a8a      	subs	r2, r1, r2
 801681c:	b292      	uxth	r2, r2
 801681e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8016820:	68fb      	ldr	r3, [r7, #12]
 8016822:	685b      	ldr	r3, [r3, #4]
 8016824:	8919      	ldrh	r1, [r3, #8]
 8016826:	68fb      	ldr	r3, [r7, #12]
 8016828:	685b      	ldr	r3, [r3, #4]
 801682a:	8b3a      	ldrh	r2, [r7, #24]
 801682c:	1a8a      	subs	r2, r1, r2
 801682e:	b292      	uxth	r2, r2
 8016830:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8016832:	68fb      	ldr	r3, [r7, #12]
 8016834:	685b      	ldr	r3, [r3, #4]
 8016836:	68fa      	ldr	r2, [r7, #12]
 8016838:	68d2      	ldr	r2, [r2, #12]
 801683a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801683c:	68fb      	ldr	r3, [r7, #12]
 801683e:	68db      	ldr	r3, [r3, #12]
 8016840:	2200      	movs	r2, #0
 8016842:	741a      	strb	r2, [r3, #16]
 8016844:	2200      	movs	r2, #0
 8016846:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8016848:	68fb      	ldr	r3, [r7, #12]
 801684a:	68da      	ldr	r2, [r3, #12]
 801684c:	68fb      	ldr	r3, [r7, #12]
 801684e:	7a9b      	ldrb	r3, [r3, #10]
 8016850:	f003 0301 	and.w	r3, r3, #1
 8016854:	2b00      	cmp	r3, #0
 8016856:	d001      	beq.n	801685c <tcp_output_segment+0x158>
 8016858:	2318      	movs	r3, #24
 801685a:	e000      	b.n	801685e <tcp_output_segment+0x15a>
 801685c:	2314      	movs	r3, #20
 801685e:	4413      	add	r3, r2
 8016860:	69fa      	ldr	r2, [r7, #28]
 8016862:	429a      	cmp	r2, r3
 8016864:	d006      	beq.n	8016874 <tcp_output_segment+0x170>
 8016866:	4b10      	ldr	r3, [pc, #64]	@ (80168a8 <tcp_output_segment+0x1a4>)
 8016868:	f240 621c 	movw	r2, #1564	@ 0x61c
 801686c:	4914      	ldr	r1, [pc, #80]	@ (80168c0 <tcp_output_segment+0x1bc>)
 801686e:	4810      	ldr	r0, [pc, #64]	@ (80168b0 <tcp_output_segment+0x1ac>)
 8016870:	f003 fff8 	bl	801a864 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8016874:	68fb      	ldr	r3, [r7, #12]
 8016876:	6858      	ldr	r0, [r3, #4]
 8016878:	68b9      	ldr	r1, [r7, #8]
 801687a:	68bb      	ldr	r3, [r7, #8]
 801687c:	1d1c      	adds	r4, r3, #4
 801687e:	68bb      	ldr	r3, [r7, #8]
 8016880:	7add      	ldrb	r5, [r3, #11]
 8016882:	68bb      	ldr	r3, [r7, #8]
 8016884:	7a9b      	ldrb	r3, [r3, #10]
 8016886:	687a      	ldr	r2, [r7, #4]
 8016888:	9202      	str	r2, [sp, #8]
 801688a:	2206      	movs	r2, #6
 801688c:	9201      	str	r2, [sp, #4]
 801688e:	9300      	str	r3, [sp, #0]
 8016890:	462b      	mov	r3, r5
 8016892:	4622      	mov	r2, r4
 8016894:	f002 fdc6 	bl	8019424 <ip4_output_if>
 8016898:	4603      	mov	r3, r0
 801689a:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801689c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80168a0:	4618      	mov	r0, r3
 80168a2:	3720      	adds	r7, #32
 80168a4:	46bd      	mov	sp, r7
 80168a6:	bdb0      	pop	{r4, r5, r7, pc}
 80168a8:	0801d008 	.word	0x0801d008
 80168ac:	0801d5cc 	.word	0x0801d5cc
 80168b0:	0801d05c 	.word	0x0801d05c
 80168b4:	0801d5ec 	.word	0x0801d5ec
 80168b8:	0801d60c 	.word	0x0801d60c
 80168bc:	24014b7c 	.word	0x24014b7c
 80168c0:	0801d630 	.word	0x0801d630

080168c4 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80168c4:	b5b0      	push	{r4, r5, r7, lr}
 80168c6:	b084      	sub	sp, #16
 80168c8:	af00      	add	r7, sp, #0
 80168ca:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80168cc:	687b      	ldr	r3, [r7, #4]
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	d106      	bne.n	80168e0 <tcp_rexmit_rto_prepare+0x1c>
 80168d2:	4b31      	ldr	r3, [pc, #196]	@ (8016998 <tcp_rexmit_rto_prepare+0xd4>)
 80168d4:	f240 6263 	movw	r2, #1635	@ 0x663
 80168d8:	4930      	ldr	r1, [pc, #192]	@ (801699c <tcp_rexmit_rto_prepare+0xd8>)
 80168da:	4831      	ldr	r0, [pc, #196]	@ (80169a0 <tcp_rexmit_rto_prepare+0xdc>)
 80168dc:	f003 ffc2 	bl	801a864 <iprintf>

  if (pcb->unacked == NULL) {
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	d102      	bne.n	80168ee <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80168e8:	f06f 0305 	mvn.w	r3, #5
 80168ec:	e050      	b.n	8016990 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80168ee:	687b      	ldr	r3, [r7, #4]
 80168f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80168f2:	60fb      	str	r3, [r7, #12]
 80168f4:	e00b      	b.n	801690e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80168f6:	68f8      	ldr	r0, [r7, #12]
 80168f8:	f7ff fee4 	bl	80166c4 <tcp_output_segment_busy>
 80168fc:	4603      	mov	r3, r0
 80168fe:	2b00      	cmp	r3, #0
 8016900:	d002      	beq.n	8016908 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8016902:	f06f 0305 	mvn.w	r3, #5
 8016906:	e043      	b.n	8016990 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8016908:	68fb      	ldr	r3, [r7, #12]
 801690a:	681b      	ldr	r3, [r3, #0]
 801690c:	60fb      	str	r3, [r7, #12]
 801690e:	68fb      	ldr	r3, [r7, #12]
 8016910:	681b      	ldr	r3, [r3, #0]
 8016912:	2b00      	cmp	r3, #0
 8016914:	d1ef      	bne.n	80168f6 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8016916:	68f8      	ldr	r0, [r7, #12]
 8016918:	f7ff fed4 	bl	80166c4 <tcp_output_segment_busy>
 801691c:	4603      	mov	r3, r0
 801691e:	2b00      	cmp	r3, #0
 8016920:	d002      	beq.n	8016928 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8016922:	f06f 0305 	mvn.w	r3, #5
 8016926:	e033      	b.n	8016990 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8016928:	687b      	ldr	r3, [r7, #4]
 801692a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801692c:	68fb      	ldr	r3, [r7, #12]
 801692e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8016934:	687b      	ldr	r3, [r7, #4]
 8016936:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8016938:	687b      	ldr	r3, [r7, #4]
 801693a:	2200      	movs	r2, #0
 801693c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	8b5b      	ldrh	r3, [r3, #26]
 8016942:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8016946:	b29a      	uxth	r2, r3
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801694c:	68fb      	ldr	r3, [r7, #12]
 801694e:	68db      	ldr	r3, [r3, #12]
 8016950:	685b      	ldr	r3, [r3, #4]
 8016952:	4618      	mov	r0, r3
 8016954:	f7f9 faa8 	bl	800fea8 <lwip_htonl>
 8016958:	4604      	mov	r4, r0
 801695a:	68fb      	ldr	r3, [r7, #12]
 801695c:	891b      	ldrh	r3, [r3, #8]
 801695e:	461d      	mov	r5, r3
 8016960:	68fb      	ldr	r3, [r7, #12]
 8016962:	68db      	ldr	r3, [r3, #12]
 8016964:	899b      	ldrh	r3, [r3, #12]
 8016966:	b29b      	uxth	r3, r3
 8016968:	4618      	mov	r0, r3
 801696a:	f7f9 fa87 	bl	800fe7c <lwip_htons>
 801696e:	4603      	mov	r3, r0
 8016970:	b2db      	uxtb	r3, r3
 8016972:	f003 0303 	and.w	r3, r3, #3
 8016976:	2b00      	cmp	r3, #0
 8016978:	d001      	beq.n	801697e <tcp_rexmit_rto_prepare+0xba>
 801697a:	2301      	movs	r3, #1
 801697c:	e000      	b.n	8016980 <tcp_rexmit_rto_prepare+0xbc>
 801697e:	2300      	movs	r3, #0
 8016980:	442b      	add	r3, r5
 8016982:	18e2      	adds	r2, r4, r3
 8016984:	687b      	ldr	r3, [r7, #4]
 8016986:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8016988:	687b      	ldr	r3, [r7, #4]
 801698a:	2200      	movs	r2, #0
 801698c:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801698e:	2300      	movs	r3, #0
}
 8016990:	4618      	mov	r0, r3
 8016992:	3710      	adds	r7, #16
 8016994:	46bd      	mov	sp, r7
 8016996:	bdb0      	pop	{r4, r5, r7, pc}
 8016998:	0801d008 	.word	0x0801d008
 801699c:	0801d644 	.word	0x0801d644
 80169a0:	0801d05c 	.word	0x0801d05c

080169a4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80169a4:	b580      	push	{r7, lr}
 80169a6:	b082      	sub	sp, #8
 80169a8:	af00      	add	r7, sp, #0
 80169aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	2b00      	cmp	r3, #0
 80169b0:	d106      	bne.n	80169c0 <tcp_rexmit_rto_commit+0x1c>
 80169b2:	4b0d      	ldr	r3, [pc, #52]	@ (80169e8 <tcp_rexmit_rto_commit+0x44>)
 80169b4:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80169b8:	490c      	ldr	r1, [pc, #48]	@ (80169ec <tcp_rexmit_rto_commit+0x48>)
 80169ba:	480d      	ldr	r0, [pc, #52]	@ (80169f0 <tcp_rexmit_rto_commit+0x4c>)
 80169bc:	f003 ff52 	bl	801a864 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80169c0:	687b      	ldr	r3, [r7, #4]
 80169c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80169c6:	2bff      	cmp	r3, #255	@ 0xff
 80169c8:	d007      	beq.n	80169da <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80169ca:	687b      	ldr	r3, [r7, #4]
 80169cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80169d0:	3301      	adds	r3, #1
 80169d2:	b2da      	uxtb	r2, r3
 80169d4:	687b      	ldr	r3, [r7, #4]
 80169d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80169da:	6878      	ldr	r0, [r7, #4]
 80169dc:	f7ff fc7e 	bl	80162dc <tcp_output>
}
 80169e0:	bf00      	nop
 80169e2:	3708      	adds	r7, #8
 80169e4:	46bd      	mov	sp, r7
 80169e6:	bd80      	pop	{r7, pc}
 80169e8:	0801d008 	.word	0x0801d008
 80169ec:	0801d668 	.word	0x0801d668
 80169f0:	0801d05c 	.word	0x0801d05c

080169f4 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80169f4:	b580      	push	{r7, lr}
 80169f6:	b082      	sub	sp, #8
 80169f8:	af00      	add	r7, sp, #0
 80169fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80169fc:	687b      	ldr	r3, [r7, #4]
 80169fe:	2b00      	cmp	r3, #0
 8016a00:	d106      	bne.n	8016a10 <tcp_rexmit_rto+0x1c>
 8016a02:	4b0a      	ldr	r3, [pc, #40]	@ (8016a2c <tcp_rexmit_rto+0x38>)
 8016a04:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8016a08:	4909      	ldr	r1, [pc, #36]	@ (8016a30 <tcp_rexmit_rto+0x3c>)
 8016a0a:	480a      	ldr	r0, [pc, #40]	@ (8016a34 <tcp_rexmit_rto+0x40>)
 8016a0c:	f003 ff2a 	bl	801a864 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8016a10:	6878      	ldr	r0, [r7, #4]
 8016a12:	f7ff ff57 	bl	80168c4 <tcp_rexmit_rto_prepare>
 8016a16:	4603      	mov	r3, r0
 8016a18:	2b00      	cmp	r3, #0
 8016a1a:	d102      	bne.n	8016a22 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8016a1c:	6878      	ldr	r0, [r7, #4]
 8016a1e:	f7ff ffc1 	bl	80169a4 <tcp_rexmit_rto_commit>
  }
}
 8016a22:	bf00      	nop
 8016a24:	3708      	adds	r7, #8
 8016a26:	46bd      	mov	sp, r7
 8016a28:	bd80      	pop	{r7, pc}
 8016a2a:	bf00      	nop
 8016a2c:	0801d008 	.word	0x0801d008
 8016a30:	0801d68c 	.word	0x0801d68c
 8016a34:	0801d05c 	.word	0x0801d05c

08016a38 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8016a38:	b590      	push	{r4, r7, lr}
 8016a3a:	b085      	sub	sp, #20
 8016a3c:	af00      	add	r7, sp, #0
 8016a3e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8016a40:	687b      	ldr	r3, [r7, #4]
 8016a42:	2b00      	cmp	r3, #0
 8016a44:	d106      	bne.n	8016a54 <tcp_rexmit+0x1c>
 8016a46:	4b2f      	ldr	r3, [pc, #188]	@ (8016b04 <tcp_rexmit+0xcc>)
 8016a48:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8016a4c:	492e      	ldr	r1, [pc, #184]	@ (8016b08 <tcp_rexmit+0xd0>)
 8016a4e:	482f      	ldr	r0, [pc, #188]	@ (8016b0c <tcp_rexmit+0xd4>)
 8016a50:	f003 ff08 	bl	801a864 <iprintf>

  if (pcb->unacked == NULL) {
 8016a54:	687b      	ldr	r3, [r7, #4]
 8016a56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	d102      	bne.n	8016a62 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8016a5c:	f06f 0305 	mvn.w	r3, #5
 8016a60:	e04c      	b.n	8016afc <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016a66:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8016a68:	68b8      	ldr	r0, [r7, #8]
 8016a6a:	f7ff fe2b 	bl	80166c4 <tcp_output_segment_busy>
 8016a6e:	4603      	mov	r3, r0
 8016a70:	2b00      	cmp	r3, #0
 8016a72:	d002      	beq.n	8016a7a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8016a74:	f06f 0305 	mvn.w	r3, #5
 8016a78:	e040      	b.n	8016afc <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8016a7a:	68bb      	ldr	r3, [r7, #8]
 8016a7c:	681a      	ldr	r2, [r3, #0]
 8016a7e:	687b      	ldr	r3, [r7, #4]
 8016a80:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8016a82:	687b      	ldr	r3, [r7, #4]
 8016a84:	336c      	adds	r3, #108	@ 0x6c
 8016a86:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016a88:	e002      	b.n	8016a90 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8016a8a:	68fb      	ldr	r3, [r7, #12]
 8016a8c:	681b      	ldr	r3, [r3, #0]
 8016a8e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016a90:	68fb      	ldr	r3, [r7, #12]
 8016a92:	681b      	ldr	r3, [r3, #0]
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d011      	beq.n	8016abc <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016a98:	68fb      	ldr	r3, [r7, #12]
 8016a9a:	681b      	ldr	r3, [r3, #0]
 8016a9c:	68db      	ldr	r3, [r3, #12]
 8016a9e:	685b      	ldr	r3, [r3, #4]
 8016aa0:	4618      	mov	r0, r3
 8016aa2:	f7f9 fa01 	bl	800fea8 <lwip_htonl>
 8016aa6:	4604      	mov	r4, r0
 8016aa8:	68bb      	ldr	r3, [r7, #8]
 8016aaa:	68db      	ldr	r3, [r3, #12]
 8016aac:	685b      	ldr	r3, [r3, #4]
 8016aae:	4618      	mov	r0, r3
 8016ab0:	f7f9 f9fa 	bl	800fea8 <lwip_htonl>
 8016ab4:	4603      	mov	r3, r0
 8016ab6:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8016ab8:	2b00      	cmp	r3, #0
 8016aba:	dbe6      	blt.n	8016a8a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8016abc:	68fb      	ldr	r3, [r7, #12]
 8016abe:	681a      	ldr	r2, [r3, #0]
 8016ac0:	68bb      	ldr	r3, [r7, #8]
 8016ac2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8016ac4:	68fb      	ldr	r3, [r7, #12]
 8016ac6:	68ba      	ldr	r2, [r7, #8]
 8016ac8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8016aca:	68bb      	ldr	r3, [r7, #8]
 8016acc:	681b      	ldr	r3, [r3, #0]
 8016ace:	2b00      	cmp	r3, #0
 8016ad0:	d103      	bne.n	8016ada <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	2200      	movs	r2, #0
 8016ad6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8016ada:	687b      	ldr	r3, [r7, #4]
 8016adc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016ae0:	2bff      	cmp	r3, #255	@ 0xff
 8016ae2:	d007      	beq.n	8016af4 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8016ae4:	687b      	ldr	r3, [r7, #4]
 8016ae6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016aea:	3301      	adds	r3, #1
 8016aec:	b2da      	uxtb	r2, r3
 8016aee:	687b      	ldr	r3, [r7, #4]
 8016af0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	2200      	movs	r2, #0
 8016af8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8016afa:	2300      	movs	r3, #0
}
 8016afc:	4618      	mov	r0, r3
 8016afe:	3714      	adds	r7, #20
 8016b00:	46bd      	mov	sp, r7
 8016b02:	bd90      	pop	{r4, r7, pc}
 8016b04:	0801d008 	.word	0x0801d008
 8016b08:	0801d6a8 	.word	0x0801d6a8
 8016b0c:	0801d05c 	.word	0x0801d05c

08016b10 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8016b10:	b580      	push	{r7, lr}
 8016b12:	b082      	sub	sp, #8
 8016b14:	af00      	add	r7, sp, #0
 8016b16:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8016b18:	687b      	ldr	r3, [r7, #4]
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	d106      	bne.n	8016b2c <tcp_rexmit_fast+0x1c>
 8016b1e:	4b2a      	ldr	r3, [pc, #168]	@ (8016bc8 <tcp_rexmit_fast+0xb8>)
 8016b20:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8016b24:	4929      	ldr	r1, [pc, #164]	@ (8016bcc <tcp_rexmit_fast+0xbc>)
 8016b26:	482a      	ldr	r0, [pc, #168]	@ (8016bd0 <tcp_rexmit_fast+0xc0>)
 8016b28:	f003 fe9c 	bl	801a864 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8016b2c:	687b      	ldr	r3, [r7, #4]
 8016b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016b30:	2b00      	cmp	r3, #0
 8016b32:	d045      	beq.n	8016bc0 <tcp_rexmit_fast+0xb0>
 8016b34:	687b      	ldr	r3, [r7, #4]
 8016b36:	8b5b      	ldrh	r3, [r3, #26]
 8016b38:	f003 0304 	and.w	r3, r3, #4
 8016b3c:	2b00      	cmp	r3, #0
 8016b3e:	d13f      	bne.n	8016bc0 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8016b40:	6878      	ldr	r0, [r7, #4]
 8016b42:	f7ff ff79 	bl	8016a38 <tcp_rexmit>
 8016b46:	4603      	mov	r3, r0
 8016b48:	2b00      	cmp	r3, #0
 8016b4a:	d139      	bne.n	8016bc0 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016b52:	687b      	ldr	r3, [r7, #4]
 8016b54:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016b58:	4293      	cmp	r3, r2
 8016b5a:	bf28      	it	cs
 8016b5c:	4613      	movcs	r3, r2
 8016b5e:	b29b      	uxth	r3, r3
 8016b60:	2b00      	cmp	r3, #0
 8016b62:	da00      	bge.n	8016b66 <tcp_rexmit_fast+0x56>
 8016b64:	3301      	adds	r3, #1
 8016b66:	105b      	asrs	r3, r3, #1
 8016b68:	b29a      	uxth	r2, r3
 8016b6a:	687b      	ldr	r3, [r7, #4]
 8016b6c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8016b70:	687b      	ldr	r3, [r7, #4]
 8016b72:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8016b76:	461a      	mov	r2, r3
 8016b78:	687b      	ldr	r3, [r7, #4]
 8016b7a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016b7c:	005b      	lsls	r3, r3, #1
 8016b7e:	429a      	cmp	r2, r3
 8016b80:	d206      	bcs.n	8016b90 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8016b82:	687b      	ldr	r3, [r7, #4]
 8016b84:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016b86:	005b      	lsls	r3, r3, #1
 8016b88:	b29a      	uxth	r2, r3
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8016b90:	687b      	ldr	r3, [r7, #4]
 8016b92:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8016b96:	687b      	ldr	r3, [r7, #4]
 8016b98:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016b9a:	4619      	mov	r1, r3
 8016b9c:	0049      	lsls	r1, r1, #1
 8016b9e:	440b      	add	r3, r1
 8016ba0:	b29b      	uxth	r3, r3
 8016ba2:	4413      	add	r3, r2
 8016ba4:	b29a      	uxth	r2, r3
 8016ba6:	687b      	ldr	r3, [r7, #4]
 8016ba8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	8b5b      	ldrh	r3, [r3, #26]
 8016bb0:	f043 0304 	orr.w	r3, r3, #4
 8016bb4:	b29a      	uxth	r2, r3
 8016bb6:	687b      	ldr	r3, [r7, #4]
 8016bb8:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8016bba:	687b      	ldr	r3, [r7, #4]
 8016bbc:	2200      	movs	r2, #0
 8016bbe:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8016bc0:	bf00      	nop
 8016bc2:	3708      	adds	r7, #8
 8016bc4:	46bd      	mov	sp, r7
 8016bc6:	bd80      	pop	{r7, pc}
 8016bc8:	0801d008 	.word	0x0801d008
 8016bcc:	0801d6c0 	.word	0x0801d6c0
 8016bd0:	0801d05c 	.word	0x0801d05c

08016bd4 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8016bd4:	b580      	push	{r7, lr}
 8016bd6:	b086      	sub	sp, #24
 8016bd8:	af00      	add	r7, sp, #0
 8016bda:	60f8      	str	r0, [r7, #12]
 8016bdc:	607b      	str	r3, [r7, #4]
 8016bde:	460b      	mov	r3, r1
 8016be0:	817b      	strh	r3, [r7, #10]
 8016be2:	4613      	mov	r3, r2
 8016be4:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8016be6:	897a      	ldrh	r2, [r7, #10]
 8016be8:	893b      	ldrh	r3, [r7, #8]
 8016bea:	4413      	add	r3, r2
 8016bec:	b29b      	uxth	r3, r3
 8016bee:	3314      	adds	r3, #20
 8016bf0:	b29b      	uxth	r3, r3
 8016bf2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8016bf6:	4619      	mov	r1, r3
 8016bf8:	2022      	movs	r0, #34	@ 0x22
 8016bfa:	f7fa fb09 	bl	8011210 <pbuf_alloc>
 8016bfe:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8016c00:	697b      	ldr	r3, [r7, #20]
 8016c02:	2b00      	cmp	r3, #0
 8016c04:	d04d      	beq.n	8016ca2 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8016c06:	897b      	ldrh	r3, [r7, #10]
 8016c08:	3313      	adds	r3, #19
 8016c0a:	697a      	ldr	r2, [r7, #20]
 8016c0c:	8952      	ldrh	r2, [r2, #10]
 8016c0e:	4293      	cmp	r3, r2
 8016c10:	db06      	blt.n	8016c20 <tcp_output_alloc_header_common+0x4c>
 8016c12:	4b26      	ldr	r3, [pc, #152]	@ (8016cac <tcp_output_alloc_header_common+0xd8>)
 8016c14:	f240 7223 	movw	r2, #1827	@ 0x723
 8016c18:	4925      	ldr	r1, [pc, #148]	@ (8016cb0 <tcp_output_alloc_header_common+0xdc>)
 8016c1a:	4826      	ldr	r0, [pc, #152]	@ (8016cb4 <tcp_output_alloc_header_common+0xe0>)
 8016c1c:	f003 fe22 	bl	801a864 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8016c20:	697b      	ldr	r3, [r7, #20]
 8016c22:	685b      	ldr	r3, [r3, #4]
 8016c24:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8016c26:	8c3b      	ldrh	r3, [r7, #32]
 8016c28:	4618      	mov	r0, r3
 8016c2a:	f7f9 f927 	bl	800fe7c <lwip_htons>
 8016c2e:	4603      	mov	r3, r0
 8016c30:	461a      	mov	r2, r3
 8016c32:	693b      	ldr	r3, [r7, #16]
 8016c34:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8016c36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016c38:	4618      	mov	r0, r3
 8016c3a:	f7f9 f91f 	bl	800fe7c <lwip_htons>
 8016c3e:	4603      	mov	r3, r0
 8016c40:	461a      	mov	r2, r3
 8016c42:	693b      	ldr	r3, [r7, #16]
 8016c44:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8016c46:	693b      	ldr	r3, [r7, #16]
 8016c48:	687a      	ldr	r2, [r7, #4]
 8016c4a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8016c4c:	68f8      	ldr	r0, [r7, #12]
 8016c4e:	f7f9 f92b 	bl	800fea8 <lwip_htonl>
 8016c52:	4602      	mov	r2, r0
 8016c54:	693b      	ldr	r3, [r7, #16]
 8016c56:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8016c58:	897b      	ldrh	r3, [r7, #10]
 8016c5a:	089b      	lsrs	r3, r3, #2
 8016c5c:	b29b      	uxth	r3, r3
 8016c5e:	3305      	adds	r3, #5
 8016c60:	b29b      	uxth	r3, r3
 8016c62:	031b      	lsls	r3, r3, #12
 8016c64:	b29a      	uxth	r2, r3
 8016c66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8016c6a:	b29b      	uxth	r3, r3
 8016c6c:	4313      	orrs	r3, r2
 8016c6e:	b29b      	uxth	r3, r3
 8016c70:	4618      	mov	r0, r3
 8016c72:	f7f9 f903 	bl	800fe7c <lwip_htons>
 8016c76:	4603      	mov	r3, r0
 8016c78:	461a      	mov	r2, r3
 8016c7a:	693b      	ldr	r3, [r7, #16]
 8016c7c:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8016c7e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8016c80:	4618      	mov	r0, r3
 8016c82:	f7f9 f8fb 	bl	800fe7c <lwip_htons>
 8016c86:	4603      	mov	r3, r0
 8016c88:	461a      	mov	r2, r3
 8016c8a:	693b      	ldr	r3, [r7, #16]
 8016c8c:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8016c8e:	693b      	ldr	r3, [r7, #16]
 8016c90:	2200      	movs	r2, #0
 8016c92:	741a      	strb	r2, [r3, #16]
 8016c94:	2200      	movs	r2, #0
 8016c96:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8016c98:	693b      	ldr	r3, [r7, #16]
 8016c9a:	2200      	movs	r2, #0
 8016c9c:	749a      	strb	r2, [r3, #18]
 8016c9e:	2200      	movs	r2, #0
 8016ca0:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8016ca2:	697b      	ldr	r3, [r7, #20]
}
 8016ca4:	4618      	mov	r0, r3
 8016ca6:	3718      	adds	r7, #24
 8016ca8:	46bd      	mov	sp, r7
 8016caa:	bd80      	pop	{r7, pc}
 8016cac:	0801d008 	.word	0x0801d008
 8016cb0:	0801d6e0 	.word	0x0801d6e0
 8016cb4:	0801d05c 	.word	0x0801d05c

08016cb8 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8016cb8:	b5b0      	push	{r4, r5, r7, lr}
 8016cba:	b08a      	sub	sp, #40	@ 0x28
 8016cbc:	af04      	add	r7, sp, #16
 8016cbe:	60f8      	str	r0, [r7, #12]
 8016cc0:	607b      	str	r3, [r7, #4]
 8016cc2:	460b      	mov	r3, r1
 8016cc4:	817b      	strh	r3, [r7, #10]
 8016cc6:	4613      	mov	r3, r2
 8016cc8:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8016cca:	68fb      	ldr	r3, [r7, #12]
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d106      	bne.n	8016cde <tcp_output_alloc_header+0x26>
 8016cd0:	4b15      	ldr	r3, [pc, #84]	@ (8016d28 <tcp_output_alloc_header+0x70>)
 8016cd2:	f240 7242 	movw	r2, #1858	@ 0x742
 8016cd6:	4915      	ldr	r1, [pc, #84]	@ (8016d2c <tcp_output_alloc_header+0x74>)
 8016cd8:	4815      	ldr	r0, [pc, #84]	@ (8016d30 <tcp_output_alloc_header+0x78>)
 8016cda:	f003 fdc3 	bl	801a864 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8016cde:	68fb      	ldr	r3, [r7, #12]
 8016ce0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8016ce2:	68fb      	ldr	r3, [r7, #12]
 8016ce4:	8adb      	ldrh	r3, [r3, #22]
 8016ce6:	68fa      	ldr	r2, [r7, #12]
 8016ce8:	8b12      	ldrh	r2, [r2, #24]
 8016cea:	68f9      	ldr	r1, [r7, #12]
 8016cec:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8016cee:	893d      	ldrh	r5, [r7, #8]
 8016cf0:	897c      	ldrh	r4, [r7, #10]
 8016cf2:	9103      	str	r1, [sp, #12]
 8016cf4:	2110      	movs	r1, #16
 8016cf6:	9102      	str	r1, [sp, #8]
 8016cf8:	9201      	str	r2, [sp, #4]
 8016cfa:	9300      	str	r3, [sp, #0]
 8016cfc:	687b      	ldr	r3, [r7, #4]
 8016cfe:	462a      	mov	r2, r5
 8016d00:	4621      	mov	r1, r4
 8016d02:	f7ff ff67 	bl	8016bd4 <tcp_output_alloc_header_common>
 8016d06:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8016d08:	697b      	ldr	r3, [r7, #20]
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	d006      	beq.n	8016d1c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8016d0e:	68fb      	ldr	r3, [r7, #12]
 8016d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d12:	68fa      	ldr	r2, [r7, #12]
 8016d14:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8016d16:	441a      	add	r2, r3
 8016d18:	68fb      	ldr	r3, [r7, #12]
 8016d1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8016d1c:	697b      	ldr	r3, [r7, #20]
}
 8016d1e:	4618      	mov	r0, r3
 8016d20:	3718      	adds	r7, #24
 8016d22:	46bd      	mov	sp, r7
 8016d24:	bdb0      	pop	{r4, r5, r7, pc}
 8016d26:	bf00      	nop
 8016d28:	0801d008 	.word	0x0801d008
 8016d2c:	0801d710 	.word	0x0801d710
 8016d30:	0801d05c 	.word	0x0801d05c

08016d34 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8016d34:	b580      	push	{r7, lr}
 8016d36:	b088      	sub	sp, #32
 8016d38:	af00      	add	r7, sp, #0
 8016d3a:	60f8      	str	r0, [r7, #12]
 8016d3c:	60b9      	str	r1, [r7, #8]
 8016d3e:	4611      	mov	r1, r2
 8016d40:	461a      	mov	r2, r3
 8016d42:	460b      	mov	r3, r1
 8016d44:	71fb      	strb	r3, [r7, #7]
 8016d46:	4613      	mov	r3, r2
 8016d48:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8016d4a:	2300      	movs	r3, #0
 8016d4c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8016d4e:	68bb      	ldr	r3, [r7, #8]
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	d106      	bne.n	8016d62 <tcp_output_fill_options+0x2e>
 8016d54:	4b12      	ldr	r3, [pc, #72]	@ (8016da0 <tcp_output_fill_options+0x6c>)
 8016d56:	f240 7256 	movw	r2, #1878	@ 0x756
 8016d5a:	4912      	ldr	r1, [pc, #72]	@ (8016da4 <tcp_output_fill_options+0x70>)
 8016d5c:	4812      	ldr	r0, [pc, #72]	@ (8016da8 <tcp_output_fill_options+0x74>)
 8016d5e:	f003 fd81 	bl	801a864 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8016d62:	68bb      	ldr	r3, [r7, #8]
 8016d64:	685b      	ldr	r3, [r3, #4]
 8016d66:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8016d68:	69bb      	ldr	r3, [r7, #24]
 8016d6a:	3314      	adds	r3, #20
 8016d6c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8016d6e:	8bfb      	ldrh	r3, [r7, #30]
 8016d70:	009b      	lsls	r3, r3, #2
 8016d72:	461a      	mov	r2, r3
 8016d74:	79fb      	ldrb	r3, [r7, #7]
 8016d76:	009b      	lsls	r3, r3, #2
 8016d78:	f003 0304 	and.w	r3, r3, #4
 8016d7c:	4413      	add	r3, r2
 8016d7e:	3314      	adds	r3, #20
 8016d80:	69ba      	ldr	r2, [r7, #24]
 8016d82:	4413      	add	r3, r2
 8016d84:	697a      	ldr	r2, [r7, #20]
 8016d86:	429a      	cmp	r2, r3
 8016d88:	d006      	beq.n	8016d98 <tcp_output_fill_options+0x64>
 8016d8a:	4b05      	ldr	r3, [pc, #20]	@ (8016da0 <tcp_output_fill_options+0x6c>)
 8016d8c:	f240 7275 	movw	r2, #1909	@ 0x775
 8016d90:	4906      	ldr	r1, [pc, #24]	@ (8016dac <tcp_output_fill_options+0x78>)
 8016d92:	4805      	ldr	r0, [pc, #20]	@ (8016da8 <tcp_output_fill_options+0x74>)
 8016d94:	f003 fd66 	bl	801a864 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8016d98:	bf00      	nop
 8016d9a:	3720      	adds	r7, #32
 8016d9c:	46bd      	mov	sp, r7
 8016d9e:	bd80      	pop	{r7, pc}
 8016da0:	0801d008 	.word	0x0801d008
 8016da4:	0801d738 	.word	0x0801d738
 8016da8:	0801d05c 	.word	0x0801d05c
 8016dac:	0801d630 	.word	0x0801d630

08016db0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8016db0:	b580      	push	{r7, lr}
 8016db2:	b08a      	sub	sp, #40	@ 0x28
 8016db4:	af04      	add	r7, sp, #16
 8016db6:	60f8      	str	r0, [r7, #12]
 8016db8:	60b9      	str	r1, [r7, #8]
 8016dba:	607a      	str	r2, [r7, #4]
 8016dbc:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8016dbe:	68bb      	ldr	r3, [r7, #8]
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	d106      	bne.n	8016dd2 <tcp_output_control_segment+0x22>
 8016dc4:	4b1c      	ldr	r3, [pc, #112]	@ (8016e38 <tcp_output_control_segment+0x88>)
 8016dc6:	f240 7287 	movw	r2, #1927	@ 0x787
 8016dca:	491c      	ldr	r1, [pc, #112]	@ (8016e3c <tcp_output_control_segment+0x8c>)
 8016dcc:	481c      	ldr	r0, [pc, #112]	@ (8016e40 <tcp_output_control_segment+0x90>)
 8016dce:	f003 fd49 	bl	801a864 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8016dd2:	683a      	ldr	r2, [r7, #0]
 8016dd4:	6879      	ldr	r1, [r7, #4]
 8016dd6:	68f8      	ldr	r0, [r7, #12]
 8016dd8:	f7fe ff42 	bl	8015c60 <tcp_route>
 8016ddc:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8016dde:	693b      	ldr	r3, [r7, #16]
 8016de0:	2b00      	cmp	r3, #0
 8016de2:	d102      	bne.n	8016dea <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8016de4:	23fc      	movs	r3, #252	@ 0xfc
 8016de6:	75fb      	strb	r3, [r7, #23]
 8016de8:	e01c      	b.n	8016e24 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8016dea:	68fb      	ldr	r3, [r7, #12]
 8016dec:	2b00      	cmp	r3, #0
 8016dee:	d006      	beq.n	8016dfe <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8016df0:	68fb      	ldr	r3, [r7, #12]
 8016df2:	7adb      	ldrb	r3, [r3, #11]
 8016df4:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8016df6:	68fb      	ldr	r3, [r7, #12]
 8016df8:	7a9b      	ldrb	r3, [r3, #10]
 8016dfa:	757b      	strb	r3, [r7, #21]
 8016dfc:	e003      	b.n	8016e06 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8016dfe:	23ff      	movs	r3, #255	@ 0xff
 8016e00:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8016e02:	2300      	movs	r3, #0
 8016e04:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8016e06:	7dba      	ldrb	r2, [r7, #22]
 8016e08:	693b      	ldr	r3, [r7, #16]
 8016e0a:	9302      	str	r3, [sp, #8]
 8016e0c:	2306      	movs	r3, #6
 8016e0e:	9301      	str	r3, [sp, #4]
 8016e10:	7d7b      	ldrb	r3, [r7, #21]
 8016e12:	9300      	str	r3, [sp, #0]
 8016e14:	4613      	mov	r3, r2
 8016e16:	683a      	ldr	r2, [r7, #0]
 8016e18:	6879      	ldr	r1, [r7, #4]
 8016e1a:	68b8      	ldr	r0, [r7, #8]
 8016e1c:	f002 fb02 	bl	8019424 <ip4_output_if>
 8016e20:	4603      	mov	r3, r0
 8016e22:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8016e24:	68b8      	ldr	r0, [r7, #8]
 8016e26:	f7fa fcdb 	bl	80117e0 <pbuf_free>
  return err;
 8016e2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016e2e:	4618      	mov	r0, r3
 8016e30:	3718      	adds	r7, #24
 8016e32:	46bd      	mov	sp, r7
 8016e34:	bd80      	pop	{r7, pc}
 8016e36:	bf00      	nop
 8016e38:	0801d008 	.word	0x0801d008
 8016e3c:	0801d760 	.word	0x0801d760
 8016e40:	0801d05c 	.word	0x0801d05c

08016e44 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8016e44:	b590      	push	{r4, r7, lr}
 8016e46:	b08b      	sub	sp, #44	@ 0x2c
 8016e48:	af04      	add	r7, sp, #16
 8016e4a:	60f8      	str	r0, [r7, #12]
 8016e4c:	60b9      	str	r1, [r7, #8]
 8016e4e:	607a      	str	r2, [r7, #4]
 8016e50:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8016e52:	683b      	ldr	r3, [r7, #0]
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	d106      	bne.n	8016e66 <tcp_rst+0x22>
 8016e58:	4b1f      	ldr	r3, [pc, #124]	@ (8016ed8 <tcp_rst+0x94>)
 8016e5a:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8016e5e:	491f      	ldr	r1, [pc, #124]	@ (8016edc <tcp_rst+0x98>)
 8016e60:	481f      	ldr	r0, [pc, #124]	@ (8016ee0 <tcp_rst+0x9c>)
 8016e62:	f003 fcff 	bl	801a864 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8016e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d106      	bne.n	8016e7a <tcp_rst+0x36>
 8016e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8016ed8 <tcp_rst+0x94>)
 8016e6e:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8016e72:	491c      	ldr	r1, [pc, #112]	@ (8016ee4 <tcp_rst+0xa0>)
 8016e74:	481a      	ldr	r0, [pc, #104]	@ (8016ee0 <tcp_rst+0x9c>)
 8016e76:	f003 fcf5 	bl	801a864 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016e7a:	2300      	movs	r3, #0
 8016e7c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8016e7e:	f24d 0316 	movw	r3, #53270	@ 0xd016
 8016e82:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8016e84:	7dfb      	ldrb	r3, [r7, #23]
 8016e86:	b29c      	uxth	r4, r3
 8016e88:	68b8      	ldr	r0, [r7, #8]
 8016e8a:	f7f9 f80d 	bl	800fea8 <lwip_htonl>
 8016e8e:	4602      	mov	r2, r0
 8016e90:	8abb      	ldrh	r3, [r7, #20]
 8016e92:	9303      	str	r3, [sp, #12]
 8016e94:	2314      	movs	r3, #20
 8016e96:	9302      	str	r3, [sp, #8]
 8016e98:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8016e9a:	9301      	str	r3, [sp, #4]
 8016e9c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8016e9e:	9300      	str	r3, [sp, #0]
 8016ea0:	4613      	mov	r3, r2
 8016ea2:	2200      	movs	r2, #0
 8016ea4:	4621      	mov	r1, r4
 8016ea6:	6878      	ldr	r0, [r7, #4]
 8016ea8:	f7ff fe94 	bl	8016bd4 <tcp_output_alloc_header_common>
 8016eac:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8016eae:	693b      	ldr	r3, [r7, #16]
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d00c      	beq.n	8016ece <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016eb4:	7dfb      	ldrb	r3, [r7, #23]
 8016eb6:	2200      	movs	r2, #0
 8016eb8:	6939      	ldr	r1, [r7, #16]
 8016eba:	68f8      	ldr	r0, [r7, #12]
 8016ebc:	f7ff ff3a 	bl	8016d34 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8016ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ec2:	683a      	ldr	r2, [r7, #0]
 8016ec4:	6939      	ldr	r1, [r7, #16]
 8016ec6:	68f8      	ldr	r0, [r7, #12]
 8016ec8:	f7ff ff72 	bl	8016db0 <tcp_output_control_segment>
 8016ecc:	e000      	b.n	8016ed0 <tcp_rst+0x8c>
    return;
 8016ece:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8016ed0:	371c      	adds	r7, #28
 8016ed2:	46bd      	mov	sp, r7
 8016ed4:	bd90      	pop	{r4, r7, pc}
 8016ed6:	bf00      	nop
 8016ed8:	0801d008 	.word	0x0801d008
 8016edc:	0801d78c 	.word	0x0801d78c
 8016ee0:	0801d05c 	.word	0x0801d05c
 8016ee4:	0801d7a8 	.word	0x0801d7a8

08016ee8 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8016ee8:	b590      	push	{r4, r7, lr}
 8016eea:	b087      	sub	sp, #28
 8016eec:	af00      	add	r7, sp, #0
 8016eee:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8016ef0:	2300      	movs	r3, #0
 8016ef2:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8016ef4:	2300      	movs	r3, #0
 8016ef6:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	d106      	bne.n	8016f0c <tcp_send_empty_ack+0x24>
 8016efe:	4b28      	ldr	r3, [pc, #160]	@ (8016fa0 <tcp_send_empty_ack+0xb8>)
 8016f00:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8016f04:	4927      	ldr	r1, [pc, #156]	@ (8016fa4 <tcp_send_empty_ack+0xbc>)
 8016f06:	4828      	ldr	r0, [pc, #160]	@ (8016fa8 <tcp_send_empty_ack+0xc0>)
 8016f08:	f003 fcac 	bl	801a864 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016f0c:	7dfb      	ldrb	r3, [r7, #23]
 8016f0e:	009b      	lsls	r3, r3, #2
 8016f10:	b2db      	uxtb	r3, r3
 8016f12:	f003 0304 	and.w	r3, r3, #4
 8016f16:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016f18:	7d7b      	ldrb	r3, [r7, #21]
 8016f1a:	b29c      	uxth	r4, r3
 8016f1c:	687b      	ldr	r3, [r7, #4]
 8016f1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016f20:	4618      	mov	r0, r3
 8016f22:	f7f8 ffc1 	bl	800fea8 <lwip_htonl>
 8016f26:	4603      	mov	r3, r0
 8016f28:	2200      	movs	r2, #0
 8016f2a:	4621      	mov	r1, r4
 8016f2c:	6878      	ldr	r0, [r7, #4]
 8016f2e:	f7ff fec3 	bl	8016cb8 <tcp_output_alloc_header>
 8016f32:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016f34:	693b      	ldr	r3, [r7, #16]
 8016f36:	2b00      	cmp	r3, #0
 8016f38:	d109      	bne.n	8016f4e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016f3a:	687b      	ldr	r3, [r7, #4]
 8016f3c:	8b5b      	ldrh	r3, [r3, #26]
 8016f3e:	f043 0303 	orr.w	r3, r3, #3
 8016f42:	b29a      	uxth	r2, r3
 8016f44:	687b      	ldr	r3, [r7, #4]
 8016f46:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8016f48:	f06f 0301 	mvn.w	r3, #1
 8016f4c:	e023      	b.n	8016f96 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8016f4e:	7dbb      	ldrb	r3, [r7, #22]
 8016f50:	7dfa      	ldrb	r2, [r7, #23]
 8016f52:	6939      	ldr	r1, [r7, #16]
 8016f54:	6878      	ldr	r0, [r7, #4]
 8016f56:	f7ff feed 	bl	8016d34 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016f5a:	687a      	ldr	r2, [r7, #4]
 8016f5c:	687b      	ldr	r3, [r7, #4]
 8016f5e:	3304      	adds	r3, #4
 8016f60:	6939      	ldr	r1, [r7, #16]
 8016f62:	6878      	ldr	r0, [r7, #4]
 8016f64:	f7ff ff24 	bl	8016db0 <tcp_output_control_segment>
 8016f68:	4603      	mov	r3, r0
 8016f6a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8016f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016f70:	2b00      	cmp	r3, #0
 8016f72:	d007      	beq.n	8016f84 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016f74:	687b      	ldr	r3, [r7, #4]
 8016f76:	8b5b      	ldrh	r3, [r3, #26]
 8016f78:	f043 0303 	orr.w	r3, r3, #3
 8016f7c:	b29a      	uxth	r2, r3
 8016f7e:	687b      	ldr	r3, [r7, #4]
 8016f80:	835a      	strh	r2, [r3, #26]
 8016f82:	e006      	b.n	8016f92 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	8b5b      	ldrh	r3, [r3, #26]
 8016f88:	f023 0303 	bic.w	r3, r3, #3
 8016f8c:	b29a      	uxth	r2, r3
 8016f8e:	687b      	ldr	r3, [r7, #4]
 8016f90:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8016f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016f96:	4618      	mov	r0, r3
 8016f98:	371c      	adds	r7, #28
 8016f9a:	46bd      	mov	sp, r7
 8016f9c:	bd90      	pop	{r4, r7, pc}
 8016f9e:	bf00      	nop
 8016fa0:	0801d008 	.word	0x0801d008
 8016fa4:	0801d7c4 	.word	0x0801d7c4
 8016fa8:	0801d05c 	.word	0x0801d05c

08016fac <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8016fac:	b590      	push	{r4, r7, lr}
 8016fae:	b087      	sub	sp, #28
 8016fb0:	af00      	add	r7, sp, #0
 8016fb2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016fb4:	2300      	movs	r3, #0
 8016fb6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8016fb8:	687b      	ldr	r3, [r7, #4]
 8016fba:	2b00      	cmp	r3, #0
 8016fbc:	d106      	bne.n	8016fcc <tcp_keepalive+0x20>
 8016fbe:	4b18      	ldr	r3, [pc, #96]	@ (8017020 <tcp_keepalive+0x74>)
 8016fc0:	f640 0224 	movw	r2, #2084	@ 0x824
 8016fc4:	4917      	ldr	r1, [pc, #92]	@ (8017024 <tcp_keepalive+0x78>)
 8016fc6:	4818      	ldr	r0, [pc, #96]	@ (8017028 <tcp_keepalive+0x7c>)
 8016fc8:	f003 fc4c 	bl	801a864 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8016fcc:	7dfb      	ldrb	r3, [r7, #23]
 8016fce:	b29c      	uxth	r4, r3
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016fd4:	3b01      	subs	r3, #1
 8016fd6:	4618      	mov	r0, r3
 8016fd8:	f7f8 ff66 	bl	800fea8 <lwip_htonl>
 8016fdc:	4603      	mov	r3, r0
 8016fde:	2200      	movs	r2, #0
 8016fe0:	4621      	mov	r1, r4
 8016fe2:	6878      	ldr	r0, [r7, #4]
 8016fe4:	f7ff fe68 	bl	8016cb8 <tcp_output_alloc_header>
 8016fe8:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016fea:	693b      	ldr	r3, [r7, #16]
 8016fec:	2b00      	cmp	r3, #0
 8016fee:	d102      	bne.n	8016ff6 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8016ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8016ff4:	e010      	b.n	8017018 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016ff6:	7dfb      	ldrb	r3, [r7, #23]
 8016ff8:	2200      	movs	r2, #0
 8016ffa:	6939      	ldr	r1, [r7, #16]
 8016ffc:	6878      	ldr	r0, [r7, #4]
 8016ffe:	f7ff fe99 	bl	8016d34 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8017002:	687a      	ldr	r2, [r7, #4]
 8017004:	687b      	ldr	r3, [r7, #4]
 8017006:	3304      	adds	r3, #4
 8017008:	6939      	ldr	r1, [r7, #16]
 801700a:	6878      	ldr	r0, [r7, #4]
 801700c:	f7ff fed0 	bl	8016db0 <tcp_output_control_segment>
 8017010:	4603      	mov	r3, r0
 8017012:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8017014:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017018:	4618      	mov	r0, r3
 801701a:	371c      	adds	r7, #28
 801701c:	46bd      	mov	sp, r7
 801701e:	bd90      	pop	{r4, r7, pc}
 8017020:	0801d008 	.word	0x0801d008
 8017024:	0801d7e4 	.word	0x0801d7e4
 8017028:	0801d05c 	.word	0x0801d05c

0801702c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801702c:	b590      	push	{r4, r7, lr}
 801702e:	b08b      	sub	sp, #44	@ 0x2c
 8017030:	af00      	add	r7, sp, #0
 8017032:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017034:	2300      	movs	r3, #0
 8017036:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801703a:	687b      	ldr	r3, [r7, #4]
 801703c:	2b00      	cmp	r3, #0
 801703e:	d106      	bne.n	801704e <tcp_zero_window_probe+0x22>
 8017040:	4b4c      	ldr	r3, [pc, #304]	@ (8017174 <tcp_zero_window_probe+0x148>)
 8017042:	f640 024f 	movw	r2, #2127	@ 0x84f
 8017046:	494c      	ldr	r1, [pc, #304]	@ (8017178 <tcp_zero_window_probe+0x14c>)
 8017048:	484c      	ldr	r0, [pc, #304]	@ (801717c <tcp_zero_window_probe+0x150>)
 801704a:	f003 fc0b 	bl	801a864 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801704e:	687b      	ldr	r3, [r7, #4]
 8017050:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017052:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8017054:	6a3b      	ldr	r3, [r7, #32]
 8017056:	2b00      	cmp	r3, #0
 8017058:	d101      	bne.n	801705e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801705a:	2300      	movs	r3, #0
 801705c:	e086      	b.n	801716c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801705e:	687b      	ldr	r3, [r7, #4]
 8017060:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8017064:	2bff      	cmp	r3, #255	@ 0xff
 8017066:	d007      	beq.n	8017078 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8017068:	687b      	ldr	r3, [r7, #4]
 801706a:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801706e:	3301      	adds	r3, #1
 8017070:	b2da      	uxtb	r2, r3
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8017078:	6a3b      	ldr	r3, [r7, #32]
 801707a:	68db      	ldr	r3, [r3, #12]
 801707c:	899b      	ldrh	r3, [r3, #12]
 801707e:	b29b      	uxth	r3, r3
 8017080:	4618      	mov	r0, r3
 8017082:	f7f8 fefb 	bl	800fe7c <lwip_htons>
 8017086:	4603      	mov	r3, r0
 8017088:	b2db      	uxtb	r3, r3
 801708a:	f003 0301 	and.w	r3, r3, #1
 801708e:	2b00      	cmp	r3, #0
 8017090:	d005      	beq.n	801709e <tcp_zero_window_probe+0x72>
 8017092:	6a3b      	ldr	r3, [r7, #32]
 8017094:	891b      	ldrh	r3, [r3, #8]
 8017096:	2b00      	cmp	r3, #0
 8017098:	d101      	bne.n	801709e <tcp_zero_window_probe+0x72>
 801709a:	2301      	movs	r3, #1
 801709c:	e000      	b.n	80170a0 <tcp_zero_window_probe+0x74>
 801709e:	2300      	movs	r3, #0
 80170a0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80170a2:	7ffb      	ldrb	r3, [r7, #31]
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	bf0c      	ite	eq
 80170a8:	2301      	moveq	r3, #1
 80170aa:	2300      	movne	r3, #0
 80170ac:	b2db      	uxtb	r3, r3
 80170ae:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 80170b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80170b4:	b299      	uxth	r1, r3
 80170b6:	6a3b      	ldr	r3, [r7, #32]
 80170b8:	68db      	ldr	r3, [r3, #12]
 80170ba:	685b      	ldr	r3, [r3, #4]
 80170bc:	8bba      	ldrh	r2, [r7, #28]
 80170be:	6878      	ldr	r0, [r7, #4]
 80170c0:	f7ff fdfa 	bl	8016cb8 <tcp_output_alloc_header>
 80170c4:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 80170c6:	69bb      	ldr	r3, [r7, #24]
 80170c8:	2b00      	cmp	r3, #0
 80170ca:	d102      	bne.n	80170d2 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 80170cc:	f04f 33ff 	mov.w	r3, #4294967295
 80170d0:	e04c      	b.n	801716c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 80170d2:	69bb      	ldr	r3, [r7, #24]
 80170d4:	685b      	ldr	r3, [r3, #4]
 80170d6:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 80170d8:	7ffb      	ldrb	r3, [r7, #31]
 80170da:	2b00      	cmp	r3, #0
 80170dc:	d011      	beq.n	8017102 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 80170de:	697b      	ldr	r3, [r7, #20]
 80170e0:	899b      	ldrh	r3, [r3, #12]
 80170e2:	b29b      	uxth	r3, r3
 80170e4:	b21b      	sxth	r3, r3
 80170e6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80170ea:	b21c      	sxth	r4, r3
 80170ec:	2011      	movs	r0, #17
 80170ee:	f7f8 fec5 	bl	800fe7c <lwip_htons>
 80170f2:	4603      	mov	r3, r0
 80170f4:	b21b      	sxth	r3, r3
 80170f6:	4323      	orrs	r3, r4
 80170f8:	b21b      	sxth	r3, r3
 80170fa:	b29a      	uxth	r2, r3
 80170fc:	697b      	ldr	r3, [r7, #20]
 80170fe:	819a      	strh	r2, [r3, #12]
 8017100:	e010      	b.n	8017124 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8017102:	69bb      	ldr	r3, [r7, #24]
 8017104:	685b      	ldr	r3, [r3, #4]
 8017106:	3314      	adds	r3, #20
 8017108:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801710a:	6a3b      	ldr	r3, [r7, #32]
 801710c:	6858      	ldr	r0, [r3, #4]
 801710e:	6a3b      	ldr	r3, [r7, #32]
 8017110:	685b      	ldr	r3, [r3, #4]
 8017112:	891a      	ldrh	r2, [r3, #8]
 8017114:	6a3b      	ldr	r3, [r7, #32]
 8017116:	891b      	ldrh	r3, [r3, #8]
 8017118:	1ad3      	subs	r3, r2, r3
 801711a:	b29b      	uxth	r3, r3
 801711c:	2201      	movs	r2, #1
 801711e:	6939      	ldr	r1, [r7, #16]
 8017120:	f7fa fd64 	bl	8011bec <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8017124:	6a3b      	ldr	r3, [r7, #32]
 8017126:	68db      	ldr	r3, [r3, #12]
 8017128:	685b      	ldr	r3, [r3, #4]
 801712a:	4618      	mov	r0, r3
 801712c:	f7f8 febc 	bl	800fea8 <lwip_htonl>
 8017130:	4603      	mov	r3, r0
 8017132:	3301      	adds	r3, #1
 8017134:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8017136:	687b      	ldr	r3, [r7, #4]
 8017138:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801713a:	68fb      	ldr	r3, [r7, #12]
 801713c:	1ad3      	subs	r3, r2, r3
 801713e:	2b00      	cmp	r3, #0
 8017140:	da02      	bge.n	8017148 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8017142:	687b      	ldr	r3, [r7, #4]
 8017144:	68fa      	ldr	r2, [r7, #12]
 8017146:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017148:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801714c:	2200      	movs	r2, #0
 801714e:	69b9      	ldr	r1, [r7, #24]
 8017150:	6878      	ldr	r0, [r7, #4]
 8017152:	f7ff fdef 	bl	8016d34 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8017156:	687a      	ldr	r2, [r7, #4]
 8017158:	687b      	ldr	r3, [r7, #4]
 801715a:	3304      	adds	r3, #4
 801715c:	69b9      	ldr	r1, [r7, #24]
 801715e:	6878      	ldr	r0, [r7, #4]
 8017160:	f7ff fe26 	bl	8016db0 <tcp_output_control_segment>
 8017164:	4603      	mov	r3, r0
 8017166:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8017168:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801716c:	4618      	mov	r0, r3
 801716e:	372c      	adds	r7, #44	@ 0x2c
 8017170:	46bd      	mov	sp, r7
 8017172:	bd90      	pop	{r4, r7, pc}
 8017174:	0801d008 	.word	0x0801d008
 8017178:	0801d800 	.word	0x0801d800
 801717c:	0801d05c 	.word	0x0801d05c

08017180 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8017180:	b580      	push	{r7, lr}
 8017182:	b082      	sub	sp, #8
 8017184:	af00      	add	r7, sp, #0
 8017186:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8017188:	f7fa ff0a 	bl	8011fa0 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801718c:	4b0a      	ldr	r3, [pc, #40]	@ (80171b8 <tcpip_tcp_timer+0x38>)
 801718e:	681b      	ldr	r3, [r3, #0]
 8017190:	2b00      	cmp	r3, #0
 8017192:	d103      	bne.n	801719c <tcpip_tcp_timer+0x1c>
 8017194:	4b09      	ldr	r3, [pc, #36]	@ (80171bc <tcpip_tcp_timer+0x3c>)
 8017196:	681b      	ldr	r3, [r3, #0]
 8017198:	2b00      	cmp	r3, #0
 801719a:	d005      	beq.n	80171a8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801719c:	2200      	movs	r2, #0
 801719e:	4908      	ldr	r1, [pc, #32]	@ (80171c0 <tcpip_tcp_timer+0x40>)
 80171a0:	20fa      	movs	r0, #250	@ 0xfa
 80171a2:	f000 f8f3 	bl	801738c <sys_timeout>
 80171a6:	e003      	b.n	80171b0 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80171a8:	4b06      	ldr	r3, [pc, #24]	@ (80171c4 <tcpip_tcp_timer+0x44>)
 80171aa:	2200      	movs	r2, #0
 80171ac:	601a      	str	r2, [r3, #0]
  }
}
 80171ae:	bf00      	nop
 80171b0:	bf00      	nop
 80171b2:	3708      	adds	r7, #8
 80171b4:	46bd      	mov	sp, r7
 80171b6:	bd80      	pop	{r7, pc}
 80171b8:	24014b88 	.word	0x24014b88
 80171bc:	24014b8c 	.word	0x24014b8c
 80171c0:	08017181 	.word	0x08017181
 80171c4:	24014bd4 	.word	0x24014bd4

080171c8 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 80171c8:	b580      	push	{r7, lr}
 80171ca:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 80171cc:	4b0a      	ldr	r3, [pc, #40]	@ (80171f8 <tcp_timer_needed+0x30>)
 80171ce:	681b      	ldr	r3, [r3, #0]
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	d10f      	bne.n	80171f4 <tcp_timer_needed+0x2c>
 80171d4:	4b09      	ldr	r3, [pc, #36]	@ (80171fc <tcp_timer_needed+0x34>)
 80171d6:	681b      	ldr	r3, [r3, #0]
 80171d8:	2b00      	cmp	r3, #0
 80171da:	d103      	bne.n	80171e4 <tcp_timer_needed+0x1c>
 80171dc:	4b08      	ldr	r3, [pc, #32]	@ (8017200 <tcp_timer_needed+0x38>)
 80171de:	681b      	ldr	r3, [r3, #0]
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	d007      	beq.n	80171f4 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 80171e4:	4b04      	ldr	r3, [pc, #16]	@ (80171f8 <tcp_timer_needed+0x30>)
 80171e6:	2201      	movs	r2, #1
 80171e8:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80171ea:	2200      	movs	r2, #0
 80171ec:	4905      	ldr	r1, [pc, #20]	@ (8017204 <tcp_timer_needed+0x3c>)
 80171ee:	20fa      	movs	r0, #250	@ 0xfa
 80171f0:	f000 f8cc 	bl	801738c <sys_timeout>
  }
}
 80171f4:	bf00      	nop
 80171f6:	bd80      	pop	{r7, pc}
 80171f8:	24014bd4 	.word	0x24014bd4
 80171fc:	24014b88 	.word	0x24014b88
 8017200:	24014b8c 	.word	0x24014b8c
 8017204:	08017181 	.word	0x08017181

08017208 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8017208:	b580      	push	{r7, lr}
 801720a:	b086      	sub	sp, #24
 801720c:	af00      	add	r7, sp, #0
 801720e:	60f8      	str	r0, [r7, #12]
 8017210:	60b9      	str	r1, [r7, #8]
 8017212:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8017214:	200b      	movs	r0, #11
 8017216:	f7f9 fbc1 	bl	801099c <memp_malloc>
 801721a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801721c:	693b      	ldr	r3, [r7, #16]
 801721e:	2b00      	cmp	r3, #0
 8017220:	d109      	bne.n	8017236 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8017222:	693b      	ldr	r3, [r7, #16]
 8017224:	2b00      	cmp	r3, #0
 8017226:	d151      	bne.n	80172cc <sys_timeout_abs+0xc4>
 8017228:	4b2a      	ldr	r3, [pc, #168]	@ (80172d4 <sys_timeout_abs+0xcc>)
 801722a:	22be      	movs	r2, #190	@ 0xbe
 801722c:	492a      	ldr	r1, [pc, #168]	@ (80172d8 <sys_timeout_abs+0xd0>)
 801722e:	482b      	ldr	r0, [pc, #172]	@ (80172dc <sys_timeout_abs+0xd4>)
 8017230:	f003 fb18 	bl	801a864 <iprintf>
    return;
 8017234:	e04a      	b.n	80172cc <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8017236:	693b      	ldr	r3, [r7, #16]
 8017238:	2200      	movs	r2, #0
 801723a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801723c:	693b      	ldr	r3, [r7, #16]
 801723e:	68ba      	ldr	r2, [r7, #8]
 8017240:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8017242:	693b      	ldr	r3, [r7, #16]
 8017244:	687a      	ldr	r2, [r7, #4]
 8017246:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8017248:	693b      	ldr	r3, [r7, #16]
 801724a:	68fa      	ldr	r2, [r7, #12]
 801724c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801724e:	4b24      	ldr	r3, [pc, #144]	@ (80172e0 <sys_timeout_abs+0xd8>)
 8017250:	681b      	ldr	r3, [r3, #0]
 8017252:	2b00      	cmp	r3, #0
 8017254:	d103      	bne.n	801725e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8017256:	4a22      	ldr	r2, [pc, #136]	@ (80172e0 <sys_timeout_abs+0xd8>)
 8017258:	693b      	ldr	r3, [r7, #16]
 801725a:	6013      	str	r3, [r2, #0]
    return;
 801725c:	e037      	b.n	80172ce <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801725e:	693b      	ldr	r3, [r7, #16]
 8017260:	685a      	ldr	r2, [r3, #4]
 8017262:	4b1f      	ldr	r3, [pc, #124]	@ (80172e0 <sys_timeout_abs+0xd8>)
 8017264:	681b      	ldr	r3, [r3, #0]
 8017266:	685b      	ldr	r3, [r3, #4]
 8017268:	1ad3      	subs	r3, r2, r3
 801726a:	0fdb      	lsrs	r3, r3, #31
 801726c:	f003 0301 	and.w	r3, r3, #1
 8017270:	b2db      	uxtb	r3, r3
 8017272:	2b00      	cmp	r3, #0
 8017274:	d007      	beq.n	8017286 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8017276:	4b1a      	ldr	r3, [pc, #104]	@ (80172e0 <sys_timeout_abs+0xd8>)
 8017278:	681a      	ldr	r2, [r3, #0]
 801727a:	693b      	ldr	r3, [r7, #16]
 801727c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801727e:	4a18      	ldr	r2, [pc, #96]	@ (80172e0 <sys_timeout_abs+0xd8>)
 8017280:	693b      	ldr	r3, [r7, #16]
 8017282:	6013      	str	r3, [r2, #0]
 8017284:	e023      	b.n	80172ce <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8017286:	4b16      	ldr	r3, [pc, #88]	@ (80172e0 <sys_timeout_abs+0xd8>)
 8017288:	681b      	ldr	r3, [r3, #0]
 801728a:	617b      	str	r3, [r7, #20]
 801728c:	e01a      	b.n	80172c4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801728e:	697b      	ldr	r3, [r7, #20]
 8017290:	681b      	ldr	r3, [r3, #0]
 8017292:	2b00      	cmp	r3, #0
 8017294:	d00b      	beq.n	80172ae <sys_timeout_abs+0xa6>
 8017296:	693b      	ldr	r3, [r7, #16]
 8017298:	685a      	ldr	r2, [r3, #4]
 801729a:	697b      	ldr	r3, [r7, #20]
 801729c:	681b      	ldr	r3, [r3, #0]
 801729e:	685b      	ldr	r3, [r3, #4]
 80172a0:	1ad3      	subs	r3, r2, r3
 80172a2:	0fdb      	lsrs	r3, r3, #31
 80172a4:	f003 0301 	and.w	r3, r3, #1
 80172a8:	b2db      	uxtb	r3, r3
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	d007      	beq.n	80172be <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80172ae:	697b      	ldr	r3, [r7, #20]
 80172b0:	681a      	ldr	r2, [r3, #0]
 80172b2:	693b      	ldr	r3, [r7, #16]
 80172b4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80172b6:	697b      	ldr	r3, [r7, #20]
 80172b8:	693a      	ldr	r2, [r7, #16]
 80172ba:	601a      	str	r2, [r3, #0]
        break;
 80172bc:	e007      	b.n	80172ce <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80172be:	697b      	ldr	r3, [r7, #20]
 80172c0:	681b      	ldr	r3, [r3, #0]
 80172c2:	617b      	str	r3, [r7, #20]
 80172c4:	697b      	ldr	r3, [r7, #20]
 80172c6:	2b00      	cmp	r3, #0
 80172c8:	d1e1      	bne.n	801728e <sys_timeout_abs+0x86>
 80172ca:	e000      	b.n	80172ce <sys_timeout_abs+0xc6>
    return;
 80172cc:	bf00      	nop
      }
    }
  }
}
 80172ce:	3718      	adds	r7, #24
 80172d0:	46bd      	mov	sp, r7
 80172d2:	bd80      	pop	{r7, pc}
 80172d4:	0801d824 	.word	0x0801d824
 80172d8:	0801d858 	.word	0x0801d858
 80172dc:	0801d898 	.word	0x0801d898
 80172e0:	24014bcc 	.word	0x24014bcc

080172e4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 80172e4:	b580      	push	{r7, lr}
 80172e6:	b086      	sub	sp, #24
 80172e8:	af00      	add	r7, sp, #0
 80172ea:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 80172ec:	687b      	ldr	r3, [r7, #4]
 80172ee:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80172f0:	697b      	ldr	r3, [r7, #20]
 80172f2:	685b      	ldr	r3, [r3, #4]
 80172f4:	4798      	blx	r3

  now = sys_now();
 80172f6:	f7f4 f9f5 	bl	800b6e4 <sys_now>
 80172fa:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 80172fc:	697b      	ldr	r3, [r7, #20]
 80172fe:	681a      	ldr	r2, [r3, #0]
 8017300:	4b0f      	ldr	r3, [pc, #60]	@ (8017340 <lwip_cyclic_timer+0x5c>)
 8017302:	681b      	ldr	r3, [r3, #0]
 8017304:	4413      	add	r3, r2
 8017306:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8017308:	68fa      	ldr	r2, [r7, #12]
 801730a:	693b      	ldr	r3, [r7, #16]
 801730c:	1ad3      	subs	r3, r2, r3
 801730e:	0fdb      	lsrs	r3, r3, #31
 8017310:	f003 0301 	and.w	r3, r3, #1
 8017314:	b2db      	uxtb	r3, r3
 8017316:	2b00      	cmp	r3, #0
 8017318:	d009      	beq.n	801732e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801731a:	697b      	ldr	r3, [r7, #20]
 801731c:	681a      	ldr	r2, [r3, #0]
 801731e:	693b      	ldr	r3, [r7, #16]
 8017320:	4413      	add	r3, r2
 8017322:	687a      	ldr	r2, [r7, #4]
 8017324:	4907      	ldr	r1, [pc, #28]	@ (8017344 <lwip_cyclic_timer+0x60>)
 8017326:	4618      	mov	r0, r3
 8017328:	f7ff ff6e 	bl	8017208 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801732c:	e004      	b.n	8017338 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801732e:	687a      	ldr	r2, [r7, #4]
 8017330:	4904      	ldr	r1, [pc, #16]	@ (8017344 <lwip_cyclic_timer+0x60>)
 8017332:	68f8      	ldr	r0, [r7, #12]
 8017334:	f7ff ff68 	bl	8017208 <sys_timeout_abs>
}
 8017338:	bf00      	nop
 801733a:	3718      	adds	r7, #24
 801733c:	46bd      	mov	sp, r7
 801733e:	bd80      	pop	{r7, pc}
 8017340:	24014bd0 	.word	0x24014bd0
 8017344:	080172e5 	.word	0x080172e5

08017348 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8017348:	b580      	push	{r7, lr}
 801734a:	b082      	sub	sp, #8
 801734c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801734e:	2301      	movs	r3, #1
 8017350:	607b      	str	r3, [r7, #4]
 8017352:	e00e      	b.n	8017372 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8017354:	4a0b      	ldr	r2, [pc, #44]	@ (8017384 <sys_timeouts_init+0x3c>)
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	00db      	lsls	r3, r3, #3
 8017360:	4a08      	ldr	r2, [pc, #32]	@ (8017384 <sys_timeouts_init+0x3c>)
 8017362:	4413      	add	r3, r2
 8017364:	461a      	mov	r2, r3
 8017366:	4908      	ldr	r1, [pc, #32]	@ (8017388 <sys_timeouts_init+0x40>)
 8017368:	f000 f810 	bl	801738c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	3301      	adds	r3, #1
 8017370:	607b      	str	r3, [r7, #4]
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	2b02      	cmp	r3, #2
 8017376:	d9ed      	bls.n	8017354 <sys_timeouts_init+0xc>
  }
}
 8017378:	bf00      	nop
 801737a:	bf00      	nop
 801737c:	3708      	adds	r7, #8
 801737e:	46bd      	mov	sp, r7
 8017380:	bd80      	pop	{r7, pc}
 8017382:	bf00      	nop
 8017384:	0801e4a8 	.word	0x0801e4a8
 8017388:	080172e5 	.word	0x080172e5

0801738c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801738c:	b580      	push	{r7, lr}
 801738e:	b086      	sub	sp, #24
 8017390:	af00      	add	r7, sp, #0
 8017392:	60f8      	str	r0, [r7, #12]
 8017394:	60b9      	str	r1, [r7, #8]
 8017396:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8017398:	68fb      	ldr	r3, [r7, #12]
 801739a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801739e:	d306      	bcc.n	80173ae <sys_timeout+0x22>
 80173a0:	4b0a      	ldr	r3, [pc, #40]	@ (80173cc <sys_timeout+0x40>)
 80173a2:	f240 1229 	movw	r2, #297	@ 0x129
 80173a6:	490a      	ldr	r1, [pc, #40]	@ (80173d0 <sys_timeout+0x44>)
 80173a8:	480a      	ldr	r0, [pc, #40]	@ (80173d4 <sys_timeout+0x48>)
 80173aa:	f003 fa5b 	bl	801a864 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80173ae:	f7f4 f999 	bl	800b6e4 <sys_now>
 80173b2:	4602      	mov	r2, r0
 80173b4:	68fb      	ldr	r3, [r7, #12]
 80173b6:	4413      	add	r3, r2
 80173b8:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80173ba:	687a      	ldr	r2, [r7, #4]
 80173bc:	68b9      	ldr	r1, [r7, #8]
 80173be:	6978      	ldr	r0, [r7, #20]
 80173c0:	f7ff ff22 	bl	8017208 <sys_timeout_abs>
#endif
}
 80173c4:	bf00      	nop
 80173c6:	3718      	adds	r7, #24
 80173c8:	46bd      	mov	sp, r7
 80173ca:	bd80      	pop	{r7, pc}
 80173cc:	0801d824 	.word	0x0801d824
 80173d0:	0801d8c0 	.word	0x0801d8c0
 80173d4:	0801d898 	.word	0x0801d898

080173d8 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 80173d8:	b580      	push	{r7, lr}
 80173da:	b084      	sub	sp, #16
 80173dc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 80173de:	f7f4 f981 	bl	800b6e4 <sys_now>
 80173e2:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 80173e4:	4b17      	ldr	r3, [pc, #92]	@ (8017444 <sys_check_timeouts+0x6c>)
 80173e6:	681b      	ldr	r3, [r3, #0]
 80173e8:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 80173ea:	68bb      	ldr	r3, [r7, #8]
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	d022      	beq.n	8017436 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 80173f0:	68bb      	ldr	r3, [r7, #8]
 80173f2:	685b      	ldr	r3, [r3, #4]
 80173f4:	68fa      	ldr	r2, [r7, #12]
 80173f6:	1ad3      	subs	r3, r2, r3
 80173f8:	0fdb      	lsrs	r3, r3, #31
 80173fa:	f003 0301 	and.w	r3, r3, #1
 80173fe:	b2db      	uxtb	r3, r3
 8017400:	2b00      	cmp	r3, #0
 8017402:	d11a      	bne.n	801743a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8017404:	68bb      	ldr	r3, [r7, #8]
 8017406:	681b      	ldr	r3, [r3, #0]
 8017408:	4a0e      	ldr	r2, [pc, #56]	@ (8017444 <sys_check_timeouts+0x6c>)
 801740a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801740c:	68bb      	ldr	r3, [r7, #8]
 801740e:	689b      	ldr	r3, [r3, #8]
 8017410:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8017412:	68bb      	ldr	r3, [r7, #8]
 8017414:	68db      	ldr	r3, [r3, #12]
 8017416:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8017418:	68bb      	ldr	r3, [r7, #8]
 801741a:	685b      	ldr	r3, [r3, #4]
 801741c:	4a0a      	ldr	r2, [pc, #40]	@ (8017448 <sys_check_timeouts+0x70>)
 801741e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8017420:	68b9      	ldr	r1, [r7, #8]
 8017422:	200b      	movs	r0, #11
 8017424:	f7f9 fb30 	bl	8010a88 <memp_free>
    if (handler != NULL) {
 8017428:	687b      	ldr	r3, [r7, #4]
 801742a:	2b00      	cmp	r3, #0
 801742c:	d0da      	beq.n	80173e4 <sys_check_timeouts+0xc>
      handler(arg);
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	6838      	ldr	r0, [r7, #0]
 8017432:	4798      	blx	r3
  do {
 8017434:	e7d6      	b.n	80173e4 <sys_check_timeouts+0xc>
      return;
 8017436:	bf00      	nop
 8017438:	e000      	b.n	801743c <sys_check_timeouts+0x64>
      return;
 801743a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801743c:	3710      	adds	r7, #16
 801743e:	46bd      	mov	sp, r7
 8017440:	bd80      	pop	{r7, pc}
 8017442:	bf00      	nop
 8017444:	24014bcc 	.word	0x24014bcc
 8017448:	24014bd0 	.word	0x24014bd0

0801744c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801744c:	b580      	push	{r7, lr}
 801744e:	b082      	sub	sp, #8
 8017450:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8017452:	4b16      	ldr	r3, [pc, #88]	@ (80174ac <sys_timeouts_sleeptime+0x60>)
 8017454:	681b      	ldr	r3, [r3, #0]
 8017456:	2b00      	cmp	r3, #0
 8017458:	d102      	bne.n	8017460 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801745a:	f04f 33ff 	mov.w	r3, #4294967295
 801745e:	e020      	b.n	80174a2 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8017460:	f7f4 f940 	bl	800b6e4 <sys_now>
 8017464:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8017466:	4b11      	ldr	r3, [pc, #68]	@ (80174ac <sys_timeouts_sleeptime+0x60>)
 8017468:	681b      	ldr	r3, [r3, #0]
 801746a:	685a      	ldr	r2, [r3, #4]
 801746c:	687b      	ldr	r3, [r7, #4]
 801746e:	1ad3      	subs	r3, r2, r3
 8017470:	0fdb      	lsrs	r3, r3, #31
 8017472:	f003 0301 	and.w	r3, r3, #1
 8017476:	b2db      	uxtb	r3, r3
 8017478:	2b00      	cmp	r3, #0
 801747a:	d001      	beq.n	8017480 <sys_timeouts_sleeptime+0x34>
    return 0;
 801747c:	2300      	movs	r3, #0
 801747e:	e010      	b.n	80174a2 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8017480:	4b0a      	ldr	r3, [pc, #40]	@ (80174ac <sys_timeouts_sleeptime+0x60>)
 8017482:	681b      	ldr	r3, [r3, #0]
 8017484:	685a      	ldr	r2, [r3, #4]
 8017486:	687b      	ldr	r3, [r7, #4]
 8017488:	1ad3      	subs	r3, r2, r3
 801748a:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801748c:	683b      	ldr	r3, [r7, #0]
 801748e:	2b00      	cmp	r3, #0
 8017490:	da06      	bge.n	80174a0 <sys_timeouts_sleeptime+0x54>
 8017492:	4b07      	ldr	r3, [pc, #28]	@ (80174b0 <sys_timeouts_sleeptime+0x64>)
 8017494:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8017498:	4906      	ldr	r1, [pc, #24]	@ (80174b4 <sys_timeouts_sleeptime+0x68>)
 801749a:	4807      	ldr	r0, [pc, #28]	@ (80174b8 <sys_timeouts_sleeptime+0x6c>)
 801749c:	f003 f9e2 	bl	801a864 <iprintf>
    return ret;
 80174a0:	683b      	ldr	r3, [r7, #0]
  }
}
 80174a2:	4618      	mov	r0, r3
 80174a4:	3708      	adds	r7, #8
 80174a6:	46bd      	mov	sp, r7
 80174a8:	bd80      	pop	{r7, pc}
 80174aa:	bf00      	nop
 80174ac:	24014bcc 	.word	0x24014bcc
 80174b0:	0801d824 	.word	0x0801d824
 80174b4:	0801d8f8 	.word	0x0801d8f8
 80174b8:	0801d898 	.word	0x0801d898

080174bc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80174bc:	b580      	push	{r7, lr}
 80174be:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80174c0:	f003 f8d0 	bl	801a664 <rand>
 80174c4:	4603      	mov	r3, r0
 80174c6:	b29b      	uxth	r3, r3
 80174c8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80174cc:	b29b      	uxth	r3, r3
 80174ce:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80174d2:	b29a      	uxth	r2, r3
 80174d4:	4b01      	ldr	r3, [pc, #4]	@ (80174dc <udp_init+0x20>)
 80174d6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80174d8:	bf00      	nop
 80174da:	bd80      	pop	{r7, pc}
 80174dc:	240049c0 	.word	0x240049c0

080174e0 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 80174e0:	b480      	push	{r7}
 80174e2:	b083      	sub	sp, #12
 80174e4:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80174e6:	2300      	movs	r3, #0
 80174e8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80174ea:	4b17      	ldr	r3, [pc, #92]	@ (8017548 <udp_new_port+0x68>)
 80174ec:	881b      	ldrh	r3, [r3, #0]
 80174ee:	1c5a      	adds	r2, r3, #1
 80174f0:	b291      	uxth	r1, r2
 80174f2:	4a15      	ldr	r2, [pc, #84]	@ (8017548 <udp_new_port+0x68>)
 80174f4:	8011      	strh	r1, [r2, #0]
 80174f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80174fa:	4293      	cmp	r3, r2
 80174fc:	d103      	bne.n	8017506 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80174fe:	4b12      	ldr	r3, [pc, #72]	@ (8017548 <udp_new_port+0x68>)
 8017500:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8017504:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017506:	4b11      	ldr	r3, [pc, #68]	@ (801754c <udp_new_port+0x6c>)
 8017508:	681b      	ldr	r3, [r3, #0]
 801750a:	603b      	str	r3, [r7, #0]
 801750c:	e011      	b.n	8017532 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801750e:	683b      	ldr	r3, [r7, #0]
 8017510:	8a5a      	ldrh	r2, [r3, #18]
 8017512:	4b0d      	ldr	r3, [pc, #52]	@ (8017548 <udp_new_port+0x68>)
 8017514:	881b      	ldrh	r3, [r3, #0]
 8017516:	429a      	cmp	r2, r3
 8017518:	d108      	bne.n	801752c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801751a:	88fb      	ldrh	r3, [r7, #6]
 801751c:	3301      	adds	r3, #1
 801751e:	80fb      	strh	r3, [r7, #6]
 8017520:	88fb      	ldrh	r3, [r7, #6]
 8017522:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8017526:	d3e0      	bcc.n	80174ea <udp_new_port+0xa>
        return 0;
 8017528:	2300      	movs	r3, #0
 801752a:	e007      	b.n	801753c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801752c:	683b      	ldr	r3, [r7, #0]
 801752e:	68db      	ldr	r3, [r3, #12]
 8017530:	603b      	str	r3, [r7, #0]
 8017532:	683b      	ldr	r3, [r7, #0]
 8017534:	2b00      	cmp	r3, #0
 8017536:	d1ea      	bne.n	801750e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8017538:	4b03      	ldr	r3, [pc, #12]	@ (8017548 <udp_new_port+0x68>)
 801753a:	881b      	ldrh	r3, [r3, #0]
}
 801753c:	4618      	mov	r0, r3
 801753e:	370c      	adds	r7, #12
 8017540:	46bd      	mov	sp, r7
 8017542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017546:	4770      	bx	lr
 8017548:	240049c0 	.word	0x240049c0
 801754c:	24014bd8 	.word	0x24014bd8

08017550 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8017550:	b580      	push	{r7, lr}
 8017552:	b084      	sub	sp, #16
 8017554:	af00      	add	r7, sp, #0
 8017556:	60f8      	str	r0, [r7, #12]
 8017558:	60b9      	str	r1, [r7, #8]
 801755a:	4613      	mov	r3, r2
 801755c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801755e:	68fb      	ldr	r3, [r7, #12]
 8017560:	2b00      	cmp	r3, #0
 8017562:	d105      	bne.n	8017570 <udp_input_local_match+0x20>
 8017564:	4b27      	ldr	r3, [pc, #156]	@ (8017604 <udp_input_local_match+0xb4>)
 8017566:	2287      	movs	r2, #135	@ 0x87
 8017568:	4927      	ldr	r1, [pc, #156]	@ (8017608 <udp_input_local_match+0xb8>)
 801756a:	4828      	ldr	r0, [pc, #160]	@ (801760c <udp_input_local_match+0xbc>)
 801756c:	f003 f97a 	bl	801a864 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8017570:	68bb      	ldr	r3, [r7, #8]
 8017572:	2b00      	cmp	r3, #0
 8017574:	d105      	bne.n	8017582 <udp_input_local_match+0x32>
 8017576:	4b23      	ldr	r3, [pc, #140]	@ (8017604 <udp_input_local_match+0xb4>)
 8017578:	2288      	movs	r2, #136	@ 0x88
 801757a:	4925      	ldr	r1, [pc, #148]	@ (8017610 <udp_input_local_match+0xc0>)
 801757c:	4823      	ldr	r0, [pc, #140]	@ (801760c <udp_input_local_match+0xbc>)
 801757e:	f003 f971 	bl	801a864 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017582:	68fb      	ldr	r3, [r7, #12]
 8017584:	7a1b      	ldrb	r3, [r3, #8]
 8017586:	2b00      	cmp	r3, #0
 8017588:	d00b      	beq.n	80175a2 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801758a:	68fb      	ldr	r3, [r7, #12]
 801758c:	7a1a      	ldrb	r2, [r3, #8]
 801758e:	4b21      	ldr	r3, [pc, #132]	@ (8017614 <udp_input_local_match+0xc4>)
 8017590:	685b      	ldr	r3, [r3, #4]
 8017592:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017596:	3301      	adds	r3, #1
 8017598:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801759a:	429a      	cmp	r2, r3
 801759c:	d001      	beq.n	80175a2 <udp_input_local_match+0x52>
    return 0;
 801759e:	2300      	movs	r3, #0
 80175a0:	e02b      	b.n	80175fa <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80175a2:	79fb      	ldrb	r3, [r7, #7]
 80175a4:	2b00      	cmp	r3, #0
 80175a6:	d018      	beq.n	80175da <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80175a8:	68fb      	ldr	r3, [r7, #12]
 80175aa:	2b00      	cmp	r3, #0
 80175ac:	d013      	beq.n	80175d6 <udp_input_local_match+0x86>
 80175ae:	68fb      	ldr	r3, [r7, #12]
 80175b0:	681b      	ldr	r3, [r3, #0]
 80175b2:	2b00      	cmp	r3, #0
 80175b4:	d00f      	beq.n	80175d6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80175b6:	4b17      	ldr	r3, [pc, #92]	@ (8017614 <udp_input_local_match+0xc4>)
 80175b8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80175ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80175be:	d00a      	beq.n	80175d6 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80175c0:	68fb      	ldr	r3, [r7, #12]
 80175c2:	681a      	ldr	r2, [r3, #0]
 80175c4:	4b13      	ldr	r3, [pc, #76]	@ (8017614 <udp_input_local_match+0xc4>)
 80175c6:	695b      	ldr	r3, [r3, #20]
 80175c8:	405a      	eors	r2, r3
 80175ca:	68bb      	ldr	r3, [r7, #8]
 80175cc:	3308      	adds	r3, #8
 80175ce:	681b      	ldr	r3, [r3, #0]
 80175d0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d110      	bne.n	80175f8 <udp_input_local_match+0xa8>
          return 1;
 80175d6:	2301      	movs	r3, #1
 80175d8:	e00f      	b.n	80175fa <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80175da:	68fb      	ldr	r3, [r7, #12]
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d009      	beq.n	80175f4 <udp_input_local_match+0xa4>
 80175e0:	68fb      	ldr	r3, [r7, #12]
 80175e2:	681b      	ldr	r3, [r3, #0]
 80175e4:	2b00      	cmp	r3, #0
 80175e6:	d005      	beq.n	80175f4 <udp_input_local_match+0xa4>
 80175e8:	68fb      	ldr	r3, [r7, #12]
 80175ea:	681a      	ldr	r2, [r3, #0]
 80175ec:	4b09      	ldr	r3, [pc, #36]	@ (8017614 <udp_input_local_match+0xc4>)
 80175ee:	695b      	ldr	r3, [r3, #20]
 80175f0:	429a      	cmp	r2, r3
 80175f2:	d101      	bne.n	80175f8 <udp_input_local_match+0xa8>
        return 1;
 80175f4:	2301      	movs	r3, #1
 80175f6:	e000      	b.n	80175fa <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80175f8:	2300      	movs	r3, #0
}
 80175fa:	4618      	mov	r0, r3
 80175fc:	3710      	adds	r7, #16
 80175fe:	46bd      	mov	sp, r7
 8017600:	bd80      	pop	{r7, pc}
 8017602:	bf00      	nop
 8017604:	0801d90c 	.word	0x0801d90c
 8017608:	0801d93c 	.word	0x0801d93c
 801760c:	0801d960 	.word	0x0801d960
 8017610:	0801d988 	.word	0x0801d988
 8017614:	2400e040 	.word	0x2400e040

08017618 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8017618:	b590      	push	{r4, r7, lr}
 801761a:	b08d      	sub	sp, #52	@ 0x34
 801761c:	af02      	add	r7, sp, #8
 801761e:	6078      	str	r0, [r7, #4]
 8017620:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8017622:	2300      	movs	r3, #0
 8017624:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8017626:	687b      	ldr	r3, [r7, #4]
 8017628:	2b00      	cmp	r3, #0
 801762a:	d105      	bne.n	8017638 <udp_input+0x20>
 801762c:	4b7c      	ldr	r3, [pc, #496]	@ (8017820 <udp_input+0x208>)
 801762e:	22cf      	movs	r2, #207	@ 0xcf
 8017630:	497c      	ldr	r1, [pc, #496]	@ (8017824 <udp_input+0x20c>)
 8017632:	487d      	ldr	r0, [pc, #500]	@ (8017828 <udp_input+0x210>)
 8017634:	f003 f916 	bl	801a864 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8017638:	683b      	ldr	r3, [r7, #0]
 801763a:	2b00      	cmp	r3, #0
 801763c:	d105      	bne.n	801764a <udp_input+0x32>
 801763e:	4b78      	ldr	r3, [pc, #480]	@ (8017820 <udp_input+0x208>)
 8017640:	22d0      	movs	r2, #208	@ 0xd0
 8017642:	497a      	ldr	r1, [pc, #488]	@ (801782c <udp_input+0x214>)
 8017644:	4878      	ldr	r0, [pc, #480]	@ (8017828 <udp_input+0x210>)
 8017646:	f003 f90d 	bl	801a864 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	895b      	ldrh	r3, [r3, #10]
 801764e:	2b07      	cmp	r3, #7
 8017650:	d803      	bhi.n	801765a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8017652:	6878      	ldr	r0, [r7, #4]
 8017654:	f7fa f8c4 	bl	80117e0 <pbuf_free>
    goto end;
 8017658:	e0de      	b.n	8017818 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	685b      	ldr	r3, [r3, #4]
 801765e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8017660:	4b73      	ldr	r3, [pc, #460]	@ (8017830 <udp_input+0x218>)
 8017662:	695b      	ldr	r3, [r3, #20]
 8017664:	4a72      	ldr	r2, [pc, #456]	@ (8017830 <udp_input+0x218>)
 8017666:	6812      	ldr	r2, [r2, #0]
 8017668:	4611      	mov	r1, r2
 801766a:	4618      	mov	r0, r3
 801766c:	f001 ffb2 	bl	80195d4 <ip4_addr_isbroadcast_u32>
 8017670:	4603      	mov	r3, r0
 8017672:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8017674:	697b      	ldr	r3, [r7, #20]
 8017676:	881b      	ldrh	r3, [r3, #0]
 8017678:	b29b      	uxth	r3, r3
 801767a:	4618      	mov	r0, r3
 801767c:	f7f8 fbfe 	bl	800fe7c <lwip_htons>
 8017680:	4603      	mov	r3, r0
 8017682:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8017684:	697b      	ldr	r3, [r7, #20]
 8017686:	885b      	ldrh	r3, [r3, #2]
 8017688:	b29b      	uxth	r3, r3
 801768a:	4618      	mov	r0, r3
 801768c:	f7f8 fbf6 	bl	800fe7c <lwip_htons>
 8017690:	4603      	mov	r3, r0
 8017692:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8017694:	2300      	movs	r3, #0
 8017696:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8017698:	2300      	movs	r3, #0
 801769a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801769c:	2300      	movs	r3, #0
 801769e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80176a0:	4b64      	ldr	r3, [pc, #400]	@ (8017834 <udp_input+0x21c>)
 80176a2:	681b      	ldr	r3, [r3, #0]
 80176a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80176a6:	e054      	b.n	8017752 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80176a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176aa:	8a5b      	ldrh	r3, [r3, #18]
 80176ac:	89fa      	ldrh	r2, [r7, #14]
 80176ae:	429a      	cmp	r2, r3
 80176b0:	d14a      	bne.n	8017748 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80176b2:	7cfb      	ldrb	r3, [r7, #19]
 80176b4:	461a      	mov	r2, r3
 80176b6:	6839      	ldr	r1, [r7, #0]
 80176b8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80176ba:	f7ff ff49 	bl	8017550 <udp_input_local_match>
 80176be:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80176c0:	2b00      	cmp	r3, #0
 80176c2:	d041      	beq.n	8017748 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80176c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176c6:	7c1b      	ldrb	r3, [r3, #16]
 80176c8:	f003 0304 	and.w	r3, r3, #4
 80176cc:	2b00      	cmp	r3, #0
 80176ce:	d11d      	bne.n	801770c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80176d0:	69fb      	ldr	r3, [r7, #28]
 80176d2:	2b00      	cmp	r3, #0
 80176d4:	d102      	bne.n	80176dc <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80176d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176d8:	61fb      	str	r3, [r7, #28]
 80176da:	e017      	b.n	801770c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80176dc:	7cfb      	ldrb	r3, [r7, #19]
 80176de:	2b00      	cmp	r3, #0
 80176e0:	d014      	beq.n	801770c <udp_input+0xf4>
 80176e2:	4b53      	ldr	r3, [pc, #332]	@ (8017830 <udp_input+0x218>)
 80176e4:	695b      	ldr	r3, [r3, #20]
 80176e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176ea:	d10f      	bne.n	801770c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80176ec:	69fb      	ldr	r3, [r7, #28]
 80176ee:	681a      	ldr	r2, [r3, #0]
 80176f0:	683b      	ldr	r3, [r7, #0]
 80176f2:	3304      	adds	r3, #4
 80176f4:	681b      	ldr	r3, [r3, #0]
 80176f6:	429a      	cmp	r2, r3
 80176f8:	d008      	beq.n	801770c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80176fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176fc:	681a      	ldr	r2, [r3, #0]
 80176fe:	683b      	ldr	r3, [r7, #0]
 8017700:	3304      	adds	r3, #4
 8017702:	681b      	ldr	r3, [r3, #0]
 8017704:	429a      	cmp	r2, r3
 8017706:	d101      	bne.n	801770c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8017708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801770a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801770c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801770e:	8a9b      	ldrh	r3, [r3, #20]
 8017710:	8a3a      	ldrh	r2, [r7, #16]
 8017712:	429a      	cmp	r2, r3
 8017714:	d118      	bne.n	8017748 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8017716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017718:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801771a:	2b00      	cmp	r3, #0
 801771c:	d005      	beq.n	801772a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801771e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017720:	685a      	ldr	r2, [r3, #4]
 8017722:	4b43      	ldr	r3, [pc, #268]	@ (8017830 <udp_input+0x218>)
 8017724:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8017726:	429a      	cmp	r2, r3
 8017728:	d10e      	bne.n	8017748 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801772a:	6a3b      	ldr	r3, [r7, #32]
 801772c:	2b00      	cmp	r3, #0
 801772e:	d014      	beq.n	801775a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8017730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017732:	68da      	ldr	r2, [r3, #12]
 8017734:	6a3b      	ldr	r3, [r7, #32]
 8017736:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8017738:	4b3e      	ldr	r3, [pc, #248]	@ (8017834 <udp_input+0x21c>)
 801773a:	681a      	ldr	r2, [r3, #0]
 801773c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801773e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8017740:	4a3c      	ldr	r2, [pc, #240]	@ (8017834 <udp_input+0x21c>)
 8017742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017744:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8017746:	e008      	b.n	801775a <udp_input+0x142>
      }
    }

    prev = pcb;
 8017748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801774a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801774c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801774e:	68db      	ldr	r3, [r3, #12]
 8017750:	627b      	str	r3, [r7, #36]	@ 0x24
 8017752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017754:	2b00      	cmp	r3, #0
 8017756:	d1a7      	bne.n	80176a8 <udp_input+0x90>
 8017758:	e000      	b.n	801775c <udp_input+0x144>
        break;
 801775a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801775c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801775e:	2b00      	cmp	r3, #0
 8017760:	d101      	bne.n	8017766 <udp_input+0x14e>
    pcb = uncon_pcb;
 8017762:	69fb      	ldr	r3, [r7, #28]
 8017764:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8017766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017768:	2b00      	cmp	r3, #0
 801776a:	d002      	beq.n	8017772 <udp_input+0x15a>
    for_us = 1;
 801776c:	2301      	movs	r3, #1
 801776e:	76fb      	strb	r3, [r7, #27]
 8017770:	e00a      	b.n	8017788 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8017772:	683b      	ldr	r3, [r7, #0]
 8017774:	3304      	adds	r3, #4
 8017776:	681a      	ldr	r2, [r3, #0]
 8017778:	4b2d      	ldr	r3, [pc, #180]	@ (8017830 <udp_input+0x218>)
 801777a:	695b      	ldr	r3, [r3, #20]
 801777c:	429a      	cmp	r2, r3
 801777e:	bf0c      	ite	eq
 8017780:	2301      	moveq	r3, #1
 8017782:	2300      	movne	r3, #0
 8017784:	b2db      	uxtb	r3, r3
 8017786:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8017788:	7efb      	ldrb	r3, [r7, #27]
 801778a:	2b00      	cmp	r3, #0
 801778c:	d041      	beq.n	8017812 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801778e:	2108      	movs	r1, #8
 8017790:	6878      	ldr	r0, [r7, #4]
 8017792:	f7f9 ff9f 	bl	80116d4 <pbuf_remove_header>
 8017796:	4603      	mov	r3, r0
 8017798:	2b00      	cmp	r3, #0
 801779a:	d00a      	beq.n	80177b2 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801779c:	4b20      	ldr	r3, [pc, #128]	@ (8017820 <udp_input+0x208>)
 801779e:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 80177a2:	4925      	ldr	r1, [pc, #148]	@ (8017838 <udp_input+0x220>)
 80177a4:	4820      	ldr	r0, [pc, #128]	@ (8017828 <udp_input+0x210>)
 80177a6:	f003 f85d 	bl	801a864 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80177aa:	6878      	ldr	r0, [r7, #4]
 80177ac:	f7fa f818 	bl	80117e0 <pbuf_free>
      goto end;
 80177b0:	e032      	b.n	8017818 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80177b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177b4:	2b00      	cmp	r3, #0
 80177b6:	d012      	beq.n	80177de <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80177b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177ba:	699b      	ldr	r3, [r3, #24]
 80177bc:	2b00      	cmp	r3, #0
 80177be:	d00a      	beq.n	80177d6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80177c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177c2:	699c      	ldr	r4, [r3, #24]
 80177c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177c6:	69d8      	ldr	r0, [r3, #28]
 80177c8:	8a3b      	ldrh	r3, [r7, #16]
 80177ca:	9300      	str	r3, [sp, #0]
 80177cc:	4b1b      	ldr	r3, [pc, #108]	@ (801783c <udp_input+0x224>)
 80177ce:	687a      	ldr	r2, [r7, #4]
 80177d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80177d2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80177d4:	e021      	b.n	801781a <udp_input+0x202>
        pbuf_free(p);
 80177d6:	6878      	ldr	r0, [r7, #4]
 80177d8:	f7fa f802 	bl	80117e0 <pbuf_free>
        goto end;
 80177dc:	e01c      	b.n	8017818 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80177de:	7cfb      	ldrb	r3, [r7, #19]
 80177e0:	2b00      	cmp	r3, #0
 80177e2:	d112      	bne.n	801780a <udp_input+0x1f2>
 80177e4:	4b12      	ldr	r3, [pc, #72]	@ (8017830 <udp_input+0x218>)
 80177e6:	695b      	ldr	r3, [r3, #20]
 80177e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80177ec:	2be0      	cmp	r3, #224	@ 0xe0
 80177ee:	d00c      	beq.n	801780a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80177f0:	4b0f      	ldr	r3, [pc, #60]	@ (8017830 <udp_input+0x218>)
 80177f2:	899b      	ldrh	r3, [r3, #12]
 80177f4:	3308      	adds	r3, #8
 80177f6:	b29b      	uxth	r3, r3
 80177f8:	b21b      	sxth	r3, r3
 80177fa:	4619      	mov	r1, r3
 80177fc:	6878      	ldr	r0, [r7, #4]
 80177fe:	f7f9 ffdc 	bl	80117ba <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8017802:	2103      	movs	r1, #3
 8017804:	6878      	ldr	r0, [r7, #4]
 8017806:	f001 fbaf 	bl	8018f68 <icmp_dest_unreach>
      pbuf_free(p);
 801780a:	6878      	ldr	r0, [r7, #4]
 801780c:	f7f9 ffe8 	bl	80117e0 <pbuf_free>
  return;
 8017810:	e003      	b.n	801781a <udp_input+0x202>
    pbuf_free(p);
 8017812:	6878      	ldr	r0, [r7, #4]
 8017814:	f7f9 ffe4 	bl	80117e0 <pbuf_free>
  return;
 8017818:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801781a:	372c      	adds	r7, #44	@ 0x2c
 801781c:	46bd      	mov	sp, r7
 801781e:	bd90      	pop	{r4, r7, pc}
 8017820:	0801d90c 	.word	0x0801d90c
 8017824:	0801d9b0 	.word	0x0801d9b0
 8017828:	0801d960 	.word	0x0801d960
 801782c:	0801d9c8 	.word	0x0801d9c8
 8017830:	2400e040 	.word	0x2400e040
 8017834:	24014bd8 	.word	0x24014bd8
 8017838:	0801d9e4 	.word	0x0801d9e4
 801783c:	2400e050 	.word	0x2400e050

08017840 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8017840:	b580      	push	{r7, lr}
 8017842:	b082      	sub	sp, #8
 8017844:	af00      	add	r7, sp, #0
 8017846:	6078      	str	r0, [r7, #4]
 8017848:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801784a:	687b      	ldr	r3, [r7, #4]
 801784c:	2b00      	cmp	r3, #0
 801784e:	d109      	bne.n	8017864 <udp_send+0x24>
 8017850:	4b11      	ldr	r3, [pc, #68]	@ (8017898 <udp_send+0x58>)
 8017852:	f240 12d5 	movw	r2, #469	@ 0x1d5
 8017856:	4911      	ldr	r1, [pc, #68]	@ (801789c <udp_send+0x5c>)
 8017858:	4811      	ldr	r0, [pc, #68]	@ (80178a0 <udp_send+0x60>)
 801785a:	f003 f803 	bl	801a864 <iprintf>
 801785e:	f06f 030f 	mvn.w	r3, #15
 8017862:	e015      	b.n	8017890 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8017864:	683b      	ldr	r3, [r7, #0]
 8017866:	2b00      	cmp	r3, #0
 8017868:	d109      	bne.n	801787e <udp_send+0x3e>
 801786a:	4b0b      	ldr	r3, [pc, #44]	@ (8017898 <udp_send+0x58>)
 801786c:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 8017870:	490c      	ldr	r1, [pc, #48]	@ (80178a4 <udp_send+0x64>)
 8017872:	480b      	ldr	r0, [pc, #44]	@ (80178a0 <udp_send+0x60>)
 8017874:	f002 fff6 	bl	801a864 <iprintf>
 8017878:	f06f 030f 	mvn.w	r3, #15
 801787c:	e008      	b.n	8017890 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801787e:	687b      	ldr	r3, [r7, #4]
 8017880:	1d1a      	adds	r2, r3, #4
 8017882:	687b      	ldr	r3, [r7, #4]
 8017884:	8a9b      	ldrh	r3, [r3, #20]
 8017886:	6839      	ldr	r1, [r7, #0]
 8017888:	6878      	ldr	r0, [r7, #4]
 801788a:	f000 f80d 	bl	80178a8 <udp_sendto>
 801788e:	4603      	mov	r3, r0
}
 8017890:	4618      	mov	r0, r3
 8017892:	3708      	adds	r7, #8
 8017894:	46bd      	mov	sp, r7
 8017896:	bd80      	pop	{r7, pc}
 8017898:	0801d90c 	.word	0x0801d90c
 801789c:	0801da00 	.word	0x0801da00
 80178a0:	0801d960 	.word	0x0801d960
 80178a4:	0801da18 	.word	0x0801da18

080178a8 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 80178a8:	b580      	push	{r7, lr}
 80178aa:	b088      	sub	sp, #32
 80178ac:	af02      	add	r7, sp, #8
 80178ae:	60f8      	str	r0, [r7, #12]
 80178b0:	60b9      	str	r1, [r7, #8]
 80178b2:	607a      	str	r2, [r7, #4]
 80178b4:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 80178b6:	68fb      	ldr	r3, [r7, #12]
 80178b8:	2b00      	cmp	r3, #0
 80178ba:	d109      	bne.n	80178d0 <udp_sendto+0x28>
 80178bc:	4b23      	ldr	r3, [pc, #140]	@ (801794c <udp_sendto+0xa4>)
 80178be:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80178c2:	4923      	ldr	r1, [pc, #140]	@ (8017950 <udp_sendto+0xa8>)
 80178c4:	4823      	ldr	r0, [pc, #140]	@ (8017954 <udp_sendto+0xac>)
 80178c6:	f002 ffcd 	bl	801a864 <iprintf>
 80178ca:	f06f 030f 	mvn.w	r3, #15
 80178ce:	e038      	b.n	8017942 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 80178d0:	68bb      	ldr	r3, [r7, #8]
 80178d2:	2b00      	cmp	r3, #0
 80178d4:	d109      	bne.n	80178ea <udp_sendto+0x42>
 80178d6:	4b1d      	ldr	r3, [pc, #116]	@ (801794c <udp_sendto+0xa4>)
 80178d8:	f240 2219 	movw	r2, #537	@ 0x219
 80178dc:	491e      	ldr	r1, [pc, #120]	@ (8017958 <udp_sendto+0xb0>)
 80178de:	481d      	ldr	r0, [pc, #116]	@ (8017954 <udp_sendto+0xac>)
 80178e0:	f002 ffc0 	bl	801a864 <iprintf>
 80178e4:	f06f 030f 	mvn.w	r3, #15
 80178e8:	e02b      	b.n	8017942 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80178ea:	687b      	ldr	r3, [r7, #4]
 80178ec:	2b00      	cmp	r3, #0
 80178ee:	d109      	bne.n	8017904 <udp_sendto+0x5c>
 80178f0:	4b16      	ldr	r3, [pc, #88]	@ (801794c <udp_sendto+0xa4>)
 80178f2:	f240 221a 	movw	r2, #538	@ 0x21a
 80178f6:	4919      	ldr	r1, [pc, #100]	@ (801795c <udp_sendto+0xb4>)
 80178f8:	4816      	ldr	r0, [pc, #88]	@ (8017954 <udp_sendto+0xac>)
 80178fa:	f002 ffb3 	bl	801a864 <iprintf>
 80178fe:	f06f 030f 	mvn.w	r3, #15
 8017902:	e01e      	b.n	8017942 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8017904:	68fb      	ldr	r3, [r7, #12]
 8017906:	7a1b      	ldrb	r3, [r3, #8]
 8017908:	2b00      	cmp	r3, #0
 801790a:	d006      	beq.n	801791a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801790c:	68fb      	ldr	r3, [r7, #12]
 801790e:	7a1b      	ldrb	r3, [r3, #8]
 8017910:	4618      	mov	r0, r3
 8017912:	f7f9 fbd3 	bl	80110bc <netif_get_by_index>
 8017916:	6178      	str	r0, [r7, #20]
 8017918:	e003      	b.n	8017922 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801791a:	6878      	ldr	r0, [r7, #4]
 801791c:	f001 fbb8 	bl	8019090 <ip4_route>
 8017920:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8017922:	697b      	ldr	r3, [r7, #20]
 8017924:	2b00      	cmp	r3, #0
 8017926:	d102      	bne.n	801792e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8017928:	f06f 0303 	mvn.w	r3, #3
 801792c:	e009      	b.n	8017942 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801792e:	887a      	ldrh	r2, [r7, #2]
 8017930:	697b      	ldr	r3, [r7, #20]
 8017932:	9300      	str	r3, [sp, #0]
 8017934:	4613      	mov	r3, r2
 8017936:	687a      	ldr	r2, [r7, #4]
 8017938:	68b9      	ldr	r1, [r7, #8]
 801793a:	68f8      	ldr	r0, [r7, #12]
 801793c:	f000 f810 	bl	8017960 <udp_sendto_if>
 8017940:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8017942:	4618      	mov	r0, r3
 8017944:	3718      	adds	r7, #24
 8017946:	46bd      	mov	sp, r7
 8017948:	bd80      	pop	{r7, pc}
 801794a:	bf00      	nop
 801794c:	0801d90c 	.word	0x0801d90c
 8017950:	0801da30 	.word	0x0801da30
 8017954:	0801d960 	.word	0x0801d960
 8017958:	0801da48 	.word	0x0801da48
 801795c:	0801da64 	.word	0x0801da64

08017960 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8017960:	b580      	push	{r7, lr}
 8017962:	b088      	sub	sp, #32
 8017964:	af02      	add	r7, sp, #8
 8017966:	60f8      	str	r0, [r7, #12]
 8017968:	60b9      	str	r1, [r7, #8]
 801796a:	607a      	str	r2, [r7, #4]
 801796c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801796e:	68fb      	ldr	r3, [r7, #12]
 8017970:	2b00      	cmp	r3, #0
 8017972:	d109      	bne.n	8017988 <udp_sendto_if+0x28>
 8017974:	4b2e      	ldr	r3, [pc, #184]	@ (8017a30 <udp_sendto_if+0xd0>)
 8017976:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801797a:	492e      	ldr	r1, [pc, #184]	@ (8017a34 <udp_sendto_if+0xd4>)
 801797c:	482e      	ldr	r0, [pc, #184]	@ (8017a38 <udp_sendto_if+0xd8>)
 801797e:	f002 ff71 	bl	801a864 <iprintf>
 8017982:	f06f 030f 	mvn.w	r3, #15
 8017986:	e04f      	b.n	8017a28 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8017988:	68bb      	ldr	r3, [r7, #8]
 801798a:	2b00      	cmp	r3, #0
 801798c:	d109      	bne.n	80179a2 <udp_sendto_if+0x42>
 801798e:	4b28      	ldr	r3, [pc, #160]	@ (8017a30 <udp_sendto_if+0xd0>)
 8017990:	f240 2281 	movw	r2, #641	@ 0x281
 8017994:	4929      	ldr	r1, [pc, #164]	@ (8017a3c <udp_sendto_if+0xdc>)
 8017996:	4828      	ldr	r0, [pc, #160]	@ (8017a38 <udp_sendto_if+0xd8>)
 8017998:	f002 ff64 	bl	801a864 <iprintf>
 801799c:	f06f 030f 	mvn.w	r3, #15
 80179a0:	e042      	b.n	8017a28 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80179a2:	687b      	ldr	r3, [r7, #4]
 80179a4:	2b00      	cmp	r3, #0
 80179a6:	d109      	bne.n	80179bc <udp_sendto_if+0x5c>
 80179a8:	4b21      	ldr	r3, [pc, #132]	@ (8017a30 <udp_sendto_if+0xd0>)
 80179aa:	f240 2282 	movw	r2, #642	@ 0x282
 80179ae:	4924      	ldr	r1, [pc, #144]	@ (8017a40 <udp_sendto_if+0xe0>)
 80179b0:	4821      	ldr	r0, [pc, #132]	@ (8017a38 <udp_sendto_if+0xd8>)
 80179b2:	f002 ff57 	bl	801a864 <iprintf>
 80179b6:	f06f 030f 	mvn.w	r3, #15
 80179ba:	e035      	b.n	8017a28 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 80179bc:	6a3b      	ldr	r3, [r7, #32]
 80179be:	2b00      	cmp	r3, #0
 80179c0:	d109      	bne.n	80179d6 <udp_sendto_if+0x76>
 80179c2:	4b1b      	ldr	r3, [pc, #108]	@ (8017a30 <udp_sendto_if+0xd0>)
 80179c4:	f240 2283 	movw	r2, #643	@ 0x283
 80179c8:	491e      	ldr	r1, [pc, #120]	@ (8017a44 <udp_sendto_if+0xe4>)
 80179ca:	481b      	ldr	r0, [pc, #108]	@ (8017a38 <udp_sendto_if+0xd8>)
 80179cc:	f002 ff4a 	bl	801a864 <iprintf>
 80179d0:	f06f 030f 	mvn.w	r3, #15
 80179d4:	e028      	b.n	8017a28 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80179d6:	68fb      	ldr	r3, [r7, #12]
 80179d8:	2b00      	cmp	r3, #0
 80179da:	d009      	beq.n	80179f0 <udp_sendto_if+0x90>
 80179dc:	68fb      	ldr	r3, [r7, #12]
 80179de:	681b      	ldr	r3, [r3, #0]
 80179e0:	2b00      	cmp	r3, #0
 80179e2:	d005      	beq.n	80179f0 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 80179e4:	68fb      	ldr	r3, [r7, #12]
 80179e6:	681b      	ldr	r3, [r3, #0]
 80179e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80179ec:	2be0      	cmp	r3, #224	@ 0xe0
 80179ee:	d103      	bne.n	80179f8 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 80179f0:	6a3b      	ldr	r3, [r7, #32]
 80179f2:	3304      	adds	r3, #4
 80179f4:	617b      	str	r3, [r7, #20]
 80179f6:	e00b      	b.n	8017a10 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 80179f8:	68fb      	ldr	r3, [r7, #12]
 80179fa:	681a      	ldr	r2, [r3, #0]
 80179fc:	6a3b      	ldr	r3, [r7, #32]
 80179fe:	3304      	adds	r3, #4
 8017a00:	681b      	ldr	r3, [r3, #0]
 8017a02:	429a      	cmp	r2, r3
 8017a04:	d002      	beq.n	8017a0c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8017a06:	f06f 0303 	mvn.w	r3, #3
 8017a0a:	e00d      	b.n	8017a28 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8017a0c:	68fb      	ldr	r3, [r7, #12]
 8017a0e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8017a10:	887a      	ldrh	r2, [r7, #2]
 8017a12:	697b      	ldr	r3, [r7, #20]
 8017a14:	9301      	str	r3, [sp, #4]
 8017a16:	6a3b      	ldr	r3, [r7, #32]
 8017a18:	9300      	str	r3, [sp, #0]
 8017a1a:	4613      	mov	r3, r2
 8017a1c:	687a      	ldr	r2, [r7, #4]
 8017a1e:	68b9      	ldr	r1, [r7, #8]
 8017a20:	68f8      	ldr	r0, [r7, #12]
 8017a22:	f000 f811 	bl	8017a48 <udp_sendto_if_src>
 8017a26:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8017a28:	4618      	mov	r0, r3
 8017a2a:	3718      	adds	r7, #24
 8017a2c:	46bd      	mov	sp, r7
 8017a2e:	bd80      	pop	{r7, pc}
 8017a30:	0801d90c 	.word	0x0801d90c
 8017a34:	0801da80 	.word	0x0801da80
 8017a38:	0801d960 	.word	0x0801d960
 8017a3c:	0801da9c 	.word	0x0801da9c
 8017a40:	0801dab8 	.word	0x0801dab8
 8017a44:	0801dad8 	.word	0x0801dad8

08017a48 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8017a48:	b580      	push	{r7, lr}
 8017a4a:	b08c      	sub	sp, #48	@ 0x30
 8017a4c:	af04      	add	r7, sp, #16
 8017a4e:	60f8      	str	r0, [r7, #12]
 8017a50:	60b9      	str	r1, [r7, #8]
 8017a52:	607a      	str	r2, [r7, #4]
 8017a54:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8017a56:	68fb      	ldr	r3, [r7, #12]
 8017a58:	2b00      	cmp	r3, #0
 8017a5a:	d109      	bne.n	8017a70 <udp_sendto_if_src+0x28>
 8017a5c:	4b65      	ldr	r3, [pc, #404]	@ (8017bf4 <udp_sendto_if_src+0x1ac>)
 8017a5e:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8017a62:	4965      	ldr	r1, [pc, #404]	@ (8017bf8 <udp_sendto_if_src+0x1b0>)
 8017a64:	4865      	ldr	r0, [pc, #404]	@ (8017bfc <udp_sendto_if_src+0x1b4>)
 8017a66:	f002 fefd 	bl	801a864 <iprintf>
 8017a6a:	f06f 030f 	mvn.w	r3, #15
 8017a6e:	e0bc      	b.n	8017bea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8017a70:	68bb      	ldr	r3, [r7, #8]
 8017a72:	2b00      	cmp	r3, #0
 8017a74:	d109      	bne.n	8017a8a <udp_sendto_if_src+0x42>
 8017a76:	4b5f      	ldr	r3, [pc, #380]	@ (8017bf4 <udp_sendto_if_src+0x1ac>)
 8017a78:	f240 22d2 	movw	r2, #722	@ 0x2d2
 8017a7c:	4960      	ldr	r1, [pc, #384]	@ (8017c00 <udp_sendto_if_src+0x1b8>)
 8017a7e:	485f      	ldr	r0, [pc, #380]	@ (8017bfc <udp_sendto_if_src+0x1b4>)
 8017a80:	f002 fef0 	bl	801a864 <iprintf>
 8017a84:	f06f 030f 	mvn.w	r3, #15
 8017a88:	e0af      	b.n	8017bea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8017a8a:	687b      	ldr	r3, [r7, #4]
 8017a8c:	2b00      	cmp	r3, #0
 8017a8e:	d109      	bne.n	8017aa4 <udp_sendto_if_src+0x5c>
 8017a90:	4b58      	ldr	r3, [pc, #352]	@ (8017bf4 <udp_sendto_if_src+0x1ac>)
 8017a92:	f240 22d3 	movw	r2, #723	@ 0x2d3
 8017a96:	495b      	ldr	r1, [pc, #364]	@ (8017c04 <udp_sendto_if_src+0x1bc>)
 8017a98:	4858      	ldr	r0, [pc, #352]	@ (8017bfc <udp_sendto_if_src+0x1b4>)
 8017a9a:	f002 fee3 	bl	801a864 <iprintf>
 8017a9e:	f06f 030f 	mvn.w	r3, #15
 8017aa2:	e0a2      	b.n	8017bea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8017aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017aa6:	2b00      	cmp	r3, #0
 8017aa8:	d109      	bne.n	8017abe <udp_sendto_if_src+0x76>
 8017aaa:	4b52      	ldr	r3, [pc, #328]	@ (8017bf4 <udp_sendto_if_src+0x1ac>)
 8017aac:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 8017ab0:	4955      	ldr	r1, [pc, #340]	@ (8017c08 <udp_sendto_if_src+0x1c0>)
 8017ab2:	4852      	ldr	r0, [pc, #328]	@ (8017bfc <udp_sendto_if_src+0x1b4>)
 8017ab4:	f002 fed6 	bl	801a864 <iprintf>
 8017ab8:	f06f 030f 	mvn.w	r3, #15
 8017abc:	e095      	b.n	8017bea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8017abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017ac0:	2b00      	cmp	r3, #0
 8017ac2:	d109      	bne.n	8017ad8 <udp_sendto_if_src+0x90>
 8017ac4:	4b4b      	ldr	r3, [pc, #300]	@ (8017bf4 <udp_sendto_if_src+0x1ac>)
 8017ac6:	f240 22d5 	movw	r2, #725	@ 0x2d5
 8017aca:	4950      	ldr	r1, [pc, #320]	@ (8017c0c <udp_sendto_if_src+0x1c4>)
 8017acc:	484b      	ldr	r0, [pc, #300]	@ (8017bfc <udp_sendto_if_src+0x1b4>)
 8017ace:	f002 fec9 	bl	801a864 <iprintf>
 8017ad2:	f06f 030f 	mvn.w	r3, #15
 8017ad6:	e088      	b.n	8017bea <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8017ad8:	68fb      	ldr	r3, [r7, #12]
 8017ada:	8a5b      	ldrh	r3, [r3, #18]
 8017adc:	2b00      	cmp	r3, #0
 8017ade:	d10f      	bne.n	8017b00 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8017ae0:	68f9      	ldr	r1, [r7, #12]
 8017ae2:	68fb      	ldr	r3, [r7, #12]
 8017ae4:	8a5b      	ldrh	r3, [r3, #18]
 8017ae6:	461a      	mov	r2, r3
 8017ae8:	68f8      	ldr	r0, [r7, #12]
 8017aea:	f000 f893 	bl	8017c14 <udp_bind>
 8017aee:	4603      	mov	r3, r0
 8017af0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8017af2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	d002      	beq.n	8017b00 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8017afa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8017afe:	e074      	b.n	8017bea <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8017b00:	68bb      	ldr	r3, [r7, #8]
 8017b02:	891b      	ldrh	r3, [r3, #8]
 8017b04:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8017b08:	4293      	cmp	r3, r2
 8017b0a:	d902      	bls.n	8017b12 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8017b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8017b10:	e06b      	b.n	8017bea <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8017b12:	2108      	movs	r1, #8
 8017b14:	68b8      	ldr	r0, [r7, #8]
 8017b16:	f7f9 fdcd 	bl	80116b4 <pbuf_add_header>
 8017b1a:	4603      	mov	r3, r0
 8017b1c:	2b00      	cmp	r3, #0
 8017b1e:	d015      	beq.n	8017b4c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8017b20:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8017b24:	2108      	movs	r1, #8
 8017b26:	2022      	movs	r0, #34	@ 0x22
 8017b28:	f7f9 fb72 	bl	8011210 <pbuf_alloc>
 8017b2c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8017b2e:	69fb      	ldr	r3, [r7, #28]
 8017b30:	2b00      	cmp	r3, #0
 8017b32:	d102      	bne.n	8017b3a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8017b34:	f04f 33ff 	mov.w	r3, #4294967295
 8017b38:	e057      	b.n	8017bea <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8017b3a:	68bb      	ldr	r3, [r7, #8]
 8017b3c:	891b      	ldrh	r3, [r3, #8]
 8017b3e:	2b00      	cmp	r3, #0
 8017b40:	d006      	beq.n	8017b50 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8017b42:	68b9      	ldr	r1, [r7, #8]
 8017b44:	69f8      	ldr	r0, [r7, #28]
 8017b46:	f7f9 ff6f 	bl	8011a28 <pbuf_chain>
 8017b4a:	e001      	b.n	8017b50 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8017b4c:	68bb      	ldr	r3, [r7, #8]
 8017b4e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8017b50:	69fb      	ldr	r3, [r7, #28]
 8017b52:	895b      	ldrh	r3, [r3, #10]
 8017b54:	2b07      	cmp	r3, #7
 8017b56:	d806      	bhi.n	8017b66 <udp_sendto_if_src+0x11e>
 8017b58:	4b26      	ldr	r3, [pc, #152]	@ (8017bf4 <udp_sendto_if_src+0x1ac>)
 8017b5a:	f240 320d 	movw	r2, #781	@ 0x30d
 8017b5e:	492c      	ldr	r1, [pc, #176]	@ (8017c10 <udp_sendto_if_src+0x1c8>)
 8017b60:	4826      	ldr	r0, [pc, #152]	@ (8017bfc <udp_sendto_if_src+0x1b4>)
 8017b62:	f002 fe7f 	bl	801a864 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8017b66:	69fb      	ldr	r3, [r7, #28]
 8017b68:	685b      	ldr	r3, [r3, #4]
 8017b6a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8017b6c:	68fb      	ldr	r3, [r7, #12]
 8017b6e:	8a5b      	ldrh	r3, [r3, #18]
 8017b70:	4618      	mov	r0, r3
 8017b72:	f7f8 f983 	bl	800fe7c <lwip_htons>
 8017b76:	4603      	mov	r3, r0
 8017b78:	461a      	mov	r2, r3
 8017b7a:	697b      	ldr	r3, [r7, #20]
 8017b7c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8017b7e:	887b      	ldrh	r3, [r7, #2]
 8017b80:	4618      	mov	r0, r3
 8017b82:	f7f8 f97b 	bl	800fe7c <lwip_htons>
 8017b86:	4603      	mov	r3, r0
 8017b88:	461a      	mov	r2, r3
 8017b8a:	697b      	ldr	r3, [r7, #20]
 8017b8c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8017b8e:	697b      	ldr	r3, [r7, #20]
 8017b90:	2200      	movs	r2, #0
 8017b92:	719a      	strb	r2, [r3, #6]
 8017b94:	2200      	movs	r2, #0
 8017b96:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8017b98:	69fb      	ldr	r3, [r7, #28]
 8017b9a:	891b      	ldrh	r3, [r3, #8]
 8017b9c:	4618      	mov	r0, r3
 8017b9e:	f7f8 f96d 	bl	800fe7c <lwip_htons>
 8017ba2:	4603      	mov	r3, r0
 8017ba4:	461a      	mov	r2, r3
 8017ba6:	697b      	ldr	r3, [r7, #20]
 8017ba8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8017baa:	2311      	movs	r3, #17
 8017bac:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8017bae:	68fb      	ldr	r3, [r7, #12]
 8017bb0:	7adb      	ldrb	r3, [r3, #11]
 8017bb2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8017bb4:	68fb      	ldr	r3, [r7, #12]
 8017bb6:	7a9b      	ldrb	r3, [r3, #10]
 8017bb8:	7cb9      	ldrb	r1, [r7, #18]
 8017bba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017bbc:	9202      	str	r2, [sp, #8]
 8017bbe:	7cfa      	ldrb	r2, [r7, #19]
 8017bc0:	9201      	str	r2, [sp, #4]
 8017bc2:	9300      	str	r3, [sp, #0]
 8017bc4:	460b      	mov	r3, r1
 8017bc6:	687a      	ldr	r2, [r7, #4]
 8017bc8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8017bca:	69f8      	ldr	r0, [r7, #28]
 8017bcc:	f001 fc54 	bl	8019478 <ip4_output_if_src>
 8017bd0:	4603      	mov	r3, r0
 8017bd2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8017bd4:	69fa      	ldr	r2, [r7, #28]
 8017bd6:	68bb      	ldr	r3, [r7, #8]
 8017bd8:	429a      	cmp	r2, r3
 8017bda:	d004      	beq.n	8017be6 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8017bdc:	69f8      	ldr	r0, [r7, #28]
 8017bde:	f7f9 fdff 	bl	80117e0 <pbuf_free>
    q = NULL;
 8017be2:	2300      	movs	r3, #0
 8017be4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8017be6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8017bea:	4618      	mov	r0, r3
 8017bec:	3720      	adds	r7, #32
 8017bee:	46bd      	mov	sp, r7
 8017bf0:	bd80      	pop	{r7, pc}
 8017bf2:	bf00      	nop
 8017bf4:	0801d90c 	.word	0x0801d90c
 8017bf8:	0801daf8 	.word	0x0801daf8
 8017bfc:	0801d960 	.word	0x0801d960
 8017c00:	0801db18 	.word	0x0801db18
 8017c04:	0801db38 	.word	0x0801db38
 8017c08:	0801db5c 	.word	0x0801db5c
 8017c0c:	0801db80 	.word	0x0801db80
 8017c10:	0801dba4 	.word	0x0801dba4

08017c14 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017c14:	b580      	push	{r7, lr}
 8017c16:	b086      	sub	sp, #24
 8017c18:	af00      	add	r7, sp, #0
 8017c1a:	60f8      	str	r0, [r7, #12]
 8017c1c:	60b9      	str	r1, [r7, #8]
 8017c1e:	4613      	mov	r3, r2
 8017c20:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8017c22:	68bb      	ldr	r3, [r7, #8]
 8017c24:	2b00      	cmp	r3, #0
 8017c26:	d101      	bne.n	8017c2c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8017c28:	4b39      	ldr	r3, [pc, #228]	@ (8017d10 <udp_bind+0xfc>)
 8017c2a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8017c2c:	68fb      	ldr	r3, [r7, #12]
 8017c2e:	2b00      	cmp	r3, #0
 8017c30:	d109      	bne.n	8017c46 <udp_bind+0x32>
 8017c32:	4b38      	ldr	r3, [pc, #224]	@ (8017d14 <udp_bind+0x100>)
 8017c34:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8017c38:	4937      	ldr	r1, [pc, #220]	@ (8017d18 <udp_bind+0x104>)
 8017c3a:	4838      	ldr	r0, [pc, #224]	@ (8017d1c <udp_bind+0x108>)
 8017c3c:	f002 fe12 	bl	801a864 <iprintf>
 8017c40:	f06f 030f 	mvn.w	r3, #15
 8017c44:	e060      	b.n	8017d08 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8017c46:	2300      	movs	r3, #0
 8017c48:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017c4a:	4b35      	ldr	r3, [pc, #212]	@ (8017d20 <udp_bind+0x10c>)
 8017c4c:	681b      	ldr	r3, [r3, #0]
 8017c4e:	617b      	str	r3, [r7, #20]
 8017c50:	e009      	b.n	8017c66 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8017c52:	68fa      	ldr	r2, [r7, #12]
 8017c54:	697b      	ldr	r3, [r7, #20]
 8017c56:	429a      	cmp	r2, r3
 8017c58:	d102      	bne.n	8017c60 <udp_bind+0x4c>
      rebind = 1;
 8017c5a:	2301      	movs	r3, #1
 8017c5c:	74fb      	strb	r3, [r7, #19]
      break;
 8017c5e:	e005      	b.n	8017c6c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017c60:	697b      	ldr	r3, [r7, #20]
 8017c62:	68db      	ldr	r3, [r3, #12]
 8017c64:	617b      	str	r3, [r7, #20]
 8017c66:	697b      	ldr	r3, [r7, #20]
 8017c68:	2b00      	cmp	r3, #0
 8017c6a:	d1f2      	bne.n	8017c52 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8017c6c:	88fb      	ldrh	r3, [r7, #6]
 8017c6e:	2b00      	cmp	r3, #0
 8017c70:	d109      	bne.n	8017c86 <udp_bind+0x72>
    port = udp_new_port();
 8017c72:	f7ff fc35 	bl	80174e0 <udp_new_port>
 8017c76:	4603      	mov	r3, r0
 8017c78:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8017c7a:	88fb      	ldrh	r3, [r7, #6]
 8017c7c:	2b00      	cmp	r3, #0
 8017c7e:	d12c      	bne.n	8017cda <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8017c80:	f06f 0307 	mvn.w	r3, #7
 8017c84:	e040      	b.n	8017d08 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017c86:	4b26      	ldr	r3, [pc, #152]	@ (8017d20 <udp_bind+0x10c>)
 8017c88:	681b      	ldr	r3, [r3, #0]
 8017c8a:	617b      	str	r3, [r7, #20]
 8017c8c:	e022      	b.n	8017cd4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8017c8e:	68fa      	ldr	r2, [r7, #12]
 8017c90:	697b      	ldr	r3, [r7, #20]
 8017c92:	429a      	cmp	r2, r3
 8017c94:	d01b      	beq.n	8017cce <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8017c96:	697b      	ldr	r3, [r7, #20]
 8017c98:	8a5b      	ldrh	r3, [r3, #18]
 8017c9a:	88fa      	ldrh	r2, [r7, #6]
 8017c9c:	429a      	cmp	r2, r3
 8017c9e:	d116      	bne.n	8017cce <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8017ca0:	697b      	ldr	r3, [r7, #20]
 8017ca2:	681a      	ldr	r2, [r3, #0]
 8017ca4:	68bb      	ldr	r3, [r7, #8]
 8017ca6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8017ca8:	429a      	cmp	r2, r3
 8017caa:	d00d      	beq.n	8017cc8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8017cac:	68bb      	ldr	r3, [r7, #8]
 8017cae:	2b00      	cmp	r3, #0
 8017cb0:	d00a      	beq.n	8017cc8 <udp_bind+0xb4>
 8017cb2:	68bb      	ldr	r3, [r7, #8]
 8017cb4:	681b      	ldr	r3, [r3, #0]
 8017cb6:	2b00      	cmp	r3, #0
 8017cb8:	d006      	beq.n	8017cc8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8017cba:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8017cbc:	2b00      	cmp	r3, #0
 8017cbe:	d003      	beq.n	8017cc8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8017cc0:	697b      	ldr	r3, [r7, #20]
 8017cc2:	681b      	ldr	r3, [r3, #0]
 8017cc4:	2b00      	cmp	r3, #0
 8017cc6:	d102      	bne.n	8017cce <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8017cc8:	f06f 0307 	mvn.w	r3, #7
 8017ccc:	e01c      	b.n	8017d08 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017cce:	697b      	ldr	r3, [r7, #20]
 8017cd0:	68db      	ldr	r3, [r3, #12]
 8017cd2:	617b      	str	r3, [r7, #20]
 8017cd4:	697b      	ldr	r3, [r7, #20]
 8017cd6:	2b00      	cmp	r3, #0
 8017cd8:	d1d9      	bne.n	8017c8e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8017cda:	68bb      	ldr	r3, [r7, #8]
 8017cdc:	2b00      	cmp	r3, #0
 8017cde:	d002      	beq.n	8017ce6 <udp_bind+0xd2>
 8017ce0:	68bb      	ldr	r3, [r7, #8]
 8017ce2:	681b      	ldr	r3, [r3, #0]
 8017ce4:	e000      	b.n	8017ce8 <udp_bind+0xd4>
 8017ce6:	2300      	movs	r3, #0
 8017ce8:	68fa      	ldr	r2, [r7, #12]
 8017cea:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8017cec:	68fb      	ldr	r3, [r7, #12]
 8017cee:	88fa      	ldrh	r2, [r7, #6]
 8017cf0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8017cf2:	7cfb      	ldrb	r3, [r7, #19]
 8017cf4:	2b00      	cmp	r3, #0
 8017cf6:	d106      	bne.n	8017d06 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8017cf8:	4b09      	ldr	r3, [pc, #36]	@ (8017d20 <udp_bind+0x10c>)
 8017cfa:	681a      	ldr	r2, [r3, #0]
 8017cfc:	68fb      	ldr	r3, [r7, #12]
 8017cfe:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8017d00:	4a07      	ldr	r2, [pc, #28]	@ (8017d20 <udp_bind+0x10c>)
 8017d02:	68fb      	ldr	r3, [r7, #12]
 8017d04:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8017d06:	2300      	movs	r3, #0
}
 8017d08:	4618      	mov	r0, r3
 8017d0a:	3718      	adds	r7, #24
 8017d0c:	46bd      	mov	sp, r7
 8017d0e:	bd80      	pop	{r7, pc}
 8017d10:	0801e4c0 	.word	0x0801e4c0
 8017d14:	0801d90c 	.word	0x0801d90c
 8017d18:	0801dbd4 	.word	0x0801dbd4
 8017d1c:	0801d960 	.word	0x0801d960
 8017d20:	24014bd8 	.word	0x24014bd8

08017d24 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017d24:	b580      	push	{r7, lr}
 8017d26:	b086      	sub	sp, #24
 8017d28:	af00      	add	r7, sp, #0
 8017d2a:	60f8      	str	r0, [r7, #12]
 8017d2c:	60b9      	str	r1, [r7, #8]
 8017d2e:	4613      	mov	r3, r2
 8017d30:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8017d32:	68fb      	ldr	r3, [r7, #12]
 8017d34:	2b00      	cmp	r3, #0
 8017d36:	d109      	bne.n	8017d4c <udp_connect+0x28>
 8017d38:	4b2c      	ldr	r3, [pc, #176]	@ (8017dec <udp_connect+0xc8>)
 8017d3a:	f240 4235 	movw	r2, #1077	@ 0x435
 8017d3e:	492c      	ldr	r1, [pc, #176]	@ (8017df0 <udp_connect+0xcc>)
 8017d40:	482c      	ldr	r0, [pc, #176]	@ (8017df4 <udp_connect+0xd0>)
 8017d42:	f002 fd8f 	bl	801a864 <iprintf>
 8017d46:	f06f 030f 	mvn.w	r3, #15
 8017d4a:	e04b      	b.n	8017de4 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8017d4c:	68bb      	ldr	r3, [r7, #8]
 8017d4e:	2b00      	cmp	r3, #0
 8017d50:	d109      	bne.n	8017d66 <udp_connect+0x42>
 8017d52:	4b26      	ldr	r3, [pc, #152]	@ (8017dec <udp_connect+0xc8>)
 8017d54:	f240 4236 	movw	r2, #1078	@ 0x436
 8017d58:	4927      	ldr	r1, [pc, #156]	@ (8017df8 <udp_connect+0xd4>)
 8017d5a:	4826      	ldr	r0, [pc, #152]	@ (8017df4 <udp_connect+0xd0>)
 8017d5c:	f002 fd82 	bl	801a864 <iprintf>
 8017d60:	f06f 030f 	mvn.w	r3, #15
 8017d64:	e03e      	b.n	8017de4 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8017d66:	68fb      	ldr	r3, [r7, #12]
 8017d68:	8a5b      	ldrh	r3, [r3, #18]
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	d10f      	bne.n	8017d8e <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8017d6e:	68f9      	ldr	r1, [r7, #12]
 8017d70:	68fb      	ldr	r3, [r7, #12]
 8017d72:	8a5b      	ldrh	r3, [r3, #18]
 8017d74:	461a      	mov	r2, r3
 8017d76:	68f8      	ldr	r0, [r7, #12]
 8017d78:	f7ff ff4c 	bl	8017c14 <udp_bind>
 8017d7c:	4603      	mov	r3, r0
 8017d7e:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8017d80:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017d84:	2b00      	cmp	r3, #0
 8017d86:	d002      	beq.n	8017d8e <udp_connect+0x6a>
      return err;
 8017d88:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017d8c:	e02a      	b.n	8017de4 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8017d8e:	68bb      	ldr	r3, [r7, #8]
 8017d90:	2b00      	cmp	r3, #0
 8017d92:	d002      	beq.n	8017d9a <udp_connect+0x76>
 8017d94:	68bb      	ldr	r3, [r7, #8]
 8017d96:	681b      	ldr	r3, [r3, #0]
 8017d98:	e000      	b.n	8017d9c <udp_connect+0x78>
 8017d9a:	2300      	movs	r3, #0
 8017d9c:	68fa      	ldr	r2, [r7, #12]
 8017d9e:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8017da0:	68fb      	ldr	r3, [r7, #12]
 8017da2:	88fa      	ldrh	r2, [r7, #6]
 8017da4:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8017da6:	68fb      	ldr	r3, [r7, #12]
 8017da8:	7c1b      	ldrb	r3, [r3, #16]
 8017daa:	f043 0304 	orr.w	r3, r3, #4
 8017dae:	b2da      	uxtb	r2, r3
 8017db0:	68fb      	ldr	r3, [r7, #12]
 8017db2:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017db4:	4b11      	ldr	r3, [pc, #68]	@ (8017dfc <udp_connect+0xd8>)
 8017db6:	681b      	ldr	r3, [r3, #0]
 8017db8:	617b      	str	r3, [r7, #20]
 8017dba:	e008      	b.n	8017dce <udp_connect+0xaa>
    if (pcb == ipcb) {
 8017dbc:	68fa      	ldr	r2, [r7, #12]
 8017dbe:	697b      	ldr	r3, [r7, #20]
 8017dc0:	429a      	cmp	r2, r3
 8017dc2:	d101      	bne.n	8017dc8 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8017dc4:	2300      	movs	r3, #0
 8017dc6:	e00d      	b.n	8017de4 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017dc8:	697b      	ldr	r3, [r7, #20]
 8017dca:	68db      	ldr	r3, [r3, #12]
 8017dcc:	617b      	str	r3, [r7, #20]
 8017dce:	697b      	ldr	r3, [r7, #20]
 8017dd0:	2b00      	cmp	r3, #0
 8017dd2:	d1f3      	bne.n	8017dbc <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8017dd4:	4b09      	ldr	r3, [pc, #36]	@ (8017dfc <udp_connect+0xd8>)
 8017dd6:	681a      	ldr	r2, [r3, #0]
 8017dd8:	68fb      	ldr	r3, [r7, #12]
 8017dda:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8017ddc:	4a07      	ldr	r2, [pc, #28]	@ (8017dfc <udp_connect+0xd8>)
 8017dde:	68fb      	ldr	r3, [r7, #12]
 8017de0:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8017de2:	2300      	movs	r3, #0
}
 8017de4:	4618      	mov	r0, r3
 8017de6:	3718      	adds	r7, #24
 8017de8:	46bd      	mov	sp, r7
 8017dea:	bd80      	pop	{r7, pc}
 8017dec:	0801d90c 	.word	0x0801d90c
 8017df0:	0801dbec 	.word	0x0801dbec
 8017df4:	0801d960 	.word	0x0801d960
 8017df8:	0801dc08 	.word	0x0801dc08
 8017dfc:	24014bd8 	.word	0x24014bd8

08017e00 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8017e00:	b580      	push	{r7, lr}
 8017e02:	b082      	sub	sp, #8
 8017e04:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8017e06:	2001      	movs	r0, #1
 8017e08:	f7f8 fdc8 	bl	801099c <memp_malloc>
 8017e0c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8017e0e:	687b      	ldr	r3, [r7, #4]
 8017e10:	2b00      	cmp	r3, #0
 8017e12:	d007      	beq.n	8017e24 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8017e14:	2220      	movs	r2, #32
 8017e16:	2100      	movs	r1, #0
 8017e18:	6878      	ldr	r0, [r7, #4]
 8017e1a:	f002 fd88 	bl	801a92e <memset>
    pcb->ttl = UDP_TTL;
 8017e1e:	687b      	ldr	r3, [r7, #4]
 8017e20:	22ff      	movs	r2, #255	@ 0xff
 8017e22:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8017e24:	687b      	ldr	r3, [r7, #4]
}
 8017e26:	4618      	mov	r0, r3
 8017e28:	3708      	adds	r7, #8
 8017e2a:	46bd      	mov	sp, r7
 8017e2c:	bd80      	pop	{r7, pc}
	...

08017e30 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8017e30:	b480      	push	{r7}
 8017e32:	b085      	sub	sp, #20
 8017e34:	af00      	add	r7, sp, #0
 8017e36:	6078      	str	r0, [r7, #4]
 8017e38:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8017e3a:	687b      	ldr	r3, [r7, #4]
 8017e3c:	2b00      	cmp	r3, #0
 8017e3e:	d01e      	beq.n	8017e7e <udp_netif_ip_addr_changed+0x4e>
 8017e40:	687b      	ldr	r3, [r7, #4]
 8017e42:	681b      	ldr	r3, [r3, #0]
 8017e44:	2b00      	cmp	r3, #0
 8017e46:	d01a      	beq.n	8017e7e <udp_netif_ip_addr_changed+0x4e>
 8017e48:	683b      	ldr	r3, [r7, #0]
 8017e4a:	2b00      	cmp	r3, #0
 8017e4c:	d017      	beq.n	8017e7e <udp_netif_ip_addr_changed+0x4e>
 8017e4e:	683b      	ldr	r3, [r7, #0]
 8017e50:	681b      	ldr	r3, [r3, #0]
 8017e52:	2b00      	cmp	r3, #0
 8017e54:	d013      	beq.n	8017e7e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8017e56:	4b0d      	ldr	r3, [pc, #52]	@ (8017e8c <udp_netif_ip_addr_changed+0x5c>)
 8017e58:	681b      	ldr	r3, [r3, #0]
 8017e5a:	60fb      	str	r3, [r7, #12]
 8017e5c:	e00c      	b.n	8017e78 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8017e5e:	68fb      	ldr	r3, [r7, #12]
 8017e60:	681a      	ldr	r2, [r3, #0]
 8017e62:	687b      	ldr	r3, [r7, #4]
 8017e64:	681b      	ldr	r3, [r3, #0]
 8017e66:	429a      	cmp	r2, r3
 8017e68:	d103      	bne.n	8017e72 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8017e6a:	683b      	ldr	r3, [r7, #0]
 8017e6c:	681a      	ldr	r2, [r3, #0]
 8017e6e:	68fb      	ldr	r3, [r7, #12]
 8017e70:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8017e72:	68fb      	ldr	r3, [r7, #12]
 8017e74:	68db      	ldr	r3, [r3, #12]
 8017e76:	60fb      	str	r3, [r7, #12]
 8017e78:	68fb      	ldr	r3, [r7, #12]
 8017e7a:	2b00      	cmp	r3, #0
 8017e7c:	d1ef      	bne.n	8017e5e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8017e7e:	bf00      	nop
 8017e80:	3714      	adds	r7, #20
 8017e82:	46bd      	mov	sp, r7
 8017e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e88:	4770      	bx	lr
 8017e8a:	bf00      	nop
 8017e8c:	24014bd8 	.word	0x24014bd8

08017e90 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8017e90:	b580      	push	{r7, lr}
 8017e92:	b082      	sub	sp, #8
 8017e94:	af00      	add	r7, sp, #0
 8017e96:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8017e98:	4915      	ldr	r1, [pc, #84]	@ (8017ef0 <etharp_free_entry+0x60>)
 8017e9a:	687a      	ldr	r2, [r7, #4]
 8017e9c:	4613      	mov	r3, r2
 8017e9e:	005b      	lsls	r3, r3, #1
 8017ea0:	4413      	add	r3, r2
 8017ea2:	00db      	lsls	r3, r3, #3
 8017ea4:	440b      	add	r3, r1
 8017ea6:	681b      	ldr	r3, [r3, #0]
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	d013      	beq.n	8017ed4 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8017eac:	4910      	ldr	r1, [pc, #64]	@ (8017ef0 <etharp_free_entry+0x60>)
 8017eae:	687a      	ldr	r2, [r7, #4]
 8017eb0:	4613      	mov	r3, r2
 8017eb2:	005b      	lsls	r3, r3, #1
 8017eb4:	4413      	add	r3, r2
 8017eb6:	00db      	lsls	r3, r3, #3
 8017eb8:	440b      	add	r3, r1
 8017eba:	681b      	ldr	r3, [r3, #0]
 8017ebc:	4618      	mov	r0, r3
 8017ebe:	f7f9 fc8f 	bl	80117e0 <pbuf_free>
    arp_table[i].q = NULL;
 8017ec2:	490b      	ldr	r1, [pc, #44]	@ (8017ef0 <etharp_free_entry+0x60>)
 8017ec4:	687a      	ldr	r2, [r7, #4]
 8017ec6:	4613      	mov	r3, r2
 8017ec8:	005b      	lsls	r3, r3, #1
 8017eca:	4413      	add	r3, r2
 8017ecc:	00db      	lsls	r3, r3, #3
 8017ece:	440b      	add	r3, r1
 8017ed0:	2200      	movs	r2, #0
 8017ed2:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8017ed4:	4906      	ldr	r1, [pc, #24]	@ (8017ef0 <etharp_free_entry+0x60>)
 8017ed6:	687a      	ldr	r2, [r7, #4]
 8017ed8:	4613      	mov	r3, r2
 8017eda:	005b      	lsls	r3, r3, #1
 8017edc:	4413      	add	r3, r2
 8017ede:	00db      	lsls	r3, r3, #3
 8017ee0:	440b      	add	r3, r1
 8017ee2:	3314      	adds	r3, #20
 8017ee4:	2200      	movs	r2, #0
 8017ee6:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8017ee8:	bf00      	nop
 8017eea:	3708      	adds	r7, #8
 8017eec:	46bd      	mov	sp, r7
 8017eee:	bd80      	pop	{r7, pc}
 8017ef0:	24014bdc 	.word	0x24014bdc

08017ef4 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8017ef4:	b580      	push	{r7, lr}
 8017ef6:	b082      	sub	sp, #8
 8017ef8:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017efa:	2300      	movs	r3, #0
 8017efc:	607b      	str	r3, [r7, #4]
 8017efe:	e096      	b.n	801802e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8017f00:	494f      	ldr	r1, [pc, #316]	@ (8018040 <etharp_tmr+0x14c>)
 8017f02:	687a      	ldr	r2, [r7, #4]
 8017f04:	4613      	mov	r3, r2
 8017f06:	005b      	lsls	r3, r3, #1
 8017f08:	4413      	add	r3, r2
 8017f0a:	00db      	lsls	r3, r3, #3
 8017f0c:	440b      	add	r3, r1
 8017f0e:	3314      	adds	r3, #20
 8017f10:	781b      	ldrb	r3, [r3, #0]
 8017f12:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8017f14:	78fb      	ldrb	r3, [r7, #3]
 8017f16:	2b00      	cmp	r3, #0
 8017f18:	f000 8086 	beq.w	8018028 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8017f1c:	4948      	ldr	r1, [pc, #288]	@ (8018040 <etharp_tmr+0x14c>)
 8017f1e:	687a      	ldr	r2, [r7, #4]
 8017f20:	4613      	mov	r3, r2
 8017f22:	005b      	lsls	r3, r3, #1
 8017f24:	4413      	add	r3, r2
 8017f26:	00db      	lsls	r3, r3, #3
 8017f28:	440b      	add	r3, r1
 8017f2a:	3312      	adds	r3, #18
 8017f2c:	881b      	ldrh	r3, [r3, #0]
 8017f2e:	3301      	adds	r3, #1
 8017f30:	b298      	uxth	r0, r3
 8017f32:	4943      	ldr	r1, [pc, #268]	@ (8018040 <etharp_tmr+0x14c>)
 8017f34:	687a      	ldr	r2, [r7, #4]
 8017f36:	4613      	mov	r3, r2
 8017f38:	005b      	lsls	r3, r3, #1
 8017f3a:	4413      	add	r3, r2
 8017f3c:	00db      	lsls	r3, r3, #3
 8017f3e:	440b      	add	r3, r1
 8017f40:	3312      	adds	r3, #18
 8017f42:	4602      	mov	r2, r0
 8017f44:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8017f46:	493e      	ldr	r1, [pc, #248]	@ (8018040 <etharp_tmr+0x14c>)
 8017f48:	687a      	ldr	r2, [r7, #4]
 8017f4a:	4613      	mov	r3, r2
 8017f4c:	005b      	lsls	r3, r3, #1
 8017f4e:	4413      	add	r3, r2
 8017f50:	00db      	lsls	r3, r3, #3
 8017f52:	440b      	add	r3, r1
 8017f54:	3312      	adds	r3, #18
 8017f56:	881b      	ldrh	r3, [r3, #0]
 8017f58:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8017f5c:	d215      	bcs.n	8017f8a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8017f5e:	4938      	ldr	r1, [pc, #224]	@ (8018040 <etharp_tmr+0x14c>)
 8017f60:	687a      	ldr	r2, [r7, #4]
 8017f62:	4613      	mov	r3, r2
 8017f64:	005b      	lsls	r3, r3, #1
 8017f66:	4413      	add	r3, r2
 8017f68:	00db      	lsls	r3, r3, #3
 8017f6a:	440b      	add	r3, r1
 8017f6c:	3314      	adds	r3, #20
 8017f6e:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8017f70:	2b01      	cmp	r3, #1
 8017f72:	d10e      	bne.n	8017f92 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8017f74:	4932      	ldr	r1, [pc, #200]	@ (8018040 <etharp_tmr+0x14c>)
 8017f76:	687a      	ldr	r2, [r7, #4]
 8017f78:	4613      	mov	r3, r2
 8017f7a:	005b      	lsls	r3, r3, #1
 8017f7c:	4413      	add	r3, r2
 8017f7e:	00db      	lsls	r3, r3, #3
 8017f80:	440b      	add	r3, r1
 8017f82:	3312      	adds	r3, #18
 8017f84:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8017f86:	2b04      	cmp	r3, #4
 8017f88:	d903      	bls.n	8017f92 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8017f8a:	6878      	ldr	r0, [r7, #4]
 8017f8c:	f7ff ff80 	bl	8017e90 <etharp_free_entry>
 8017f90:	e04a      	b.n	8018028 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8017f92:	492b      	ldr	r1, [pc, #172]	@ (8018040 <etharp_tmr+0x14c>)
 8017f94:	687a      	ldr	r2, [r7, #4]
 8017f96:	4613      	mov	r3, r2
 8017f98:	005b      	lsls	r3, r3, #1
 8017f9a:	4413      	add	r3, r2
 8017f9c:	00db      	lsls	r3, r3, #3
 8017f9e:	440b      	add	r3, r1
 8017fa0:	3314      	adds	r3, #20
 8017fa2:	781b      	ldrb	r3, [r3, #0]
 8017fa4:	2b03      	cmp	r3, #3
 8017fa6:	d10a      	bne.n	8017fbe <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8017fa8:	4925      	ldr	r1, [pc, #148]	@ (8018040 <etharp_tmr+0x14c>)
 8017faa:	687a      	ldr	r2, [r7, #4]
 8017fac:	4613      	mov	r3, r2
 8017fae:	005b      	lsls	r3, r3, #1
 8017fb0:	4413      	add	r3, r2
 8017fb2:	00db      	lsls	r3, r3, #3
 8017fb4:	440b      	add	r3, r1
 8017fb6:	3314      	adds	r3, #20
 8017fb8:	2204      	movs	r2, #4
 8017fba:	701a      	strb	r2, [r3, #0]
 8017fbc:	e034      	b.n	8018028 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8017fbe:	4920      	ldr	r1, [pc, #128]	@ (8018040 <etharp_tmr+0x14c>)
 8017fc0:	687a      	ldr	r2, [r7, #4]
 8017fc2:	4613      	mov	r3, r2
 8017fc4:	005b      	lsls	r3, r3, #1
 8017fc6:	4413      	add	r3, r2
 8017fc8:	00db      	lsls	r3, r3, #3
 8017fca:	440b      	add	r3, r1
 8017fcc:	3314      	adds	r3, #20
 8017fce:	781b      	ldrb	r3, [r3, #0]
 8017fd0:	2b04      	cmp	r3, #4
 8017fd2:	d10a      	bne.n	8017fea <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8017fd4:	491a      	ldr	r1, [pc, #104]	@ (8018040 <etharp_tmr+0x14c>)
 8017fd6:	687a      	ldr	r2, [r7, #4]
 8017fd8:	4613      	mov	r3, r2
 8017fda:	005b      	lsls	r3, r3, #1
 8017fdc:	4413      	add	r3, r2
 8017fde:	00db      	lsls	r3, r3, #3
 8017fe0:	440b      	add	r3, r1
 8017fe2:	3314      	adds	r3, #20
 8017fe4:	2202      	movs	r2, #2
 8017fe6:	701a      	strb	r2, [r3, #0]
 8017fe8:	e01e      	b.n	8018028 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017fea:	4915      	ldr	r1, [pc, #84]	@ (8018040 <etharp_tmr+0x14c>)
 8017fec:	687a      	ldr	r2, [r7, #4]
 8017fee:	4613      	mov	r3, r2
 8017ff0:	005b      	lsls	r3, r3, #1
 8017ff2:	4413      	add	r3, r2
 8017ff4:	00db      	lsls	r3, r3, #3
 8017ff6:	440b      	add	r3, r1
 8017ff8:	3314      	adds	r3, #20
 8017ffa:	781b      	ldrb	r3, [r3, #0]
 8017ffc:	2b01      	cmp	r3, #1
 8017ffe:	d113      	bne.n	8018028 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8018000:	490f      	ldr	r1, [pc, #60]	@ (8018040 <etharp_tmr+0x14c>)
 8018002:	687a      	ldr	r2, [r7, #4]
 8018004:	4613      	mov	r3, r2
 8018006:	005b      	lsls	r3, r3, #1
 8018008:	4413      	add	r3, r2
 801800a:	00db      	lsls	r3, r3, #3
 801800c:	440b      	add	r3, r1
 801800e:	3308      	adds	r3, #8
 8018010:	6818      	ldr	r0, [r3, #0]
 8018012:	687a      	ldr	r2, [r7, #4]
 8018014:	4613      	mov	r3, r2
 8018016:	005b      	lsls	r3, r3, #1
 8018018:	4413      	add	r3, r2
 801801a:	00db      	lsls	r3, r3, #3
 801801c:	4a08      	ldr	r2, [pc, #32]	@ (8018040 <etharp_tmr+0x14c>)
 801801e:	4413      	add	r3, r2
 8018020:	3304      	adds	r3, #4
 8018022:	4619      	mov	r1, r3
 8018024:	f000 fe6e 	bl	8018d04 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018028:	687b      	ldr	r3, [r7, #4]
 801802a:	3301      	adds	r3, #1
 801802c:	607b      	str	r3, [r7, #4]
 801802e:	687b      	ldr	r3, [r7, #4]
 8018030:	2b09      	cmp	r3, #9
 8018032:	f77f af65 	ble.w	8017f00 <etharp_tmr+0xc>
      }
    }
  }
}
 8018036:	bf00      	nop
 8018038:	bf00      	nop
 801803a:	3708      	adds	r7, #8
 801803c:	46bd      	mov	sp, r7
 801803e:	bd80      	pop	{r7, pc}
 8018040:	24014bdc 	.word	0x24014bdc

08018044 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8018044:	b580      	push	{r7, lr}
 8018046:	b08a      	sub	sp, #40	@ 0x28
 8018048:	af00      	add	r7, sp, #0
 801804a:	60f8      	str	r0, [r7, #12]
 801804c:	460b      	mov	r3, r1
 801804e:	607a      	str	r2, [r7, #4]
 8018050:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8018052:	230a      	movs	r3, #10
 8018054:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8018056:	230a      	movs	r3, #10
 8018058:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801805a:	230a      	movs	r3, #10
 801805c:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801805e:	2300      	movs	r3, #0
 8018060:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8018062:	230a      	movs	r3, #10
 8018064:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8018066:	2300      	movs	r3, #0
 8018068:	83bb      	strh	r3, [r7, #28]
 801806a:	2300      	movs	r3, #0
 801806c:	837b      	strh	r3, [r7, #26]
 801806e:	2300      	movs	r3, #0
 8018070:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018072:	2300      	movs	r3, #0
 8018074:	843b      	strh	r3, [r7, #32]
 8018076:	e0ae      	b.n	80181d6 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8018078:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801807c:	49a6      	ldr	r1, [pc, #664]	@ (8018318 <etharp_find_entry+0x2d4>)
 801807e:	4613      	mov	r3, r2
 8018080:	005b      	lsls	r3, r3, #1
 8018082:	4413      	add	r3, r2
 8018084:	00db      	lsls	r3, r3, #3
 8018086:	440b      	add	r3, r1
 8018088:	3314      	adds	r3, #20
 801808a:	781b      	ldrb	r3, [r3, #0]
 801808c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801808e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8018092:	2b0a      	cmp	r3, #10
 8018094:	d105      	bne.n	80180a2 <etharp_find_entry+0x5e>
 8018096:	7dfb      	ldrb	r3, [r7, #23]
 8018098:	2b00      	cmp	r3, #0
 801809a:	d102      	bne.n	80180a2 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801809c:	8c3b      	ldrh	r3, [r7, #32]
 801809e:	847b      	strh	r3, [r7, #34]	@ 0x22
 80180a0:	e095      	b.n	80181ce <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80180a2:	7dfb      	ldrb	r3, [r7, #23]
 80180a4:	2b00      	cmp	r3, #0
 80180a6:	f000 8092 	beq.w	80181ce <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80180aa:	7dfb      	ldrb	r3, [r7, #23]
 80180ac:	2b01      	cmp	r3, #1
 80180ae:	d009      	beq.n	80180c4 <etharp_find_entry+0x80>
 80180b0:	7dfb      	ldrb	r3, [r7, #23]
 80180b2:	2b01      	cmp	r3, #1
 80180b4:	d806      	bhi.n	80180c4 <etharp_find_entry+0x80>
 80180b6:	4b99      	ldr	r3, [pc, #612]	@ (801831c <etharp_find_entry+0x2d8>)
 80180b8:	f240 1223 	movw	r2, #291	@ 0x123
 80180bc:	4998      	ldr	r1, [pc, #608]	@ (8018320 <etharp_find_entry+0x2dc>)
 80180be:	4899      	ldr	r0, [pc, #612]	@ (8018324 <etharp_find_entry+0x2e0>)
 80180c0:	f002 fbd0 	bl	801a864 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80180c4:	68fb      	ldr	r3, [r7, #12]
 80180c6:	2b00      	cmp	r3, #0
 80180c8:	d020      	beq.n	801810c <etharp_find_entry+0xc8>
 80180ca:	68fb      	ldr	r3, [r7, #12]
 80180cc:	6819      	ldr	r1, [r3, #0]
 80180ce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80180d2:	4891      	ldr	r0, [pc, #580]	@ (8018318 <etharp_find_entry+0x2d4>)
 80180d4:	4613      	mov	r3, r2
 80180d6:	005b      	lsls	r3, r3, #1
 80180d8:	4413      	add	r3, r2
 80180da:	00db      	lsls	r3, r3, #3
 80180dc:	4403      	add	r3, r0
 80180de:	3304      	adds	r3, #4
 80180e0:	681b      	ldr	r3, [r3, #0]
 80180e2:	4299      	cmp	r1, r3
 80180e4:	d112      	bne.n	801810c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80180e6:	687b      	ldr	r3, [r7, #4]
 80180e8:	2b00      	cmp	r3, #0
 80180ea:	d00c      	beq.n	8018106 <etharp_find_entry+0xc2>
 80180ec:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80180f0:	4989      	ldr	r1, [pc, #548]	@ (8018318 <etharp_find_entry+0x2d4>)
 80180f2:	4613      	mov	r3, r2
 80180f4:	005b      	lsls	r3, r3, #1
 80180f6:	4413      	add	r3, r2
 80180f8:	00db      	lsls	r3, r3, #3
 80180fa:	440b      	add	r3, r1
 80180fc:	3308      	adds	r3, #8
 80180fe:	681b      	ldr	r3, [r3, #0]
 8018100:	687a      	ldr	r2, [r7, #4]
 8018102:	429a      	cmp	r2, r3
 8018104:	d102      	bne.n	801810c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8018106:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801810a:	e100      	b.n	801830e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801810c:	7dfb      	ldrb	r3, [r7, #23]
 801810e:	2b01      	cmp	r3, #1
 8018110:	d140      	bne.n	8018194 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8018112:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018116:	4980      	ldr	r1, [pc, #512]	@ (8018318 <etharp_find_entry+0x2d4>)
 8018118:	4613      	mov	r3, r2
 801811a:	005b      	lsls	r3, r3, #1
 801811c:	4413      	add	r3, r2
 801811e:	00db      	lsls	r3, r3, #3
 8018120:	440b      	add	r3, r1
 8018122:	681b      	ldr	r3, [r3, #0]
 8018124:	2b00      	cmp	r3, #0
 8018126:	d01a      	beq.n	801815e <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8018128:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801812c:	497a      	ldr	r1, [pc, #488]	@ (8018318 <etharp_find_entry+0x2d4>)
 801812e:	4613      	mov	r3, r2
 8018130:	005b      	lsls	r3, r3, #1
 8018132:	4413      	add	r3, r2
 8018134:	00db      	lsls	r3, r3, #3
 8018136:	440b      	add	r3, r1
 8018138:	3312      	adds	r3, #18
 801813a:	881b      	ldrh	r3, [r3, #0]
 801813c:	8bba      	ldrh	r2, [r7, #28]
 801813e:	429a      	cmp	r2, r3
 8018140:	d845      	bhi.n	80181ce <etharp_find_entry+0x18a>
            old_queue = i;
 8018142:	8c3b      	ldrh	r3, [r7, #32]
 8018144:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8018146:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801814a:	4973      	ldr	r1, [pc, #460]	@ (8018318 <etharp_find_entry+0x2d4>)
 801814c:	4613      	mov	r3, r2
 801814e:	005b      	lsls	r3, r3, #1
 8018150:	4413      	add	r3, r2
 8018152:	00db      	lsls	r3, r3, #3
 8018154:	440b      	add	r3, r1
 8018156:	3312      	adds	r3, #18
 8018158:	881b      	ldrh	r3, [r3, #0]
 801815a:	83bb      	strh	r3, [r7, #28]
 801815c:	e037      	b.n	80181ce <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801815e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018162:	496d      	ldr	r1, [pc, #436]	@ (8018318 <etharp_find_entry+0x2d4>)
 8018164:	4613      	mov	r3, r2
 8018166:	005b      	lsls	r3, r3, #1
 8018168:	4413      	add	r3, r2
 801816a:	00db      	lsls	r3, r3, #3
 801816c:	440b      	add	r3, r1
 801816e:	3312      	adds	r3, #18
 8018170:	881b      	ldrh	r3, [r3, #0]
 8018172:	8b7a      	ldrh	r2, [r7, #26]
 8018174:	429a      	cmp	r2, r3
 8018176:	d82a      	bhi.n	80181ce <etharp_find_entry+0x18a>
            old_pending = i;
 8018178:	8c3b      	ldrh	r3, [r7, #32]
 801817a:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801817c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018180:	4965      	ldr	r1, [pc, #404]	@ (8018318 <etharp_find_entry+0x2d4>)
 8018182:	4613      	mov	r3, r2
 8018184:	005b      	lsls	r3, r3, #1
 8018186:	4413      	add	r3, r2
 8018188:	00db      	lsls	r3, r3, #3
 801818a:	440b      	add	r3, r1
 801818c:	3312      	adds	r3, #18
 801818e:	881b      	ldrh	r3, [r3, #0]
 8018190:	837b      	strh	r3, [r7, #26]
 8018192:	e01c      	b.n	80181ce <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8018194:	7dfb      	ldrb	r3, [r7, #23]
 8018196:	2b01      	cmp	r3, #1
 8018198:	d919      	bls.n	80181ce <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801819a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801819e:	495e      	ldr	r1, [pc, #376]	@ (8018318 <etharp_find_entry+0x2d4>)
 80181a0:	4613      	mov	r3, r2
 80181a2:	005b      	lsls	r3, r3, #1
 80181a4:	4413      	add	r3, r2
 80181a6:	00db      	lsls	r3, r3, #3
 80181a8:	440b      	add	r3, r1
 80181aa:	3312      	adds	r3, #18
 80181ac:	881b      	ldrh	r3, [r3, #0]
 80181ae:	8b3a      	ldrh	r2, [r7, #24]
 80181b0:	429a      	cmp	r2, r3
 80181b2:	d80c      	bhi.n	80181ce <etharp_find_entry+0x18a>
            old_stable = i;
 80181b4:	8c3b      	ldrh	r3, [r7, #32]
 80181b6:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 80181b8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80181bc:	4956      	ldr	r1, [pc, #344]	@ (8018318 <etharp_find_entry+0x2d4>)
 80181be:	4613      	mov	r3, r2
 80181c0:	005b      	lsls	r3, r3, #1
 80181c2:	4413      	add	r3, r2
 80181c4:	00db      	lsls	r3, r3, #3
 80181c6:	440b      	add	r3, r1
 80181c8:	3312      	adds	r3, #18
 80181ca:	881b      	ldrh	r3, [r3, #0]
 80181cc:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80181ce:	8c3b      	ldrh	r3, [r7, #32]
 80181d0:	3301      	adds	r3, #1
 80181d2:	b29b      	uxth	r3, r3
 80181d4:	843b      	strh	r3, [r7, #32]
 80181d6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80181da:	2b09      	cmp	r3, #9
 80181dc:	f77f af4c 	ble.w	8018078 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80181e0:	7afb      	ldrb	r3, [r7, #11]
 80181e2:	f003 0302 	and.w	r3, r3, #2
 80181e6:	2b00      	cmp	r3, #0
 80181e8:	d108      	bne.n	80181fc <etharp_find_entry+0x1b8>
 80181ea:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80181ee:	2b0a      	cmp	r3, #10
 80181f0:	d107      	bne.n	8018202 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80181f2:	7afb      	ldrb	r3, [r7, #11]
 80181f4:	f003 0301 	and.w	r3, r3, #1
 80181f8:	2b00      	cmp	r3, #0
 80181fa:	d102      	bne.n	8018202 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 80181fc:	f04f 33ff 	mov.w	r3, #4294967295
 8018200:	e085      	b.n	801830e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8018202:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8018206:	2b09      	cmp	r3, #9
 8018208:	dc02      	bgt.n	8018210 <etharp_find_entry+0x1cc>
    i = empty;
 801820a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801820c:	843b      	strh	r3, [r7, #32]
 801820e:	e039      	b.n	8018284 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8018210:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8018214:	2b09      	cmp	r3, #9
 8018216:	dc14      	bgt.n	8018242 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8018218:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801821a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801821c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018220:	493d      	ldr	r1, [pc, #244]	@ (8018318 <etharp_find_entry+0x2d4>)
 8018222:	4613      	mov	r3, r2
 8018224:	005b      	lsls	r3, r3, #1
 8018226:	4413      	add	r3, r2
 8018228:	00db      	lsls	r3, r3, #3
 801822a:	440b      	add	r3, r1
 801822c:	681b      	ldr	r3, [r3, #0]
 801822e:	2b00      	cmp	r3, #0
 8018230:	d018      	beq.n	8018264 <etharp_find_entry+0x220>
 8018232:	4b3a      	ldr	r3, [pc, #232]	@ (801831c <etharp_find_entry+0x2d8>)
 8018234:	f240 126d 	movw	r2, #365	@ 0x16d
 8018238:	493b      	ldr	r1, [pc, #236]	@ (8018328 <etharp_find_entry+0x2e4>)
 801823a:	483a      	ldr	r0, [pc, #232]	@ (8018324 <etharp_find_entry+0x2e0>)
 801823c:	f002 fb12 	bl	801a864 <iprintf>
 8018240:	e010      	b.n	8018264 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8018242:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8018246:	2b09      	cmp	r3, #9
 8018248:	dc02      	bgt.n	8018250 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801824a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801824c:	843b      	strh	r3, [r7, #32]
 801824e:	e009      	b.n	8018264 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8018250:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8018254:	2b09      	cmp	r3, #9
 8018256:	dc02      	bgt.n	801825e <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8018258:	8bfb      	ldrh	r3, [r7, #30]
 801825a:	843b      	strh	r3, [r7, #32]
 801825c:	e002      	b.n	8018264 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801825e:	f04f 33ff 	mov.w	r3, #4294967295
 8018262:	e054      	b.n	801830e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018264:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018268:	2b09      	cmp	r3, #9
 801826a:	dd06      	ble.n	801827a <etharp_find_entry+0x236>
 801826c:	4b2b      	ldr	r3, [pc, #172]	@ (801831c <etharp_find_entry+0x2d8>)
 801826e:	f240 127f 	movw	r2, #383	@ 0x17f
 8018272:	492e      	ldr	r1, [pc, #184]	@ (801832c <etharp_find_entry+0x2e8>)
 8018274:	482b      	ldr	r0, [pc, #172]	@ (8018324 <etharp_find_entry+0x2e0>)
 8018276:	f002 faf5 	bl	801a864 <iprintf>
    etharp_free_entry(i);
 801827a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801827e:	4618      	mov	r0, r3
 8018280:	f7ff fe06 	bl	8017e90 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018284:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018288:	2b09      	cmp	r3, #9
 801828a:	dd06      	ble.n	801829a <etharp_find_entry+0x256>
 801828c:	4b23      	ldr	r3, [pc, #140]	@ (801831c <etharp_find_entry+0x2d8>)
 801828e:	f240 1283 	movw	r2, #387	@ 0x183
 8018292:	4926      	ldr	r1, [pc, #152]	@ (801832c <etharp_find_entry+0x2e8>)
 8018294:	4823      	ldr	r0, [pc, #140]	@ (8018324 <etharp_find_entry+0x2e0>)
 8018296:	f002 fae5 	bl	801a864 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801829a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801829e:	491e      	ldr	r1, [pc, #120]	@ (8018318 <etharp_find_entry+0x2d4>)
 80182a0:	4613      	mov	r3, r2
 80182a2:	005b      	lsls	r3, r3, #1
 80182a4:	4413      	add	r3, r2
 80182a6:	00db      	lsls	r3, r3, #3
 80182a8:	440b      	add	r3, r1
 80182aa:	3314      	adds	r3, #20
 80182ac:	781b      	ldrb	r3, [r3, #0]
 80182ae:	2b00      	cmp	r3, #0
 80182b0:	d006      	beq.n	80182c0 <etharp_find_entry+0x27c>
 80182b2:	4b1a      	ldr	r3, [pc, #104]	@ (801831c <etharp_find_entry+0x2d8>)
 80182b4:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 80182b8:	491d      	ldr	r1, [pc, #116]	@ (8018330 <etharp_find_entry+0x2ec>)
 80182ba:	481a      	ldr	r0, [pc, #104]	@ (8018324 <etharp_find_entry+0x2e0>)
 80182bc:	f002 fad2 	bl	801a864 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80182c0:	68fb      	ldr	r3, [r7, #12]
 80182c2:	2b00      	cmp	r3, #0
 80182c4:	d00b      	beq.n	80182de <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80182c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80182ca:	68fb      	ldr	r3, [r7, #12]
 80182cc:	6819      	ldr	r1, [r3, #0]
 80182ce:	4812      	ldr	r0, [pc, #72]	@ (8018318 <etharp_find_entry+0x2d4>)
 80182d0:	4613      	mov	r3, r2
 80182d2:	005b      	lsls	r3, r3, #1
 80182d4:	4413      	add	r3, r2
 80182d6:	00db      	lsls	r3, r3, #3
 80182d8:	4403      	add	r3, r0
 80182da:	3304      	adds	r3, #4
 80182dc:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80182de:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80182e2:	490d      	ldr	r1, [pc, #52]	@ (8018318 <etharp_find_entry+0x2d4>)
 80182e4:	4613      	mov	r3, r2
 80182e6:	005b      	lsls	r3, r3, #1
 80182e8:	4413      	add	r3, r2
 80182ea:	00db      	lsls	r3, r3, #3
 80182ec:	440b      	add	r3, r1
 80182ee:	3312      	adds	r3, #18
 80182f0:	2200      	movs	r2, #0
 80182f2:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80182f4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80182f8:	4907      	ldr	r1, [pc, #28]	@ (8018318 <etharp_find_entry+0x2d4>)
 80182fa:	4613      	mov	r3, r2
 80182fc:	005b      	lsls	r3, r3, #1
 80182fe:	4413      	add	r3, r2
 8018300:	00db      	lsls	r3, r3, #3
 8018302:	440b      	add	r3, r1
 8018304:	3308      	adds	r3, #8
 8018306:	687a      	ldr	r2, [r7, #4]
 8018308:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801830a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801830e:	4618      	mov	r0, r3
 8018310:	3728      	adds	r7, #40	@ 0x28
 8018312:	46bd      	mov	sp, r7
 8018314:	bd80      	pop	{r7, pc}
 8018316:	bf00      	nop
 8018318:	24014bdc 	.word	0x24014bdc
 801831c:	0801dc70 	.word	0x0801dc70
 8018320:	0801dca8 	.word	0x0801dca8
 8018324:	0801dce8 	.word	0x0801dce8
 8018328:	0801dd10 	.word	0x0801dd10
 801832c:	0801dd28 	.word	0x0801dd28
 8018330:	0801dd3c 	.word	0x0801dd3c

08018334 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8018334:	b580      	push	{r7, lr}
 8018336:	b088      	sub	sp, #32
 8018338:	af02      	add	r7, sp, #8
 801833a:	60f8      	str	r0, [r7, #12]
 801833c:	60b9      	str	r1, [r7, #8]
 801833e:	607a      	str	r2, [r7, #4]
 8018340:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8018342:	68fb      	ldr	r3, [r7, #12]
 8018344:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8018348:	2b06      	cmp	r3, #6
 801834a:	d006      	beq.n	801835a <etharp_update_arp_entry+0x26>
 801834c:	4b48      	ldr	r3, [pc, #288]	@ (8018470 <etharp_update_arp_entry+0x13c>)
 801834e:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8018352:	4948      	ldr	r1, [pc, #288]	@ (8018474 <etharp_update_arp_entry+0x140>)
 8018354:	4848      	ldr	r0, [pc, #288]	@ (8018478 <etharp_update_arp_entry+0x144>)
 8018356:	f002 fa85 	bl	801a864 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801835a:	68bb      	ldr	r3, [r7, #8]
 801835c:	2b00      	cmp	r3, #0
 801835e:	d012      	beq.n	8018386 <etharp_update_arp_entry+0x52>
 8018360:	68bb      	ldr	r3, [r7, #8]
 8018362:	681b      	ldr	r3, [r3, #0]
 8018364:	2b00      	cmp	r3, #0
 8018366:	d00e      	beq.n	8018386 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8018368:	68bb      	ldr	r3, [r7, #8]
 801836a:	681b      	ldr	r3, [r3, #0]
 801836c:	68f9      	ldr	r1, [r7, #12]
 801836e:	4618      	mov	r0, r3
 8018370:	f001 f930 	bl	80195d4 <ip4_addr_isbroadcast_u32>
 8018374:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8018376:	2b00      	cmp	r3, #0
 8018378:	d105      	bne.n	8018386 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801837a:	68bb      	ldr	r3, [r7, #8]
 801837c:	681b      	ldr	r3, [r3, #0]
 801837e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8018382:	2be0      	cmp	r3, #224	@ 0xe0
 8018384:	d102      	bne.n	801838c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8018386:	f06f 030f 	mvn.w	r3, #15
 801838a:	e06c      	b.n	8018466 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801838c:	78fb      	ldrb	r3, [r7, #3]
 801838e:	68fa      	ldr	r2, [r7, #12]
 8018390:	4619      	mov	r1, r3
 8018392:	68b8      	ldr	r0, [r7, #8]
 8018394:	f7ff fe56 	bl	8018044 <etharp_find_entry>
 8018398:	4603      	mov	r3, r0
 801839a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801839c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80183a0:	2b00      	cmp	r3, #0
 80183a2:	da02      	bge.n	80183aa <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80183a4:	8afb      	ldrh	r3, [r7, #22]
 80183a6:	b25b      	sxtb	r3, r3
 80183a8:	e05d      	b.n	8018466 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80183aa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80183ae:	4933      	ldr	r1, [pc, #204]	@ (801847c <etharp_update_arp_entry+0x148>)
 80183b0:	4613      	mov	r3, r2
 80183b2:	005b      	lsls	r3, r3, #1
 80183b4:	4413      	add	r3, r2
 80183b6:	00db      	lsls	r3, r3, #3
 80183b8:	440b      	add	r3, r1
 80183ba:	3314      	adds	r3, #20
 80183bc:	2202      	movs	r2, #2
 80183be:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80183c0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80183c4:	492d      	ldr	r1, [pc, #180]	@ (801847c <etharp_update_arp_entry+0x148>)
 80183c6:	4613      	mov	r3, r2
 80183c8:	005b      	lsls	r3, r3, #1
 80183ca:	4413      	add	r3, r2
 80183cc:	00db      	lsls	r3, r3, #3
 80183ce:	440b      	add	r3, r1
 80183d0:	3308      	adds	r3, #8
 80183d2:	68fa      	ldr	r2, [r7, #12]
 80183d4:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80183d6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80183da:	4613      	mov	r3, r2
 80183dc:	005b      	lsls	r3, r3, #1
 80183de:	4413      	add	r3, r2
 80183e0:	00db      	lsls	r3, r3, #3
 80183e2:	3308      	adds	r3, #8
 80183e4:	4a25      	ldr	r2, [pc, #148]	@ (801847c <etharp_update_arp_entry+0x148>)
 80183e6:	4413      	add	r3, r2
 80183e8:	3304      	adds	r3, #4
 80183ea:	2206      	movs	r2, #6
 80183ec:	6879      	ldr	r1, [r7, #4]
 80183ee:	4618      	mov	r0, r3
 80183f0:	f002 fb71 	bl	801aad6 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80183f4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80183f8:	4920      	ldr	r1, [pc, #128]	@ (801847c <etharp_update_arp_entry+0x148>)
 80183fa:	4613      	mov	r3, r2
 80183fc:	005b      	lsls	r3, r3, #1
 80183fe:	4413      	add	r3, r2
 8018400:	00db      	lsls	r3, r3, #3
 8018402:	440b      	add	r3, r1
 8018404:	3312      	adds	r3, #18
 8018406:	2200      	movs	r2, #0
 8018408:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801840a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801840e:	491b      	ldr	r1, [pc, #108]	@ (801847c <etharp_update_arp_entry+0x148>)
 8018410:	4613      	mov	r3, r2
 8018412:	005b      	lsls	r3, r3, #1
 8018414:	4413      	add	r3, r2
 8018416:	00db      	lsls	r3, r3, #3
 8018418:	440b      	add	r3, r1
 801841a:	681b      	ldr	r3, [r3, #0]
 801841c:	2b00      	cmp	r3, #0
 801841e:	d021      	beq.n	8018464 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8018420:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018424:	4915      	ldr	r1, [pc, #84]	@ (801847c <etharp_update_arp_entry+0x148>)
 8018426:	4613      	mov	r3, r2
 8018428:	005b      	lsls	r3, r3, #1
 801842a:	4413      	add	r3, r2
 801842c:	00db      	lsls	r3, r3, #3
 801842e:	440b      	add	r3, r1
 8018430:	681b      	ldr	r3, [r3, #0]
 8018432:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8018434:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018438:	4910      	ldr	r1, [pc, #64]	@ (801847c <etharp_update_arp_entry+0x148>)
 801843a:	4613      	mov	r3, r2
 801843c:	005b      	lsls	r3, r3, #1
 801843e:	4413      	add	r3, r2
 8018440:	00db      	lsls	r3, r3, #3
 8018442:	440b      	add	r3, r1
 8018444:	2200      	movs	r2, #0
 8018446:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8018448:	68fb      	ldr	r3, [r7, #12]
 801844a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801844e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8018452:	9300      	str	r3, [sp, #0]
 8018454:	687b      	ldr	r3, [r7, #4]
 8018456:	6939      	ldr	r1, [r7, #16]
 8018458:	68f8      	ldr	r0, [r7, #12]
 801845a:	f001 ffc9 	bl	801a3f0 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801845e:	6938      	ldr	r0, [r7, #16]
 8018460:	f7f9 f9be 	bl	80117e0 <pbuf_free>
  }
  return ERR_OK;
 8018464:	2300      	movs	r3, #0
}
 8018466:	4618      	mov	r0, r3
 8018468:	3718      	adds	r7, #24
 801846a:	46bd      	mov	sp, r7
 801846c:	bd80      	pop	{r7, pc}
 801846e:	bf00      	nop
 8018470:	0801dc70 	.word	0x0801dc70
 8018474:	0801dd68 	.word	0x0801dd68
 8018478:	0801dce8 	.word	0x0801dce8
 801847c:	24014bdc 	.word	0x24014bdc

08018480 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8018480:	b580      	push	{r7, lr}
 8018482:	b084      	sub	sp, #16
 8018484:	af00      	add	r7, sp, #0
 8018486:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018488:	2300      	movs	r3, #0
 801848a:	60fb      	str	r3, [r7, #12]
 801848c:	e01e      	b.n	80184cc <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801848e:	4913      	ldr	r1, [pc, #76]	@ (80184dc <etharp_cleanup_netif+0x5c>)
 8018490:	68fa      	ldr	r2, [r7, #12]
 8018492:	4613      	mov	r3, r2
 8018494:	005b      	lsls	r3, r3, #1
 8018496:	4413      	add	r3, r2
 8018498:	00db      	lsls	r3, r3, #3
 801849a:	440b      	add	r3, r1
 801849c:	3314      	adds	r3, #20
 801849e:	781b      	ldrb	r3, [r3, #0]
 80184a0:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80184a2:	7afb      	ldrb	r3, [r7, #11]
 80184a4:	2b00      	cmp	r3, #0
 80184a6:	d00e      	beq.n	80184c6 <etharp_cleanup_netif+0x46>
 80184a8:	490c      	ldr	r1, [pc, #48]	@ (80184dc <etharp_cleanup_netif+0x5c>)
 80184aa:	68fa      	ldr	r2, [r7, #12]
 80184ac:	4613      	mov	r3, r2
 80184ae:	005b      	lsls	r3, r3, #1
 80184b0:	4413      	add	r3, r2
 80184b2:	00db      	lsls	r3, r3, #3
 80184b4:	440b      	add	r3, r1
 80184b6:	3308      	adds	r3, #8
 80184b8:	681b      	ldr	r3, [r3, #0]
 80184ba:	687a      	ldr	r2, [r7, #4]
 80184bc:	429a      	cmp	r2, r3
 80184be:	d102      	bne.n	80184c6 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80184c0:	68f8      	ldr	r0, [r7, #12]
 80184c2:	f7ff fce5 	bl	8017e90 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80184c6:	68fb      	ldr	r3, [r7, #12]
 80184c8:	3301      	adds	r3, #1
 80184ca:	60fb      	str	r3, [r7, #12]
 80184cc:	68fb      	ldr	r3, [r7, #12]
 80184ce:	2b09      	cmp	r3, #9
 80184d0:	dddd      	ble.n	801848e <etharp_cleanup_netif+0xe>
    }
  }
}
 80184d2:	bf00      	nop
 80184d4:	bf00      	nop
 80184d6:	3710      	adds	r7, #16
 80184d8:	46bd      	mov	sp, r7
 80184da:	bd80      	pop	{r7, pc}
 80184dc:	24014bdc 	.word	0x24014bdc

080184e0 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80184e0:	b5b0      	push	{r4, r5, r7, lr}
 80184e2:	b08a      	sub	sp, #40	@ 0x28
 80184e4:	af04      	add	r7, sp, #16
 80184e6:	6078      	str	r0, [r7, #4]
 80184e8:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80184ea:	683b      	ldr	r3, [r7, #0]
 80184ec:	2b00      	cmp	r3, #0
 80184ee:	d107      	bne.n	8018500 <etharp_input+0x20>
 80184f0:	4b3d      	ldr	r3, [pc, #244]	@ (80185e8 <etharp_input+0x108>)
 80184f2:	f240 228a 	movw	r2, #650	@ 0x28a
 80184f6:	493d      	ldr	r1, [pc, #244]	@ (80185ec <etharp_input+0x10c>)
 80184f8:	483d      	ldr	r0, [pc, #244]	@ (80185f0 <etharp_input+0x110>)
 80184fa:	f002 f9b3 	bl	801a864 <iprintf>
 80184fe:	e06f      	b.n	80185e0 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8018500:	687b      	ldr	r3, [r7, #4]
 8018502:	685b      	ldr	r3, [r3, #4]
 8018504:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8018506:	693b      	ldr	r3, [r7, #16]
 8018508:	881b      	ldrh	r3, [r3, #0]
 801850a:	b29b      	uxth	r3, r3
 801850c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018510:	d10c      	bne.n	801852c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8018512:	693b      	ldr	r3, [r7, #16]
 8018514:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8018516:	2b06      	cmp	r3, #6
 8018518:	d108      	bne.n	801852c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801851a:	693b      	ldr	r3, [r7, #16]
 801851c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801851e:	2b04      	cmp	r3, #4
 8018520:	d104      	bne.n	801852c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8018522:	693b      	ldr	r3, [r7, #16]
 8018524:	885b      	ldrh	r3, [r3, #2]
 8018526:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8018528:	2b08      	cmp	r3, #8
 801852a:	d003      	beq.n	8018534 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801852c:	6878      	ldr	r0, [r7, #4]
 801852e:	f7f9 f957 	bl	80117e0 <pbuf_free>
    return;
 8018532:	e055      	b.n	80185e0 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8018534:	693b      	ldr	r3, [r7, #16]
 8018536:	330e      	adds	r3, #14
 8018538:	681b      	ldr	r3, [r3, #0]
 801853a:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801853c:	693b      	ldr	r3, [r7, #16]
 801853e:	3318      	adds	r3, #24
 8018540:	681b      	ldr	r3, [r3, #0]
 8018542:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8018544:	683b      	ldr	r3, [r7, #0]
 8018546:	3304      	adds	r3, #4
 8018548:	681b      	ldr	r3, [r3, #0]
 801854a:	2b00      	cmp	r3, #0
 801854c:	d102      	bne.n	8018554 <etharp_input+0x74>
    for_us = 0;
 801854e:	2300      	movs	r3, #0
 8018550:	75fb      	strb	r3, [r7, #23]
 8018552:	e009      	b.n	8018568 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8018554:	68ba      	ldr	r2, [r7, #8]
 8018556:	683b      	ldr	r3, [r7, #0]
 8018558:	3304      	adds	r3, #4
 801855a:	681b      	ldr	r3, [r3, #0]
 801855c:	429a      	cmp	r2, r3
 801855e:	bf0c      	ite	eq
 8018560:	2301      	moveq	r3, #1
 8018562:	2300      	movne	r3, #0
 8018564:	b2db      	uxtb	r3, r3
 8018566:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8018568:	693b      	ldr	r3, [r7, #16]
 801856a:	f103 0208 	add.w	r2, r3, #8
 801856e:	7dfb      	ldrb	r3, [r7, #23]
 8018570:	2b00      	cmp	r3, #0
 8018572:	d001      	beq.n	8018578 <etharp_input+0x98>
 8018574:	2301      	movs	r3, #1
 8018576:	e000      	b.n	801857a <etharp_input+0x9a>
 8018578:	2302      	movs	r3, #2
 801857a:	f107 010c 	add.w	r1, r7, #12
 801857e:	6838      	ldr	r0, [r7, #0]
 8018580:	f7ff fed8 	bl	8018334 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8018584:	693b      	ldr	r3, [r7, #16]
 8018586:	88db      	ldrh	r3, [r3, #6]
 8018588:	b29b      	uxth	r3, r3
 801858a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801858e:	d003      	beq.n	8018598 <etharp_input+0xb8>
 8018590:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018594:	d01e      	beq.n	80185d4 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8018596:	e020      	b.n	80185da <etharp_input+0xfa>
      if (for_us) {
 8018598:	7dfb      	ldrb	r3, [r7, #23]
 801859a:	2b00      	cmp	r3, #0
 801859c:	d01c      	beq.n	80185d8 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801859e:	683b      	ldr	r3, [r7, #0]
 80185a0:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 80185a4:	693b      	ldr	r3, [r7, #16]
 80185a6:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80185aa:	683b      	ldr	r3, [r7, #0]
 80185ac:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 80185b0:	683b      	ldr	r3, [r7, #0]
 80185b2:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80185b4:	693a      	ldr	r2, [r7, #16]
 80185b6:	3208      	adds	r2, #8
        etharp_raw(netif,
 80185b8:	2102      	movs	r1, #2
 80185ba:	9103      	str	r1, [sp, #12]
 80185bc:	f107 010c 	add.w	r1, r7, #12
 80185c0:	9102      	str	r1, [sp, #8]
 80185c2:	9201      	str	r2, [sp, #4]
 80185c4:	9300      	str	r3, [sp, #0]
 80185c6:	462b      	mov	r3, r5
 80185c8:	4622      	mov	r2, r4
 80185ca:	4601      	mov	r1, r0
 80185cc:	6838      	ldr	r0, [r7, #0]
 80185ce:	f000 faeb 	bl	8018ba8 <etharp_raw>
      break;
 80185d2:	e001      	b.n	80185d8 <etharp_input+0xf8>
      break;
 80185d4:	bf00      	nop
 80185d6:	e000      	b.n	80185da <etharp_input+0xfa>
      break;
 80185d8:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80185da:	6878      	ldr	r0, [r7, #4]
 80185dc:	f7f9 f900 	bl	80117e0 <pbuf_free>
}
 80185e0:	3718      	adds	r7, #24
 80185e2:	46bd      	mov	sp, r7
 80185e4:	bdb0      	pop	{r4, r5, r7, pc}
 80185e6:	bf00      	nop
 80185e8:	0801dc70 	.word	0x0801dc70
 80185ec:	0801ddc0 	.word	0x0801ddc0
 80185f0:	0801dce8 	.word	0x0801dce8

080185f4 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 80185f4:	b580      	push	{r7, lr}
 80185f6:	b086      	sub	sp, #24
 80185f8:	af02      	add	r7, sp, #8
 80185fa:	60f8      	str	r0, [r7, #12]
 80185fc:	60b9      	str	r1, [r7, #8]
 80185fe:	4613      	mov	r3, r2
 8018600:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8018602:	79fa      	ldrb	r2, [r7, #7]
 8018604:	4944      	ldr	r1, [pc, #272]	@ (8018718 <etharp_output_to_arp_index+0x124>)
 8018606:	4613      	mov	r3, r2
 8018608:	005b      	lsls	r3, r3, #1
 801860a:	4413      	add	r3, r2
 801860c:	00db      	lsls	r3, r3, #3
 801860e:	440b      	add	r3, r1
 8018610:	3314      	adds	r3, #20
 8018612:	781b      	ldrb	r3, [r3, #0]
 8018614:	2b01      	cmp	r3, #1
 8018616:	d806      	bhi.n	8018626 <etharp_output_to_arp_index+0x32>
 8018618:	4b40      	ldr	r3, [pc, #256]	@ (801871c <etharp_output_to_arp_index+0x128>)
 801861a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801861e:	4940      	ldr	r1, [pc, #256]	@ (8018720 <etharp_output_to_arp_index+0x12c>)
 8018620:	4840      	ldr	r0, [pc, #256]	@ (8018724 <etharp_output_to_arp_index+0x130>)
 8018622:	f002 f91f 	bl	801a864 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8018626:	79fa      	ldrb	r2, [r7, #7]
 8018628:	493b      	ldr	r1, [pc, #236]	@ (8018718 <etharp_output_to_arp_index+0x124>)
 801862a:	4613      	mov	r3, r2
 801862c:	005b      	lsls	r3, r3, #1
 801862e:	4413      	add	r3, r2
 8018630:	00db      	lsls	r3, r3, #3
 8018632:	440b      	add	r3, r1
 8018634:	3314      	adds	r3, #20
 8018636:	781b      	ldrb	r3, [r3, #0]
 8018638:	2b02      	cmp	r3, #2
 801863a:	d153      	bne.n	80186e4 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801863c:	79fa      	ldrb	r2, [r7, #7]
 801863e:	4936      	ldr	r1, [pc, #216]	@ (8018718 <etharp_output_to_arp_index+0x124>)
 8018640:	4613      	mov	r3, r2
 8018642:	005b      	lsls	r3, r3, #1
 8018644:	4413      	add	r3, r2
 8018646:	00db      	lsls	r3, r3, #3
 8018648:	440b      	add	r3, r1
 801864a:	3312      	adds	r3, #18
 801864c:	881b      	ldrh	r3, [r3, #0]
 801864e:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8018652:	d919      	bls.n	8018688 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8018654:	79fa      	ldrb	r2, [r7, #7]
 8018656:	4613      	mov	r3, r2
 8018658:	005b      	lsls	r3, r3, #1
 801865a:	4413      	add	r3, r2
 801865c:	00db      	lsls	r3, r3, #3
 801865e:	4a2e      	ldr	r2, [pc, #184]	@ (8018718 <etharp_output_to_arp_index+0x124>)
 8018660:	4413      	add	r3, r2
 8018662:	3304      	adds	r3, #4
 8018664:	4619      	mov	r1, r3
 8018666:	68f8      	ldr	r0, [r7, #12]
 8018668:	f000 fb4c 	bl	8018d04 <etharp_request>
 801866c:	4603      	mov	r3, r0
 801866e:	2b00      	cmp	r3, #0
 8018670:	d138      	bne.n	80186e4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8018672:	79fa      	ldrb	r2, [r7, #7]
 8018674:	4928      	ldr	r1, [pc, #160]	@ (8018718 <etharp_output_to_arp_index+0x124>)
 8018676:	4613      	mov	r3, r2
 8018678:	005b      	lsls	r3, r3, #1
 801867a:	4413      	add	r3, r2
 801867c:	00db      	lsls	r3, r3, #3
 801867e:	440b      	add	r3, r1
 8018680:	3314      	adds	r3, #20
 8018682:	2203      	movs	r2, #3
 8018684:	701a      	strb	r2, [r3, #0]
 8018686:	e02d      	b.n	80186e4 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8018688:	79fa      	ldrb	r2, [r7, #7]
 801868a:	4923      	ldr	r1, [pc, #140]	@ (8018718 <etharp_output_to_arp_index+0x124>)
 801868c:	4613      	mov	r3, r2
 801868e:	005b      	lsls	r3, r3, #1
 8018690:	4413      	add	r3, r2
 8018692:	00db      	lsls	r3, r3, #3
 8018694:	440b      	add	r3, r1
 8018696:	3312      	adds	r3, #18
 8018698:	881b      	ldrh	r3, [r3, #0]
 801869a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801869e:	d321      	bcc.n	80186e4 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80186a0:	79fa      	ldrb	r2, [r7, #7]
 80186a2:	4613      	mov	r3, r2
 80186a4:	005b      	lsls	r3, r3, #1
 80186a6:	4413      	add	r3, r2
 80186a8:	00db      	lsls	r3, r3, #3
 80186aa:	4a1b      	ldr	r2, [pc, #108]	@ (8018718 <etharp_output_to_arp_index+0x124>)
 80186ac:	4413      	add	r3, r2
 80186ae:	1d19      	adds	r1, r3, #4
 80186b0:	79fa      	ldrb	r2, [r7, #7]
 80186b2:	4613      	mov	r3, r2
 80186b4:	005b      	lsls	r3, r3, #1
 80186b6:	4413      	add	r3, r2
 80186b8:	00db      	lsls	r3, r3, #3
 80186ba:	3308      	adds	r3, #8
 80186bc:	4a16      	ldr	r2, [pc, #88]	@ (8018718 <etharp_output_to_arp_index+0x124>)
 80186be:	4413      	add	r3, r2
 80186c0:	3304      	adds	r3, #4
 80186c2:	461a      	mov	r2, r3
 80186c4:	68f8      	ldr	r0, [r7, #12]
 80186c6:	f000 fafb 	bl	8018cc0 <etharp_request_dst>
 80186ca:	4603      	mov	r3, r0
 80186cc:	2b00      	cmp	r3, #0
 80186ce:	d109      	bne.n	80186e4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80186d0:	79fa      	ldrb	r2, [r7, #7]
 80186d2:	4911      	ldr	r1, [pc, #68]	@ (8018718 <etharp_output_to_arp_index+0x124>)
 80186d4:	4613      	mov	r3, r2
 80186d6:	005b      	lsls	r3, r3, #1
 80186d8:	4413      	add	r3, r2
 80186da:	00db      	lsls	r3, r3, #3
 80186dc:	440b      	add	r3, r1
 80186de:	3314      	adds	r3, #20
 80186e0:	2203      	movs	r2, #3
 80186e2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80186e4:	68fb      	ldr	r3, [r7, #12]
 80186e6:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 80186ea:	79fa      	ldrb	r2, [r7, #7]
 80186ec:	4613      	mov	r3, r2
 80186ee:	005b      	lsls	r3, r3, #1
 80186f0:	4413      	add	r3, r2
 80186f2:	00db      	lsls	r3, r3, #3
 80186f4:	3308      	adds	r3, #8
 80186f6:	4a08      	ldr	r2, [pc, #32]	@ (8018718 <etharp_output_to_arp_index+0x124>)
 80186f8:	4413      	add	r3, r2
 80186fa:	3304      	adds	r3, #4
 80186fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8018700:	9200      	str	r2, [sp, #0]
 8018702:	460a      	mov	r2, r1
 8018704:	68b9      	ldr	r1, [r7, #8]
 8018706:	68f8      	ldr	r0, [r7, #12]
 8018708:	f001 fe72 	bl	801a3f0 <ethernet_output>
 801870c:	4603      	mov	r3, r0
}
 801870e:	4618      	mov	r0, r3
 8018710:	3710      	adds	r7, #16
 8018712:	46bd      	mov	sp, r7
 8018714:	bd80      	pop	{r7, pc}
 8018716:	bf00      	nop
 8018718:	24014bdc 	.word	0x24014bdc
 801871c:	0801dc70 	.word	0x0801dc70
 8018720:	0801dde0 	.word	0x0801dde0
 8018724:	0801dce8 	.word	0x0801dce8

08018728 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8018728:	b580      	push	{r7, lr}
 801872a:	b08a      	sub	sp, #40	@ 0x28
 801872c:	af02      	add	r7, sp, #8
 801872e:	60f8      	str	r0, [r7, #12]
 8018730:	60b9      	str	r1, [r7, #8]
 8018732:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8018734:	687b      	ldr	r3, [r7, #4]
 8018736:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8018738:	68fb      	ldr	r3, [r7, #12]
 801873a:	2b00      	cmp	r3, #0
 801873c:	d106      	bne.n	801874c <etharp_output+0x24>
 801873e:	4b73      	ldr	r3, [pc, #460]	@ (801890c <etharp_output+0x1e4>)
 8018740:	f240 321e 	movw	r2, #798	@ 0x31e
 8018744:	4972      	ldr	r1, [pc, #456]	@ (8018910 <etharp_output+0x1e8>)
 8018746:	4873      	ldr	r0, [pc, #460]	@ (8018914 <etharp_output+0x1ec>)
 8018748:	f002 f88c 	bl	801a864 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801874c:	68bb      	ldr	r3, [r7, #8]
 801874e:	2b00      	cmp	r3, #0
 8018750:	d106      	bne.n	8018760 <etharp_output+0x38>
 8018752:	4b6e      	ldr	r3, [pc, #440]	@ (801890c <etharp_output+0x1e4>)
 8018754:	f240 321f 	movw	r2, #799	@ 0x31f
 8018758:	496f      	ldr	r1, [pc, #444]	@ (8018918 <etharp_output+0x1f0>)
 801875a:	486e      	ldr	r0, [pc, #440]	@ (8018914 <etharp_output+0x1ec>)
 801875c:	f002 f882 	bl	801a864 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8018760:	687b      	ldr	r3, [r7, #4]
 8018762:	2b00      	cmp	r3, #0
 8018764:	d106      	bne.n	8018774 <etharp_output+0x4c>
 8018766:	4b69      	ldr	r3, [pc, #420]	@ (801890c <etharp_output+0x1e4>)
 8018768:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801876c:	496b      	ldr	r1, [pc, #428]	@ (801891c <etharp_output+0x1f4>)
 801876e:	4869      	ldr	r0, [pc, #420]	@ (8018914 <etharp_output+0x1ec>)
 8018770:	f002 f878 	bl	801a864 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8018774:	687b      	ldr	r3, [r7, #4]
 8018776:	681b      	ldr	r3, [r3, #0]
 8018778:	68f9      	ldr	r1, [r7, #12]
 801877a:	4618      	mov	r0, r3
 801877c:	f000 ff2a 	bl	80195d4 <ip4_addr_isbroadcast_u32>
 8018780:	4603      	mov	r3, r0
 8018782:	2b00      	cmp	r3, #0
 8018784:	d002      	beq.n	801878c <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8018786:	4b66      	ldr	r3, [pc, #408]	@ (8018920 <etharp_output+0x1f8>)
 8018788:	61fb      	str	r3, [r7, #28]
 801878a:	e0af      	b.n	80188ec <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801878c:	687b      	ldr	r3, [r7, #4]
 801878e:	681b      	ldr	r3, [r3, #0]
 8018790:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8018794:	2be0      	cmp	r3, #224	@ 0xe0
 8018796:	d118      	bne.n	80187ca <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8018798:	2301      	movs	r3, #1
 801879a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801879c:	2300      	movs	r3, #0
 801879e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80187a0:	235e      	movs	r3, #94	@ 0x5e
 80187a2:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80187a4:	687b      	ldr	r3, [r7, #4]
 80187a6:	3301      	adds	r3, #1
 80187a8:	781b      	ldrb	r3, [r3, #0]
 80187aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80187ae:	b2db      	uxtb	r3, r3
 80187b0:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80187b2:	687b      	ldr	r3, [r7, #4]
 80187b4:	3302      	adds	r3, #2
 80187b6:	781b      	ldrb	r3, [r3, #0]
 80187b8:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80187ba:	687b      	ldr	r3, [r7, #4]
 80187bc:	3303      	adds	r3, #3
 80187be:	781b      	ldrb	r3, [r3, #0]
 80187c0:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80187c2:	f107 0310 	add.w	r3, r7, #16
 80187c6:	61fb      	str	r3, [r7, #28]
 80187c8:	e090      	b.n	80188ec <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80187ca:	687b      	ldr	r3, [r7, #4]
 80187cc:	681a      	ldr	r2, [r3, #0]
 80187ce:	68fb      	ldr	r3, [r7, #12]
 80187d0:	3304      	adds	r3, #4
 80187d2:	681b      	ldr	r3, [r3, #0]
 80187d4:	405a      	eors	r2, r3
 80187d6:	68fb      	ldr	r3, [r7, #12]
 80187d8:	3308      	adds	r3, #8
 80187da:	681b      	ldr	r3, [r3, #0]
 80187dc:	4013      	ands	r3, r2
 80187de:	2b00      	cmp	r3, #0
 80187e0:	d012      	beq.n	8018808 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	681b      	ldr	r3, [r3, #0]
 80187e6:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80187e8:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 80187ec:	4293      	cmp	r3, r2
 80187ee:	d00b      	beq.n	8018808 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80187f0:	68fb      	ldr	r3, [r7, #12]
 80187f2:	330c      	adds	r3, #12
 80187f4:	681b      	ldr	r3, [r3, #0]
 80187f6:	2b00      	cmp	r3, #0
 80187f8:	d003      	beq.n	8018802 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80187fa:	68fb      	ldr	r3, [r7, #12]
 80187fc:	330c      	adds	r3, #12
 80187fe:	61bb      	str	r3, [r7, #24]
 8018800:	e002      	b.n	8018808 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8018802:	f06f 0303 	mvn.w	r3, #3
 8018806:	e07d      	b.n	8018904 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8018808:	4b46      	ldr	r3, [pc, #280]	@ (8018924 <etharp_output+0x1fc>)
 801880a:	781b      	ldrb	r3, [r3, #0]
 801880c:	4619      	mov	r1, r3
 801880e:	4a46      	ldr	r2, [pc, #280]	@ (8018928 <etharp_output+0x200>)
 8018810:	460b      	mov	r3, r1
 8018812:	005b      	lsls	r3, r3, #1
 8018814:	440b      	add	r3, r1
 8018816:	00db      	lsls	r3, r3, #3
 8018818:	4413      	add	r3, r2
 801881a:	3314      	adds	r3, #20
 801881c:	781b      	ldrb	r3, [r3, #0]
 801881e:	2b01      	cmp	r3, #1
 8018820:	d925      	bls.n	801886e <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8018822:	4b40      	ldr	r3, [pc, #256]	@ (8018924 <etharp_output+0x1fc>)
 8018824:	781b      	ldrb	r3, [r3, #0]
 8018826:	4619      	mov	r1, r3
 8018828:	4a3f      	ldr	r2, [pc, #252]	@ (8018928 <etharp_output+0x200>)
 801882a:	460b      	mov	r3, r1
 801882c:	005b      	lsls	r3, r3, #1
 801882e:	440b      	add	r3, r1
 8018830:	00db      	lsls	r3, r3, #3
 8018832:	4413      	add	r3, r2
 8018834:	3308      	adds	r3, #8
 8018836:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8018838:	68fa      	ldr	r2, [r7, #12]
 801883a:	429a      	cmp	r2, r3
 801883c:	d117      	bne.n	801886e <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801883e:	69bb      	ldr	r3, [r7, #24]
 8018840:	681a      	ldr	r2, [r3, #0]
 8018842:	4b38      	ldr	r3, [pc, #224]	@ (8018924 <etharp_output+0x1fc>)
 8018844:	781b      	ldrb	r3, [r3, #0]
 8018846:	4618      	mov	r0, r3
 8018848:	4937      	ldr	r1, [pc, #220]	@ (8018928 <etharp_output+0x200>)
 801884a:	4603      	mov	r3, r0
 801884c:	005b      	lsls	r3, r3, #1
 801884e:	4403      	add	r3, r0
 8018850:	00db      	lsls	r3, r3, #3
 8018852:	440b      	add	r3, r1
 8018854:	3304      	adds	r3, #4
 8018856:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8018858:	429a      	cmp	r2, r3
 801885a:	d108      	bne.n	801886e <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801885c:	4b31      	ldr	r3, [pc, #196]	@ (8018924 <etharp_output+0x1fc>)
 801885e:	781b      	ldrb	r3, [r3, #0]
 8018860:	461a      	mov	r2, r3
 8018862:	68b9      	ldr	r1, [r7, #8]
 8018864:	68f8      	ldr	r0, [r7, #12]
 8018866:	f7ff fec5 	bl	80185f4 <etharp_output_to_arp_index>
 801886a:	4603      	mov	r3, r0
 801886c:	e04a      	b.n	8018904 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801886e:	2300      	movs	r3, #0
 8018870:	75fb      	strb	r3, [r7, #23]
 8018872:	e031      	b.n	80188d8 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8018874:	7dfa      	ldrb	r2, [r7, #23]
 8018876:	492c      	ldr	r1, [pc, #176]	@ (8018928 <etharp_output+0x200>)
 8018878:	4613      	mov	r3, r2
 801887a:	005b      	lsls	r3, r3, #1
 801887c:	4413      	add	r3, r2
 801887e:	00db      	lsls	r3, r3, #3
 8018880:	440b      	add	r3, r1
 8018882:	3314      	adds	r3, #20
 8018884:	781b      	ldrb	r3, [r3, #0]
 8018886:	2b01      	cmp	r3, #1
 8018888:	d923      	bls.n	80188d2 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801888a:	7dfa      	ldrb	r2, [r7, #23]
 801888c:	4926      	ldr	r1, [pc, #152]	@ (8018928 <etharp_output+0x200>)
 801888e:	4613      	mov	r3, r2
 8018890:	005b      	lsls	r3, r3, #1
 8018892:	4413      	add	r3, r2
 8018894:	00db      	lsls	r3, r3, #3
 8018896:	440b      	add	r3, r1
 8018898:	3308      	adds	r3, #8
 801889a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801889c:	68fa      	ldr	r2, [r7, #12]
 801889e:	429a      	cmp	r2, r3
 80188a0:	d117      	bne.n	80188d2 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80188a2:	69bb      	ldr	r3, [r7, #24]
 80188a4:	6819      	ldr	r1, [r3, #0]
 80188a6:	7dfa      	ldrb	r2, [r7, #23]
 80188a8:	481f      	ldr	r0, [pc, #124]	@ (8018928 <etharp_output+0x200>)
 80188aa:	4613      	mov	r3, r2
 80188ac:	005b      	lsls	r3, r3, #1
 80188ae:	4413      	add	r3, r2
 80188b0:	00db      	lsls	r3, r3, #3
 80188b2:	4403      	add	r3, r0
 80188b4:	3304      	adds	r3, #4
 80188b6:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80188b8:	4299      	cmp	r1, r3
 80188ba:	d10a      	bne.n	80188d2 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80188bc:	4a19      	ldr	r2, [pc, #100]	@ (8018924 <etharp_output+0x1fc>)
 80188be:	7dfb      	ldrb	r3, [r7, #23]
 80188c0:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80188c2:	7dfb      	ldrb	r3, [r7, #23]
 80188c4:	461a      	mov	r2, r3
 80188c6:	68b9      	ldr	r1, [r7, #8]
 80188c8:	68f8      	ldr	r0, [r7, #12]
 80188ca:	f7ff fe93 	bl	80185f4 <etharp_output_to_arp_index>
 80188ce:	4603      	mov	r3, r0
 80188d0:	e018      	b.n	8018904 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80188d2:	7dfb      	ldrb	r3, [r7, #23]
 80188d4:	3301      	adds	r3, #1
 80188d6:	75fb      	strb	r3, [r7, #23]
 80188d8:	7dfb      	ldrb	r3, [r7, #23]
 80188da:	2b09      	cmp	r3, #9
 80188dc:	d9ca      	bls.n	8018874 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80188de:	68ba      	ldr	r2, [r7, #8]
 80188e0:	69b9      	ldr	r1, [r7, #24]
 80188e2:	68f8      	ldr	r0, [r7, #12]
 80188e4:	f000 f822 	bl	801892c <etharp_query>
 80188e8:	4603      	mov	r3, r0
 80188ea:	e00b      	b.n	8018904 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80188ec:	68fb      	ldr	r3, [r7, #12]
 80188ee:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 80188f2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80188f6:	9300      	str	r3, [sp, #0]
 80188f8:	69fb      	ldr	r3, [r7, #28]
 80188fa:	68b9      	ldr	r1, [r7, #8]
 80188fc:	68f8      	ldr	r0, [r7, #12]
 80188fe:	f001 fd77 	bl	801a3f0 <ethernet_output>
 8018902:	4603      	mov	r3, r0
}
 8018904:	4618      	mov	r0, r3
 8018906:	3720      	adds	r7, #32
 8018908:	46bd      	mov	sp, r7
 801890a:	bd80      	pop	{r7, pc}
 801890c:	0801dc70 	.word	0x0801dc70
 8018910:	0801ddc0 	.word	0x0801ddc0
 8018914:	0801dce8 	.word	0x0801dce8
 8018918:	0801de10 	.word	0x0801de10
 801891c:	0801ddb0 	.word	0x0801ddb0
 8018920:	0801e4c4 	.word	0x0801e4c4
 8018924:	24014ccc 	.word	0x24014ccc
 8018928:	24014bdc 	.word	0x24014bdc

0801892c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801892c:	b580      	push	{r7, lr}
 801892e:	b08c      	sub	sp, #48	@ 0x30
 8018930:	af02      	add	r7, sp, #8
 8018932:	60f8      	str	r0, [r7, #12]
 8018934:	60b9      	str	r1, [r7, #8]
 8018936:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8018938:	68fb      	ldr	r3, [r7, #12]
 801893a:	3326      	adds	r3, #38	@ 0x26
 801893c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801893e:	23ff      	movs	r3, #255	@ 0xff
 8018940:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8018944:	2300      	movs	r3, #0
 8018946:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8018948:	68bb      	ldr	r3, [r7, #8]
 801894a:	681b      	ldr	r3, [r3, #0]
 801894c:	68f9      	ldr	r1, [r7, #12]
 801894e:	4618      	mov	r0, r3
 8018950:	f000 fe40 	bl	80195d4 <ip4_addr_isbroadcast_u32>
 8018954:	4603      	mov	r3, r0
 8018956:	2b00      	cmp	r3, #0
 8018958:	d10c      	bne.n	8018974 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801895a:	68bb      	ldr	r3, [r7, #8]
 801895c:	681b      	ldr	r3, [r3, #0]
 801895e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8018962:	2be0      	cmp	r3, #224	@ 0xe0
 8018964:	d006      	beq.n	8018974 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8018966:	68bb      	ldr	r3, [r7, #8]
 8018968:	2b00      	cmp	r3, #0
 801896a:	d003      	beq.n	8018974 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801896c:	68bb      	ldr	r3, [r7, #8]
 801896e:	681b      	ldr	r3, [r3, #0]
 8018970:	2b00      	cmp	r3, #0
 8018972:	d102      	bne.n	801897a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8018974:	f06f 030f 	mvn.w	r3, #15
 8018978:	e101      	b.n	8018b7e <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801897a:	68fa      	ldr	r2, [r7, #12]
 801897c:	2101      	movs	r1, #1
 801897e:	68b8      	ldr	r0, [r7, #8]
 8018980:	f7ff fb60 	bl	8018044 <etharp_find_entry>
 8018984:	4603      	mov	r3, r0
 8018986:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8018988:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801898c:	2b00      	cmp	r3, #0
 801898e:	da02      	bge.n	8018996 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8018990:	8a7b      	ldrh	r3, [r7, #18]
 8018992:	b25b      	sxtb	r3, r3
 8018994:	e0f3      	b.n	8018b7e <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8018996:	8a7b      	ldrh	r3, [r7, #18]
 8018998:	2b7e      	cmp	r3, #126	@ 0x7e
 801899a:	d906      	bls.n	80189aa <etharp_query+0x7e>
 801899c:	4b7a      	ldr	r3, [pc, #488]	@ (8018b88 <etharp_query+0x25c>)
 801899e:	f240 32c1 	movw	r2, #961	@ 0x3c1
 80189a2:	497a      	ldr	r1, [pc, #488]	@ (8018b8c <etharp_query+0x260>)
 80189a4:	487a      	ldr	r0, [pc, #488]	@ (8018b90 <etharp_query+0x264>)
 80189a6:	f001 ff5d 	bl	801a864 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80189aa:	8a7b      	ldrh	r3, [r7, #18]
 80189ac:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80189ae:	7c7a      	ldrb	r2, [r7, #17]
 80189b0:	4978      	ldr	r1, [pc, #480]	@ (8018b94 <etharp_query+0x268>)
 80189b2:	4613      	mov	r3, r2
 80189b4:	005b      	lsls	r3, r3, #1
 80189b6:	4413      	add	r3, r2
 80189b8:	00db      	lsls	r3, r3, #3
 80189ba:	440b      	add	r3, r1
 80189bc:	3314      	adds	r3, #20
 80189be:	781b      	ldrb	r3, [r3, #0]
 80189c0:	2b00      	cmp	r3, #0
 80189c2:	d115      	bne.n	80189f0 <etharp_query+0xc4>
    is_new_entry = 1;
 80189c4:	2301      	movs	r3, #1
 80189c6:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80189c8:	7c7a      	ldrb	r2, [r7, #17]
 80189ca:	4972      	ldr	r1, [pc, #456]	@ (8018b94 <etharp_query+0x268>)
 80189cc:	4613      	mov	r3, r2
 80189ce:	005b      	lsls	r3, r3, #1
 80189d0:	4413      	add	r3, r2
 80189d2:	00db      	lsls	r3, r3, #3
 80189d4:	440b      	add	r3, r1
 80189d6:	3314      	adds	r3, #20
 80189d8:	2201      	movs	r2, #1
 80189da:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80189dc:	7c7a      	ldrb	r2, [r7, #17]
 80189de:	496d      	ldr	r1, [pc, #436]	@ (8018b94 <etharp_query+0x268>)
 80189e0:	4613      	mov	r3, r2
 80189e2:	005b      	lsls	r3, r3, #1
 80189e4:	4413      	add	r3, r2
 80189e6:	00db      	lsls	r3, r3, #3
 80189e8:	440b      	add	r3, r1
 80189ea:	3308      	adds	r3, #8
 80189ec:	68fa      	ldr	r2, [r7, #12]
 80189ee:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80189f0:	7c7a      	ldrb	r2, [r7, #17]
 80189f2:	4968      	ldr	r1, [pc, #416]	@ (8018b94 <etharp_query+0x268>)
 80189f4:	4613      	mov	r3, r2
 80189f6:	005b      	lsls	r3, r3, #1
 80189f8:	4413      	add	r3, r2
 80189fa:	00db      	lsls	r3, r3, #3
 80189fc:	440b      	add	r3, r1
 80189fe:	3314      	adds	r3, #20
 8018a00:	781b      	ldrb	r3, [r3, #0]
 8018a02:	2b01      	cmp	r3, #1
 8018a04:	d011      	beq.n	8018a2a <etharp_query+0xfe>
 8018a06:	7c7a      	ldrb	r2, [r7, #17]
 8018a08:	4962      	ldr	r1, [pc, #392]	@ (8018b94 <etharp_query+0x268>)
 8018a0a:	4613      	mov	r3, r2
 8018a0c:	005b      	lsls	r3, r3, #1
 8018a0e:	4413      	add	r3, r2
 8018a10:	00db      	lsls	r3, r3, #3
 8018a12:	440b      	add	r3, r1
 8018a14:	3314      	adds	r3, #20
 8018a16:	781b      	ldrb	r3, [r3, #0]
 8018a18:	2b01      	cmp	r3, #1
 8018a1a:	d806      	bhi.n	8018a2a <etharp_query+0xfe>
 8018a1c:	4b5a      	ldr	r3, [pc, #360]	@ (8018b88 <etharp_query+0x25c>)
 8018a1e:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8018a22:	495d      	ldr	r1, [pc, #372]	@ (8018b98 <etharp_query+0x26c>)
 8018a24:	485a      	ldr	r0, [pc, #360]	@ (8018b90 <etharp_query+0x264>)
 8018a26:	f001 ff1d 	bl	801a864 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8018a2a:	6a3b      	ldr	r3, [r7, #32]
 8018a2c:	2b00      	cmp	r3, #0
 8018a2e:	d102      	bne.n	8018a36 <etharp_query+0x10a>
 8018a30:	687b      	ldr	r3, [r7, #4]
 8018a32:	2b00      	cmp	r3, #0
 8018a34:	d10c      	bne.n	8018a50 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8018a36:	68b9      	ldr	r1, [r7, #8]
 8018a38:	68f8      	ldr	r0, [r7, #12]
 8018a3a:	f000 f963 	bl	8018d04 <etharp_request>
 8018a3e:	4603      	mov	r3, r0
 8018a40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8018a44:	687b      	ldr	r3, [r7, #4]
 8018a46:	2b00      	cmp	r3, #0
 8018a48:	d102      	bne.n	8018a50 <etharp_query+0x124>
      return result;
 8018a4a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8018a4e:	e096      	b.n	8018b7e <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	2b00      	cmp	r3, #0
 8018a54:	d106      	bne.n	8018a64 <etharp_query+0x138>
 8018a56:	4b4c      	ldr	r3, [pc, #304]	@ (8018b88 <etharp_query+0x25c>)
 8018a58:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8018a5c:	494f      	ldr	r1, [pc, #316]	@ (8018b9c <etharp_query+0x270>)
 8018a5e:	484c      	ldr	r0, [pc, #304]	@ (8018b90 <etharp_query+0x264>)
 8018a60:	f001 ff00 	bl	801a864 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8018a64:	7c7a      	ldrb	r2, [r7, #17]
 8018a66:	494b      	ldr	r1, [pc, #300]	@ (8018b94 <etharp_query+0x268>)
 8018a68:	4613      	mov	r3, r2
 8018a6a:	005b      	lsls	r3, r3, #1
 8018a6c:	4413      	add	r3, r2
 8018a6e:	00db      	lsls	r3, r3, #3
 8018a70:	440b      	add	r3, r1
 8018a72:	3314      	adds	r3, #20
 8018a74:	781b      	ldrb	r3, [r3, #0]
 8018a76:	2b01      	cmp	r3, #1
 8018a78:	d917      	bls.n	8018aaa <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8018a7a:	4a49      	ldr	r2, [pc, #292]	@ (8018ba0 <etharp_query+0x274>)
 8018a7c:	7c7b      	ldrb	r3, [r7, #17]
 8018a7e:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8018a80:	7c7a      	ldrb	r2, [r7, #17]
 8018a82:	4613      	mov	r3, r2
 8018a84:	005b      	lsls	r3, r3, #1
 8018a86:	4413      	add	r3, r2
 8018a88:	00db      	lsls	r3, r3, #3
 8018a8a:	3308      	adds	r3, #8
 8018a8c:	4a41      	ldr	r2, [pc, #260]	@ (8018b94 <etharp_query+0x268>)
 8018a8e:	4413      	add	r3, r2
 8018a90:	3304      	adds	r3, #4
 8018a92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8018a96:	9200      	str	r2, [sp, #0]
 8018a98:	697a      	ldr	r2, [r7, #20]
 8018a9a:	6879      	ldr	r1, [r7, #4]
 8018a9c:	68f8      	ldr	r0, [r7, #12]
 8018a9e:	f001 fca7 	bl	801a3f0 <ethernet_output>
 8018aa2:	4603      	mov	r3, r0
 8018aa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018aa8:	e067      	b.n	8018b7a <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8018aaa:	7c7a      	ldrb	r2, [r7, #17]
 8018aac:	4939      	ldr	r1, [pc, #228]	@ (8018b94 <etharp_query+0x268>)
 8018aae:	4613      	mov	r3, r2
 8018ab0:	005b      	lsls	r3, r3, #1
 8018ab2:	4413      	add	r3, r2
 8018ab4:	00db      	lsls	r3, r3, #3
 8018ab6:	440b      	add	r3, r1
 8018ab8:	3314      	adds	r3, #20
 8018aba:	781b      	ldrb	r3, [r3, #0]
 8018abc:	2b01      	cmp	r3, #1
 8018abe:	d15c      	bne.n	8018b7a <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8018ac0:	2300      	movs	r3, #0
 8018ac2:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8018ac4:	687b      	ldr	r3, [r7, #4]
 8018ac6:	61fb      	str	r3, [r7, #28]
    while (p) {
 8018ac8:	e01c      	b.n	8018b04 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8018aca:	69fb      	ldr	r3, [r7, #28]
 8018acc:	895a      	ldrh	r2, [r3, #10]
 8018ace:	69fb      	ldr	r3, [r7, #28]
 8018ad0:	891b      	ldrh	r3, [r3, #8]
 8018ad2:	429a      	cmp	r2, r3
 8018ad4:	d10a      	bne.n	8018aec <etharp_query+0x1c0>
 8018ad6:	69fb      	ldr	r3, [r7, #28]
 8018ad8:	681b      	ldr	r3, [r3, #0]
 8018ada:	2b00      	cmp	r3, #0
 8018adc:	d006      	beq.n	8018aec <etharp_query+0x1c0>
 8018ade:	4b2a      	ldr	r3, [pc, #168]	@ (8018b88 <etharp_query+0x25c>)
 8018ae0:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8018ae4:	492f      	ldr	r1, [pc, #188]	@ (8018ba4 <etharp_query+0x278>)
 8018ae6:	482a      	ldr	r0, [pc, #168]	@ (8018b90 <etharp_query+0x264>)
 8018ae8:	f001 febc 	bl	801a864 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8018aec:	69fb      	ldr	r3, [r7, #28]
 8018aee:	7b1b      	ldrb	r3, [r3, #12]
 8018af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8018af4:	2b00      	cmp	r3, #0
 8018af6:	d002      	beq.n	8018afe <etharp_query+0x1d2>
        copy_needed = 1;
 8018af8:	2301      	movs	r3, #1
 8018afa:	61bb      	str	r3, [r7, #24]
        break;
 8018afc:	e005      	b.n	8018b0a <etharp_query+0x1de>
      }
      p = p->next;
 8018afe:	69fb      	ldr	r3, [r7, #28]
 8018b00:	681b      	ldr	r3, [r3, #0]
 8018b02:	61fb      	str	r3, [r7, #28]
    while (p) {
 8018b04:	69fb      	ldr	r3, [r7, #28]
 8018b06:	2b00      	cmp	r3, #0
 8018b08:	d1df      	bne.n	8018aca <etharp_query+0x19e>
    }
    if (copy_needed) {
 8018b0a:	69bb      	ldr	r3, [r7, #24]
 8018b0c:	2b00      	cmp	r3, #0
 8018b0e:	d007      	beq.n	8018b20 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8018b10:	687a      	ldr	r2, [r7, #4]
 8018b12:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8018b16:	200e      	movs	r0, #14
 8018b18:	f7f9 f8da 	bl	8011cd0 <pbuf_clone>
 8018b1c:	61f8      	str	r0, [r7, #28]
 8018b1e:	e004      	b.n	8018b2a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8018b20:	687b      	ldr	r3, [r7, #4]
 8018b22:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8018b24:	69f8      	ldr	r0, [r7, #28]
 8018b26:	f7f8 ff01 	bl	801192c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8018b2a:	69fb      	ldr	r3, [r7, #28]
 8018b2c:	2b00      	cmp	r3, #0
 8018b2e:	d021      	beq.n	8018b74 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8018b30:	7c7a      	ldrb	r2, [r7, #17]
 8018b32:	4918      	ldr	r1, [pc, #96]	@ (8018b94 <etharp_query+0x268>)
 8018b34:	4613      	mov	r3, r2
 8018b36:	005b      	lsls	r3, r3, #1
 8018b38:	4413      	add	r3, r2
 8018b3a:	00db      	lsls	r3, r3, #3
 8018b3c:	440b      	add	r3, r1
 8018b3e:	681b      	ldr	r3, [r3, #0]
 8018b40:	2b00      	cmp	r3, #0
 8018b42:	d00a      	beq.n	8018b5a <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8018b44:	7c7a      	ldrb	r2, [r7, #17]
 8018b46:	4913      	ldr	r1, [pc, #76]	@ (8018b94 <etharp_query+0x268>)
 8018b48:	4613      	mov	r3, r2
 8018b4a:	005b      	lsls	r3, r3, #1
 8018b4c:	4413      	add	r3, r2
 8018b4e:	00db      	lsls	r3, r3, #3
 8018b50:	440b      	add	r3, r1
 8018b52:	681b      	ldr	r3, [r3, #0]
 8018b54:	4618      	mov	r0, r3
 8018b56:	f7f8 fe43 	bl	80117e0 <pbuf_free>
      }
      arp_table[i].q = p;
 8018b5a:	7c7a      	ldrb	r2, [r7, #17]
 8018b5c:	490d      	ldr	r1, [pc, #52]	@ (8018b94 <etharp_query+0x268>)
 8018b5e:	4613      	mov	r3, r2
 8018b60:	005b      	lsls	r3, r3, #1
 8018b62:	4413      	add	r3, r2
 8018b64:	00db      	lsls	r3, r3, #3
 8018b66:	440b      	add	r3, r1
 8018b68:	69fa      	ldr	r2, [r7, #28]
 8018b6a:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8018b6c:	2300      	movs	r3, #0
 8018b6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018b72:	e002      	b.n	8018b7a <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8018b74:	23ff      	movs	r3, #255	@ 0xff
 8018b76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 8018b7a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8018b7e:	4618      	mov	r0, r3
 8018b80:	3728      	adds	r7, #40	@ 0x28
 8018b82:	46bd      	mov	sp, r7
 8018b84:	bd80      	pop	{r7, pc}
 8018b86:	bf00      	nop
 8018b88:	0801dc70 	.word	0x0801dc70
 8018b8c:	0801de1c 	.word	0x0801de1c
 8018b90:	0801dce8 	.word	0x0801dce8
 8018b94:	24014bdc 	.word	0x24014bdc
 8018b98:	0801de2c 	.word	0x0801de2c
 8018b9c:	0801de10 	.word	0x0801de10
 8018ba0:	24014ccc 	.word	0x24014ccc
 8018ba4:	0801de54 	.word	0x0801de54

08018ba8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8018ba8:	b580      	push	{r7, lr}
 8018baa:	b08a      	sub	sp, #40	@ 0x28
 8018bac:	af02      	add	r7, sp, #8
 8018bae:	60f8      	str	r0, [r7, #12]
 8018bb0:	60b9      	str	r1, [r7, #8]
 8018bb2:	607a      	str	r2, [r7, #4]
 8018bb4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8018bb6:	2300      	movs	r3, #0
 8018bb8:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8018bba:	68fb      	ldr	r3, [r7, #12]
 8018bbc:	2b00      	cmp	r3, #0
 8018bbe:	d106      	bne.n	8018bce <etharp_raw+0x26>
 8018bc0:	4b3a      	ldr	r3, [pc, #232]	@ (8018cac <etharp_raw+0x104>)
 8018bc2:	f240 4257 	movw	r2, #1111	@ 0x457
 8018bc6:	493a      	ldr	r1, [pc, #232]	@ (8018cb0 <etharp_raw+0x108>)
 8018bc8:	483a      	ldr	r0, [pc, #232]	@ (8018cb4 <etharp_raw+0x10c>)
 8018bca:	f001 fe4b 	bl	801a864 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8018bce:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018bd2:	211c      	movs	r1, #28
 8018bd4:	200e      	movs	r0, #14
 8018bd6:	f7f8 fb1b 	bl	8011210 <pbuf_alloc>
 8018bda:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8018bdc:	69bb      	ldr	r3, [r7, #24]
 8018bde:	2b00      	cmp	r3, #0
 8018be0:	d102      	bne.n	8018be8 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8018be2:	f04f 33ff 	mov.w	r3, #4294967295
 8018be6:	e05d      	b.n	8018ca4 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8018be8:	69bb      	ldr	r3, [r7, #24]
 8018bea:	895b      	ldrh	r3, [r3, #10]
 8018bec:	2b1b      	cmp	r3, #27
 8018bee:	d806      	bhi.n	8018bfe <etharp_raw+0x56>
 8018bf0:	4b2e      	ldr	r3, [pc, #184]	@ (8018cac <etharp_raw+0x104>)
 8018bf2:	f240 4262 	movw	r2, #1122	@ 0x462
 8018bf6:	4930      	ldr	r1, [pc, #192]	@ (8018cb8 <etharp_raw+0x110>)
 8018bf8:	482e      	ldr	r0, [pc, #184]	@ (8018cb4 <etharp_raw+0x10c>)
 8018bfa:	f001 fe33 	bl	801a864 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8018bfe:	69bb      	ldr	r3, [r7, #24]
 8018c00:	685b      	ldr	r3, [r3, #4]
 8018c02:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8018c04:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8018c06:	4618      	mov	r0, r3
 8018c08:	f7f7 f938 	bl	800fe7c <lwip_htons>
 8018c0c:	4603      	mov	r3, r0
 8018c0e:	461a      	mov	r2, r3
 8018c10:	697b      	ldr	r3, [r7, #20]
 8018c12:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8018c14:	68fb      	ldr	r3, [r7, #12]
 8018c16:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8018c1a:	2b06      	cmp	r3, #6
 8018c1c:	d006      	beq.n	8018c2c <etharp_raw+0x84>
 8018c1e:	4b23      	ldr	r3, [pc, #140]	@ (8018cac <etharp_raw+0x104>)
 8018c20:	f240 4269 	movw	r2, #1129	@ 0x469
 8018c24:	4925      	ldr	r1, [pc, #148]	@ (8018cbc <etharp_raw+0x114>)
 8018c26:	4823      	ldr	r0, [pc, #140]	@ (8018cb4 <etharp_raw+0x10c>)
 8018c28:	f001 fe1c 	bl	801a864 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8018c2c:	697b      	ldr	r3, [r7, #20]
 8018c2e:	3308      	adds	r3, #8
 8018c30:	2206      	movs	r2, #6
 8018c32:	6839      	ldr	r1, [r7, #0]
 8018c34:	4618      	mov	r0, r3
 8018c36:	f001 ff4e 	bl	801aad6 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8018c3a:	697b      	ldr	r3, [r7, #20]
 8018c3c:	3312      	adds	r3, #18
 8018c3e:	2206      	movs	r2, #6
 8018c40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8018c42:	4618      	mov	r0, r3
 8018c44:	f001 ff47 	bl	801aad6 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8018c48:	697b      	ldr	r3, [r7, #20]
 8018c4a:	330e      	adds	r3, #14
 8018c4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018c4e:	6812      	ldr	r2, [r2, #0]
 8018c50:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8018c52:	697b      	ldr	r3, [r7, #20]
 8018c54:	3318      	adds	r3, #24
 8018c56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018c58:	6812      	ldr	r2, [r2, #0]
 8018c5a:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8018c5c:	697b      	ldr	r3, [r7, #20]
 8018c5e:	2200      	movs	r2, #0
 8018c60:	701a      	strb	r2, [r3, #0]
 8018c62:	2200      	movs	r2, #0
 8018c64:	f042 0201 	orr.w	r2, r2, #1
 8018c68:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8018c6a:	697b      	ldr	r3, [r7, #20]
 8018c6c:	2200      	movs	r2, #0
 8018c6e:	f042 0208 	orr.w	r2, r2, #8
 8018c72:	709a      	strb	r2, [r3, #2]
 8018c74:	2200      	movs	r2, #0
 8018c76:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8018c78:	697b      	ldr	r3, [r7, #20]
 8018c7a:	2206      	movs	r2, #6
 8018c7c:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8018c7e:	697b      	ldr	r3, [r7, #20]
 8018c80:	2204      	movs	r2, #4
 8018c82:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8018c84:	f640 0306 	movw	r3, #2054	@ 0x806
 8018c88:	9300      	str	r3, [sp, #0]
 8018c8a:	687b      	ldr	r3, [r7, #4]
 8018c8c:	68ba      	ldr	r2, [r7, #8]
 8018c8e:	69b9      	ldr	r1, [r7, #24]
 8018c90:	68f8      	ldr	r0, [r7, #12]
 8018c92:	f001 fbad 	bl	801a3f0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8018c96:	69b8      	ldr	r0, [r7, #24]
 8018c98:	f7f8 fda2 	bl	80117e0 <pbuf_free>
  p = NULL;
 8018c9c:	2300      	movs	r3, #0
 8018c9e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8018ca0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018ca4:	4618      	mov	r0, r3
 8018ca6:	3720      	adds	r7, #32
 8018ca8:	46bd      	mov	sp, r7
 8018caa:	bd80      	pop	{r7, pc}
 8018cac:	0801dc70 	.word	0x0801dc70
 8018cb0:	0801ddc0 	.word	0x0801ddc0
 8018cb4:	0801dce8 	.word	0x0801dce8
 8018cb8:	0801de70 	.word	0x0801de70
 8018cbc:	0801dea4 	.word	0x0801dea4

08018cc0 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8018cc0:	b580      	push	{r7, lr}
 8018cc2:	b088      	sub	sp, #32
 8018cc4:	af04      	add	r7, sp, #16
 8018cc6:	60f8      	str	r0, [r7, #12]
 8018cc8:	60b9      	str	r1, [r7, #8]
 8018cca:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018ccc:	68fb      	ldr	r3, [r7, #12]
 8018cce:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8018cd2:	68fb      	ldr	r3, [r7, #12]
 8018cd4:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8018cd8:	68fb      	ldr	r3, [r7, #12]
 8018cda:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018cdc:	2201      	movs	r2, #1
 8018cde:	9203      	str	r2, [sp, #12]
 8018ce0:	68ba      	ldr	r2, [r7, #8]
 8018ce2:	9202      	str	r2, [sp, #8]
 8018ce4:	4a06      	ldr	r2, [pc, #24]	@ (8018d00 <etharp_request_dst+0x40>)
 8018ce6:	9201      	str	r2, [sp, #4]
 8018ce8:	9300      	str	r3, [sp, #0]
 8018cea:	4603      	mov	r3, r0
 8018cec:	687a      	ldr	r2, [r7, #4]
 8018cee:	68f8      	ldr	r0, [r7, #12]
 8018cf0:	f7ff ff5a 	bl	8018ba8 <etharp_raw>
 8018cf4:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8018cf6:	4618      	mov	r0, r3
 8018cf8:	3710      	adds	r7, #16
 8018cfa:	46bd      	mov	sp, r7
 8018cfc:	bd80      	pop	{r7, pc}
 8018cfe:	bf00      	nop
 8018d00:	0801e4cc 	.word	0x0801e4cc

08018d04 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8018d04:	b580      	push	{r7, lr}
 8018d06:	b082      	sub	sp, #8
 8018d08:	af00      	add	r7, sp, #0
 8018d0a:	6078      	str	r0, [r7, #4]
 8018d0c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8018d0e:	4a05      	ldr	r2, [pc, #20]	@ (8018d24 <etharp_request+0x20>)
 8018d10:	6839      	ldr	r1, [r7, #0]
 8018d12:	6878      	ldr	r0, [r7, #4]
 8018d14:	f7ff ffd4 	bl	8018cc0 <etharp_request_dst>
 8018d18:	4603      	mov	r3, r0
}
 8018d1a:	4618      	mov	r0, r3
 8018d1c:	3708      	adds	r7, #8
 8018d1e:	46bd      	mov	sp, r7
 8018d20:	bd80      	pop	{r7, pc}
 8018d22:	bf00      	nop
 8018d24:	0801e4c4 	.word	0x0801e4c4

08018d28 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8018d28:	b580      	push	{r7, lr}
 8018d2a:	b08e      	sub	sp, #56	@ 0x38
 8018d2c:	af04      	add	r7, sp, #16
 8018d2e:	6078      	str	r0, [r7, #4]
 8018d30:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8018d32:	4b87      	ldr	r3, [pc, #540]	@ (8018f50 <icmp_input+0x228>)
 8018d34:	689b      	ldr	r3, [r3, #8]
 8018d36:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8018d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018d3a:	781b      	ldrb	r3, [r3, #0]
 8018d3c:	f003 030f 	and.w	r3, r3, #15
 8018d40:	b2db      	uxtb	r3, r3
 8018d42:	009b      	lsls	r3, r3, #2
 8018d44:	b2db      	uxtb	r3, r3
 8018d46:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8018d48:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018d4a:	2b13      	cmp	r3, #19
 8018d4c:	f240 80e8 	bls.w	8018f20 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8018d50:	687b      	ldr	r3, [r7, #4]
 8018d52:	895b      	ldrh	r3, [r3, #10]
 8018d54:	2b03      	cmp	r3, #3
 8018d56:	f240 80e5 	bls.w	8018f24 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8018d5a:	687b      	ldr	r3, [r7, #4]
 8018d5c:	685b      	ldr	r3, [r3, #4]
 8018d5e:	781b      	ldrb	r3, [r3, #0]
 8018d60:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8018d64:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8018d68:	2b00      	cmp	r3, #0
 8018d6a:	f000 80d2 	beq.w	8018f12 <icmp_input+0x1ea>
 8018d6e:	2b08      	cmp	r3, #8
 8018d70:	f040 80d2 	bne.w	8018f18 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8018d74:	4b77      	ldr	r3, [pc, #476]	@ (8018f54 <icmp_input+0x22c>)
 8018d76:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018d78:	4b75      	ldr	r3, [pc, #468]	@ (8018f50 <icmp_input+0x228>)
 8018d7a:	695b      	ldr	r3, [r3, #20]
 8018d7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8018d80:	2be0      	cmp	r3, #224	@ 0xe0
 8018d82:	f000 80d6 	beq.w	8018f32 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8018d86:	4b72      	ldr	r3, [pc, #456]	@ (8018f50 <icmp_input+0x228>)
 8018d88:	695b      	ldr	r3, [r3, #20]
 8018d8a:	4a71      	ldr	r2, [pc, #452]	@ (8018f50 <icmp_input+0x228>)
 8018d8c:	6812      	ldr	r2, [r2, #0]
 8018d8e:	4611      	mov	r1, r2
 8018d90:	4618      	mov	r0, r3
 8018d92:	f000 fc1f 	bl	80195d4 <ip4_addr_isbroadcast_u32>
 8018d96:	4603      	mov	r3, r0
 8018d98:	2b00      	cmp	r3, #0
 8018d9a:	f040 80cc 	bne.w	8018f36 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8018d9e:	687b      	ldr	r3, [r7, #4]
 8018da0:	891b      	ldrh	r3, [r3, #8]
 8018da2:	2b07      	cmp	r3, #7
 8018da4:	f240 80c0 	bls.w	8018f28 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8018da8:	6878      	ldr	r0, [r7, #4]
 8018daa:	f7f7 f905 	bl	800ffb8 <inet_chksum_pbuf>
 8018dae:	4603      	mov	r3, r0
 8018db0:	2b00      	cmp	r3, #0
 8018db2:	d003      	beq.n	8018dbc <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8018db4:	6878      	ldr	r0, [r7, #4]
 8018db6:	f7f8 fd13 	bl	80117e0 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 8018dba:	e0c5      	b.n	8018f48 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8018dbc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018dbe:	330e      	adds	r3, #14
 8018dc0:	4619      	mov	r1, r3
 8018dc2:	6878      	ldr	r0, [r7, #4]
 8018dc4:	f7f8 fc76 	bl	80116b4 <pbuf_add_header>
 8018dc8:	4603      	mov	r3, r0
 8018dca:	2b00      	cmp	r3, #0
 8018dcc:	d04b      	beq.n	8018e66 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8018dce:	687b      	ldr	r3, [r7, #4]
 8018dd0:	891a      	ldrh	r2, [r3, #8]
 8018dd2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018dd4:	4413      	add	r3, r2
 8018dd6:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	891b      	ldrh	r3, [r3, #8]
 8018ddc:	8b7a      	ldrh	r2, [r7, #26]
 8018dde:	429a      	cmp	r2, r3
 8018de0:	f0c0 80ab 	bcc.w	8018f3a <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8018de4:	8b7b      	ldrh	r3, [r7, #26]
 8018de6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018dea:	4619      	mov	r1, r3
 8018dec:	200e      	movs	r0, #14
 8018dee:	f7f8 fa0f 	bl	8011210 <pbuf_alloc>
 8018df2:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8018df4:	697b      	ldr	r3, [r7, #20]
 8018df6:	2b00      	cmp	r3, #0
 8018df8:	f000 80a1 	beq.w	8018f3e <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8018dfc:	697b      	ldr	r3, [r7, #20]
 8018dfe:	895b      	ldrh	r3, [r3, #10]
 8018e00:	461a      	mov	r2, r3
 8018e02:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018e04:	3308      	adds	r3, #8
 8018e06:	429a      	cmp	r2, r3
 8018e08:	d203      	bcs.n	8018e12 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8018e0a:	6978      	ldr	r0, [r7, #20]
 8018e0c:	f7f8 fce8 	bl	80117e0 <pbuf_free>
          goto icmperr;
 8018e10:	e096      	b.n	8018f40 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8018e12:	697b      	ldr	r3, [r7, #20]
 8018e14:	685b      	ldr	r3, [r3, #4]
 8018e16:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8018e18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8018e1a:	4618      	mov	r0, r3
 8018e1c:	f001 fe5b 	bl	801aad6 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8018e20:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018e22:	4619      	mov	r1, r3
 8018e24:	6978      	ldr	r0, [r7, #20]
 8018e26:	f7f8 fc55 	bl	80116d4 <pbuf_remove_header>
 8018e2a:	4603      	mov	r3, r0
 8018e2c:	2b00      	cmp	r3, #0
 8018e2e:	d009      	beq.n	8018e44 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8018e30:	4b49      	ldr	r3, [pc, #292]	@ (8018f58 <icmp_input+0x230>)
 8018e32:	22b6      	movs	r2, #182	@ 0xb6
 8018e34:	4949      	ldr	r1, [pc, #292]	@ (8018f5c <icmp_input+0x234>)
 8018e36:	484a      	ldr	r0, [pc, #296]	@ (8018f60 <icmp_input+0x238>)
 8018e38:	f001 fd14 	bl	801a864 <iprintf>
          pbuf_free(r);
 8018e3c:	6978      	ldr	r0, [r7, #20]
 8018e3e:	f7f8 fccf 	bl	80117e0 <pbuf_free>
          goto icmperr;
 8018e42:	e07d      	b.n	8018f40 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8018e44:	6879      	ldr	r1, [r7, #4]
 8018e46:	6978      	ldr	r0, [r7, #20]
 8018e48:	f7f8 fdfe 	bl	8011a48 <pbuf_copy>
 8018e4c:	4603      	mov	r3, r0
 8018e4e:	2b00      	cmp	r3, #0
 8018e50:	d003      	beq.n	8018e5a <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8018e52:	6978      	ldr	r0, [r7, #20]
 8018e54:	f7f8 fcc4 	bl	80117e0 <pbuf_free>
          goto icmperr;
 8018e58:	e072      	b.n	8018f40 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 8018e5a:	6878      	ldr	r0, [r7, #4]
 8018e5c:	f7f8 fcc0 	bl	80117e0 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8018e60:	697b      	ldr	r3, [r7, #20]
 8018e62:	607b      	str	r3, [r7, #4]
 8018e64:	e00f      	b.n	8018e86 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8018e66:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018e68:	330e      	adds	r3, #14
 8018e6a:	4619      	mov	r1, r3
 8018e6c:	6878      	ldr	r0, [r7, #4]
 8018e6e:	f7f8 fc31 	bl	80116d4 <pbuf_remove_header>
 8018e72:	4603      	mov	r3, r0
 8018e74:	2b00      	cmp	r3, #0
 8018e76:	d006      	beq.n	8018e86 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8018e78:	4b37      	ldr	r3, [pc, #220]	@ (8018f58 <icmp_input+0x230>)
 8018e7a:	22c7      	movs	r2, #199	@ 0xc7
 8018e7c:	4939      	ldr	r1, [pc, #228]	@ (8018f64 <icmp_input+0x23c>)
 8018e7e:	4838      	ldr	r0, [pc, #224]	@ (8018f60 <icmp_input+0x238>)
 8018e80:	f001 fcf0 	bl	801a864 <iprintf>
          goto icmperr;
 8018e84:	e05c      	b.n	8018f40 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8018e86:	687b      	ldr	r3, [r7, #4]
 8018e88:	685b      	ldr	r3, [r3, #4]
 8018e8a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8018e8c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018e8e:	4619      	mov	r1, r3
 8018e90:	6878      	ldr	r0, [r7, #4]
 8018e92:	f7f8 fc0f 	bl	80116b4 <pbuf_add_header>
 8018e96:	4603      	mov	r3, r0
 8018e98:	2b00      	cmp	r3, #0
 8018e9a:	d13c      	bne.n	8018f16 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8018e9c:	687b      	ldr	r3, [r7, #4]
 8018e9e:	685b      	ldr	r3, [r3, #4]
 8018ea0:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8018ea2:	69fb      	ldr	r3, [r7, #28]
 8018ea4:	681a      	ldr	r2, [r3, #0]
 8018ea6:	68fb      	ldr	r3, [r7, #12]
 8018ea8:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8018eaa:	4b29      	ldr	r3, [pc, #164]	@ (8018f50 <icmp_input+0x228>)
 8018eac:	691a      	ldr	r2, [r3, #16]
 8018eae:	68fb      	ldr	r3, [r7, #12]
 8018eb0:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8018eb2:	693b      	ldr	r3, [r7, #16]
 8018eb4:	2200      	movs	r2, #0
 8018eb6:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8018eb8:	693b      	ldr	r3, [r7, #16]
 8018eba:	885b      	ldrh	r3, [r3, #2]
 8018ebc:	b29b      	uxth	r3, r3
 8018ebe:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8018ec2:	4293      	cmp	r3, r2
 8018ec4:	d907      	bls.n	8018ed6 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8018ec6:	693b      	ldr	r3, [r7, #16]
 8018ec8:	885b      	ldrh	r3, [r3, #2]
 8018eca:	b29b      	uxth	r3, r3
 8018ecc:	3309      	adds	r3, #9
 8018ece:	b29a      	uxth	r2, r3
 8018ed0:	693b      	ldr	r3, [r7, #16]
 8018ed2:	805a      	strh	r2, [r3, #2]
 8018ed4:	e006      	b.n	8018ee4 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8018ed6:	693b      	ldr	r3, [r7, #16]
 8018ed8:	885b      	ldrh	r3, [r3, #2]
 8018eda:	b29b      	uxth	r3, r3
 8018edc:	3308      	adds	r3, #8
 8018ede:	b29a      	uxth	r2, r3
 8018ee0:	693b      	ldr	r3, [r7, #16]
 8018ee2:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8018ee4:	68fb      	ldr	r3, [r7, #12]
 8018ee6:	22ff      	movs	r2, #255	@ 0xff
 8018ee8:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8018eea:	68fb      	ldr	r3, [r7, #12]
 8018eec:	2200      	movs	r2, #0
 8018eee:	729a      	strb	r2, [r3, #10]
 8018ef0:	2200      	movs	r2, #0
 8018ef2:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8018ef4:	683b      	ldr	r3, [r7, #0]
 8018ef6:	9302      	str	r3, [sp, #8]
 8018ef8:	2301      	movs	r3, #1
 8018efa:	9301      	str	r3, [sp, #4]
 8018efc:	2300      	movs	r3, #0
 8018efe:	9300      	str	r3, [sp, #0]
 8018f00:	23ff      	movs	r3, #255	@ 0xff
 8018f02:	2200      	movs	r2, #0
 8018f04:	69f9      	ldr	r1, [r7, #28]
 8018f06:	6878      	ldr	r0, [r7, #4]
 8018f08:	f000 fa8c 	bl	8019424 <ip4_output_if>
 8018f0c:	4603      	mov	r3, r0
 8018f0e:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8018f10:	e001      	b.n	8018f16 <icmp_input+0x1ee>
      break;
 8018f12:	bf00      	nop
 8018f14:	e000      	b.n	8018f18 <icmp_input+0x1f0>
      break;
 8018f16:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8018f18:	6878      	ldr	r0, [r7, #4]
 8018f1a:	f7f8 fc61 	bl	80117e0 <pbuf_free>
  return;
 8018f1e:	e013      	b.n	8018f48 <icmp_input+0x220>
    goto lenerr;
 8018f20:	bf00      	nop
 8018f22:	e002      	b.n	8018f2a <icmp_input+0x202>
    goto lenerr;
 8018f24:	bf00      	nop
 8018f26:	e000      	b.n	8018f2a <icmp_input+0x202>
        goto lenerr;
 8018f28:	bf00      	nop
lenerr:
  pbuf_free(p);
 8018f2a:	6878      	ldr	r0, [r7, #4]
 8018f2c:	f7f8 fc58 	bl	80117e0 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8018f30:	e00a      	b.n	8018f48 <icmp_input+0x220>
        goto icmperr;
 8018f32:	bf00      	nop
 8018f34:	e004      	b.n	8018f40 <icmp_input+0x218>
        goto icmperr;
 8018f36:	bf00      	nop
 8018f38:	e002      	b.n	8018f40 <icmp_input+0x218>
          goto icmperr;
 8018f3a:	bf00      	nop
 8018f3c:	e000      	b.n	8018f40 <icmp_input+0x218>
          goto icmperr;
 8018f3e:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8018f40:	6878      	ldr	r0, [r7, #4]
 8018f42:	f7f8 fc4d 	bl	80117e0 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8018f46:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8018f48:	3728      	adds	r7, #40	@ 0x28
 8018f4a:	46bd      	mov	sp, r7
 8018f4c:	bd80      	pop	{r7, pc}
 8018f4e:	bf00      	nop
 8018f50:	2400e040 	.word	0x2400e040
 8018f54:	2400e054 	.word	0x2400e054
 8018f58:	0801dee8 	.word	0x0801dee8
 8018f5c:	0801df20 	.word	0x0801df20
 8018f60:	0801df58 	.word	0x0801df58
 8018f64:	0801df80 	.word	0x0801df80

08018f68 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8018f68:	b580      	push	{r7, lr}
 8018f6a:	b082      	sub	sp, #8
 8018f6c:	af00      	add	r7, sp, #0
 8018f6e:	6078      	str	r0, [r7, #4]
 8018f70:	460b      	mov	r3, r1
 8018f72:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8018f74:	78fb      	ldrb	r3, [r7, #3]
 8018f76:	461a      	mov	r2, r3
 8018f78:	2103      	movs	r1, #3
 8018f7a:	6878      	ldr	r0, [r7, #4]
 8018f7c:	f000 f814 	bl	8018fa8 <icmp_send_response>
}
 8018f80:	bf00      	nop
 8018f82:	3708      	adds	r7, #8
 8018f84:	46bd      	mov	sp, r7
 8018f86:	bd80      	pop	{r7, pc}

08018f88 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8018f88:	b580      	push	{r7, lr}
 8018f8a:	b082      	sub	sp, #8
 8018f8c:	af00      	add	r7, sp, #0
 8018f8e:	6078      	str	r0, [r7, #4]
 8018f90:	460b      	mov	r3, r1
 8018f92:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8018f94:	78fb      	ldrb	r3, [r7, #3]
 8018f96:	461a      	mov	r2, r3
 8018f98:	210b      	movs	r1, #11
 8018f9a:	6878      	ldr	r0, [r7, #4]
 8018f9c:	f000 f804 	bl	8018fa8 <icmp_send_response>
}
 8018fa0:	bf00      	nop
 8018fa2:	3708      	adds	r7, #8
 8018fa4:	46bd      	mov	sp, r7
 8018fa6:	bd80      	pop	{r7, pc}

08018fa8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8018fa8:	b580      	push	{r7, lr}
 8018faa:	b08c      	sub	sp, #48	@ 0x30
 8018fac:	af04      	add	r7, sp, #16
 8018fae:	6078      	str	r0, [r7, #4]
 8018fb0:	460b      	mov	r3, r1
 8018fb2:	70fb      	strb	r3, [r7, #3]
 8018fb4:	4613      	mov	r3, r2
 8018fb6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8018fb8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018fbc:	2124      	movs	r1, #36	@ 0x24
 8018fbe:	2022      	movs	r0, #34	@ 0x22
 8018fc0:	f7f8 f926 	bl	8011210 <pbuf_alloc>
 8018fc4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8018fc6:	69fb      	ldr	r3, [r7, #28]
 8018fc8:	2b00      	cmp	r3, #0
 8018fca:	d056      	beq.n	801907a <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8018fcc:	69fb      	ldr	r3, [r7, #28]
 8018fce:	895b      	ldrh	r3, [r3, #10]
 8018fd0:	2b23      	cmp	r3, #35	@ 0x23
 8018fd2:	d806      	bhi.n	8018fe2 <icmp_send_response+0x3a>
 8018fd4:	4b2b      	ldr	r3, [pc, #172]	@ (8019084 <icmp_send_response+0xdc>)
 8018fd6:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8018fda:	492b      	ldr	r1, [pc, #172]	@ (8019088 <icmp_send_response+0xe0>)
 8018fdc:	482b      	ldr	r0, [pc, #172]	@ (801908c <icmp_send_response+0xe4>)
 8018fde:	f001 fc41 	bl	801a864 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8018fe2:	687b      	ldr	r3, [r7, #4]
 8018fe4:	685b      	ldr	r3, [r3, #4]
 8018fe6:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8018fe8:	69fb      	ldr	r3, [r7, #28]
 8018fea:	685b      	ldr	r3, [r3, #4]
 8018fec:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8018fee:	697b      	ldr	r3, [r7, #20]
 8018ff0:	78fa      	ldrb	r2, [r7, #3]
 8018ff2:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8018ff4:	697b      	ldr	r3, [r7, #20]
 8018ff6:	78ba      	ldrb	r2, [r7, #2]
 8018ff8:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8018ffa:	697b      	ldr	r3, [r7, #20]
 8018ffc:	2200      	movs	r2, #0
 8018ffe:	711a      	strb	r2, [r3, #4]
 8019000:	2200      	movs	r2, #0
 8019002:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8019004:	697b      	ldr	r3, [r7, #20]
 8019006:	2200      	movs	r2, #0
 8019008:	719a      	strb	r2, [r3, #6]
 801900a:	2200      	movs	r2, #0
 801900c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801900e:	69fb      	ldr	r3, [r7, #28]
 8019010:	685b      	ldr	r3, [r3, #4]
 8019012:	f103 0008 	add.w	r0, r3, #8
 8019016:	687b      	ldr	r3, [r7, #4]
 8019018:	685b      	ldr	r3, [r3, #4]
 801901a:	221c      	movs	r2, #28
 801901c:	4619      	mov	r1, r3
 801901e:	f001 fd5a 	bl	801aad6 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8019022:	69bb      	ldr	r3, [r7, #24]
 8019024:	68db      	ldr	r3, [r3, #12]
 8019026:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8019028:	f107 030c 	add.w	r3, r7, #12
 801902c:	4618      	mov	r0, r3
 801902e:	f000 f82f 	bl	8019090 <ip4_route>
 8019032:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8019034:	693b      	ldr	r3, [r7, #16]
 8019036:	2b00      	cmp	r3, #0
 8019038:	d01b      	beq.n	8019072 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801903a:	697b      	ldr	r3, [r7, #20]
 801903c:	2200      	movs	r2, #0
 801903e:	709a      	strb	r2, [r3, #2]
 8019040:	2200      	movs	r2, #0
 8019042:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8019044:	69fb      	ldr	r3, [r7, #28]
 8019046:	895b      	ldrh	r3, [r3, #10]
 8019048:	4619      	mov	r1, r3
 801904a:	6978      	ldr	r0, [r7, #20]
 801904c:	f7f6 ffa2 	bl	800ff94 <inet_chksum>
 8019050:	4603      	mov	r3, r0
 8019052:	461a      	mov	r2, r3
 8019054:	697b      	ldr	r3, [r7, #20]
 8019056:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8019058:	f107 020c 	add.w	r2, r7, #12
 801905c:	693b      	ldr	r3, [r7, #16]
 801905e:	9302      	str	r3, [sp, #8]
 8019060:	2301      	movs	r3, #1
 8019062:	9301      	str	r3, [sp, #4]
 8019064:	2300      	movs	r3, #0
 8019066:	9300      	str	r3, [sp, #0]
 8019068:	23ff      	movs	r3, #255	@ 0xff
 801906a:	2100      	movs	r1, #0
 801906c:	69f8      	ldr	r0, [r7, #28]
 801906e:	f000 f9d9 	bl	8019424 <ip4_output_if>
  }
  pbuf_free(q);
 8019072:	69f8      	ldr	r0, [r7, #28]
 8019074:	f7f8 fbb4 	bl	80117e0 <pbuf_free>
 8019078:	e000      	b.n	801907c <icmp_send_response+0xd4>
    return;
 801907a:	bf00      	nop
}
 801907c:	3720      	adds	r7, #32
 801907e:	46bd      	mov	sp, r7
 8019080:	bd80      	pop	{r7, pc}
 8019082:	bf00      	nop
 8019084:	0801dee8 	.word	0x0801dee8
 8019088:	0801dfb4 	.word	0x0801dfb4
 801908c:	0801df58 	.word	0x0801df58

08019090 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8019090:	b480      	push	{r7}
 8019092:	b085      	sub	sp, #20
 8019094:	af00      	add	r7, sp, #0
 8019096:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8019098:	4b33      	ldr	r3, [pc, #204]	@ (8019168 <ip4_route+0xd8>)
 801909a:	681b      	ldr	r3, [r3, #0]
 801909c:	60fb      	str	r3, [r7, #12]
 801909e:	e036      	b.n	801910e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80190a0:	68fb      	ldr	r3, [r7, #12]
 80190a2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80190a6:	f003 0301 	and.w	r3, r3, #1
 80190aa:	b2db      	uxtb	r3, r3
 80190ac:	2b00      	cmp	r3, #0
 80190ae:	d02b      	beq.n	8019108 <ip4_route+0x78>
 80190b0:	68fb      	ldr	r3, [r7, #12]
 80190b2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80190b6:	089b      	lsrs	r3, r3, #2
 80190b8:	f003 0301 	and.w	r3, r3, #1
 80190bc:	b2db      	uxtb	r3, r3
 80190be:	2b00      	cmp	r3, #0
 80190c0:	d022      	beq.n	8019108 <ip4_route+0x78>
 80190c2:	68fb      	ldr	r3, [r7, #12]
 80190c4:	3304      	adds	r3, #4
 80190c6:	681b      	ldr	r3, [r3, #0]
 80190c8:	2b00      	cmp	r3, #0
 80190ca:	d01d      	beq.n	8019108 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80190cc:	687b      	ldr	r3, [r7, #4]
 80190ce:	681a      	ldr	r2, [r3, #0]
 80190d0:	68fb      	ldr	r3, [r7, #12]
 80190d2:	3304      	adds	r3, #4
 80190d4:	681b      	ldr	r3, [r3, #0]
 80190d6:	405a      	eors	r2, r3
 80190d8:	68fb      	ldr	r3, [r7, #12]
 80190da:	3308      	adds	r3, #8
 80190dc:	681b      	ldr	r3, [r3, #0]
 80190de:	4013      	ands	r3, r2
 80190e0:	2b00      	cmp	r3, #0
 80190e2:	d101      	bne.n	80190e8 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80190e4:	68fb      	ldr	r3, [r7, #12]
 80190e6:	e038      	b.n	801915a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80190e8:	68fb      	ldr	r3, [r7, #12]
 80190ea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80190ee:	f003 0302 	and.w	r3, r3, #2
 80190f2:	2b00      	cmp	r3, #0
 80190f4:	d108      	bne.n	8019108 <ip4_route+0x78>
 80190f6:	687b      	ldr	r3, [r7, #4]
 80190f8:	681a      	ldr	r2, [r3, #0]
 80190fa:	68fb      	ldr	r3, [r7, #12]
 80190fc:	330c      	adds	r3, #12
 80190fe:	681b      	ldr	r3, [r3, #0]
 8019100:	429a      	cmp	r2, r3
 8019102:	d101      	bne.n	8019108 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8019104:	68fb      	ldr	r3, [r7, #12]
 8019106:	e028      	b.n	801915a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8019108:	68fb      	ldr	r3, [r7, #12]
 801910a:	681b      	ldr	r3, [r3, #0]
 801910c:	60fb      	str	r3, [r7, #12]
 801910e:	68fb      	ldr	r3, [r7, #12]
 8019110:	2b00      	cmp	r3, #0
 8019112:	d1c5      	bne.n	80190a0 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019114:	4b15      	ldr	r3, [pc, #84]	@ (801916c <ip4_route+0xdc>)
 8019116:	681b      	ldr	r3, [r3, #0]
 8019118:	2b00      	cmp	r3, #0
 801911a:	d01a      	beq.n	8019152 <ip4_route+0xc2>
 801911c:	4b13      	ldr	r3, [pc, #76]	@ (801916c <ip4_route+0xdc>)
 801911e:	681b      	ldr	r3, [r3, #0]
 8019120:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8019124:	f003 0301 	and.w	r3, r3, #1
 8019128:	2b00      	cmp	r3, #0
 801912a:	d012      	beq.n	8019152 <ip4_route+0xc2>
 801912c:	4b0f      	ldr	r3, [pc, #60]	@ (801916c <ip4_route+0xdc>)
 801912e:	681b      	ldr	r3, [r3, #0]
 8019130:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8019134:	f003 0304 	and.w	r3, r3, #4
 8019138:	2b00      	cmp	r3, #0
 801913a:	d00a      	beq.n	8019152 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801913c:	4b0b      	ldr	r3, [pc, #44]	@ (801916c <ip4_route+0xdc>)
 801913e:	681b      	ldr	r3, [r3, #0]
 8019140:	3304      	adds	r3, #4
 8019142:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019144:	2b00      	cmp	r3, #0
 8019146:	d004      	beq.n	8019152 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8019148:	687b      	ldr	r3, [r7, #4]
 801914a:	681b      	ldr	r3, [r3, #0]
 801914c:	b2db      	uxtb	r3, r3
 801914e:	2b7f      	cmp	r3, #127	@ 0x7f
 8019150:	d101      	bne.n	8019156 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8019152:	2300      	movs	r3, #0
 8019154:	e001      	b.n	801915a <ip4_route+0xca>
  }

  return netif_default;
 8019156:	4b05      	ldr	r3, [pc, #20]	@ (801916c <ip4_route+0xdc>)
 8019158:	681b      	ldr	r3, [r3, #0]
}
 801915a:	4618      	mov	r0, r3
 801915c:	3714      	adds	r7, #20
 801915e:	46bd      	mov	sp, r7
 8019160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019164:	4770      	bx	lr
 8019166:	bf00      	nop
 8019168:	24014b6c 	.word	0x24014b6c
 801916c:	24014b70 	.word	0x24014b70

08019170 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8019170:	b580      	push	{r7, lr}
 8019172:	b082      	sub	sp, #8
 8019174:	af00      	add	r7, sp, #0
 8019176:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8019178:	687b      	ldr	r3, [r7, #4]
 801917a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801917e:	f003 0301 	and.w	r3, r3, #1
 8019182:	b2db      	uxtb	r3, r3
 8019184:	2b00      	cmp	r3, #0
 8019186:	d016      	beq.n	80191b6 <ip4_input_accept+0x46>
 8019188:	687b      	ldr	r3, [r7, #4]
 801918a:	3304      	adds	r3, #4
 801918c:	681b      	ldr	r3, [r3, #0]
 801918e:	2b00      	cmp	r3, #0
 8019190:	d011      	beq.n	80191b6 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8019192:	4b0b      	ldr	r3, [pc, #44]	@ (80191c0 <ip4_input_accept+0x50>)
 8019194:	695a      	ldr	r2, [r3, #20]
 8019196:	687b      	ldr	r3, [r7, #4]
 8019198:	3304      	adds	r3, #4
 801919a:	681b      	ldr	r3, [r3, #0]
 801919c:	429a      	cmp	r2, r3
 801919e:	d008      	beq.n	80191b2 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80191a0:	4b07      	ldr	r3, [pc, #28]	@ (80191c0 <ip4_input_accept+0x50>)
 80191a2:	695b      	ldr	r3, [r3, #20]
 80191a4:	6879      	ldr	r1, [r7, #4]
 80191a6:	4618      	mov	r0, r3
 80191a8:	f000 fa14 	bl	80195d4 <ip4_addr_isbroadcast_u32>
 80191ac:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80191ae:	2b00      	cmp	r3, #0
 80191b0:	d001      	beq.n	80191b6 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80191b2:	2301      	movs	r3, #1
 80191b4:	e000      	b.n	80191b8 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80191b6:	2300      	movs	r3, #0
}
 80191b8:	4618      	mov	r0, r3
 80191ba:	3708      	adds	r7, #8
 80191bc:	46bd      	mov	sp, r7
 80191be:	bd80      	pop	{r7, pc}
 80191c0:	2400e040 	.word	0x2400e040

080191c4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80191c4:	b580      	push	{r7, lr}
 80191c6:	b086      	sub	sp, #24
 80191c8:	af00      	add	r7, sp, #0
 80191ca:	6078      	str	r0, [r7, #4]
 80191cc:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80191ce:	687b      	ldr	r3, [r7, #4]
 80191d0:	685b      	ldr	r3, [r3, #4]
 80191d2:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80191d4:	697b      	ldr	r3, [r7, #20]
 80191d6:	781b      	ldrb	r3, [r3, #0]
 80191d8:	091b      	lsrs	r3, r3, #4
 80191da:	b2db      	uxtb	r3, r3
 80191dc:	2b04      	cmp	r3, #4
 80191de:	d004      	beq.n	80191ea <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80191e0:	6878      	ldr	r0, [r7, #4]
 80191e2:	f7f8 fafd 	bl	80117e0 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80191e6:	2300      	movs	r3, #0
 80191e8:	e113      	b.n	8019412 <ip4_input+0x24e>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80191ea:	697b      	ldr	r3, [r7, #20]
 80191ec:	781b      	ldrb	r3, [r3, #0]
 80191ee:	f003 030f 	and.w	r3, r3, #15
 80191f2:	b2db      	uxtb	r3, r3
 80191f4:	009b      	lsls	r3, r3, #2
 80191f6:	b2db      	uxtb	r3, r3
 80191f8:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80191fa:	697b      	ldr	r3, [r7, #20]
 80191fc:	885b      	ldrh	r3, [r3, #2]
 80191fe:	b29b      	uxth	r3, r3
 8019200:	4618      	mov	r0, r3
 8019202:	f7f6 fe3b 	bl	800fe7c <lwip_htons>
 8019206:	4603      	mov	r3, r0
 8019208:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801920a:	687b      	ldr	r3, [r7, #4]
 801920c:	891b      	ldrh	r3, [r3, #8]
 801920e:	89ba      	ldrh	r2, [r7, #12]
 8019210:	429a      	cmp	r2, r3
 8019212:	d204      	bcs.n	801921e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8019214:	89bb      	ldrh	r3, [r7, #12]
 8019216:	4619      	mov	r1, r3
 8019218:	6878      	ldr	r0, [r7, #4]
 801921a:	f7f8 f95b 	bl	80114d4 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801921e:	687b      	ldr	r3, [r7, #4]
 8019220:	895b      	ldrh	r3, [r3, #10]
 8019222:	89fa      	ldrh	r2, [r7, #14]
 8019224:	429a      	cmp	r2, r3
 8019226:	d807      	bhi.n	8019238 <ip4_input+0x74>
 8019228:	687b      	ldr	r3, [r7, #4]
 801922a:	891b      	ldrh	r3, [r3, #8]
 801922c:	89ba      	ldrh	r2, [r7, #12]
 801922e:	429a      	cmp	r2, r3
 8019230:	d802      	bhi.n	8019238 <ip4_input+0x74>
 8019232:	89fb      	ldrh	r3, [r7, #14]
 8019234:	2b13      	cmp	r3, #19
 8019236:	d804      	bhi.n	8019242 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8019238:	6878      	ldr	r0, [r7, #4]
 801923a:	f7f8 fad1 	bl	80117e0 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801923e:	2300      	movs	r3, #0
 8019240:	e0e7      	b.n	8019412 <ip4_input+0x24e>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8019242:	697b      	ldr	r3, [r7, #20]
 8019244:	691b      	ldr	r3, [r3, #16]
 8019246:	4a75      	ldr	r2, [pc, #468]	@ (801941c <ip4_input+0x258>)
 8019248:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801924a:	697b      	ldr	r3, [r7, #20]
 801924c:	68db      	ldr	r3, [r3, #12]
 801924e:	4a73      	ldr	r2, [pc, #460]	@ (801941c <ip4_input+0x258>)
 8019250:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019252:	4b72      	ldr	r3, [pc, #456]	@ (801941c <ip4_input+0x258>)
 8019254:	695b      	ldr	r3, [r3, #20]
 8019256:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801925a:	2be0      	cmp	r3, #224	@ 0xe0
 801925c:	d112      	bne.n	8019284 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801925e:	683b      	ldr	r3, [r7, #0]
 8019260:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8019264:	f003 0301 	and.w	r3, r3, #1
 8019268:	b2db      	uxtb	r3, r3
 801926a:	2b00      	cmp	r3, #0
 801926c:	d007      	beq.n	801927e <ip4_input+0xba>
 801926e:	683b      	ldr	r3, [r7, #0]
 8019270:	3304      	adds	r3, #4
 8019272:	681b      	ldr	r3, [r3, #0]
 8019274:	2b00      	cmp	r3, #0
 8019276:	d002      	beq.n	801927e <ip4_input+0xba>
      netif = inp;
 8019278:	683b      	ldr	r3, [r7, #0]
 801927a:	613b      	str	r3, [r7, #16]
 801927c:	e02a      	b.n	80192d4 <ip4_input+0x110>
    } else {
      netif = NULL;
 801927e:	2300      	movs	r3, #0
 8019280:	613b      	str	r3, [r7, #16]
 8019282:	e027      	b.n	80192d4 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8019284:	6838      	ldr	r0, [r7, #0]
 8019286:	f7ff ff73 	bl	8019170 <ip4_input_accept>
 801928a:	4603      	mov	r3, r0
 801928c:	2b00      	cmp	r3, #0
 801928e:	d002      	beq.n	8019296 <ip4_input+0xd2>
      netif = inp;
 8019290:	683b      	ldr	r3, [r7, #0]
 8019292:	613b      	str	r3, [r7, #16]
 8019294:	e01e      	b.n	80192d4 <ip4_input+0x110>
    } else {
      netif = NULL;
 8019296:	2300      	movs	r3, #0
 8019298:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801929a:	4b60      	ldr	r3, [pc, #384]	@ (801941c <ip4_input+0x258>)
 801929c:	695b      	ldr	r3, [r3, #20]
 801929e:	b2db      	uxtb	r3, r3
 80192a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80192a2:	d017      	beq.n	80192d4 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 80192a4:	4b5e      	ldr	r3, [pc, #376]	@ (8019420 <ip4_input+0x25c>)
 80192a6:	681b      	ldr	r3, [r3, #0]
 80192a8:	613b      	str	r3, [r7, #16]
 80192aa:	e00e      	b.n	80192ca <ip4_input+0x106>
          if (netif == inp) {
 80192ac:	693a      	ldr	r2, [r7, #16]
 80192ae:	683b      	ldr	r3, [r7, #0]
 80192b0:	429a      	cmp	r2, r3
 80192b2:	d006      	beq.n	80192c2 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 80192b4:	6938      	ldr	r0, [r7, #16]
 80192b6:	f7ff ff5b 	bl	8019170 <ip4_input_accept>
 80192ba:	4603      	mov	r3, r0
 80192bc:	2b00      	cmp	r3, #0
 80192be:	d108      	bne.n	80192d2 <ip4_input+0x10e>
 80192c0:	e000      	b.n	80192c4 <ip4_input+0x100>
            continue;
 80192c2:	bf00      	nop
        NETIF_FOREACH(netif) {
 80192c4:	693b      	ldr	r3, [r7, #16]
 80192c6:	681b      	ldr	r3, [r3, #0]
 80192c8:	613b      	str	r3, [r7, #16]
 80192ca:	693b      	ldr	r3, [r7, #16]
 80192cc:	2b00      	cmp	r3, #0
 80192ce:	d1ed      	bne.n	80192ac <ip4_input+0xe8>
 80192d0:	e000      	b.n	80192d4 <ip4_input+0x110>
            break;
 80192d2:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80192d4:	4b51      	ldr	r3, [pc, #324]	@ (801941c <ip4_input+0x258>)
 80192d6:	691b      	ldr	r3, [r3, #16]
 80192d8:	6839      	ldr	r1, [r7, #0]
 80192da:	4618      	mov	r0, r3
 80192dc:	f000 f97a 	bl	80195d4 <ip4_addr_isbroadcast_u32>
 80192e0:	4603      	mov	r3, r0
 80192e2:	2b00      	cmp	r3, #0
 80192e4:	d105      	bne.n	80192f2 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80192e6:	4b4d      	ldr	r3, [pc, #308]	@ (801941c <ip4_input+0x258>)
 80192e8:	691b      	ldr	r3, [r3, #16]
 80192ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80192ee:	2be0      	cmp	r3, #224	@ 0xe0
 80192f0:	d104      	bne.n	80192fc <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80192f2:	6878      	ldr	r0, [r7, #4]
 80192f4:	f7f8 fa74 	bl	80117e0 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80192f8:	2300      	movs	r3, #0
 80192fa:	e08a      	b.n	8019412 <ip4_input+0x24e>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80192fc:	693b      	ldr	r3, [r7, #16]
 80192fe:	2b00      	cmp	r3, #0
 8019300:	d104      	bne.n	801930c <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8019302:	6878      	ldr	r0, [r7, #4]
 8019304:	f7f8 fa6c 	bl	80117e0 <pbuf_free>
    return ERR_OK;
 8019308:	2300      	movs	r3, #0
 801930a:	e082      	b.n	8019412 <ip4_input+0x24e>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801930c:	697b      	ldr	r3, [r7, #20]
 801930e:	88db      	ldrh	r3, [r3, #6]
 8019310:	b29b      	uxth	r3, r3
 8019312:	461a      	mov	r2, r3
 8019314:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8019318:	4013      	ands	r3, r2
 801931a:	2b00      	cmp	r3, #0
 801931c:	d00b      	beq.n	8019336 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801931e:	6878      	ldr	r0, [r7, #4]
 8019320:	f000 fc9e 	bl	8019c60 <ip4_reass>
 8019324:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8019326:	687b      	ldr	r3, [r7, #4]
 8019328:	2b00      	cmp	r3, #0
 801932a:	d101      	bne.n	8019330 <ip4_input+0x16c>
      return ERR_OK;
 801932c:	2300      	movs	r3, #0
 801932e:	e070      	b.n	8019412 <ip4_input+0x24e>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8019330:	687b      	ldr	r3, [r7, #4]
 8019332:	685b      	ldr	r3, [r3, #4]
 8019334:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8019336:	4a39      	ldr	r2, [pc, #228]	@ (801941c <ip4_input+0x258>)
 8019338:	693b      	ldr	r3, [r7, #16]
 801933a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801933c:	4a37      	ldr	r2, [pc, #220]	@ (801941c <ip4_input+0x258>)
 801933e:	683b      	ldr	r3, [r7, #0]
 8019340:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8019342:	4a36      	ldr	r2, [pc, #216]	@ (801941c <ip4_input+0x258>)
 8019344:	697b      	ldr	r3, [r7, #20]
 8019346:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8019348:	697b      	ldr	r3, [r7, #20]
 801934a:	781b      	ldrb	r3, [r3, #0]
 801934c:	f003 030f 	and.w	r3, r3, #15
 8019350:	b2db      	uxtb	r3, r3
 8019352:	009b      	lsls	r3, r3, #2
 8019354:	b2db      	uxtb	r3, r3
 8019356:	461a      	mov	r2, r3
 8019358:	4b30      	ldr	r3, [pc, #192]	@ (801941c <ip4_input+0x258>)
 801935a:	819a      	strh	r2, [r3, #12]

#if LWIP_RAW
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
 801935c:	6839      	ldr	r1, [r7, #0]
 801935e:	6878      	ldr	r0, [r7, #4]
 8019360:	f7f8 fd22 	bl	8011da8 <raw_input>
 8019364:	4603      	mov	r3, r0
 8019366:	72fb      	strb	r3, [r7, #11]
  if (raw_status != RAW_INPUT_EATEN)
 8019368:	7afb      	ldrb	r3, [r7, #11]
 801936a:	2b01      	cmp	r3, #1
 801936c:	d03e      	beq.n	80193ec <ip4_input+0x228>
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801936e:	89fb      	ldrh	r3, [r7, #14]
 8019370:	4619      	mov	r1, r3
 8019372:	6878      	ldr	r0, [r7, #4]
 8019374:	f7f8 f9ae 	bl	80116d4 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8019378:	697b      	ldr	r3, [r7, #20]
 801937a:	7a5b      	ldrb	r3, [r3, #9]
 801937c:	2b11      	cmp	r3, #17
 801937e:	d006      	beq.n	801938e <ip4_input+0x1ca>
 8019380:	2b11      	cmp	r3, #17
 8019382:	dc13      	bgt.n	80193ac <ip4_input+0x1e8>
 8019384:	2b01      	cmp	r3, #1
 8019386:	d00c      	beq.n	80193a2 <ip4_input+0x1de>
 8019388:	2b06      	cmp	r3, #6
 801938a:	d005      	beq.n	8019398 <ip4_input+0x1d4>
 801938c:	e00e      	b.n	80193ac <ip4_input+0x1e8>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801938e:	6839      	ldr	r1, [r7, #0]
 8019390:	6878      	ldr	r0, [r7, #4]
 8019392:	f7fe f941 	bl	8017618 <udp_input>
        break;
 8019396:	e029      	b.n	80193ec <ip4_input+0x228>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8019398:	6839      	ldr	r1, [r7, #0]
 801939a:	6878      	ldr	r0, [r7, #4]
 801939c:	f7fa f956 	bl	801364c <tcp_input>
        break;
 80193a0:	e024      	b.n	80193ec <ip4_input+0x228>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 80193a2:	6839      	ldr	r1, [r7, #0]
 80193a4:	6878      	ldr	r0, [r7, #4]
 80193a6:	f7ff fcbf 	bl	8018d28 <icmp_input>
        break;
 80193aa:	e01f      	b.n	80193ec <ip4_input+0x228>
        igmp_input(p, inp, ip4_current_dest_addr());
        break;
#endif /* LWIP_IGMP */
      default:
#if LWIP_RAW
        if (raw_status == RAW_INPUT_DELIVERED) {
 80193ac:	7afb      	ldrb	r3, [r7, #11]
 80193ae:	2b02      	cmp	r3, #2
 80193b0:	d018      	beq.n	80193e4 <ip4_input+0x220>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80193b2:	4b1a      	ldr	r3, [pc, #104]	@ (801941c <ip4_input+0x258>)
 80193b4:	695b      	ldr	r3, [r3, #20]
 80193b6:	6939      	ldr	r1, [r7, #16]
 80193b8:	4618      	mov	r0, r3
 80193ba:	f000 f90b 	bl	80195d4 <ip4_addr_isbroadcast_u32>
 80193be:	4603      	mov	r3, r0
 80193c0:	2b00      	cmp	r3, #0
 80193c2:	d10f      	bne.n	80193e4 <ip4_input+0x220>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80193c4:	4b15      	ldr	r3, [pc, #84]	@ (801941c <ip4_input+0x258>)
 80193c6:	695b      	ldr	r3, [r3, #20]
 80193c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80193cc:	2be0      	cmp	r3, #224	@ 0xe0
 80193ce:	d009      	beq.n	80193e4 <ip4_input+0x220>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80193d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80193d4:	4619      	mov	r1, r3
 80193d6:	6878      	ldr	r0, [r7, #4]
 80193d8:	f7f8 f9ef 	bl	80117ba <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80193dc:	2102      	movs	r1, #2
 80193de:	6878      	ldr	r0, [r7, #4]
 80193e0:	f7ff fdc2 	bl	8018f68 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80193e4:	6878      	ldr	r0, [r7, #4]
 80193e6:	f7f8 f9fb 	bl	80117e0 <pbuf_free>
        break;
 80193ea:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80193ec:	4b0b      	ldr	r3, [pc, #44]	@ (801941c <ip4_input+0x258>)
 80193ee:	2200      	movs	r2, #0
 80193f0:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80193f2:	4b0a      	ldr	r3, [pc, #40]	@ (801941c <ip4_input+0x258>)
 80193f4:	2200      	movs	r2, #0
 80193f6:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80193f8:	4b08      	ldr	r3, [pc, #32]	@ (801941c <ip4_input+0x258>)
 80193fa:	2200      	movs	r2, #0
 80193fc:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80193fe:	4b07      	ldr	r3, [pc, #28]	@ (801941c <ip4_input+0x258>)
 8019400:	2200      	movs	r2, #0
 8019402:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8019404:	4b05      	ldr	r3, [pc, #20]	@ (801941c <ip4_input+0x258>)
 8019406:	2200      	movs	r2, #0
 8019408:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801940a:	4b04      	ldr	r3, [pc, #16]	@ (801941c <ip4_input+0x258>)
 801940c:	2200      	movs	r2, #0
 801940e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8019410:	2300      	movs	r3, #0
}
 8019412:	4618      	mov	r0, r3
 8019414:	3718      	adds	r7, #24
 8019416:	46bd      	mov	sp, r7
 8019418:	bd80      	pop	{r7, pc}
 801941a:	bf00      	nop
 801941c:	2400e040 	.word	0x2400e040
 8019420:	24014b6c 	.word	0x24014b6c

08019424 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8019424:	b580      	push	{r7, lr}
 8019426:	b08a      	sub	sp, #40	@ 0x28
 8019428:	af04      	add	r7, sp, #16
 801942a:	60f8      	str	r0, [r7, #12]
 801942c:	60b9      	str	r1, [r7, #8]
 801942e:	607a      	str	r2, [r7, #4]
 8019430:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8019432:	68bb      	ldr	r3, [r7, #8]
 8019434:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8019436:	687b      	ldr	r3, [r7, #4]
 8019438:	2b00      	cmp	r3, #0
 801943a:	d009      	beq.n	8019450 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801943c:	68bb      	ldr	r3, [r7, #8]
 801943e:	2b00      	cmp	r3, #0
 8019440:	d003      	beq.n	801944a <ip4_output_if+0x26>
 8019442:	68bb      	ldr	r3, [r7, #8]
 8019444:	681b      	ldr	r3, [r3, #0]
 8019446:	2b00      	cmp	r3, #0
 8019448:	d102      	bne.n	8019450 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801944a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801944c:	3304      	adds	r3, #4
 801944e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8019450:	78fa      	ldrb	r2, [r7, #3]
 8019452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019454:	9302      	str	r3, [sp, #8]
 8019456:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801945a:	9301      	str	r3, [sp, #4]
 801945c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019460:	9300      	str	r3, [sp, #0]
 8019462:	4613      	mov	r3, r2
 8019464:	687a      	ldr	r2, [r7, #4]
 8019466:	6979      	ldr	r1, [r7, #20]
 8019468:	68f8      	ldr	r0, [r7, #12]
 801946a:	f000 f805 	bl	8019478 <ip4_output_if_src>
 801946e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8019470:	4618      	mov	r0, r3
 8019472:	3718      	adds	r7, #24
 8019474:	46bd      	mov	sp, r7
 8019476:	bd80      	pop	{r7, pc}

08019478 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8019478:	b580      	push	{r7, lr}
 801947a:	b088      	sub	sp, #32
 801947c:	af00      	add	r7, sp, #0
 801947e:	60f8      	str	r0, [r7, #12]
 8019480:	60b9      	str	r1, [r7, #8]
 8019482:	607a      	str	r2, [r7, #4]
 8019484:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8019486:	68fb      	ldr	r3, [r7, #12]
 8019488:	7b9b      	ldrb	r3, [r3, #14]
 801948a:	2b01      	cmp	r3, #1
 801948c:	d006      	beq.n	801949c <ip4_output_if_src+0x24>
 801948e:	4b4b      	ldr	r3, [pc, #300]	@ (80195bc <ip4_output_if_src+0x144>)
 8019490:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8019494:	494a      	ldr	r1, [pc, #296]	@ (80195c0 <ip4_output_if_src+0x148>)
 8019496:	484b      	ldr	r0, [pc, #300]	@ (80195c4 <ip4_output_if_src+0x14c>)
 8019498:	f001 f9e4 	bl	801a864 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801949c:	687b      	ldr	r3, [r7, #4]
 801949e:	2b00      	cmp	r3, #0
 80194a0:	d060      	beq.n	8019564 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 80194a2:	2314      	movs	r3, #20
 80194a4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 80194a6:	2114      	movs	r1, #20
 80194a8:	68f8      	ldr	r0, [r7, #12]
 80194aa:	f7f8 f903 	bl	80116b4 <pbuf_add_header>
 80194ae:	4603      	mov	r3, r0
 80194b0:	2b00      	cmp	r3, #0
 80194b2:	d002      	beq.n	80194ba <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80194b4:	f06f 0301 	mvn.w	r3, #1
 80194b8:	e07c      	b.n	80195b4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 80194ba:	68fb      	ldr	r3, [r7, #12]
 80194bc:	685b      	ldr	r3, [r3, #4]
 80194be:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80194c0:	68fb      	ldr	r3, [r7, #12]
 80194c2:	895b      	ldrh	r3, [r3, #10]
 80194c4:	2b13      	cmp	r3, #19
 80194c6:	d806      	bhi.n	80194d6 <ip4_output_if_src+0x5e>
 80194c8:	4b3c      	ldr	r3, [pc, #240]	@ (80195bc <ip4_output_if_src+0x144>)
 80194ca:	f44f 7262 	mov.w	r2, #904	@ 0x388
 80194ce:	493e      	ldr	r1, [pc, #248]	@ (80195c8 <ip4_output_if_src+0x150>)
 80194d0:	483c      	ldr	r0, [pc, #240]	@ (80195c4 <ip4_output_if_src+0x14c>)
 80194d2:	f001 f9c7 	bl	801a864 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80194d6:	69fb      	ldr	r3, [r7, #28]
 80194d8:	78fa      	ldrb	r2, [r7, #3]
 80194da:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80194dc:	69fb      	ldr	r3, [r7, #28]
 80194de:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80194e2:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80194e4:	687b      	ldr	r3, [r7, #4]
 80194e6:	681a      	ldr	r2, [r3, #0]
 80194e8:	69fb      	ldr	r3, [r7, #28]
 80194ea:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80194ec:	8b7b      	ldrh	r3, [r7, #26]
 80194ee:	089b      	lsrs	r3, r3, #2
 80194f0:	b29b      	uxth	r3, r3
 80194f2:	b2db      	uxtb	r3, r3
 80194f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80194f8:	b2da      	uxtb	r2, r3
 80194fa:	69fb      	ldr	r3, [r7, #28]
 80194fc:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 80194fe:	69fb      	ldr	r3, [r7, #28]
 8019500:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8019504:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8019506:	68fb      	ldr	r3, [r7, #12]
 8019508:	891b      	ldrh	r3, [r3, #8]
 801950a:	4618      	mov	r0, r3
 801950c:	f7f6 fcb6 	bl	800fe7c <lwip_htons>
 8019510:	4603      	mov	r3, r0
 8019512:	461a      	mov	r2, r3
 8019514:	69fb      	ldr	r3, [r7, #28]
 8019516:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8019518:	69fb      	ldr	r3, [r7, #28]
 801951a:	2200      	movs	r2, #0
 801951c:	719a      	strb	r2, [r3, #6]
 801951e:	2200      	movs	r2, #0
 8019520:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8019522:	4b2a      	ldr	r3, [pc, #168]	@ (80195cc <ip4_output_if_src+0x154>)
 8019524:	881b      	ldrh	r3, [r3, #0]
 8019526:	4618      	mov	r0, r3
 8019528:	f7f6 fca8 	bl	800fe7c <lwip_htons>
 801952c:	4603      	mov	r3, r0
 801952e:	461a      	mov	r2, r3
 8019530:	69fb      	ldr	r3, [r7, #28]
 8019532:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8019534:	4b25      	ldr	r3, [pc, #148]	@ (80195cc <ip4_output_if_src+0x154>)
 8019536:	881b      	ldrh	r3, [r3, #0]
 8019538:	3301      	adds	r3, #1
 801953a:	b29a      	uxth	r2, r3
 801953c:	4b23      	ldr	r3, [pc, #140]	@ (80195cc <ip4_output_if_src+0x154>)
 801953e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8019540:	68bb      	ldr	r3, [r7, #8]
 8019542:	2b00      	cmp	r3, #0
 8019544:	d104      	bne.n	8019550 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8019546:	4b22      	ldr	r3, [pc, #136]	@ (80195d0 <ip4_output_if_src+0x158>)
 8019548:	681a      	ldr	r2, [r3, #0]
 801954a:	69fb      	ldr	r3, [r7, #28]
 801954c:	60da      	str	r2, [r3, #12]
 801954e:	e003      	b.n	8019558 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8019550:	68bb      	ldr	r3, [r7, #8]
 8019552:	681a      	ldr	r2, [r3, #0]
 8019554:	69fb      	ldr	r3, [r7, #28]
 8019556:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8019558:	69fb      	ldr	r3, [r7, #28]
 801955a:	2200      	movs	r2, #0
 801955c:	729a      	strb	r2, [r3, #10]
 801955e:	2200      	movs	r2, #0
 8019560:	72da      	strb	r2, [r3, #11]
 8019562:	e00f      	b.n	8019584 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8019564:	68fb      	ldr	r3, [r7, #12]
 8019566:	895b      	ldrh	r3, [r3, #10]
 8019568:	2b13      	cmp	r3, #19
 801956a:	d802      	bhi.n	8019572 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801956c:	f06f 0301 	mvn.w	r3, #1
 8019570:	e020      	b.n	80195b4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8019572:	68fb      	ldr	r3, [r7, #12]
 8019574:	685b      	ldr	r3, [r3, #4]
 8019576:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8019578:	69fb      	ldr	r3, [r7, #28]
 801957a:	691b      	ldr	r3, [r3, #16]
 801957c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801957e:	f107 0314 	add.w	r3, r7, #20
 8019582:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8019584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019586:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8019588:	2b00      	cmp	r3, #0
 801958a:	d00c      	beq.n	80195a6 <ip4_output_if_src+0x12e>
 801958c:	68fb      	ldr	r3, [r7, #12]
 801958e:	891a      	ldrh	r2, [r3, #8]
 8019590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019592:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8019594:	429a      	cmp	r2, r3
 8019596:	d906      	bls.n	80195a6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8019598:	687a      	ldr	r2, [r7, #4]
 801959a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801959c:	68f8      	ldr	r0, [r7, #12]
 801959e:	f000 fd53 	bl	801a048 <ip4_frag>
 80195a2:	4603      	mov	r3, r0
 80195a4:	e006      	b.n	80195b4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80195a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80195a8:	695b      	ldr	r3, [r3, #20]
 80195aa:	687a      	ldr	r2, [r7, #4]
 80195ac:	68f9      	ldr	r1, [r7, #12]
 80195ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80195b0:	4798      	blx	r3
 80195b2:	4603      	mov	r3, r0
}
 80195b4:	4618      	mov	r0, r3
 80195b6:	3720      	adds	r7, #32
 80195b8:	46bd      	mov	sp, r7
 80195ba:	bd80      	pop	{r7, pc}
 80195bc:	0801dfe0 	.word	0x0801dfe0
 80195c0:	0801e014 	.word	0x0801e014
 80195c4:	0801e020 	.word	0x0801e020
 80195c8:	0801e048 	.word	0x0801e048
 80195cc:	24014cce 	.word	0x24014cce
 80195d0:	0801e4c0 	.word	0x0801e4c0

080195d4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80195d4:	b480      	push	{r7}
 80195d6:	b085      	sub	sp, #20
 80195d8:	af00      	add	r7, sp, #0
 80195da:	6078      	str	r0, [r7, #4]
 80195dc:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80195de:	687b      	ldr	r3, [r7, #4]
 80195e0:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80195e2:	687b      	ldr	r3, [r7, #4]
 80195e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80195e8:	d002      	beq.n	80195f0 <ip4_addr_isbroadcast_u32+0x1c>
 80195ea:	687b      	ldr	r3, [r7, #4]
 80195ec:	2b00      	cmp	r3, #0
 80195ee:	d101      	bne.n	80195f4 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80195f0:	2301      	movs	r3, #1
 80195f2:	e02a      	b.n	801964a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80195f4:	683b      	ldr	r3, [r7, #0]
 80195f6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80195fa:	f003 0302 	and.w	r3, r3, #2
 80195fe:	2b00      	cmp	r3, #0
 8019600:	d101      	bne.n	8019606 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8019602:	2300      	movs	r3, #0
 8019604:	e021      	b.n	801964a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8019606:	683b      	ldr	r3, [r7, #0]
 8019608:	3304      	adds	r3, #4
 801960a:	681b      	ldr	r3, [r3, #0]
 801960c:	687a      	ldr	r2, [r7, #4]
 801960e:	429a      	cmp	r2, r3
 8019610:	d101      	bne.n	8019616 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8019612:	2300      	movs	r3, #0
 8019614:	e019      	b.n	801964a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8019616:	68fa      	ldr	r2, [r7, #12]
 8019618:	683b      	ldr	r3, [r7, #0]
 801961a:	3304      	adds	r3, #4
 801961c:	681b      	ldr	r3, [r3, #0]
 801961e:	405a      	eors	r2, r3
 8019620:	683b      	ldr	r3, [r7, #0]
 8019622:	3308      	adds	r3, #8
 8019624:	681b      	ldr	r3, [r3, #0]
 8019626:	4013      	ands	r3, r2
 8019628:	2b00      	cmp	r3, #0
 801962a:	d10d      	bne.n	8019648 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801962c:	683b      	ldr	r3, [r7, #0]
 801962e:	3308      	adds	r3, #8
 8019630:	681b      	ldr	r3, [r3, #0]
 8019632:	43da      	mvns	r2, r3
 8019634:	687b      	ldr	r3, [r7, #4]
 8019636:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8019638:	683b      	ldr	r3, [r7, #0]
 801963a:	3308      	adds	r3, #8
 801963c:	681b      	ldr	r3, [r3, #0]
 801963e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8019640:	429a      	cmp	r2, r3
 8019642:	d101      	bne.n	8019648 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8019644:	2301      	movs	r3, #1
 8019646:	e000      	b.n	801964a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8019648:	2300      	movs	r3, #0
  }
}
 801964a:	4618      	mov	r0, r3
 801964c:	3714      	adds	r7, #20
 801964e:	46bd      	mov	sp, r7
 8019650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019654:	4770      	bx	lr
	...

08019658 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8019658:	b580      	push	{r7, lr}
 801965a:	b084      	sub	sp, #16
 801965c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801965e:	2300      	movs	r3, #0
 8019660:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8019662:	4b12      	ldr	r3, [pc, #72]	@ (80196ac <ip_reass_tmr+0x54>)
 8019664:	681b      	ldr	r3, [r3, #0]
 8019666:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8019668:	e018      	b.n	801969c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801966a:	68fb      	ldr	r3, [r7, #12]
 801966c:	7fdb      	ldrb	r3, [r3, #31]
 801966e:	2b00      	cmp	r3, #0
 8019670:	d00b      	beq.n	801968a <ip_reass_tmr+0x32>
      r->timer--;
 8019672:	68fb      	ldr	r3, [r7, #12]
 8019674:	7fdb      	ldrb	r3, [r3, #31]
 8019676:	3b01      	subs	r3, #1
 8019678:	b2da      	uxtb	r2, r3
 801967a:	68fb      	ldr	r3, [r7, #12]
 801967c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801967e:	68fb      	ldr	r3, [r7, #12]
 8019680:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8019682:	68fb      	ldr	r3, [r7, #12]
 8019684:	681b      	ldr	r3, [r3, #0]
 8019686:	60fb      	str	r3, [r7, #12]
 8019688:	e008      	b.n	801969c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801968a:	68fb      	ldr	r3, [r7, #12]
 801968c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801968e:	68fb      	ldr	r3, [r7, #12]
 8019690:	681b      	ldr	r3, [r3, #0]
 8019692:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8019694:	68b9      	ldr	r1, [r7, #8]
 8019696:	6878      	ldr	r0, [r7, #4]
 8019698:	f000 f80a 	bl	80196b0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801969c:	68fb      	ldr	r3, [r7, #12]
 801969e:	2b00      	cmp	r3, #0
 80196a0:	d1e3      	bne.n	801966a <ip_reass_tmr+0x12>
    }
  }
}
 80196a2:	bf00      	nop
 80196a4:	bf00      	nop
 80196a6:	3710      	adds	r7, #16
 80196a8:	46bd      	mov	sp, r7
 80196aa:	bd80      	pop	{r7, pc}
 80196ac:	24014cd0 	.word	0x24014cd0

080196b0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80196b0:	b580      	push	{r7, lr}
 80196b2:	b088      	sub	sp, #32
 80196b4:	af00      	add	r7, sp, #0
 80196b6:	6078      	str	r0, [r7, #4]
 80196b8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 80196ba:	2300      	movs	r3, #0
 80196bc:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80196be:	683a      	ldr	r2, [r7, #0]
 80196c0:	687b      	ldr	r3, [r7, #4]
 80196c2:	429a      	cmp	r2, r3
 80196c4:	d105      	bne.n	80196d2 <ip_reass_free_complete_datagram+0x22>
 80196c6:	4b45      	ldr	r3, [pc, #276]	@ (80197dc <ip_reass_free_complete_datagram+0x12c>)
 80196c8:	22ab      	movs	r2, #171	@ 0xab
 80196ca:	4945      	ldr	r1, [pc, #276]	@ (80197e0 <ip_reass_free_complete_datagram+0x130>)
 80196cc:	4845      	ldr	r0, [pc, #276]	@ (80197e4 <ip_reass_free_complete_datagram+0x134>)
 80196ce:	f001 f8c9 	bl	801a864 <iprintf>
  if (prev != NULL) {
 80196d2:	683b      	ldr	r3, [r7, #0]
 80196d4:	2b00      	cmp	r3, #0
 80196d6:	d00a      	beq.n	80196ee <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80196d8:	683b      	ldr	r3, [r7, #0]
 80196da:	681b      	ldr	r3, [r3, #0]
 80196dc:	687a      	ldr	r2, [r7, #4]
 80196de:	429a      	cmp	r2, r3
 80196e0:	d005      	beq.n	80196ee <ip_reass_free_complete_datagram+0x3e>
 80196e2:	4b3e      	ldr	r3, [pc, #248]	@ (80197dc <ip_reass_free_complete_datagram+0x12c>)
 80196e4:	22ad      	movs	r2, #173	@ 0xad
 80196e6:	4940      	ldr	r1, [pc, #256]	@ (80197e8 <ip_reass_free_complete_datagram+0x138>)
 80196e8:	483e      	ldr	r0, [pc, #248]	@ (80197e4 <ip_reass_free_complete_datagram+0x134>)
 80196ea:	f001 f8bb 	bl	801a864 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80196ee:	687b      	ldr	r3, [r7, #4]
 80196f0:	685b      	ldr	r3, [r3, #4]
 80196f2:	685b      	ldr	r3, [r3, #4]
 80196f4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80196f6:	697b      	ldr	r3, [r7, #20]
 80196f8:	889b      	ldrh	r3, [r3, #4]
 80196fa:	b29b      	uxth	r3, r3
 80196fc:	2b00      	cmp	r3, #0
 80196fe:	d12a      	bne.n	8019756 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8019700:	687b      	ldr	r3, [r7, #4]
 8019702:	685b      	ldr	r3, [r3, #4]
 8019704:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8019706:	697b      	ldr	r3, [r7, #20]
 8019708:	681a      	ldr	r2, [r3, #0]
 801970a:	687b      	ldr	r3, [r7, #4]
 801970c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801970e:	69bb      	ldr	r3, [r7, #24]
 8019710:	6858      	ldr	r0, [r3, #4]
 8019712:	687b      	ldr	r3, [r7, #4]
 8019714:	3308      	adds	r3, #8
 8019716:	2214      	movs	r2, #20
 8019718:	4619      	mov	r1, r3
 801971a:	f001 f9dc 	bl	801aad6 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801971e:	2101      	movs	r1, #1
 8019720:	69b8      	ldr	r0, [r7, #24]
 8019722:	f7ff fc31 	bl	8018f88 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8019726:	69b8      	ldr	r0, [r7, #24]
 8019728:	f7f8 f8e8 	bl	80118fc <pbuf_clen>
 801972c:	4603      	mov	r3, r0
 801972e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8019730:	8bfa      	ldrh	r2, [r7, #30]
 8019732:	8a7b      	ldrh	r3, [r7, #18]
 8019734:	4413      	add	r3, r2
 8019736:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801973a:	db05      	blt.n	8019748 <ip_reass_free_complete_datagram+0x98>
 801973c:	4b27      	ldr	r3, [pc, #156]	@ (80197dc <ip_reass_free_complete_datagram+0x12c>)
 801973e:	22bc      	movs	r2, #188	@ 0xbc
 8019740:	492a      	ldr	r1, [pc, #168]	@ (80197ec <ip_reass_free_complete_datagram+0x13c>)
 8019742:	4828      	ldr	r0, [pc, #160]	@ (80197e4 <ip_reass_free_complete_datagram+0x134>)
 8019744:	f001 f88e 	bl	801a864 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8019748:	8bfa      	ldrh	r2, [r7, #30]
 801974a:	8a7b      	ldrh	r3, [r7, #18]
 801974c:	4413      	add	r3, r2
 801974e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8019750:	69b8      	ldr	r0, [r7, #24]
 8019752:	f7f8 f845 	bl	80117e0 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8019756:	687b      	ldr	r3, [r7, #4]
 8019758:	685b      	ldr	r3, [r3, #4]
 801975a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801975c:	e01f      	b.n	801979e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801975e:	69bb      	ldr	r3, [r7, #24]
 8019760:	685b      	ldr	r3, [r3, #4]
 8019762:	617b      	str	r3, [r7, #20]
    pcur = p;
 8019764:	69bb      	ldr	r3, [r7, #24]
 8019766:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8019768:	697b      	ldr	r3, [r7, #20]
 801976a:	681b      	ldr	r3, [r3, #0]
 801976c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801976e:	68f8      	ldr	r0, [r7, #12]
 8019770:	f7f8 f8c4 	bl	80118fc <pbuf_clen>
 8019774:	4603      	mov	r3, r0
 8019776:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8019778:	8bfa      	ldrh	r2, [r7, #30]
 801977a:	8a7b      	ldrh	r3, [r7, #18]
 801977c:	4413      	add	r3, r2
 801977e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8019782:	db05      	blt.n	8019790 <ip_reass_free_complete_datagram+0xe0>
 8019784:	4b15      	ldr	r3, [pc, #84]	@ (80197dc <ip_reass_free_complete_datagram+0x12c>)
 8019786:	22cc      	movs	r2, #204	@ 0xcc
 8019788:	4918      	ldr	r1, [pc, #96]	@ (80197ec <ip_reass_free_complete_datagram+0x13c>)
 801978a:	4816      	ldr	r0, [pc, #88]	@ (80197e4 <ip_reass_free_complete_datagram+0x134>)
 801978c:	f001 f86a 	bl	801a864 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8019790:	8bfa      	ldrh	r2, [r7, #30]
 8019792:	8a7b      	ldrh	r3, [r7, #18]
 8019794:	4413      	add	r3, r2
 8019796:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8019798:	68f8      	ldr	r0, [r7, #12]
 801979a:	f7f8 f821 	bl	80117e0 <pbuf_free>
  while (p != NULL) {
 801979e:	69bb      	ldr	r3, [r7, #24]
 80197a0:	2b00      	cmp	r3, #0
 80197a2:	d1dc      	bne.n	801975e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 80197a4:	6839      	ldr	r1, [r7, #0]
 80197a6:	6878      	ldr	r0, [r7, #4]
 80197a8:	f000 f8c2 	bl	8019930 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80197ac:	4b10      	ldr	r3, [pc, #64]	@ (80197f0 <ip_reass_free_complete_datagram+0x140>)
 80197ae:	881b      	ldrh	r3, [r3, #0]
 80197b0:	8bfa      	ldrh	r2, [r7, #30]
 80197b2:	429a      	cmp	r2, r3
 80197b4:	d905      	bls.n	80197c2 <ip_reass_free_complete_datagram+0x112>
 80197b6:	4b09      	ldr	r3, [pc, #36]	@ (80197dc <ip_reass_free_complete_datagram+0x12c>)
 80197b8:	22d2      	movs	r2, #210	@ 0xd2
 80197ba:	490e      	ldr	r1, [pc, #56]	@ (80197f4 <ip_reass_free_complete_datagram+0x144>)
 80197bc:	4809      	ldr	r0, [pc, #36]	@ (80197e4 <ip_reass_free_complete_datagram+0x134>)
 80197be:	f001 f851 	bl	801a864 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80197c2:	4b0b      	ldr	r3, [pc, #44]	@ (80197f0 <ip_reass_free_complete_datagram+0x140>)
 80197c4:	881a      	ldrh	r2, [r3, #0]
 80197c6:	8bfb      	ldrh	r3, [r7, #30]
 80197c8:	1ad3      	subs	r3, r2, r3
 80197ca:	b29a      	uxth	r2, r3
 80197cc:	4b08      	ldr	r3, [pc, #32]	@ (80197f0 <ip_reass_free_complete_datagram+0x140>)
 80197ce:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80197d0:	8bfb      	ldrh	r3, [r7, #30]
}
 80197d2:	4618      	mov	r0, r3
 80197d4:	3720      	adds	r7, #32
 80197d6:	46bd      	mov	sp, r7
 80197d8:	bd80      	pop	{r7, pc}
 80197da:	bf00      	nop
 80197dc:	0801e078 	.word	0x0801e078
 80197e0:	0801e0b4 	.word	0x0801e0b4
 80197e4:	0801e0c0 	.word	0x0801e0c0
 80197e8:	0801e0e8 	.word	0x0801e0e8
 80197ec:	0801e0fc 	.word	0x0801e0fc
 80197f0:	24014cd4 	.word	0x24014cd4
 80197f4:	0801e11c 	.word	0x0801e11c

080197f8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80197f8:	b580      	push	{r7, lr}
 80197fa:	b08a      	sub	sp, #40	@ 0x28
 80197fc:	af00      	add	r7, sp, #0
 80197fe:	6078      	str	r0, [r7, #4]
 8019800:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8019802:	2300      	movs	r3, #0
 8019804:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8019806:	2300      	movs	r3, #0
 8019808:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801980a:	2300      	movs	r3, #0
 801980c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801980e:	2300      	movs	r3, #0
 8019810:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8019812:	2300      	movs	r3, #0
 8019814:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8019816:	4b28      	ldr	r3, [pc, #160]	@ (80198b8 <ip_reass_remove_oldest_datagram+0xc0>)
 8019818:	681b      	ldr	r3, [r3, #0]
 801981a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801981c:	e030      	b.n	8019880 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801981e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019820:	695a      	ldr	r2, [r3, #20]
 8019822:	687b      	ldr	r3, [r7, #4]
 8019824:	68db      	ldr	r3, [r3, #12]
 8019826:	429a      	cmp	r2, r3
 8019828:	d10c      	bne.n	8019844 <ip_reass_remove_oldest_datagram+0x4c>
 801982a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801982c:	699a      	ldr	r2, [r3, #24]
 801982e:	687b      	ldr	r3, [r7, #4]
 8019830:	691b      	ldr	r3, [r3, #16]
 8019832:	429a      	cmp	r2, r3
 8019834:	d106      	bne.n	8019844 <ip_reass_remove_oldest_datagram+0x4c>
 8019836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019838:	899a      	ldrh	r2, [r3, #12]
 801983a:	687b      	ldr	r3, [r7, #4]
 801983c:	889b      	ldrh	r3, [r3, #4]
 801983e:	b29b      	uxth	r3, r3
 8019840:	429a      	cmp	r2, r3
 8019842:	d014      	beq.n	801986e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8019844:	693b      	ldr	r3, [r7, #16]
 8019846:	3301      	adds	r3, #1
 8019848:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801984a:	6a3b      	ldr	r3, [r7, #32]
 801984c:	2b00      	cmp	r3, #0
 801984e:	d104      	bne.n	801985a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8019850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019852:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8019854:	69fb      	ldr	r3, [r7, #28]
 8019856:	61bb      	str	r3, [r7, #24]
 8019858:	e009      	b.n	801986e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801985a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801985c:	7fda      	ldrb	r2, [r3, #31]
 801985e:	6a3b      	ldr	r3, [r7, #32]
 8019860:	7fdb      	ldrb	r3, [r3, #31]
 8019862:	429a      	cmp	r2, r3
 8019864:	d803      	bhi.n	801986e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8019866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019868:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801986a:	69fb      	ldr	r3, [r7, #28]
 801986c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801986e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019870:	681b      	ldr	r3, [r3, #0]
 8019872:	2b00      	cmp	r3, #0
 8019874:	d001      	beq.n	801987a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8019876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019878:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801987a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801987c:	681b      	ldr	r3, [r3, #0]
 801987e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8019880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019882:	2b00      	cmp	r3, #0
 8019884:	d1cb      	bne.n	801981e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8019886:	6a3b      	ldr	r3, [r7, #32]
 8019888:	2b00      	cmp	r3, #0
 801988a:	d008      	beq.n	801989e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801988c:	69b9      	ldr	r1, [r7, #24]
 801988e:	6a38      	ldr	r0, [r7, #32]
 8019890:	f7ff ff0e 	bl	80196b0 <ip_reass_free_complete_datagram>
 8019894:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8019896:	697a      	ldr	r2, [r7, #20]
 8019898:	68fb      	ldr	r3, [r7, #12]
 801989a:	4413      	add	r3, r2
 801989c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801989e:	697a      	ldr	r2, [r7, #20]
 80198a0:	683b      	ldr	r3, [r7, #0]
 80198a2:	429a      	cmp	r2, r3
 80198a4:	da02      	bge.n	80198ac <ip_reass_remove_oldest_datagram+0xb4>
 80198a6:	693b      	ldr	r3, [r7, #16]
 80198a8:	2b01      	cmp	r3, #1
 80198aa:	dcac      	bgt.n	8019806 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80198ac:	697b      	ldr	r3, [r7, #20]
}
 80198ae:	4618      	mov	r0, r3
 80198b0:	3728      	adds	r7, #40	@ 0x28
 80198b2:	46bd      	mov	sp, r7
 80198b4:	bd80      	pop	{r7, pc}
 80198b6:	bf00      	nop
 80198b8:	24014cd0 	.word	0x24014cd0

080198bc <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80198bc:	b580      	push	{r7, lr}
 80198be:	b084      	sub	sp, #16
 80198c0:	af00      	add	r7, sp, #0
 80198c2:	6078      	str	r0, [r7, #4]
 80198c4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80198c6:	2005      	movs	r0, #5
 80198c8:	f7f7 f868 	bl	801099c <memp_malloc>
 80198cc:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80198ce:	68fb      	ldr	r3, [r7, #12]
 80198d0:	2b00      	cmp	r3, #0
 80198d2:	d110      	bne.n	80198f6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80198d4:	6839      	ldr	r1, [r7, #0]
 80198d6:	6878      	ldr	r0, [r7, #4]
 80198d8:	f7ff ff8e 	bl	80197f8 <ip_reass_remove_oldest_datagram>
 80198dc:	4602      	mov	r2, r0
 80198de:	683b      	ldr	r3, [r7, #0]
 80198e0:	4293      	cmp	r3, r2
 80198e2:	dc03      	bgt.n	80198ec <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80198e4:	2005      	movs	r0, #5
 80198e6:	f7f7 f859 	bl	801099c <memp_malloc>
 80198ea:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80198ec:	68fb      	ldr	r3, [r7, #12]
 80198ee:	2b00      	cmp	r3, #0
 80198f0:	d101      	bne.n	80198f6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80198f2:	2300      	movs	r3, #0
 80198f4:	e016      	b.n	8019924 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80198f6:	2220      	movs	r2, #32
 80198f8:	2100      	movs	r1, #0
 80198fa:	68f8      	ldr	r0, [r7, #12]
 80198fc:	f001 f817 	bl	801a92e <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8019900:	68fb      	ldr	r3, [r7, #12]
 8019902:	220f      	movs	r2, #15
 8019904:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8019906:	4b09      	ldr	r3, [pc, #36]	@ (801992c <ip_reass_enqueue_new_datagram+0x70>)
 8019908:	681a      	ldr	r2, [r3, #0]
 801990a:	68fb      	ldr	r3, [r7, #12]
 801990c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801990e:	4a07      	ldr	r2, [pc, #28]	@ (801992c <ip_reass_enqueue_new_datagram+0x70>)
 8019910:	68fb      	ldr	r3, [r7, #12]
 8019912:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8019914:	68fb      	ldr	r3, [r7, #12]
 8019916:	3308      	adds	r3, #8
 8019918:	2214      	movs	r2, #20
 801991a:	6879      	ldr	r1, [r7, #4]
 801991c:	4618      	mov	r0, r3
 801991e:	f001 f8da 	bl	801aad6 <memcpy>
  return ipr;
 8019922:	68fb      	ldr	r3, [r7, #12]
}
 8019924:	4618      	mov	r0, r3
 8019926:	3710      	adds	r7, #16
 8019928:	46bd      	mov	sp, r7
 801992a:	bd80      	pop	{r7, pc}
 801992c:	24014cd0 	.word	0x24014cd0

08019930 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8019930:	b580      	push	{r7, lr}
 8019932:	b082      	sub	sp, #8
 8019934:	af00      	add	r7, sp, #0
 8019936:	6078      	str	r0, [r7, #4]
 8019938:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801993a:	4b10      	ldr	r3, [pc, #64]	@ (801997c <ip_reass_dequeue_datagram+0x4c>)
 801993c:	681b      	ldr	r3, [r3, #0]
 801993e:	687a      	ldr	r2, [r7, #4]
 8019940:	429a      	cmp	r2, r3
 8019942:	d104      	bne.n	801994e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8019944:	687b      	ldr	r3, [r7, #4]
 8019946:	681b      	ldr	r3, [r3, #0]
 8019948:	4a0c      	ldr	r2, [pc, #48]	@ (801997c <ip_reass_dequeue_datagram+0x4c>)
 801994a:	6013      	str	r3, [r2, #0]
 801994c:	e00d      	b.n	801996a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801994e:	683b      	ldr	r3, [r7, #0]
 8019950:	2b00      	cmp	r3, #0
 8019952:	d106      	bne.n	8019962 <ip_reass_dequeue_datagram+0x32>
 8019954:	4b0a      	ldr	r3, [pc, #40]	@ (8019980 <ip_reass_dequeue_datagram+0x50>)
 8019956:	f240 1245 	movw	r2, #325	@ 0x145
 801995a:	490a      	ldr	r1, [pc, #40]	@ (8019984 <ip_reass_dequeue_datagram+0x54>)
 801995c:	480a      	ldr	r0, [pc, #40]	@ (8019988 <ip_reass_dequeue_datagram+0x58>)
 801995e:	f000 ff81 	bl	801a864 <iprintf>
    prev->next = ipr->next;
 8019962:	687b      	ldr	r3, [r7, #4]
 8019964:	681a      	ldr	r2, [r3, #0]
 8019966:	683b      	ldr	r3, [r7, #0]
 8019968:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801996a:	6879      	ldr	r1, [r7, #4]
 801996c:	2005      	movs	r0, #5
 801996e:	f7f7 f88b 	bl	8010a88 <memp_free>
}
 8019972:	bf00      	nop
 8019974:	3708      	adds	r7, #8
 8019976:	46bd      	mov	sp, r7
 8019978:	bd80      	pop	{r7, pc}
 801997a:	bf00      	nop
 801997c:	24014cd0 	.word	0x24014cd0
 8019980:	0801e078 	.word	0x0801e078
 8019984:	0801e140 	.word	0x0801e140
 8019988:	0801e0c0 	.word	0x0801e0c0

0801998c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801998c:	b580      	push	{r7, lr}
 801998e:	b08c      	sub	sp, #48	@ 0x30
 8019990:	af00      	add	r7, sp, #0
 8019992:	60f8      	str	r0, [r7, #12]
 8019994:	60b9      	str	r1, [r7, #8]
 8019996:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8019998:	2300      	movs	r3, #0
 801999a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801999c:	2301      	movs	r3, #1
 801999e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80199a0:	68bb      	ldr	r3, [r7, #8]
 80199a2:	685b      	ldr	r3, [r3, #4]
 80199a4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80199a6:	69fb      	ldr	r3, [r7, #28]
 80199a8:	885b      	ldrh	r3, [r3, #2]
 80199aa:	b29b      	uxth	r3, r3
 80199ac:	4618      	mov	r0, r3
 80199ae:	f7f6 fa65 	bl	800fe7c <lwip_htons>
 80199b2:	4603      	mov	r3, r0
 80199b4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80199b6:	69fb      	ldr	r3, [r7, #28]
 80199b8:	781b      	ldrb	r3, [r3, #0]
 80199ba:	f003 030f 	and.w	r3, r3, #15
 80199be:	b2db      	uxtb	r3, r3
 80199c0:	009b      	lsls	r3, r3, #2
 80199c2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80199c4:	7e7b      	ldrb	r3, [r7, #25]
 80199c6:	b29b      	uxth	r3, r3
 80199c8:	8b7a      	ldrh	r2, [r7, #26]
 80199ca:	429a      	cmp	r2, r3
 80199cc:	d202      	bcs.n	80199d4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80199ce:	f04f 33ff 	mov.w	r3, #4294967295
 80199d2:	e135      	b.n	8019c40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80199d4:	7e7b      	ldrb	r3, [r7, #25]
 80199d6:	b29b      	uxth	r3, r3
 80199d8:	8b7a      	ldrh	r2, [r7, #26]
 80199da:	1ad3      	subs	r3, r2, r3
 80199dc:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80199de:	69fb      	ldr	r3, [r7, #28]
 80199e0:	88db      	ldrh	r3, [r3, #6]
 80199e2:	b29b      	uxth	r3, r3
 80199e4:	4618      	mov	r0, r3
 80199e6:	f7f6 fa49 	bl	800fe7c <lwip_htons>
 80199ea:	4603      	mov	r3, r0
 80199ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80199f0:	b29b      	uxth	r3, r3
 80199f2:	00db      	lsls	r3, r3, #3
 80199f4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80199f6:	68bb      	ldr	r3, [r7, #8]
 80199f8:	685b      	ldr	r3, [r3, #4]
 80199fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 80199fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80199fe:	2200      	movs	r2, #0
 8019a00:	701a      	strb	r2, [r3, #0]
 8019a02:	2200      	movs	r2, #0
 8019a04:	705a      	strb	r2, [r3, #1]
 8019a06:	2200      	movs	r2, #0
 8019a08:	709a      	strb	r2, [r3, #2]
 8019a0a:	2200      	movs	r2, #0
 8019a0c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8019a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a10:	8afa      	ldrh	r2, [r7, #22]
 8019a12:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8019a14:	8afa      	ldrh	r2, [r7, #22]
 8019a16:	8b7b      	ldrh	r3, [r7, #26]
 8019a18:	4413      	add	r3, r2
 8019a1a:	b29a      	uxth	r2, r3
 8019a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a1e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8019a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a22:	88db      	ldrh	r3, [r3, #6]
 8019a24:	b29b      	uxth	r3, r3
 8019a26:	8afa      	ldrh	r2, [r7, #22]
 8019a28:	429a      	cmp	r2, r3
 8019a2a:	d902      	bls.n	8019a32 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8019a30:	e106      	b.n	8019c40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8019a32:	68fb      	ldr	r3, [r7, #12]
 8019a34:	685b      	ldr	r3, [r3, #4]
 8019a36:	627b      	str	r3, [r7, #36]	@ 0x24
 8019a38:	e068      	b.n	8019b0c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8019a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a3c:	685b      	ldr	r3, [r3, #4]
 8019a3e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8019a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a42:	889b      	ldrh	r3, [r3, #4]
 8019a44:	b29a      	uxth	r2, r3
 8019a46:	693b      	ldr	r3, [r7, #16]
 8019a48:	889b      	ldrh	r3, [r3, #4]
 8019a4a:	b29b      	uxth	r3, r3
 8019a4c:	429a      	cmp	r2, r3
 8019a4e:	d235      	bcs.n	8019abc <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8019a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019a54:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8019a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a58:	2b00      	cmp	r3, #0
 8019a5a:	d020      	beq.n	8019a9e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8019a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a5e:	889b      	ldrh	r3, [r3, #4]
 8019a60:	b29a      	uxth	r2, r3
 8019a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a64:	88db      	ldrh	r3, [r3, #6]
 8019a66:	b29b      	uxth	r3, r3
 8019a68:	429a      	cmp	r2, r3
 8019a6a:	d307      	bcc.n	8019a7c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8019a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a6e:	88db      	ldrh	r3, [r3, #6]
 8019a70:	b29a      	uxth	r2, r3
 8019a72:	693b      	ldr	r3, [r7, #16]
 8019a74:	889b      	ldrh	r3, [r3, #4]
 8019a76:	b29b      	uxth	r3, r3
 8019a78:	429a      	cmp	r2, r3
 8019a7a:	d902      	bls.n	8019a82 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8019a80:	e0de      	b.n	8019c40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8019a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a84:	68ba      	ldr	r2, [r7, #8]
 8019a86:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8019a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a8a:	88db      	ldrh	r3, [r3, #6]
 8019a8c:	b29a      	uxth	r2, r3
 8019a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a90:	889b      	ldrh	r3, [r3, #4]
 8019a92:	b29b      	uxth	r3, r3
 8019a94:	429a      	cmp	r2, r3
 8019a96:	d03d      	beq.n	8019b14 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8019a98:	2300      	movs	r3, #0
 8019a9a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8019a9c:	e03a      	b.n	8019b14 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8019a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019aa0:	88db      	ldrh	r3, [r3, #6]
 8019aa2:	b29a      	uxth	r2, r3
 8019aa4:	693b      	ldr	r3, [r7, #16]
 8019aa6:	889b      	ldrh	r3, [r3, #4]
 8019aa8:	b29b      	uxth	r3, r3
 8019aaa:	429a      	cmp	r2, r3
 8019aac:	d902      	bls.n	8019ab4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019aae:	f04f 33ff 	mov.w	r3, #4294967295
 8019ab2:	e0c5      	b.n	8019c40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8019ab4:	68fb      	ldr	r3, [r7, #12]
 8019ab6:	68ba      	ldr	r2, [r7, #8]
 8019ab8:	605a      	str	r2, [r3, #4]
      break;
 8019aba:	e02b      	b.n	8019b14 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8019abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019abe:	889b      	ldrh	r3, [r3, #4]
 8019ac0:	b29a      	uxth	r2, r3
 8019ac2:	693b      	ldr	r3, [r7, #16]
 8019ac4:	889b      	ldrh	r3, [r3, #4]
 8019ac6:	b29b      	uxth	r3, r3
 8019ac8:	429a      	cmp	r2, r3
 8019aca:	d102      	bne.n	8019ad2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019acc:	f04f 33ff 	mov.w	r3, #4294967295
 8019ad0:	e0b6      	b.n	8019c40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8019ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019ad4:	889b      	ldrh	r3, [r3, #4]
 8019ad6:	b29a      	uxth	r2, r3
 8019ad8:	693b      	ldr	r3, [r7, #16]
 8019ada:	88db      	ldrh	r3, [r3, #6]
 8019adc:	b29b      	uxth	r3, r3
 8019ade:	429a      	cmp	r2, r3
 8019ae0:	d202      	bcs.n	8019ae8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8019ae6:	e0ab      	b.n	8019c40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8019ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019aea:	2b00      	cmp	r3, #0
 8019aec:	d009      	beq.n	8019b02 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8019aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019af0:	88db      	ldrh	r3, [r3, #6]
 8019af2:	b29a      	uxth	r2, r3
 8019af4:	693b      	ldr	r3, [r7, #16]
 8019af6:	889b      	ldrh	r3, [r3, #4]
 8019af8:	b29b      	uxth	r3, r3
 8019afa:	429a      	cmp	r2, r3
 8019afc:	d001      	beq.n	8019b02 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8019afe:	2300      	movs	r3, #0
 8019b00:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8019b02:	693b      	ldr	r3, [r7, #16]
 8019b04:	681b      	ldr	r3, [r3, #0]
 8019b06:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 8019b08:	693b      	ldr	r3, [r7, #16]
 8019b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 8019b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b0e:	2b00      	cmp	r3, #0
 8019b10:	d193      	bne.n	8019a3a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8019b12:	e000      	b.n	8019b16 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8019b14:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8019b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b18:	2b00      	cmp	r3, #0
 8019b1a:	d12d      	bne.n	8019b78 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8019b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019b1e:	2b00      	cmp	r3, #0
 8019b20:	d01c      	beq.n	8019b5c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8019b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019b24:	88db      	ldrh	r3, [r3, #6]
 8019b26:	b29a      	uxth	r2, r3
 8019b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019b2a:	889b      	ldrh	r3, [r3, #4]
 8019b2c:	b29b      	uxth	r3, r3
 8019b2e:	429a      	cmp	r2, r3
 8019b30:	d906      	bls.n	8019b40 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8019b32:	4b45      	ldr	r3, [pc, #276]	@ (8019c48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019b34:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 8019b38:	4944      	ldr	r1, [pc, #272]	@ (8019c4c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8019b3a:	4845      	ldr	r0, [pc, #276]	@ (8019c50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019b3c:	f000 fe92 	bl	801a864 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8019b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019b42:	68ba      	ldr	r2, [r7, #8]
 8019b44:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8019b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019b48:	88db      	ldrh	r3, [r3, #6]
 8019b4a:	b29a      	uxth	r2, r3
 8019b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019b4e:	889b      	ldrh	r3, [r3, #4]
 8019b50:	b29b      	uxth	r3, r3
 8019b52:	429a      	cmp	r2, r3
 8019b54:	d010      	beq.n	8019b78 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8019b56:	2300      	movs	r3, #0
 8019b58:	623b      	str	r3, [r7, #32]
 8019b5a:	e00d      	b.n	8019b78 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8019b5c:	68fb      	ldr	r3, [r7, #12]
 8019b5e:	685b      	ldr	r3, [r3, #4]
 8019b60:	2b00      	cmp	r3, #0
 8019b62:	d006      	beq.n	8019b72 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8019b64:	4b38      	ldr	r3, [pc, #224]	@ (8019c48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019b66:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 8019b6a:	493a      	ldr	r1, [pc, #232]	@ (8019c54 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8019b6c:	4838      	ldr	r0, [pc, #224]	@ (8019c50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019b6e:	f000 fe79 	bl	801a864 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8019b72:	68fb      	ldr	r3, [r7, #12]
 8019b74:	68ba      	ldr	r2, [r7, #8]
 8019b76:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8019b78:	687b      	ldr	r3, [r7, #4]
 8019b7a:	2b00      	cmp	r3, #0
 8019b7c:	d105      	bne.n	8019b8a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8019b7e:	68fb      	ldr	r3, [r7, #12]
 8019b80:	7f9b      	ldrb	r3, [r3, #30]
 8019b82:	f003 0301 	and.w	r3, r3, #1
 8019b86:	2b00      	cmp	r3, #0
 8019b88:	d059      	beq.n	8019c3e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8019b8a:	6a3b      	ldr	r3, [r7, #32]
 8019b8c:	2b00      	cmp	r3, #0
 8019b8e:	d04f      	beq.n	8019c30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8019b90:	68fb      	ldr	r3, [r7, #12]
 8019b92:	685b      	ldr	r3, [r3, #4]
 8019b94:	2b00      	cmp	r3, #0
 8019b96:	d006      	beq.n	8019ba6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8019b98:	68fb      	ldr	r3, [r7, #12]
 8019b9a:	685b      	ldr	r3, [r3, #4]
 8019b9c:	685b      	ldr	r3, [r3, #4]
 8019b9e:	889b      	ldrh	r3, [r3, #4]
 8019ba0:	b29b      	uxth	r3, r3
 8019ba2:	2b00      	cmp	r3, #0
 8019ba4:	d002      	beq.n	8019bac <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8019ba6:	2300      	movs	r3, #0
 8019ba8:	623b      	str	r3, [r7, #32]
 8019baa:	e041      	b.n	8019c30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8019bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019bae:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8019bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019bb2:	681b      	ldr	r3, [r3, #0]
 8019bb4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8019bb6:	e012      	b.n	8019bde <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8019bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019bba:	685b      	ldr	r3, [r3, #4]
 8019bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 8019bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019bc0:	88db      	ldrh	r3, [r3, #6]
 8019bc2:	b29a      	uxth	r2, r3
 8019bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019bc6:	889b      	ldrh	r3, [r3, #4]
 8019bc8:	b29b      	uxth	r3, r3
 8019bca:	429a      	cmp	r2, r3
 8019bcc:	d002      	beq.n	8019bd4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8019bce:	2300      	movs	r3, #0
 8019bd0:	623b      	str	r3, [r7, #32]
            break;
 8019bd2:	e007      	b.n	8019be4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8019bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 8019bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019bda:	681b      	ldr	r3, [r3, #0]
 8019bdc:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8019bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019be0:	2b00      	cmp	r3, #0
 8019be2:	d1e9      	bne.n	8019bb8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8019be4:	6a3b      	ldr	r3, [r7, #32]
 8019be6:	2b00      	cmp	r3, #0
 8019be8:	d022      	beq.n	8019c30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8019bea:	68fb      	ldr	r3, [r7, #12]
 8019bec:	685b      	ldr	r3, [r3, #4]
 8019bee:	2b00      	cmp	r3, #0
 8019bf0:	d106      	bne.n	8019c00 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8019bf2:	4b15      	ldr	r3, [pc, #84]	@ (8019c48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019bf4:	f240 12df 	movw	r2, #479	@ 0x1df
 8019bf8:	4917      	ldr	r1, [pc, #92]	@ (8019c58 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8019bfa:	4815      	ldr	r0, [pc, #84]	@ (8019c50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019bfc:	f000 fe32 	bl	801a864 <iprintf>
          LWIP_ASSERT("sanity check",
 8019c00:	68fb      	ldr	r3, [r7, #12]
 8019c02:	685b      	ldr	r3, [r3, #4]
 8019c04:	685b      	ldr	r3, [r3, #4]
 8019c06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019c08:	429a      	cmp	r2, r3
 8019c0a:	d106      	bne.n	8019c1a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8019c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8019c48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019c0e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8019c12:	4911      	ldr	r1, [pc, #68]	@ (8019c58 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8019c14:	480e      	ldr	r0, [pc, #56]	@ (8019c50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019c16:	f000 fe25 	bl	801a864 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8019c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019c1c:	681b      	ldr	r3, [r3, #0]
 8019c1e:	2b00      	cmp	r3, #0
 8019c20:	d006      	beq.n	8019c30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8019c22:	4b09      	ldr	r3, [pc, #36]	@ (8019c48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019c24:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8019c28:	490c      	ldr	r1, [pc, #48]	@ (8019c5c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8019c2a:	4809      	ldr	r0, [pc, #36]	@ (8019c50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019c2c:	f000 fe1a 	bl	801a864 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8019c30:	6a3b      	ldr	r3, [r7, #32]
 8019c32:	2b00      	cmp	r3, #0
 8019c34:	bf14      	ite	ne
 8019c36:	2301      	movne	r3, #1
 8019c38:	2300      	moveq	r3, #0
 8019c3a:	b2db      	uxtb	r3, r3
 8019c3c:	e000      	b.n	8019c40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8019c3e:	2300      	movs	r3, #0
}
 8019c40:	4618      	mov	r0, r3
 8019c42:	3730      	adds	r7, #48	@ 0x30
 8019c44:	46bd      	mov	sp, r7
 8019c46:	bd80      	pop	{r7, pc}
 8019c48:	0801e078 	.word	0x0801e078
 8019c4c:	0801e15c 	.word	0x0801e15c
 8019c50:	0801e0c0 	.word	0x0801e0c0
 8019c54:	0801e17c 	.word	0x0801e17c
 8019c58:	0801e1b4 	.word	0x0801e1b4
 8019c5c:	0801e1c4 	.word	0x0801e1c4

08019c60 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8019c60:	b580      	push	{r7, lr}
 8019c62:	b08e      	sub	sp, #56	@ 0x38
 8019c64:	af00      	add	r7, sp, #0
 8019c66:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8019c68:	687b      	ldr	r3, [r7, #4]
 8019c6a:	685b      	ldr	r3, [r3, #4]
 8019c6c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8019c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019c70:	781b      	ldrb	r3, [r3, #0]
 8019c72:	f003 030f 	and.w	r3, r3, #15
 8019c76:	b2db      	uxtb	r3, r3
 8019c78:	009b      	lsls	r3, r3, #2
 8019c7a:	b2db      	uxtb	r3, r3
 8019c7c:	2b14      	cmp	r3, #20
 8019c7e:	f040 8171 	bne.w	8019f64 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8019c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019c84:	88db      	ldrh	r3, [r3, #6]
 8019c86:	b29b      	uxth	r3, r3
 8019c88:	4618      	mov	r0, r3
 8019c8a:	f7f6 f8f7 	bl	800fe7c <lwip_htons>
 8019c8e:	4603      	mov	r3, r0
 8019c90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019c94:	b29b      	uxth	r3, r3
 8019c96:	00db      	lsls	r3, r3, #3
 8019c98:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8019c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019c9c:	885b      	ldrh	r3, [r3, #2]
 8019c9e:	b29b      	uxth	r3, r3
 8019ca0:	4618      	mov	r0, r3
 8019ca2:	f7f6 f8eb 	bl	800fe7c <lwip_htons>
 8019ca6:	4603      	mov	r3, r0
 8019ca8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8019caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019cac:	781b      	ldrb	r3, [r3, #0]
 8019cae:	f003 030f 	and.w	r3, r3, #15
 8019cb2:	b2db      	uxtb	r3, r3
 8019cb4:	009b      	lsls	r3, r3, #2
 8019cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 8019cba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8019cbe:	b29b      	uxth	r3, r3
 8019cc0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8019cc2:	429a      	cmp	r2, r3
 8019cc4:	f0c0 8150 	bcc.w	8019f68 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8019cc8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8019ccc:	b29b      	uxth	r3, r3
 8019cce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8019cd0:	1ad3      	subs	r3, r2, r3
 8019cd2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8019cd4:	6878      	ldr	r0, [r7, #4]
 8019cd6:	f7f7 fe11 	bl	80118fc <pbuf_clen>
 8019cda:	4603      	mov	r3, r0
 8019cdc:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8019cde:	4b8c      	ldr	r3, [pc, #560]	@ (8019f10 <ip4_reass+0x2b0>)
 8019ce0:	881b      	ldrh	r3, [r3, #0]
 8019ce2:	461a      	mov	r2, r3
 8019ce4:	8c3b      	ldrh	r3, [r7, #32]
 8019ce6:	4413      	add	r3, r2
 8019ce8:	2b0a      	cmp	r3, #10
 8019cea:	dd10      	ble.n	8019d0e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8019cec:	8c3b      	ldrh	r3, [r7, #32]
 8019cee:	4619      	mov	r1, r3
 8019cf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019cf2:	f7ff fd81 	bl	80197f8 <ip_reass_remove_oldest_datagram>
 8019cf6:	4603      	mov	r3, r0
 8019cf8:	2b00      	cmp	r3, #0
 8019cfa:	f000 8137 	beq.w	8019f6c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8019cfe:	4b84      	ldr	r3, [pc, #528]	@ (8019f10 <ip4_reass+0x2b0>)
 8019d00:	881b      	ldrh	r3, [r3, #0]
 8019d02:	461a      	mov	r2, r3
 8019d04:	8c3b      	ldrh	r3, [r7, #32]
 8019d06:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8019d08:	2b0a      	cmp	r3, #10
 8019d0a:	f300 812f 	bgt.w	8019f6c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8019d0e:	4b81      	ldr	r3, [pc, #516]	@ (8019f14 <ip4_reass+0x2b4>)
 8019d10:	681b      	ldr	r3, [r3, #0]
 8019d12:	633b      	str	r3, [r7, #48]	@ 0x30
 8019d14:	e015      	b.n	8019d42 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8019d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d18:	695a      	ldr	r2, [r3, #20]
 8019d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019d1c:	68db      	ldr	r3, [r3, #12]
 8019d1e:	429a      	cmp	r2, r3
 8019d20:	d10c      	bne.n	8019d3c <ip4_reass+0xdc>
 8019d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d24:	699a      	ldr	r2, [r3, #24]
 8019d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019d28:	691b      	ldr	r3, [r3, #16]
 8019d2a:	429a      	cmp	r2, r3
 8019d2c:	d106      	bne.n	8019d3c <ip4_reass+0xdc>
 8019d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d30:	899a      	ldrh	r2, [r3, #12]
 8019d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019d34:	889b      	ldrh	r3, [r3, #4]
 8019d36:	b29b      	uxth	r3, r3
 8019d38:	429a      	cmp	r2, r3
 8019d3a:	d006      	beq.n	8019d4a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8019d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d3e:	681b      	ldr	r3, [r3, #0]
 8019d40:	633b      	str	r3, [r7, #48]	@ 0x30
 8019d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d44:	2b00      	cmp	r3, #0
 8019d46:	d1e6      	bne.n	8019d16 <ip4_reass+0xb6>
 8019d48:	e000      	b.n	8019d4c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8019d4a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8019d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d4e:	2b00      	cmp	r3, #0
 8019d50:	d109      	bne.n	8019d66 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8019d52:	8c3b      	ldrh	r3, [r7, #32]
 8019d54:	4619      	mov	r1, r3
 8019d56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019d58:	f7ff fdb0 	bl	80198bc <ip_reass_enqueue_new_datagram>
 8019d5c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8019d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d60:	2b00      	cmp	r3, #0
 8019d62:	d11c      	bne.n	8019d9e <ip4_reass+0x13e>
      goto nullreturn;
 8019d64:	e105      	b.n	8019f72 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8019d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019d68:	88db      	ldrh	r3, [r3, #6]
 8019d6a:	b29b      	uxth	r3, r3
 8019d6c:	4618      	mov	r0, r3
 8019d6e:	f7f6 f885 	bl	800fe7c <lwip_htons>
 8019d72:	4603      	mov	r3, r0
 8019d74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019d78:	2b00      	cmp	r3, #0
 8019d7a:	d110      	bne.n	8019d9e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8019d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d7e:	89db      	ldrh	r3, [r3, #14]
 8019d80:	4618      	mov	r0, r3
 8019d82:	f7f6 f87b 	bl	800fe7c <lwip_htons>
 8019d86:	4603      	mov	r3, r0
 8019d88:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8019d8c:	2b00      	cmp	r3, #0
 8019d8e:	d006      	beq.n	8019d9e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8019d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d92:	3308      	adds	r3, #8
 8019d94:	2214      	movs	r2, #20
 8019d96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8019d98:	4618      	mov	r0, r3
 8019d9a:	f000 fe9c 	bl	801aad6 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8019d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019da0:	88db      	ldrh	r3, [r3, #6]
 8019da2:	b29b      	uxth	r3, r3
 8019da4:	f003 0320 	and.w	r3, r3, #32
 8019da8:	2b00      	cmp	r3, #0
 8019daa:	bf0c      	ite	eq
 8019dac:	2301      	moveq	r3, #1
 8019dae:	2300      	movne	r3, #0
 8019db0:	b2db      	uxtb	r3, r3
 8019db2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8019db4:	69fb      	ldr	r3, [r7, #28]
 8019db6:	2b00      	cmp	r3, #0
 8019db8:	d00e      	beq.n	8019dd8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8019dba:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8019dbc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019dbe:	4413      	add	r3, r2
 8019dc0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8019dc2:	8b7a      	ldrh	r2, [r7, #26]
 8019dc4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8019dc6:	429a      	cmp	r2, r3
 8019dc8:	f0c0 80a0 	bcc.w	8019f0c <ip4_reass+0x2ac>
 8019dcc:	8b7b      	ldrh	r3, [r7, #26]
 8019dce:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 8019dd2:	4293      	cmp	r3, r2
 8019dd4:	f200 809a 	bhi.w	8019f0c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8019dd8:	69fa      	ldr	r2, [r7, #28]
 8019dda:	6879      	ldr	r1, [r7, #4]
 8019ddc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019dde:	f7ff fdd5 	bl	801998c <ip_reass_chain_frag_into_datagram_and_validate>
 8019de2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8019de4:	697b      	ldr	r3, [r7, #20]
 8019de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019dea:	f000 809b 	beq.w	8019f24 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8019dee:	4b48      	ldr	r3, [pc, #288]	@ (8019f10 <ip4_reass+0x2b0>)
 8019df0:	881a      	ldrh	r2, [r3, #0]
 8019df2:	8c3b      	ldrh	r3, [r7, #32]
 8019df4:	4413      	add	r3, r2
 8019df6:	b29a      	uxth	r2, r3
 8019df8:	4b45      	ldr	r3, [pc, #276]	@ (8019f10 <ip4_reass+0x2b0>)
 8019dfa:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8019dfc:	69fb      	ldr	r3, [r7, #28]
 8019dfe:	2b00      	cmp	r3, #0
 8019e00:	d00d      	beq.n	8019e1e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8019e02:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8019e04:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019e06:	4413      	add	r3, r2
 8019e08:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8019e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e0c:	8a7a      	ldrh	r2, [r7, #18]
 8019e0e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8019e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e12:	7f9b      	ldrb	r3, [r3, #30]
 8019e14:	f043 0301 	orr.w	r3, r3, #1
 8019e18:	b2da      	uxtb	r2, r3
 8019e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e1c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8019e1e:	697b      	ldr	r3, [r7, #20]
 8019e20:	2b01      	cmp	r3, #1
 8019e22:	d171      	bne.n	8019f08 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8019e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e26:	8b9b      	ldrh	r3, [r3, #28]
 8019e28:	3314      	adds	r3, #20
 8019e2a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8019e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e2e:	685b      	ldr	r3, [r3, #4]
 8019e30:	685b      	ldr	r3, [r3, #4]
 8019e32:	681b      	ldr	r3, [r3, #0]
 8019e34:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8019e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e38:	685b      	ldr	r3, [r3, #4]
 8019e3a:	685b      	ldr	r3, [r3, #4]
 8019e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8019e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e40:	3308      	adds	r3, #8
 8019e42:	2214      	movs	r2, #20
 8019e44:	4619      	mov	r1, r3
 8019e46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019e48:	f000 fe45 	bl	801aad6 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8019e4c:	8a3b      	ldrh	r3, [r7, #16]
 8019e4e:	4618      	mov	r0, r3
 8019e50:	f7f6 f814 	bl	800fe7c <lwip_htons>
 8019e54:	4603      	mov	r3, r0
 8019e56:	461a      	mov	r2, r3
 8019e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019e5a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8019e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019e5e:	2200      	movs	r2, #0
 8019e60:	719a      	strb	r2, [r3, #6]
 8019e62:	2200      	movs	r2, #0
 8019e64:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8019e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019e68:	2200      	movs	r2, #0
 8019e6a:	729a      	strb	r2, [r3, #10]
 8019e6c:	2200      	movs	r2, #0
 8019e6e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8019e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e72:	685b      	ldr	r3, [r3, #4]
 8019e74:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8019e76:	e00d      	b.n	8019e94 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8019e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019e7a:	685b      	ldr	r3, [r3, #4]
 8019e7c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8019e7e:	2114      	movs	r1, #20
 8019e80:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8019e82:	f7f7 fc27 	bl	80116d4 <pbuf_remove_header>
      pbuf_cat(p, r);
 8019e86:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8019e88:	6878      	ldr	r0, [r7, #4]
 8019e8a:	f7f7 fd77 	bl	801197c <pbuf_cat>
      r = iprh->next_pbuf;
 8019e8e:	68fb      	ldr	r3, [r7, #12]
 8019e90:	681b      	ldr	r3, [r3, #0]
 8019e92:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8019e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019e96:	2b00      	cmp	r3, #0
 8019e98:	d1ee      	bne.n	8019e78 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8019e9a:	4b1e      	ldr	r3, [pc, #120]	@ (8019f14 <ip4_reass+0x2b4>)
 8019e9c:	681b      	ldr	r3, [r3, #0]
 8019e9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019ea0:	429a      	cmp	r2, r3
 8019ea2:	d102      	bne.n	8019eaa <ip4_reass+0x24a>
      ipr_prev = NULL;
 8019ea4:	2300      	movs	r3, #0
 8019ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019ea8:	e010      	b.n	8019ecc <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8019eaa:	4b1a      	ldr	r3, [pc, #104]	@ (8019f14 <ip4_reass+0x2b4>)
 8019eac:	681b      	ldr	r3, [r3, #0]
 8019eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019eb0:	e007      	b.n	8019ec2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8019eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019eb4:	681b      	ldr	r3, [r3, #0]
 8019eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019eb8:	429a      	cmp	r2, r3
 8019eba:	d006      	beq.n	8019eca <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8019ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019ebe:	681b      	ldr	r3, [r3, #0]
 8019ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019ec4:	2b00      	cmp	r3, #0
 8019ec6:	d1f4      	bne.n	8019eb2 <ip4_reass+0x252>
 8019ec8:	e000      	b.n	8019ecc <ip4_reass+0x26c>
          break;
 8019eca:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8019ecc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8019ece:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019ed0:	f7ff fd2e 	bl	8019930 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8019ed4:	6878      	ldr	r0, [r7, #4]
 8019ed6:	f7f7 fd11 	bl	80118fc <pbuf_clen>
 8019eda:	4603      	mov	r3, r0
 8019edc:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8019ede:	4b0c      	ldr	r3, [pc, #48]	@ (8019f10 <ip4_reass+0x2b0>)
 8019ee0:	881b      	ldrh	r3, [r3, #0]
 8019ee2:	8c3a      	ldrh	r2, [r7, #32]
 8019ee4:	429a      	cmp	r2, r3
 8019ee6:	d906      	bls.n	8019ef6 <ip4_reass+0x296>
 8019ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8019f18 <ip4_reass+0x2b8>)
 8019eea:	f240 229b 	movw	r2, #667	@ 0x29b
 8019eee:	490b      	ldr	r1, [pc, #44]	@ (8019f1c <ip4_reass+0x2bc>)
 8019ef0:	480b      	ldr	r0, [pc, #44]	@ (8019f20 <ip4_reass+0x2c0>)
 8019ef2:	f000 fcb7 	bl	801a864 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8019ef6:	4b06      	ldr	r3, [pc, #24]	@ (8019f10 <ip4_reass+0x2b0>)
 8019ef8:	881a      	ldrh	r2, [r3, #0]
 8019efa:	8c3b      	ldrh	r3, [r7, #32]
 8019efc:	1ad3      	subs	r3, r2, r3
 8019efe:	b29a      	uxth	r2, r3
 8019f00:	4b03      	ldr	r3, [pc, #12]	@ (8019f10 <ip4_reass+0x2b0>)
 8019f02:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8019f04:	687b      	ldr	r3, [r7, #4]
 8019f06:	e038      	b.n	8019f7a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8019f08:	2300      	movs	r3, #0
 8019f0a:	e036      	b.n	8019f7a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8019f0c:	bf00      	nop
 8019f0e:	e00a      	b.n	8019f26 <ip4_reass+0x2c6>
 8019f10:	24014cd4 	.word	0x24014cd4
 8019f14:	24014cd0 	.word	0x24014cd0
 8019f18:	0801e078 	.word	0x0801e078
 8019f1c:	0801e1e8 	.word	0x0801e1e8
 8019f20:	0801e0c0 	.word	0x0801e0c0
    goto nullreturn_ipr;
 8019f24:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8019f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019f28:	2b00      	cmp	r3, #0
 8019f2a:	d106      	bne.n	8019f3a <ip4_reass+0x2da>
 8019f2c:	4b15      	ldr	r3, [pc, #84]	@ (8019f84 <ip4_reass+0x324>)
 8019f2e:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 8019f32:	4915      	ldr	r1, [pc, #84]	@ (8019f88 <ip4_reass+0x328>)
 8019f34:	4815      	ldr	r0, [pc, #84]	@ (8019f8c <ip4_reass+0x32c>)
 8019f36:	f000 fc95 	bl	801a864 <iprintf>
  if (ipr->p == NULL) {
 8019f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019f3c:	685b      	ldr	r3, [r3, #4]
 8019f3e:	2b00      	cmp	r3, #0
 8019f40:	d116      	bne.n	8019f70 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8019f42:	4b13      	ldr	r3, [pc, #76]	@ (8019f90 <ip4_reass+0x330>)
 8019f44:	681b      	ldr	r3, [r3, #0]
 8019f46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019f48:	429a      	cmp	r2, r3
 8019f4a:	d006      	beq.n	8019f5a <ip4_reass+0x2fa>
 8019f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8019f84 <ip4_reass+0x324>)
 8019f4e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8019f52:	4910      	ldr	r1, [pc, #64]	@ (8019f94 <ip4_reass+0x334>)
 8019f54:	480d      	ldr	r0, [pc, #52]	@ (8019f8c <ip4_reass+0x32c>)
 8019f56:	f000 fc85 	bl	801a864 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8019f5a:	2100      	movs	r1, #0
 8019f5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019f5e:	f7ff fce7 	bl	8019930 <ip_reass_dequeue_datagram>
 8019f62:	e006      	b.n	8019f72 <ip4_reass+0x312>
    goto nullreturn;
 8019f64:	bf00      	nop
 8019f66:	e004      	b.n	8019f72 <ip4_reass+0x312>
    goto nullreturn;
 8019f68:	bf00      	nop
 8019f6a:	e002      	b.n	8019f72 <ip4_reass+0x312>
      goto nullreturn;
 8019f6c:	bf00      	nop
 8019f6e:	e000      	b.n	8019f72 <ip4_reass+0x312>
  }

nullreturn:
 8019f70:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8019f72:	6878      	ldr	r0, [r7, #4]
 8019f74:	f7f7 fc34 	bl	80117e0 <pbuf_free>
  return NULL;
 8019f78:	2300      	movs	r3, #0
}
 8019f7a:	4618      	mov	r0, r3
 8019f7c:	3738      	adds	r7, #56	@ 0x38
 8019f7e:	46bd      	mov	sp, r7
 8019f80:	bd80      	pop	{r7, pc}
 8019f82:	bf00      	nop
 8019f84:	0801e078 	.word	0x0801e078
 8019f88:	0801e204 	.word	0x0801e204
 8019f8c:	0801e0c0 	.word	0x0801e0c0
 8019f90:	24014cd0 	.word	0x24014cd0
 8019f94:	0801e210 	.word	0x0801e210

08019f98 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8019f98:	b580      	push	{r7, lr}
 8019f9a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8019f9c:	2006      	movs	r0, #6
 8019f9e:	f7f6 fcfd 	bl	801099c <memp_malloc>
 8019fa2:	4603      	mov	r3, r0
}
 8019fa4:	4618      	mov	r0, r3
 8019fa6:	bd80      	pop	{r7, pc}

08019fa8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8019fa8:	b580      	push	{r7, lr}
 8019faa:	b082      	sub	sp, #8
 8019fac:	af00      	add	r7, sp, #0
 8019fae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8019fb0:	687b      	ldr	r3, [r7, #4]
 8019fb2:	2b00      	cmp	r3, #0
 8019fb4:	d106      	bne.n	8019fc4 <ip_frag_free_pbuf_custom_ref+0x1c>
 8019fb6:	4b07      	ldr	r3, [pc, #28]	@ (8019fd4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8019fb8:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 8019fbc:	4906      	ldr	r1, [pc, #24]	@ (8019fd8 <ip_frag_free_pbuf_custom_ref+0x30>)
 8019fbe:	4807      	ldr	r0, [pc, #28]	@ (8019fdc <ip_frag_free_pbuf_custom_ref+0x34>)
 8019fc0:	f000 fc50 	bl	801a864 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8019fc4:	6879      	ldr	r1, [r7, #4]
 8019fc6:	2006      	movs	r0, #6
 8019fc8:	f7f6 fd5e 	bl	8010a88 <memp_free>
}
 8019fcc:	bf00      	nop
 8019fce:	3708      	adds	r7, #8
 8019fd0:	46bd      	mov	sp, r7
 8019fd2:	bd80      	pop	{r7, pc}
 8019fd4:	0801e078 	.word	0x0801e078
 8019fd8:	0801e230 	.word	0x0801e230
 8019fdc:	0801e0c0 	.word	0x0801e0c0

08019fe0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8019fe0:	b580      	push	{r7, lr}
 8019fe2:	b084      	sub	sp, #16
 8019fe4:	af00      	add	r7, sp, #0
 8019fe6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8019fe8:	687b      	ldr	r3, [r7, #4]
 8019fea:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8019fec:	68fb      	ldr	r3, [r7, #12]
 8019fee:	2b00      	cmp	r3, #0
 8019ff0:	d106      	bne.n	801a000 <ipfrag_free_pbuf_custom+0x20>
 8019ff2:	4b11      	ldr	r3, [pc, #68]	@ (801a038 <ipfrag_free_pbuf_custom+0x58>)
 8019ff4:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8019ff8:	4910      	ldr	r1, [pc, #64]	@ (801a03c <ipfrag_free_pbuf_custom+0x5c>)
 8019ffa:	4811      	ldr	r0, [pc, #68]	@ (801a040 <ipfrag_free_pbuf_custom+0x60>)
 8019ffc:	f000 fc32 	bl	801a864 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801a000:	68fa      	ldr	r2, [r7, #12]
 801a002:	687b      	ldr	r3, [r7, #4]
 801a004:	429a      	cmp	r2, r3
 801a006:	d006      	beq.n	801a016 <ipfrag_free_pbuf_custom+0x36>
 801a008:	4b0b      	ldr	r3, [pc, #44]	@ (801a038 <ipfrag_free_pbuf_custom+0x58>)
 801a00a:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801a00e:	490d      	ldr	r1, [pc, #52]	@ (801a044 <ipfrag_free_pbuf_custom+0x64>)
 801a010:	480b      	ldr	r0, [pc, #44]	@ (801a040 <ipfrag_free_pbuf_custom+0x60>)
 801a012:	f000 fc27 	bl	801a864 <iprintf>
  if (pcr->original != NULL) {
 801a016:	68fb      	ldr	r3, [r7, #12]
 801a018:	695b      	ldr	r3, [r3, #20]
 801a01a:	2b00      	cmp	r3, #0
 801a01c:	d004      	beq.n	801a028 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801a01e:	68fb      	ldr	r3, [r7, #12]
 801a020:	695b      	ldr	r3, [r3, #20]
 801a022:	4618      	mov	r0, r3
 801a024:	f7f7 fbdc 	bl	80117e0 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801a028:	68f8      	ldr	r0, [r7, #12]
 801a02a:	f7ff ffbd 	bl	8019fa8 <ip_frag_free_pbuf_custom_ref>
}
 801a02e:	bf00      	nop
 801a030:	3710      	adds	r7, #16
 801a032:	46bd      	mov	sp, r7
 801a034:	bd80      	pop	{r7, pc}
 801a036:	bf00      	nop
 801a038:	0801e078 	.word	0x0801e078
 801a03c:	0801e23c 	.word	0x0801e23c
 801a040:	0801e0c0 	.word	0x0801e0c0
 801a044:	0801e248 	.word	0x0801e248

0801a048 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801a048:	b580      	push	{r7, lr}
 801a04a:	b094      	sub	sp, #80	@ 0x50
 801a04c:	af02      	add	r7, sp, #8
 801a04e:	60f8      	str	r0, [r7, #12]
 801a050:	60b9      	str	r1, [r7, #8]
 801a052:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801a054:	2300      	movs	r3, #0
 801a056:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801a05a:	68bb      	ldr	r3, [r7, #8]
 801a05c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801a05e:	3b14      	subs	r3, #20
 801a060:	2b00      	cmp	r3, #0
 801a062:	da00      	bge.n	801a066 <ip4_frag+0x1e>
 801a064:	3307      	adds	r3, #7
 801a066:	10db      	asrs	r3, r3, #3
 801a068:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801a06a:	2314      	movs	r3, #20
 801a06c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801a06e:	68fb      	ldr	r3, [r7, #12]
 801a070:	685b      	ldr	r3, [r3, #4]
 801a072:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801a074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a076:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801a078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a07a:	781b      	ldrb	r3, [r3, #0]
 801a07c:	f003 030f 	and.w	r3, r3, #15
 801a080:	b2db      	uxtb	r3, r3
 801a082:	009b      	lsls	r3, r3, #2
 801a084:	b2db      	uxtb	r3, r3
 801a086:	2b14      	cmp	r3, #20
 801a088:	d002      	beq.n	801a090 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801a08a:	f06f 0305 	mvn.w	r3, #5
 801a08e:	e110      	b.n	801a2b2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801a090:	68fb      	ldr	r3, [r7, #12]
 801a092:	895b      	ldrh	r3, [r3, #10]
 801a094:	2b13      	cmp	r3, #19
 801a096:	d809      	bhi.n	801a0ac <ip4_frag+0x64>
 801a098:	4b88      	ldr	r3, [pc, #544]	@ (801a2bc <ip4_frag+0x274>)
 801a09a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801a09e:	4988      	ldr	r1, [pc, #544]	@ (801a2c0 <ip4_frag+0x278>)
 801a0a0:	4888      	ldr	r0, [pc, #544]	@ (801a2c4 <ip4_frag+0x27c>)
 801a0a2:	f000 fbdf 	bl	801a864 <iprintf>
 801a0a6:	f06f 0305 	mvn.w	r3, #5
 801a0aa:	e102      	b.n	801a2b2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801a0ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a0ae:	88db      	ldrh	r3, [r3, #6]
 801a0b0:	b29b      	uxth	r3, r3
 801a0b2:	4618      	mov	r0, r3
 801a0b4:	f7f5 fee2 	bl	800fe7c <lwip_htons>
 801a0b8:	4603      	mov	r3, r0
 801a0ba:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801a0bc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801a0be:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a0c2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801a0c6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801a0c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801a0cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801a0ce:	68fb      	ldr	r3, [r7, #12]
 801a0d0:	891b      	ldrh	r3, [r3, #8]
 801a0d2:	3b14      	subs	r3, #20
 801a0d4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801a0d8:	e0e1      	b.n	801a29e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801a0da:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801a0dc:	00db      	lsls	r3, r3, #3
 801a0de:	b29b      	uxth	r3, r3
 801a0e0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801a0e4:	4293      	cmp	r3, r2
 801a0e6:	bf28      	it	cs
 801a0e8:	4613      	movcs	r3, r2
 801a0ea:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801a0ec:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a0f0:	2114      	movs	r1, #20
 801a0f2:	200e      	movs	r0, #14
 801a0f4:	f7f7 f88c 	bl	8011210 <pbuf_alloc>
 801a0f8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801a0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0fc:	2b00      	cmp	r3, #0
 801a0fe:	f000 80d5 	beq.w	801a2ac <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801a102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a104:	895b      	ldrh	r3, [r3, #10]
 801a106:	2b13      	cmp	r3, #19
 801a108:	d806      	bhi.n	801a118 <ip4_frag+0xd0>
 801a10a:	4b6c      	ldr	r3, [pc, #432]	@ (801a2bc <ip4_frag+0x274>)
 801a10c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801a110:	496d      	ldr	r1, [pc, #436]	@ (801a2c8 <ip4_frag+0x280>)
 801a112:	486c      	ldr	r0, [pc, #432]	@ (801a2c4 <ip4_frag+0x27c>)
 801a114:	f000 fba6 	bl	801a864 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801a118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a11a:	685b      	ldr	r3, [r3, #4]
 801a11c:	2214      	movs	r2, #20
 801a11e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801a120:	4618      	mov	r0, r3
 801a122:	f000 fcd8 	bl	801aad6 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801a126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a128:	685b      	ldr	r3, [r3, #4]
 801a12a:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801a12c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801a12e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801a132:	e064      	b.n	801a1fe <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801a134:	68fb      	ldr	r3, [r7, #12]
 801a136:	895a      	ldrh	r2, [r3, #10]
 801a138:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801a13a:	1ad3      	subs	r3, r2, r3
 801a13c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801a13e:	68fb      	ldr	r3, [r7, #12]
 801a140:	895b      	ldrh	r3, [r3, #10]
 801a142:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801a144:	429a      	cmp	r2, r3
 801a146:	d906      	bls.n	801a156 <ip4_frag+0x10e>
 801a148:	4b5c      	ldr	r3, [pc, #368]	@ (801a2bc <ip4_frag+0x274>)
 801a14a:	f240 322d 	movw	r2, #813	@ 0x32d
 801a14e:	495f      	ldr	r1, [pc, #380]	@ (801a2cc <ip4_frag+0x284>)
 801a150:	485c      	ldr	r0, [pc, #368]	@ (801a2c4 <ip4_frag+0x27c>)
 801a152:	f000 fb87 	bl	801a864 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801a156:	8bfa      	ldrh	r2, [r7, #30]
 801a158:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801a15c:	4293      	cmp	r3, r2
 801a15e:	bf28      	it	cs
 801a160:	4613      	movcs	r3, r2
 801a162:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801a166:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801a16a:	2b00      	cmp	r3, #0
 801a16c:	d105      	bne.n	801a17a <ip4_frag+0x132>
        poff = 0;
 801a16e:	2300      	movs	r3, #0
 801a170:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801a172:	68fb      	ldr	r3, [r7, #12]
 801a174:	681b      	ldr	r3, [r3, #0]
 801a176:	60fb      	str	r3, [r7, #12]
        continue;
 801a178:	e041      	b.n	801a1fe <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801a17a:	f7ff ff0d 	bl	8019f98 <ip_frag_alloc_pbuf_custom_ref>
 801a17e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801a180:	69bb      	ldr	r3, [r7, #24]
 801a182:	2b00      	cmp	r3, #0
 801a184:	d103      	bne.n	801a18e <ip4_frag+0x146>
        pbuf_free(rambuf);
 801a186:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a188:	f7f7 fb2a 	bl	80117e0 <pbuf_free>
        goto memerr;
 801a18c:	e08f      	b.n	801a2ae <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801a18e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801a190:	68fb      	ldr	r3, [r7, #12]
 801a192:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801a194:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801a196:	4413      	add	r3, r2
 801a198:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801a19c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801a1a0:	9201      	str	r2, [sp, #4]
 801a1a2:	9300      	str	r3, [sp, #0]
 801a1a4:	4603      	mov	r3, r0
 801a1a6:	2241      	movs	r2, #65	@ 0x41
 801a1a8:	2000      	movs	r0, #0
 801a1aa:	f7f7 f95f 	bl	801146c <pbuf_alloced_custom>
 801a1ae:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801a1b0:	697b      	ldr	r3, [r7, #20]
 801a1b2:	2b00      	cmp	r3, #0
 801a1b4:	d106      	bne.n	801a1c4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801a1b6:	69b8      	ldr	r0, [r7, #24]
 801a1b8:	f7ff fef6 	bl	8019fa8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801a1bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a1be:	f7f7 fb0f 	bl	80117e0 <pbuf_free>
        goto memerr;
 801a1c2:	e074      	b.n	801a2ae <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801a1c4:	68f8      	ldr	r0, [r7, #12]
 801a1c6:	f7f7 fbb1 	bl	801192c <pbuf_ref>
      pcr->original = p;
 801a1ca:	69bb      	ldr	r3, [r7, #24]
 801a1cc:	68fa      	ldr	r2, [r7, #12]
 801a1ce:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801a1d0:	69bb      	ldr	r3, [r7, #24]
 801a1d2:	4a3f      	ldr	r2, [pc, #252]	@ (801a2d0 <ip4_frag+0x288>)
 801a1d4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801a1d6:	6979      	ldr	r1, [r7, #20]
 801a1d8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a1da:	f7f7 fbcf 	bl	801197c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801a1de:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801a1e2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801a1e6:	1ad3      	subs	r3, r2, r3
 801a1e8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801a1ec:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801a1f0:	2b00      	cmp	r3, #0
 801a1f2:	d004      	beq.n	801a1fe <ip4_frag+0x1b6>
        poff = 0;
 801a1f4:	2300      	movs	r3, #0
 801a1f6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801a1f8:	68fb      	ldr	r3, [r7, #12]
 801a1fa:	681b      	ldr	r3, [r3, #0]
 801a1fc:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801a1fe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801a202:	2b00      	cmp	r3, #0
 801a204:	d196      	bne.n	801a134 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801a206:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801a208:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801a20c:	4413      	add	r3, r2
 801a20e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801a210:	68bb      	ldr	r3, [r7, #8]
 801a212:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801a214:	f1a3 0213 	sub.w	r2, r3, #19
 801a218:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801a21c:	429a      	cmp	r2, r3
 801a21e:	bfcc      	ite	gt
 801a220:	2301      	movgt	r3, #1
 801a222:	2300      	movle	r3, #0
 801a224:	b2db      	uxtb	r3, r3
 801a226:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801a228:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a22c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a230:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801a232:	6a3b      	ldr	r3, [r7, #32]
 801a234:	2b00      	cmp	r3, #0
 801a236:	d002      	beq.n	801a23e <ip4_frag+0x1f6>
 801a238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a23a:	2b00      	cmp	r3, #0
 801a23c:	d003      	beq.n	801a246 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801a23e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801a240:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801a244:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801a246:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801a248:	4618      	mov	r0, r3
 801a24a:	f7f5 fe17 	bl	800fe7c <lwip_htons>
 801a24e:	4603      	mov	r3, r0
 801a250:	461a      	mov	r2, r3
 801a252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a254:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801a256:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801a258:	3314      	adds	r3, #20
 801a25a:	b29b      	uxth	r3, r3
 801a25c:	4618      	mov	r0, r3
 801a25e:	f7f5 fe0d 	bl	800fe7c <lwip_htons>
 801a262:	4603      	mov	r3, r0
 801a264:	461a      	mov	r2, r3
 801a266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a268:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801a26a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a26c:	2200      	movs	r2, #0
 801a26e:	729a      	strb	r2, [r3, #10]
 801a270:	2200      	movs	r2, #0
 801a272:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801a274:	68bb      	ldr	r3, [r7, #8]
 801a276:	695b      	ldr	r3, [r3, #20]
 801a278:	687a      	ldr	r2, [r7, #4]
 801a27a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801a27c:	68b8      	ldr	r0, [r7, #8]
 801a27e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801a280:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a282:	f7f7 faad 	bl	80117e0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801a286:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801a28a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801a28c:	1ad3      	subs	r3, r2, r3
 801a28e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801a292:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801a296:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801a298:	4413      	add	r3, r2
 801a29a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801a29e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801a2a2:	2b00      	cmp	r3, #0
 801a2a4:	f47f af19 	bne.w	801a0da <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801a2a8:	2300      	movs	r3, #0
 801a2aa:	e002      	b.n	801a2b2 <ip4_frag+0x26a>
      goto memerr;
 801a2ac:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801a2ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a2b2:	4618      	mov	r0, r3
 801a2b4:	3748      	adds	r7, #72	@ 0x48
 801a2b6:	46bd      	mov	sp, r7
 801a2b8:	bd80      	pop	{r7, pc}
 801a2ba:	bf00      	nop
 801a2bc:	0801e078 	.word	0x0801e078
 801a2c0:	0801e254 	.word	0x0801e254
 801a2c4:	0801e0c0 	.word	0x0801e0c0
 801a2c8:	0801e270 	.word	0x0801e270
 801a2cc:	0801e290 	.word	0x0801e290
 801a2d0:	08019fe1 	.word	0x08019fe1

0801a2d4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801a2d4:	b580      	push	{r7, lr}
 801a2d6:	b086      	sub	sp, #24
 801a2d8:	af00      	add	r7, sp, #0
 801a2da:	6078      	str	r0, [r7, #4]
 801a2dc:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801a2de:	230e      	movs	r3, #14
 801a2e0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801a2e2:	687b      	ldr	r3, [r7, #4]
 801a2e4:	895b      	ldrh	r3, [r3, #10]
 801a2e6:	2b0e      	cmp	r3, #14
 801a2e8:	d96e      	bls.n	801a3c8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801a2ea:	687b      	ldr	r3, [r7, #4]
 801a2ec:	7bdb      	ldrb	r3, [r3, #15]
 801a2ee:	2b00      	cmp	r3, #0
 801a2f0:	d106      	bne.n	801a300 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801a2f2:	683b      	ldr	r3, [r7, #0]
 801a2f4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a2f8:	3301      	adds	r3, #1
 801a2fa:	b2da      	uxtb	r2, r3
 801a2fc:	687b      	ldr	r3, [r7, #4]
 801a2fe:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801a300:	687b      	ldr	r3, [r7, #4]
 801a302:	685b      	ldr	r3, [r3, #4]
 801a304:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801a306:	693b      	ldr	r3, [r7, #16]
 801a308:	7b1a      	ldrb	r2, [r3, #12]
 801a30a:	7b5b      	ldrb	r3, [r3, #13]
 801a30c:	021b      	lsls	r3, r3, #8
 801a30e:	4313      	orrs	r3, r2
 801a310:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801a312:	693b      	ldr	r3, [r7, #16]
 801a314:	781b      	ldrb	r3, [r3, #0]
 801a316:	f003 0301 	and.w	r3, r3, #1
 801a31a:	2b00      	cmp	r3, #0
 801a31c:	d023      	beq.n	801a366 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801a31e:	693b      	ldr	r3, [r7, #16]
 801a320:	781b      	ldrb	r3, [r3, #0]
 801a322:	2b01      	cmp	r3, #1
 801a324:	d10f      	bne.n	801a346 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801a326:	693b      	ldr	r3, [r7, #16]
 801a328:	785b      	ldrb	r3, [r3, #1]
 801a32a:	2b00      	cmp	r3, #0
 801a32c:	d11b      	bne.n	801a366 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801a32e:	693b      	ldr	r3, [r7, #16]
 801a330:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801a332:	2b5e      	cmp	r3, #94	@ 0x5e
 801a334:	d117      	bne.n	801a366 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801a336:	687b      	ldr	r3, [r7, #4]
 801a338:	7b5b      	ldrb	r3, [r3, #13]
 801a33a:	f043 0310 	orr.w	r3, r3, #16
 801a33e:	b2da      	uxtb	r2, r3
 801a340:	687b      	ldr	r3, [r7, #4]
 801a342:	735a      	strb	r2, [r3, #13]
 801a344:	e00f      	b.n	801a366 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801a346:	693b      	ldr	r3, [r7, #16]
 801a348:	2206      	movs	r2, #6
 801a34a:	4928      	ldr	r1, [pc, #160]	@ (801a3ec <ethernet_input+0x118>)
 801a34c:	4618      	mov	r0, r3
 801a34e:	f000 fade 	bl	801a90e <memcmp>
 801a352:	4603      	mov	r3, r0
 801a354:	2b00      	cmp	r3, #0
 801a356:	d106      	bne.n	801a366 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801a358:	687b      	ldr	r3, [r7, #4]
 801a35a:	7b5b      	ldrb	r3, [r3, #13]
 801a35c:	f043 0308 	orr.w	r3, r3, #8
 801a360:	b2da      	uxtb	r2, r3
 801a362:	687b      	ldr	r3, [r7, #4]
 801a364:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801a366:	89fb      	ldrh	r3, [r7, #14]
 801a368:	2b08      	cmp	r3, #8
 801a36a:	d003      	beq.n	801a374 <ethernet_input+0xa0>
 801a36c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801a370:	d014      	beq.n	801a39c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801a372:	e032      	b.n	801a3da <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801a374:	683b      	ldr	r3, [r7, #0]
 801a376:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801a37a:	f003 0308 	and.w	r3, r3, #8
 801a37e:	2b00      	cmp	r3, #0
 801a380:	d024      	beq.n	801a3cc <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801a382:	8afb      	ldrh	r3, [r7, #22]
 801a384:	4619      	mov	r1, r3
 801a386:	6878      	ldr	r0, [r7, #4]
 801a388:	f7f7 f9a4 	bl	80116d4 <pbuf_remove_header>
 801a38c:	4603      	mov	r3, r0
 801a38e:	2b00      	cmp	r3, #0
 801a390:	d11e      	bne.n	801a3d0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801a392:	6839      	ldr	r1, [r7, #0]
 801a394:	6878      	ldr	r0, [r7, #4]
 801a396:	f7fe ff15 	bl	80191c4 <ip4_input>
      break;
 801a39a:	e013      	b.n	801a3c4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801a39c:	683b      	ldr	r3, [r7, #0]
 801a39e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801a3a2:	f003 0308 	and.w	r3, r3, #8
 801a3a6:	2b00      	cmp	r3, #0
 801a3a8:	d014      	beq.n	801a3d4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801a3aa:	8afb      	ldrh	r3, [r7, #22]
 801a3ac:	4619      	mov	r1, r3
 801a3ae:	6878      	ldr	r0, [r7, #4]
 801a3b0:	f7f7 f990 	bl	80116d4 <pbuf_remove_header>
 801a3b4:	4603      	mov	r3, r0
 801a3b6:	2b00      	cmp	r3, #0
 801a3b8:	d10e      	bne.n	801a3d8 <ethernet_input+0x104>
        etharp_input(p, netif);
 801a3ba:	6839      	ldr	r1, [r7, #0]
 801a3bc:	6878      	ldr	r0, [r7, #4]
 801a3be:	f7fe f88f 	bl	80184e0 <etharp_input>
      break;
 801a3c2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801a3c4:	2300      	movs	r3, #0
 801a3c6:	e00c      	b.n	801a3e2 <ethernet_input+0x10e>
    goto free_and_return;
 801a3c8:	bf00      	nop
 801a3ca:	e006      	b.n	801a3da <ethernet_input+0x106>
        goto free_and_return;
 801a3cc:	bf00      	nop
 801a3ce:	e004      	b.n	801a3da <ethernet_input+0x106>
        goto free_and_return;
 801a3d0:	bf00      	nop
 801a3d2:	e002      	b.n	801a3da <ethernet_input+0x106>
        goto free_and_return;
 801a3d4:	bf00      	nop
 801a3d6:	e000      	b.n	801a3da <ethernet_input+0x106>
        goto free_and_return;
 801a3d8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801a3da:	6878      	ldr	r0, [r7, #4]
 801a3dc:	f7f7 fa00 	bl	80117e0 <pbuf_free>
  return ERR_OK;
 801a3e0:	2300      	movs	r3, #0
}
 801a3e2:	4618      	mov	r0, r3
 801a3e4:	3718      	adds	r7, #24
 801a3e6:	46bd      	mov	sp, r7
 801a3e8:	bd80      	pop	{r7, pc}
 801a3ea:	bf00      	nop
 801a3ec:	0801e4c4 	.word	0x0801e4c4

0801a3f0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801a3f0:	b580      	push	{r7, lr}
 801a3f2:	b086      	sub	sp, #24
 801a3f4:	af00      	add	r7, sp, #0
 801a3f6:	60f8      	str	r0, [r7, #12]
 801a3f8:	60b9      	str	r1, [r7, #8]
 801a3fa:	607a      	str	r2, [r7, #4]
 801a3fc:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801a3fe:	8c3b      	ldrh	r3, [r7, #32]
 801a400:	4618      	mov	r0, r3
 801a402:	f7f5 fd3b 	bl	800fe7c <lwip_htons>
 801a406:	4603      	mov	r3, r0
 801a408:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801a40a:	210e      	movs	r1, #14
 801a40c:	68b8      	ldr	r0, [r7, #8]
 801a40e:	f7f7 f951 	bl	80116b4 <pbuf_add_header>
 801a412:	4603      	mov	r3, r0
 801a414:	2b00      	cmp	r3, #0
 801a416:	d125      	bne.n	801a464 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801a418:	68bb      	ldr	r3, [r7, #8]
 801a41a:	685b      	ldr	r3, [r3, #4]
 801a41c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801a41e:	693b      	ldr	r3, [r7, #16]
 801a420:	8afa      	ldrh	r2, [r7, #22]
 801a422:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801a424:	693b      	ldr	r3, [r7, #16]
 801a426:	2206      	movs	r2, #6
 801a428:	6839      	ldr	r1, [r7, #0]
 801a42a:	4618      	mov	r0, r3
 801a42c:	f000 fb53 	bl	801aad6 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801a430:	693b      	ldr	r3, [r7, #16]
 801a432:	3306      	adds	r3, #6
 801a434:	2206      	movs	r2, #6
 801a436:	6879      	ldr	r1, [r7, #4]
 801a438:	4618      	mov	r0, r3
 801a43a:	f000 fb4c 	bl	801aad6 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801a43e:	68fb      	ldr	r3, [r7, #12]
 801a440:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801a444:	2b06      	cmp	r3, #6
 801a446:	d006      	beq.n	801a456 <ethernet_output+0x66>
 801a448:	4b0a      	ldr	r3, [pc, #40]	@ (801a474 <ethernet_output+0x84>)
 801a44a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801a44e:	490a      	ldr	r1, [pc, #40]	@ (801a478 <ethernet_output+0x88>)
 801a450:	480a      	ldr	r0, [pc, #40]	@ (801a47c <ethernet_output+0x8c>)
 801a452:	f000 fa07 	bl	801a864 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801a456:	68fb      	ldr	r3, [r7, #12]
 801a458:	699b      	ldr	r3, [r3, #24]
 801a45a:	68b9      	ldr	r1, [r7, #8]
 801a45c:	68f8      	ldr	r0, [r7, #12]
 801a45e:	4798      	blx	r3
 801a460:	4603      	mov	r3, r0
 801a462:	e002      	b.n	801a46a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801a464:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801a466:	f06f 0301 	mvn.w	r3, #1
}
 801a46a:	4618      	mov	r0, r3
 801a46c:	3718      	adds	r7, #24
 801a46e:	46bd      	mov	sp, r7
 801a470:	bd80      	pop	{r7, pc}
 801a472:	bf00      	nop
 801a474:	0801e2a0 	.word	0x0801e2a0
 801a478:	0801e2d8 	.word	0x0801e2d8
 801a47c:	0801e30c 	.word	0x0801e30c

0801a480 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801a480:	b580      	push	{r7, lr}
 801a482:	b082      	sub	sp, #8
 801a484:	af00      	add	r7, sp, #0
 801a486:	6078      	str	r0, [r7, #4]
 801a488:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801a48a:	683b      	ldr	r3, [r7, #0]
 801a48c:	2200      	movs	r2, #0
 801a48e:	2104      	movs	r1, #4
 801a490:	4618      	mov	r0, r3
 801a492:	f7f1 ff03 	bl	800c29c <osMessageQueueNew>
 801a496:	4602      	mov	r2, r0
 801a498:	687b      	ldr	r3, [r7, #4]
 801a49a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801a49c:	687b      	ldr	r3, [r7, #4]
 801a49e:	681b      	ldr	r3, [r3, #0]
 801a4a0:	2b00      	cmp	r3, #0
 801a4a2:	d102      	bne.n	801a4aa <sys_mbox_new+0x2a>
    return ERR_MEM;
 801a4a4:	f04f 33ff 	mov.w	r3, #4294967295
 801a4a8:	e000      	b.n	801a4ac <sys_mbox_new+0x2c>

  return ERR_OK;
 801a4aa:	2300      	movs	r3, #0
}
 801a4ac:	4618      	mov	r0, r3
 801a4ae:	3708      	adds	r7, #8
 801a4b0:	46bd      	mov	sp, r7
 801a4b2:	bd80      	pop	{r7, pc}

0801a4b4 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801a4b4:	b580      	push	{r7, lr}
 801a4b6:	b084      	sub	sp, #16
 801a4b8:	af00      	add	r7, sp, #0
 801a4ba:	6078      	str	r0, [r7, #4]
 801a4bc:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801a4be:	687b      	ldr	r3, [r7, #4]
 801a4c0:	6818      	ldr	r0, [r3, #0]
 801a4c2:	4639      	mov	r1, r7
 801a4c4:	2300      	movs	r3, #0
 801a4c6:	2200      	movs	r2, #0
 801a4c8:	f7f1 ff5c 	bl	800c384 <osMessageQueuePut>
 801a4cc:	4603      	mov	r3, r0
 801a4ce:	2b00      	cmp	r3, #0
 801a4d0:	d102      	bne.n	801a4d8 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801a4d2:	2300      	movs	r3, #0
 801a4d4:	73fb      	strb	r3, [r7, #15]
 801a4d6:	e001      	b.n	801a4dc <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801a4d8:	23ff      	movs	r3, #255	@ 0xff
 801a4da:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801a4dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a4e0:	4618      	mov	r0, r3
 801a4e2:	3710      	adds	r7, #16
 801a4e4:	46bd      	mov	sp, r7
 801a4e6:	bd80      	pop	{r7, pc}

0801a4e8 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801a4e8:	b580      	push	{r7, lr}
 801a4ea:	b086      	sub	sp, #24
 801a4ec:	af00      	add	r7, sp, #0
 801a4ee:	60f8      	str	r0, [r7, #12]
 801a4f0:	60b9      	str	r1, [r7, #8]
 801a4f2:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801a4f4:	f7f1 fbe2 	bl	800bcbc <osKernelGetTickCount>
 801a4f8:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801a4fa:	687b      	ldr	r3, [r7, #4]
 801a4fc:	2b00      	cmp	r3, #0
 801a4fe:	d013      	beq.n	801a528 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801a500:	68fb      	ldr	r3, [r7, #12]
 801a502:	6818      	ldr	r0, [r3, #0]
 801a504:	687b      	ldr	r3, [r7, #4]
 801a506:	2200      	movs	r2, #0
 801a508:	68b9      	ldr	r1, [r7, #8]
 801a50a:	f7f1 ff9b 	bl	800c444 <osMessageQueueGet>
 801a50e:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801a510:	693b      	ldr	r3, [r7, #16]
 801a512:	2b00      	cmp	r3, #0
 801a514:	d105      	bne.n	801a522 <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801a516:	f7f1 fbd1 	bl	800bcbc <osKernelGetTickCount>
 801a51a:	4602      	mov	r2, r0
 801a51c:	697b      	ldr	r3, [r7, #20]
 801a51e:	1ad3      	subs	r3, r2, r3
 801a520:	e00f      	b.n	801a542 <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801a522:	f04f 33ff 	mov.w	r3, #4294967295
 801a526:	e00c      	b.n	801a542 <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801a528:	68fb      	ldr	r3, [r7, #12]
 801a52a:	6818      	ldr	r0, [r3, #0]
 801a52c:	f04f 33ff 	mov.w	r3, #4294967295
 801a530:	2200      	movs	r2, #0
 801a532:	68b9      	ldr	r1, [r7, #8]
 801a534:	f7f1 ff86 	bl	800c444 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801a538:	f7f1 fbc0 	bl	800bcbc <osKernelGetTickCount>
 801a53c:	4602      	mov	r2, r0
 801a53e:	697b      	ldr	r3, [r7, #20]
 801a540:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801a542:	4618      	mov	r0, r3
 801a544:	3718      	adds	r7, #24
 801a546:	46bd      	mov	sp, r7
 801a548:	bd80      	pop	{r7, pc}

0801a54a <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801a54a:	b480      	push	{r7}
 801a54c:	b083      	sub	sp, #12
 801a54e:	af00      	add	r7, sp, #0
 801a550:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801a552:	687b      	ldr	r3, [r7, #4]
 801a554:	681b      	ldr	r3, [r3, #0]
 801a556:	2b00      	cmp	r3, #0
 801a558:	d101      	bne.n	801a55e <sys_mbox_valid+0x14>
    return 0;
 801a55a:	2300      	movs	r3, #0
 801a55c:	e000      	b.n	801a560 <sys_mbox_valid+0x16>
  else
    return 1;
 801a55e:	2301      	movs	r3, #1
}
 801a560:	4618      	mov	r0, r3
 801a562:	370c      	adds	r7, #12
 801a564:	46bd      	mov	sp, r7
 801a566:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a56a:	4770      	bx	lr

0801a56c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801a56c:	b580      	push	{r7, lr}
 801a56e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801a570:	2000      	movs	r0, #0
 801a572:	f7f1 fc65 	bl	800be40 <osMutexNew>
 801a576:	4603      	mov	r3, r0
 801a578:	4a01      	ldr	r2, [pc, #4]	@ (801a580 <sys_init+0x14>)
 801a57a:	6013      	str	r3, [r2, #0]
#endif
}
 801a57c:	bf00      	nop
 801a57e:	bd80      	pop	{r7, pc}
 801a580:	24014cd8 	.word	0x24014cd8

0801a584 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801a584:	b580      	push	{r7, lr}
 801a586:	b082      	sub	sp, #8
 801a588:	af00      	add	r7, sp, #0
 801a58a:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801a58c:	2000      	movs	r0, #0
 801a58e:	f7f1 fc57 	bl	800be40 <osMutexNew>
 801a592:	4602      	mov	r2, r0
 801a594:	687b      	ldr	r3, [r7, #4]
 801a596:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801a598:	687b      	ldr	r3, [r7, #4]
 801a59a:	681b      	ldr	r3, [r3, #0]
 801a59c:	2b00      	cmp	r3, #0
 801a59e:	d102      	bne.n	801a5a6 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801a5a0:	f04f 33ff 	mov.w	r3, #4294967295
 801a5a4:	e000      	b.n	801a5a8 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801a5a6:	2300      	movs	r3, #0
}
 801a5a8:	4618      	mov	r0, r3
 801a5aa:	3708      	adds	r7, #8
 801a5ac:	46bd      	mov	sp, r7
 801a5ae:	bd80      	pop	{r7, pc}

0801a5b0 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801a5b0:	b580      	push	{r7, lr}
 801a5b2:	b082      	sub	sp, #8
 801a5b4:	af00      	add	r7, sp, #0
 801a5b6:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801a5b8:	687b      	ldr	r3, [r7, #4]
 801a5ba:	681b      	ldr	r3, [r3, #0]
 801a5bc:	f04f 31ff 	mov.w	r1, #4294967295
 801a5c0:	4618      	mov	r0, r3
 801a5c2:	f7f1 fcc3 	bl	800bf4c <osMutexAcquire>
#endif
}
 801a5c6:	bf00      	nop
 801a5c8:	3708      	adds	r7, #8
 801a5ca:	46bd      	mov	sp, r7
 801a5cc:	bd80      	pop	{r7, pc}

0801a5ce <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801a5ce:	b580      	push	{r7, lr}
 801a5d0:	b082      	sub	sp, #8
 801a5d2:	af00      	add	r7, sp, #0
 801a5d4:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801a5d6:	687b      	ldr	r3, [r7, #4]
 801a5d8:	681b      	ldr	r3, [r3, #0]
 801a5da:	4618      	mov	r0, r3
 801a5dc:	f7f1 fd01 	bl	800bfe2 <osMutexRelease>
}
 801a5e0:	bf00      	nop
 801a5e2:	3708      	adds	r7, #8
 801a5e4:	46bd      	mov	sp, r7
 801a5e6:	bd80      	pop	{r7, pc}

0801a5e8 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801a5e8:	b580      	push	{r7, lr}
 801a5ea:	b08e      	sub	sp, #56	@ 0x38
 801a5ec:	af00      	add	r7, sp, #0
 801a5ee:	60f8      	str	r0, [r7, #12]
 801a5f0:	60b9      	str	r1, [r7, #8]
 801a5f2:	607a      	str	r2, [r7, #4]
 801a5f4:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801a5f6:	f107 0314 	add.w	r3, r7, #20
 801a5fa:	2224      	movs	r2, #36	@ 0x24
 801a5fc:	2100      	movs	r1, #0
 801a5fe:	4618      	mov	r0, r3
 801a600:	f000 f995 	bl	801a92e <memset>
 801a604:	68fb      	ldr	r3, [r7, #12]
 801a606:	617b      	str	r3, [r7, #20]
 801a608:	683b      	ldr	r3, [r7, #0]
 801a60a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a60c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a60e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801a610:	f107 0314 	add.w	r3, r7, #20
 801a614:	461a      	mov	r2, r3
 801a616:	6879      	ldr	r1, [r7, #4]
 801a618:	68b8      	ldr	r0, [r7, #8]
 801a61a:	f7f1 fb64 	bl	800bce6 <osThreadNew>
 801a61e:	4603      	mov	r3, r0
#endif
}
 801a620:	4618      	mov	r0, r3
 801a622:	3738      	adds	r7, #56	@ 0x38
 801a624:	46bd      	mov	sp, r7
 801a626:	bd80      	pop	{r7, pc}

0801a628 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801a628:	b580      	push	{r7, lr}
 801a62a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801a62c:	4b04      	ldr	r3, [pc, #16]	@ (801a640 <sys_arch_protect+0x18>)
 801a62e:	681b      	ldr	r3, [r3, #0]
 801a630:	f04f 31ff 	mov.w	r1, #4294967295
 801a634:	4618      	mov	r0, r3
 801a636:	f7f1 fc89 	bl	800bf4c <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801a63a:	2301      	movs	r3, #1
}
 801a63c:	4618      	mov	r0, r3
 801a63e:	bd80      	pop	{r7, pc}
 801a640:	24014cd8 	.word	0x24014cd8

0801a644 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801a644:	b580      	push	{r7, lr}
 801a646:	b082      	sub	sp, #8
 801a648:	af00      	add	r7, sp, #0
 801a64a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801a64c:	4b04      	ldr	r3, [pc, #16]	@ (801a660 <sys_arch_unprotect+0x1c>)
 801a64e:	681b      	ldr	r3, [r3, #0]
 801a650:	4618      	mov	r0, r3
 801a652:	f7f1 fcc6 	bl	800bfe2 <osMutexRelease>
}
 801a656:	bf00      	nop
 801a658:	3708      	adds	r7, #8
 801a65a:	46bd      	mov	sp, r7
 801a65c:	bd80      	pop	{r7, pc}
 801a65e:	bf00      	nop
 801a660:	24014cd8 	.word	0x24014cd8

0801a664 <rand>:
 801a664:	4b16      	ldr	r3, [pc, #88]	@ (801a6c0 <rand+0x5c>)
 801a666:	b510      	push	{r4, lr}
 801a668:	681c      	ldr	r4, [r3, #0]
 801a66a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801a66c:	b9b3      	cbnz	r3, 801a69c <rand+0x38>
 801a66e:	2018      	movs	r0, #24
 801a670:	f000 faa8 	bl	801abc4 <malloc>
 801a674:	4602      	mov	r2, r0
 801a676:	6320      	str	r0, [r4, #48]	@ 0x30
 801a678:	b920      	cbnz	r0, 801a684 <rand+0x20>
 801a67a:	4b12      	ldr	r3, [pc, #72]	@ (801a6c4 <rand+0x60>)
 801a67c:	4812      	ldr	r0, [pc, #72]	@ (801a6c8 <rand+0x64>)
 801a67e:	2152      	movs	r1, #82	@ 0x52
 801a680:	f000 fa38 	bl	801aaf4 <__assert_func>
 801a684:	4911      	ldr	r1, [pc, #68]	@ (801a6cc <rand+0x68>)
 801a686:	4b12      	ldr	r3, [pc, #72]	@ (801a6d0 <rand+0x6c>)
 801a688:	e9c0 1300 	strd	r1, r3, [r0]
 801a68c:	4b11      	ldr	r3, [pc, #68]	@ (801a6d4 <rand+0x70>)
 801a68e:	6083      	str	r3, [r0, #8]
 801a690:	230b      	movs	r3, #11
 801a692:	8183      	strh	r3, [r0, #12]
 801a694:	2100      	movs	r1, #0
 801a696:	2001      	movs	r0, #1
 801a698:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801a69c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801a69e:	480e      	ldr	r0, [pc, #56]	@ (801a6d8 <rand+0x74>)
 801a6a0:	690b      	ldr	r3, [r1, #16]
 801a6a2:	694c      	ldr	r4, [r1, #20]
 801a6a4:	4a0d      	ldr	r2, [pc, #52]	@ (801a6dc <rand+0x78>)
 801a6a6:	4358      	muls	r0, r3
 801a6a8:	fb02 0004 	mla	r0, r2, r4, r0
 801a6ac:	fba3 3202 	umull	r3, r2, r3, r2
 801a6b0:	3301      	adds	r3, #1
 801a6b2:	eb40 0002 	adc.w	r0, r0, r2
 801a6b6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801a6ba:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801a6be:	bd10      	pop	{r4, pc}
 801a6c0:	240049d0 	.word	0x240049d0
 801a6c4:	0801e4d2 	.word	0x0801e4d2
 801a6c8:	0801e4e9 	.word	0x0801e4e9
 801a6cc:	abcd330e 	.word	0xabcd330e
 801a6d0:	e66d1234 	.word	0xe66d1234
 801a6d4:	0005deec 	.word	0x0005deec
 801a6d8:	5851f42d 	.word	0x5851f42d
 801a6dc:	4c957f2d 	.word	0x4c957f2d

0801a6e0 <std>:
 801a6e0:	2300      	movs	r3, #0
 801a6e2:	b510      	push	{r4, lr}
 801a6e4:	4604      	mov	r4, r0
 801a6e6:	e9c0 3300 	strd	r3, r3, [r0]
 801a6ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a6ee:	6083      	str	r3, [r0, #8]
 801a6f0:	8181      	strh	r1, [r0, #12]
 801a6f2:	6643      	str	r3, [r0, #100]	@ 0x64
 801a6f4:	81c2      	strh	r2, [r0, #14]
 801a6f6:	6183      	str	r3, [r0, #24]
 801a6f8:	4619      	mov	r1, r3
 801a6fa:	2208      	movs	r2, #8
 801a6fc:	305c      	adds	r0, #92	@ 0x5c
 801a6fe:	f000 f916 	bl	801a92e <memset>
 801a702:	4b0d      	ldr	r3, [pc, #52]	@ (801a738 <std+0x58>)
 801a704:	6263      	str	r3, [r4, #36]	@ 0x24
 801a706:	4b0d      	ldr	r3, [pc, #52]	@ (801a73c <std+0x5c>)
 801a708:	62a3      	str	r3, [r4, #40]	@ 0x28
 801a70a:	4b0d      	ldr	r3, [pc, #52]	@ (801a740 <std+0x60>)
 801a70c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801a70e:	4b0d      	ldr	r3, [pc, #52]	@ (801a744 <std+0x64>)
 801a710:	6323      	str	r3, [r4, #48]	@ 0x30
 801a712:	4b0d      	ldr	r3, [pc, #52]	@ (801a748 <std+0x68>)
 801a714:	6224      	str	r4, [r4, #32]
 801a716:	429c      	cmp	r4, r3
 801a718:	d006      	beq.n	801a728 <std+0x48>
 801a71a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801a71e:	4294      	cmp	r4, r2
 801a720:	d002      	beq.n	801a728 <std+0x48>
 801a722:	33d0      	adds	r3, #208	@ 0xd0
 801a724:	429c      	cmp	r4, r3
 801a726:	d105      	bne.n	801a734 <std+0x54>
 801a728:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801a72c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a730:	f000 b9ce 	b.w	801aad0 <__retarget_lock_init_recursive>
 801a734:	bd10      	pop	{r4, pc}
 801a736:	bf00      	nop
 801a738:	0801a889 	.word	0x0801a889
 801a73c:	0801a8ab 	.word	0x0801a8ab
 801a740:	0801a8e3 	.word	0x0801a8e3
 801a744:	0801a907 	.word	0x0801a907
 801a748:	24014cdc 	.word	0x24014cdc

0801a74c <stdio_exit_handler>:
 801a74c:	4a02      	ldr	r2, [pc, #8]	@ (801a758 <stdio_exit_handler+0xc>)
 801a74e:	4903      	ldr	r1, [pc, #12]	@ (801a75c <stdio_exit_handler+0x10>)
 801a750:	4803      	ldr	r0, [pc, #12]	@ (801a760 <stdio_exit_handler+0x14>)
 801a752:	f000 b869 	b.w	801a828 <_fwalk_sglue>
 801a756:	bf00      	nop
 801a758:	240049c4 	.word	0x240049c4
 801a75c:	0801b3d5 	.word	0x0801b3d5
 801a760:	240049d4 	.word	0x240049d4

0801a764 <cleanup_stdio>:
 801a764:	6841      	ldr	r1, [r0, #4]
 801a766:	4b0c      	ldr	r3, [pc, #48]	@ (801a798 <cleanup_stdio+0x34>)
 801a768:	4299      	cmp	r1, r3
 801a76a:	b510      	push	{r4, lr}
 801a76c:	4604      	mov	r4, r0
 801a76e:	d001      	beq.n	801a774 <cleanup_stdio+0x10>
 801a770:	f000 fe30 	bl	801b3d4 <_fflush_r>
 801a774:	68a1      	ldr	r1, [r4, #8]
 801a776:	4b09      	ldr	r3, [pc, #36]	@ (801a79c <cleanup_stdio+0x38>)
 801a778:	4299      	cmp	r1, r3
 801a77a:	d002      	beq.n	801a782 <cleanup_stdio+0x1e>
 801a77c:	4620      	mov	r0, r4
 801a77e:	f000 fe29 	bl	801b3d4 <_fflush_r>
 801a782:	68e1      	ldr	r1, [r4, #12]
 801a784:	4b06      	ldr	r3, [pc, #24]	@ (801a7a0 <cleanup_stdio+0x3c>)
 801a786:	4299      	cmp	r1, r3
 801a788:	d004      	beq.n	801a794 <cleanup_stdio+0x30>
 801a78a:	4620      	mov	r0, r4
 801a78c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a790:	f000 be20 	b.w	801b3d4 <_fflush_r>
 801a794:	bd10      	pop	{r4, pc}
 801a796:	bf00      	nop
 801a798:	24014cdc 	.word	0x24014cdc
 801a79c:	24014d44 	.word	0x24014d44
 801a7a0:	24014dac 	.word	0x24014dac

0801a7a4 <global_stdio_init.part.0>:
 801a7a4:	b510      	push	{r4, lr}
 801a7a6:	4b0b      	ldr	r3, [pc, #44]	@ (801a7d4 <global_stdio_init.part.0+0x30>)
 801a7a8:	4c0b      	ldr	r4, [pc, #44]	@ (801a7d8 <global_stdio_init.part.0+0x34>)
 801a7aa:	4a0c      	ldr	r2, [pc, #48]	@ (801a7dc <global_stdio_init.part.0+0x38>)
 801a7ac:	601a      	str	r2, [r3, #0]
 801a7ae:	4620      	mov	r0, r4
 801a7b0:	2200      	movs	r2, #0
 801a7b2:	2104      	movs	r1, #4
 801a7b4:	f7ff ff94 	bl	801a6e0 <std>
 801a7b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801a7bc:	2201      	movs	r2, #1
 801a7be:	2109      	movs	r1, #9
 801a7c0:	f7ff ff8e 	bl	801a6e0 <std>
 801a7c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801a7c8:	2202      	movs	r2, #2
 801a7ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a7ce:	2112      	movs	r1, #18
 801a7d0:	f7ff bf86 	b.w	801a6e0 <std>
 801a7d4:	24014e14 	.word	0x24014e14
 801a7d8:	24014cdc 	.word	0x24014cdc
 801a7dc:	0801a74d 	.word	0x0801a74d

0801a7e0 <__sfp_lock_acquire>:
 801a7e0:	4801      	ldr	r0, [pc, #4]	@ (801a7e8 <__sfp_lock_acquire+0x8>)
 801a7e2:	f000 b976 	b.w	801aad2 <__retarget_lock_acquire_recursive>
 801a7e6:	bf00      	nop
 801a7e8:	24014e1d 	.word	0x24014e1d

0801a7ec <__sfp_lock_release>:
 801a7ec:	4801      	ldr	r0, [pc, #4]	@ (801a7f4 <__sfp_lock_release+0x8>)
 801a7ee:	f000 b971 	b.w	801aad4 <__retarget_lock_release_recursive>
 801a7f2:	bf00      	nop
 801a7f4:	24014e1d 	.word	0x24014e1d

0801a7f8 <__sinit>:
 801a7f8:	b510      	push	{r4, lr}
 801a7fa:	4604      	mov	r4, r0
 801a7fc:	f7ff fff0 	bl	801a7e0 <__sfp_lock_acquire>
 801a800:	6a23      	ldr	r3, [r4, #32]
 801a802:	b11b      	cbz	r3, 801a80c <__sinit+0x14>
 801a804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a808:	f7ff bff0 	b.w	801a7ec <__sfp_lock_release>
 801a80c:	4b04      	ldr	r3, [pc, #16]	@ (801a820 <__sinit+0x28>)
 801a80e:	6223      	str	r3, [r4, #32]
 801a810:	4b04      	ldr	r3, [pc, #16]	@ (801a824 <__sinit+0x2c>)
 801a812:	681b      	ldr	r3, [r3, #0]
 801a814:	2b00      	cmp	r3, #0
 801a816:	d1f5      	bne.n	801a804 <__sinit+0xc>
 801a818:	f7ff ffc4 	bl	801a7a4 <global_stdio_init.part.0>
 801a81c:	e7f2      	b.n	801a804 <__sinit+0xc>
 801a81e:	bf00      	nop
 801a820:	0801a765 	.word	0x0801a765
 801a824:	24014e14 	.word	0x24014e14

0801a828 <_fwalk_sglue>:
 801a828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a82c:	4607      	mov	r7, r0
 801a82e:	4688      	mov	r8, r1
 801a830:	4614      	mov	r4, r2
 801a832:	2600      	movs	r6, #0
 801a834:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a838:	f1b9 0901 	subs.w	r9, r9, #1
 801a83c:	d505      	bpl.n	801a84a <_fwalk_sglue+0x22>
 801a83e:	6824      	ldr	r4, [r4, #0]
 801a840:	2c00      	cmp	r4, #0
 801a842:	d1f7      	bne.n	801a834 <_fwalk_sglue+0xc>
 801a844:	4630      	mov	r0, r6
 801a846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a84a:	89ab      	ldrh	r3, [r5, #12]
 801a84c:	2b01      	cmp	r3, #1
 801a84e:	d907      	bls.n	801a860 <_fwalk_sglue+0x38>
 801a850:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a854:	3301      	adds	r3, #1
 801a856:	d003      	beq.n	801a860 <_fwalk_sglue+0x38>
 801a858:	4629      	mov	r1, r5
 801a85a:	4638      	mov	r0, r7
 801a85c:	47c0      	blx	r8
 801a85e:	4306      	orrs	r6, r0
 801a860:	3568      	adds	r5, #104	@ 0x68
 801a862:	e7e9      	b.n	801a838 <_fwalk_sglue+0x10>

0801a864 <iprintf>:
 801a864:	b40f      	push	{r0, r1, r2, r3}
 801a866:	b507      	push	{r0, r1, r2, lr}
 801a868:	4906      	ldr	r1, [pc, #24]	@ (801a884 <iprintf+0x20>)
 801a86a:	ab04      	add	r3, sp, #16
 801a86c:	6808      	ldr	r0, [r1, #0]
 801a86e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a872:	6881      	ldr	r1, [r0, #8]
 801a874:	9301      	str	r3, [sp, #4]
 801a876:	f000 fa85 	bl	801ad84 <_vfiprintf_r>
 801a87a:	b003      	add	sp, #12
 801a87c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a880:	b004      	add	sp, #16
 801a882:	4770      	bx	lr
 801a884:	240049d0 	.word	0x240049d0

0801a888 <__sread>:
 801a888:	b510      	push	{r4, lr}
 801a88a:	460c      	mov	r4, r1
 801a88c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a890:	f000 f8d6 	bl	801aa40 <_read_r>
 801a894:	2800      	cmp	r0, #0
 801a896:	bfab      	itete	ge
 801a898:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801a89a:	89a3      	ldrhlt	r3, [r4, #12]
 801a89c:	181b      	addge	r3, r3, r0
 801a89e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801a8a2:	bfac      	ite	ge
 801a8a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 801a8a6:	81a3      	strhlt	r3, [r4, #12]
 801a8a8:	bd10      	pop	{r4, pc}

0801a8aa <__swrite>:
 801a8aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a8ae:	461f      	mov	r7, r3
 801a8b0:	898b      	ldrh	r3, [r1, #12]
 801a8b2:	05db      	lsls	r3, r3, #23
 801a8b4:	4605      	mov	r5, r0
 801a8b6:	460c      	mov	r4, r1
 801a8b8:	4616      	mov	r6, r2
 801a8ba:	d505      	bpl.n	801a8c8 <__swrite+0x1e>
 801a8bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a8c0:	2302      	movs	r3, #2
 801a8c2:	2200      	movs	r2, #0
 801a8c4:	f000 f8aa 	bl	801aa1c <_lseek_r>
 801a8c8:	89a3      	ldrh	r3, [r4, #12]
 801a8ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a8ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801a8d2:	81a3      	strh	r3, [r4, #12]
 801a8d4:	4632      	mov	r2, r6
 801a8d6:	463b      	mov	r3, r7
 801a8d8:	4628      	mov	r0, r5
 801a8da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a8de:	f000 b8c1 	b.w	801aa64 <_write_r>

0801a8e2 <__sseek>:
 801a8e2:	b510      	push	{r4, lr}
 801a8e4:	460c      	mov	r4, r1
 801a8e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a8ea:	f000 f897 	bl	801aa1c <_lseek_r>
 801a8ee:	1c43      	adds	r3, r0, #1
 801a8f0:	89a3      	ldrh	r3, [r4, #12]
 801a8f2:	bf15      	itete	ne
 801a8f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 801a8f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801a8fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801a8fe:	81a3      	strheq	r3, [r4, #12]
 801a900:	bf18      	it	ne
 801a902:	81a3      	strhne	r3, [r4, #12]
 801a904:	bd10      	pop	{r4, pc}

0801a906 <__sclose>:
 801a906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a90a:	f000 b819 	b.w	801a940 <_close_r>

0801a90e <memcmp>:
 801a90e:	b510      	push	{r4, lr}
 801a910:	3901      	subs	r1, #1
 801a912:	4402      	add	r2, r0
 801a914:	4290      	cmp	r0, r2
 801a916:	d101      	bne.n	801a91c <memcmp+0xe>
 801a918:	2000      	movs	r0, #0
 801a91a:	e005      	b.n	801a928 <memcmp+0x1a>
 801a91c:	7803      	ldrb	r3, [r0, #0]
 801a91e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801a922:	42a3      	cmp	r3, r4
 801a924:	d001      	beq.n	801a92a <memcmp+0x1c>
 801a926:	1b18      	subs	r0, r3, r4
 801a928:	bd10      	pop	{r4, pc}
 801a92a:	3001      	adds	r0, #1
 801a92c:	e7f2      	b.n	801a914 <memcmp+0x6>

0801a92e <memset>:
 801a92e:	4402      	add	r2, r0
 801a930:	4603      	mov	r3, r0
 801a932:	4293      	cmp	r3, r2
 801a934:	d100      	bne.n	801a938 <memset+0xa>
 801a936:	4770      	bx	lr
 801a938:	f803 1b01 	strb.w	r1, [r3], #1
 801a93c:	e7f9      	b.n	801a932 <memset+0x4>
	...

0801a940 <_close_r>:
 801a940:	b538      	push	{r3, r4, r5, lr}
 801a942:	4d06      	ldr	r5, [pc, #24]	@ (801a95c <_close_r+0x1c>)
 801a944:	2300      	movs	r3, #0
 801a946:	4604      	mov	r4, r0
 801a948:	4608      	mov	r0, r1
 801a94a:	602b      	str	r3, [r5, #0]
 801a94c:	f7e6 ffc2 	bl	80018d4 <_close>
 801a950:	1c43      	adds	r3, r0, #1
 801a952:	d102      	bne.n	801a95a <_close_r+0x1a>
 801a954:	682b      	ldr	r3, [r5, #0]
 801a956:	b103      	cbz	r3, 801a95a <_close_r+0x1a>
 801a958:	6023      	str	r3, [r4, #0]
 801a95a:	bd38      	pop	{r3, r4, r5, pc}
 801a95c:	24014e18 	.word	0x24014e18

0801a960 <_reclaim_reent>:
 801a960:	4b2d      	ldr	r3, [pc, #180]	@ (801aa18 <_reclaim_reent+0xb8>)
 801a962:	681b      	ldr	r3, [r3, #0]
 801a964:	4283      	cmp	r3, r0
 801a966:	b570      	push	{r4, r5, r6, lr}
 801a968:	4604      	mov	r4, r0
 801a96a:	d053      	beq.n	801aa14 <_reclaim_reent+0xb4>
 801a96c:	69c3      	ldr	r3, [r0, #28]
 801a96e:	b31b      	cbz	r3, 801a9b8 <_reclaim_reent+0x58>
 801a970:	68db      	ldr	r3, [r3, #12]
 801a972:	b163      	cbz	r3, 801a98e <_reclaim_reent+0x2e>
 801a974:	2500      	movs	r5, #0
 801a976:	69e3      	ldr	r3, [r4, #28]
 801a978:	68db      	ldr	r3, [r3, #12]
 801a97a:	5959      	ldr	r1, [r3, r5]
 801a97c:	b9b1      	cbnz	r1, 801a9ac <_reclaim_reent+0x4c>
 801a97e:	3504      	adds	r5, #4
 801a980:	2d80      	cmp	r5, #128	@ 0x80
 801a982:	d1f8      	bne.n	801a976 <_reclaim_reent+0x16>
 801a984:	69e3      	ldr	r3, [r4, #28]
 801a986:	4620      	mov	r0, r4
 801a988:	68d9      	ldr	r1, [r3, #12]
 801a98a:	f000 f8d1 	bl	801ab30 <_free_r>
 801a98e:	69e3      	ldr	r3, [r4, #28]
 801a990:	6819      	ldr	r1, [r3, #0]
 801a992:	b111      	cbz	r1, 801a99a <_reclaim_reent+0x3a>
 801a994:	4620      	mov	r0, r4
 801a996:	f000 f8cb 	bl	801ab30 <_free_r>
 801a99a:	69e3      	ldr	r3, [r4, #28]
 801a99c:	689d      	ldr	r5, [r3, #8]
 801a99e:	b15d      	cbz	r5, 801a9b8 <_reclaim_reent+0x58>
 801a9a0:	4629      	mov	r1, r5
 801a9a2:	4620      	mov	r0, r4
 801a9a4:	682d      	ldr	r5, [r5, #0]
 801a9a6:	f000 f8c3 	bl	801ab30 <_free_r>
 801a9aa:	e7f8      	b.n	801a99e <_reclaim_reent+0x3e>
 801a9ac:	680e      	ldr	r6, [r1, #0]
 801a9ae:	4620      	mov	r0, r4
 801a9b0:	f000 f8be 	bl	801ab30 <_free_r>
 801a9b4:	4631      	mov	r1, r6
 801a9b6:	e7e1      	b.n	801a97c <_reclaim_reent+0x1c>
 801a9b8:	6961      	ldr	r1, [r4, #20]
 801a9ba:	b111      	cbz	r1, 801a9c2 <_reclaim_reent+0x62>
 801a9bc:	4620      	mov	r0, r4
 801a9be:	f000 f8b7 	bl	801ab30 <_free_r>
 801a9c2:	69e1      	ldr	r1, [r4, #28]
 801a9c4:	b111      	cbz	r1, 801a9cc <_reclaim_reent+0x6c>
 801a9c6:	4620      	mov	r0, r4
 801a9c8:	f000 f8b2 	bl	801ab30 <_free_r>
 801a9cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801a9ce:	b111      	cbz	r1, 801a9d6 <_reclaim_reent+0x76>
 801a9d0:	4620      	mov	r0, r4
 801a9d2:	f000 f8ad 	bl	801ab30 <_free_r>
 801a9d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a9d8:	b111      	cbz	r1, 801a9e0 <_reclaim_reent+0x80>
 801a9da:	4620      	mov	r0, r4
 801a9dc:	f000 f8a8 	bl	801ab30 <_free_r>
 801a9e0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801a9e2:	b111      	cbz	r1, 801a9ea <_reclaim_reent+0x8a>
 801a9e4:	4620      	mov	r0, r4
 801a9e6:	f000 f8a3 	bl	801ab30 <_free_r>
 801a9ea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801a9ec:	b111      	cbz	r1, 801a9f4 <_reclaim_reent+0x94>
 801a9ee:	4620      	mov	r0, r4
 801a9f0:	f000 f89e 	bl	801ab30 <_free_r>
 801a9f4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801a9f6:	b111      	cbz	r1, 801a9fe <_reclaim_reent+0x9e>
 801a9f8:	4620      	mov	r0, r4
 801a9fa:	f000 f899 	bl	801ab30 <_free_r>
 801a9fe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801aa00:	b111      	cbz	r1, 801aa08 <_reclaim_reent+0xa8>
 801aa02:	4620      	mov	r0, r4
 801aa04:	f000 f894 	bl	801ab30 <_free_r>
 801aa08:	6a23      	ldr	r3, [r4, #32]
 801aa0a:	b11b      	cbz	r3, 801aa14 <_reclaim_reent+0xb4>
 801aa0c:	4620      	mov	r0, r4
 801aa0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801aa12:	4718      	bx	r3
 801aa14:	bd70      	pop	{r4, r5, r6, pc}
 801aa16:	bf00      	nop
 801aa18:	240049d0 	.word	0x240049d0

0801aa1c <_lseek_r>:
 801aa1c:	b538      	push	{r3, r4, r5, lr}
 801aa1e:	4d07      	ldr	r5, [pc, #28]	@ (801aa3c <_lseek_r+0x20>)
 801aa20:	4604      	mov	r4, r0
 801aa22:	4608      	mov	r0, r1
 801aa24:	4611      	mov	r1, r2
 801aa26:	2200      	movs	r2, #0
 801aa28:	602a      	str	r2, [r5, #0]
 801aa2a:	461a      	mov	r2, r3
 801aa2c:	f7e6 ff79 	bl	8001922 <_lseek>
 801aa30:	1c43      	adds	r3, r0, #1
 801aa32:	d102      	bne.n	801aa3a <_lseek_r+0x1e>
 801aa34:	682b      	ldr	r3, [r5, #0]
 801aa36:	b103      	cbz	r3, 801aa3a <_lseek_r+0x1e>
 801aa38:	6023      	str	r3, [r4, #0]
 801aa3a:	bd38      	pop	{r3, r4, r5, pc}
 801aa3c:	24014e18 	.word	0x24014e18

0801aa40 <_read_r>:
 801aa40:	b538      	push	{r3, r4, r5, lr}
 801aa42:	4d07      	ldr	r5, [pc, #28]	@ (801aa60 <_read_r+0x20>)
 801aa44:	4604      	mov	r4, r0
 801aa46:	4608      	mov	r0, r1
 801aa48:	4611      	mov	r1, r2
 801aa4a:	2200      	movs	r2, #0
 801aa4c:	602a      	str	r2, [r5, #0]
 801aa4e:	461a      	mov	r2, r3
 801aa50:	f7e6 ff07 	bl	8001862 <_read>
 801aa54:	1c43      	adds	r3, r0, #1
 801aa56:	d102      	bne.n	801aa5e <_read_r+0x1e>
 801aa58:	682b      	ldr	r3, [r5, #0]
 801aa5a:	b103      	cbz	r3, 801aa5e <_read_r+0x1e>
 801aa5c:	6023      	str	r3, [r4, #0]
 801aa5e:	bd38      	pop	{r3, r4, r5, pc}
 801aa60:	24014e18 	.word	0x24014e18

0801aa64 <_write_r>:
 801aa64:	b538      	push	{r3, r4, r5, lr}
 801aa66:	4d07      	ldr	r5, [pc, #28]	@ (801aa84 <_write_r+0x20>)
 801aa68:	4604      	mov	r4, r0
 801aa6a:	4608      	mov	r0, r1
 801aa6c:	4611      	mov	r1, r2
 801aa6e:	2200      	movs	r2, #0
 801aa70:	602a      	str	r2, [r5, #0]
 801aa72:	461a      	mov	r2, r3
 801aa74:	f7e6 ff12 	bl	800189c <_write>
 801aa78:	1c43      	adds	r3, r0, #1
 801aa7a:	d102      	bne.n	801aa82 <_write_r+0x1e>
 801aa7c:	682b      	ldr	r3, [r5, #0]
 801aa7e:	b103      	cbz	r3, 801aa82 <_write_r+0x1e>
 801aa80:	6023      	str	r3, [r4, #0]
 801aa82:	bd38      	pop	{r3, r4, r5, pc}
 801aa84:	24014e18 	.word	0x24014e18

0801aa88 <__libc_init_array>:
 801aa88:	b570      	push	{r4, r5, r6, lr}
 801aa8a:	4d0d      	ldr	r5, [pc, #52]	@ (801aac0 <__libc_init_array+0x38>)
 801aa8c:	4c0d      	ldr	r4, [pc, #52]	@ (801aac4 <__libc_init_array+0x3c>)
 801aa8e:	1b64      	subs	r4, r4, r5
 801aa90:	10a4      	asrs	r4, r4, #2
 801aa92:	2600      	movs	r6, #0
 801aa94:	42a6      	cmp	r6, r4
 801aa96:	d109      	bne.n	801aaac <__libc_init_array+0x24>
 801aa98:	4d0b      	ldr	r5, [pc, #44]	@ (801aac8 <__libc_init_array+0x40>)
 801aa9a:	4c0c      	ldr	r4, [pc, #48]	@ (801aacc <__libc_init_array+0x44>)
 801aa9c:	f000 fe48 	bl	801b730 <_init>
 801aaa0:	1b64      	subs	r4, r4, r5
 801aaa2:	10a4      	asrs	r4, r4, #2
 801aaa4:	2600      	movs	r6, #0
 801aaa6:	42a6      	cmp	r6, r4
 801aaa8:	d105      	bne.n	801aab6 <__libc_init_array+0x2e>
 801aaaa:	bd70      	pop	{r4, r5, r6, pc}
 801aaac:	f855 3b04 	ldr.w	r3, [r5], #4
 801aab0:	4798      	blx	r3
 801aab2:	3601      	adds	r6, #1
 801aab4:	e7ee      	b.n	801aa94 <__libc_init_array+0xc>
 801aab6:	f855 3b04 	ldr.w	r3, [r5], #4
 801aaba:	4798      	blx	r3
 801aabc:	3601      	adds	r6, #1
 801aabe:	e7f2      	b.n	801aaa6 <__libc_init_array+0x1e>
 801aac0:	0801e5b8 	.word	0x0801e5b8
 801aac4:	0801e5b8 	.word	0x0801e5b8
 801aac8:	0801e5b8 	.word	0x0801e5b8
 801aacc:	0801e5bc 	.word	0x0801e5bc

0801aad0 <__retarget_lock_init_recursive>:
 801aad0:	4770      	bx	lr

0801aad2 <__retarget_lock_acquire_recursive>:
 801aad2:	4770      	bx	lr

0801aad4 <__retarget_lock_release_recursive>:
 801aad4:	4770      	bx	lr

0801aad6 <memcpy>:
 801aad6:	440a      	add	r2, r1
 801aad8:	4291      	cmp	r1, r2
 801aada:	f100 33ff 	add.w	r3, r0, #4294967295
 801aade:	d100      	bne.n	801aae2 <memcpy+0xc>
 801aae0:	4770      	bx	lr
 801aae2:	b510      	push	{r4, lr}
 801aae4:	f811 4b01 	ldrb.w	r4, [r1], #1
 801aae8:	f803 4f01 	strb.w	r4, [r3, #1]!
 801aaec:	4291      	cmp	r1, r2
 801aaee:	d1f9      	bne.n	801aae4 <memcpy+0xe>
 801aaf0:	bd10      	pop	{r4, pc}
	...

0801aaf4 <__assert_func>:
 801aaf4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801aaf6:	4614      	mov	r4, r2
 801aaf8:	461a      	mov	r2, r3
 801aafa:	4b09      	ldr	r3, [pc, #36]	@ (801ab20 <__assert_func+0x2c>)
 801aafc:	681b      	ldr	r3, [r3, #0]
 801aafe:	4605      	mov	r5, r0
 801ab00:	68d8      	ldr	r0, [r3, #12]
 801ab02:	b14c      	cbz	r4, 801ab18 <__assert_func+0x24>
 801ab04:	4b07      	ldr	r3, [pc, #28]	@ (801ab24 <__assert_func+0x30>)
 801ab06:	9100      	str	r1, [sp, #0]
 801ab08:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ab0c:	4906      	ldr	r1, [pc, #24]	@ (801ab28 <__assert_func+0x34>)
 801ab0e:	462b      	mov	r3, r5
 801ab10:	f000 fc88 	bl	801b424 <fiprintf>
 801ab14:	f000 fd3c 	bl	801b590 <abort>
 801ab18:	4b04      	ldr	r3, [pc, #16]	@ (801ab2c <__assert_func+0x38>)
 801ab1a:	461c      	mov	r4, r3
 801ab1c:	e7f3      	b.n	801ab06 <__assert_func+0x12>
 801ab1e:	bf00      	nop
 801ab20:	240049d0 	.word	0x240049d0
 801ab24:	0801e541 	.word	0x0801e541
 801ab28:	0801e54e 	.word	0x0801e54e
 801ab2c:	0801e57c 	.word	0x0801e57c

0801ab30 <_free_r>:
 801ab30:	b538      	push	{r3, r4, r5, lr}
 801ab32:	4605      	mov	r5, r0
 801ab34:	2900      	cmp	r1, #0
 801ab36:	d041      	beq.n	801abbc <_free_r+0x8c>
 801ab38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ab3c:	1f0c      	subs	r4, r1, #4
 801ab3e:	2b00      	cmp	r3, #0
 801ab40:	bfb8      	it	lt
 801ab42:	18e4      	addlt	r4, r4, r3
 801ab44:	f000 f8e8 	bl	801ad18 <__malloc_lock>
 801ab48:	4a1d      	ldr	r2, [pc, #116]	@ (801abc0 <_free_r+0x90>)
 801ab4a:	6813      	ldr	r3, [r2, #0]
 801ab4c:	b933      	cbnz	r3, 801ab5c <_free_r+0x2c>
 801ab4e:	6063      	str	r3, [r4, #4]
 801ab50:	6014      	str	r4, [r2, #0]
 801ab52:	4628      	mov	r0, r5
 801ab54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ab58:	f000 b8e4 	b.w	801ad24 <__malloc_unlock>
 801ab5c:	42a3      	cmp	r3, r4
 801ab5e:	d908      	bls.n	801ab72 <_free_r+0x42>
 801ab60:	6820      	ldr	r0, [r4, #0]
 801ab62:	1821      	adds	r1, r4, r0
 801ab64:	428b      	cmp	r3, r1
 801ab66:	bf01      	itttt	eq
 801ab68:	6819      	ldreq	r1, [r3, #0]
 801ab6a:	685b      	ldreq	r3, [r3, #4]
 801ab6c:	1809      	addeq	r1, r1, r0
 801ab6e:	6021      	streq	r1, [r4, #0]
 801ab70:	e7ed      	b.n	801ab4e <_free_r+0x1e>
 801ab72:	461a      	mov	r2, r3
 801ab74:	685b      	ldr	r3, [r3, #4]
 801ab76:	b10b      	cbz	r3, 801ab7c <_free_r+0x4c>
 801ab78:	42a3      	cmp	r3, r4
 801ab7a:	d9fa      	bls.n	801ab72 <_free_r+0x42>
 801ab7c:	6811      	ldr	r1, [r2, #0]
 801ab7e:	1850      	adds	r0, r2, r1
 801ab80:	42a0      	cmp	r0, r4
 801ab82:	d10b      	bne.n	801ab9c <_free_r+0x6c>
 801ab84:	6820      	ldr	r0, [r4, #0]
 801ab86:	4401      	add	r1, r0
 801ab88:	1850      	adds	r0, r2, r1
 801ab8a:	4283      	cmp	r3, r0
 801ab8c:	6011      	str	r1, [r2, #0]
 801ab8e:	d1e0      	bne.n	801ab52 <_free_r+0x22>
 801ab90:	6818      	ldr	r0, [r3, #0]
 801ab92:	685b      	ldr	r3, [r3, #4]
 801ab94:	6053      	str	r3, [r2, #4]
 801ab96:	4408      	add	r0, r1
 801ab98:	6010      	str	r0, [r2, #0]
 801ab9a:	e7da      	b.n	801ab52 <_free_r+0x22>
 801ab9c:	d902      	bls.n	801aba4 <_free_r+0x74>
 801ab9e:	230c      	movs	r3, #12
 801aba0:	602b      	str	r3, [r5, #0]
 801aba2:	e7d6      	b.n	801ab52 <_free_r+0x22>
 801aba4:	6820      	ldr	r0, [r4, #0]
 801aba6:	1821      	adds	r1, r4, r0
 801aba8:	428b      	cmp	r3, r1
 801abaa:	bf04      	itt	eq
 801abac:	6819      	ldreq	r1, [r3, #0]
 801abae:	685b      	ldreq	r3, [r3, #4]
 801abb0:	6063      	str	r3, [r4, #4]
 801abb2:	bf04      	itt	eq
 801abb4:	1809      	addeq	r1, r1, r0
 801abb6:	6021      	streq	r1, [r4, #0]
 801abb8:	6054      	str	r4, [r2, #4]
 801abba:	e7ca      	b.n	801ab52 <_free_r+0x22>
 801abbc:	bd38      	pop	{r3, r4, r5, pc}
 801abbe:	bf00      	nop
 801abc0:	24014e24 	.word	0x24014e24

0801abc4 <malloc>:
 801abc4:	4b02      	ldr	r3, [pc, #8]	@ (801abd0 <malloc+0xc>)
 801abc6:	4601      	mov	r1, r0
 801abc8:	6818      	ldr	r0, [r3, #0]
 801abca:	f000 b825 	b.w	801ac18 <_malloc_r>
 801abce:	bf00      	nop
 801abd0:	240049d0 	.word	0x240049d0

0801abd4 <sbrk_aligned>:
 801abd4:	b570      	push	{r4, r5, r6, lr}
 801abd6:	4e0f      	ldr	r6, [pc, #60]	@ (801ac14 <sbrk_aligned+0x40>)
 801abd8:	460c      	mov	r4, r1
 801abda:	6831      	ldr	r1, [r6, #0]
 801abdc:	4605      	mov	r5, r0
 801abde:	b911      	cbnz	r1, 801abe6 <sbrk_aligned+0x12>
 801abe0:	f000 fcc6 	bl	801b570 <_sbrk_r>
 801abe4:	6030      	str	r0, [r6, #0]
 801abe6:	4621      	mov	r1, r4
 801abe8:	4628      	mov	r0, r5
 801abea:	f000 fcc1 	bl	801b570 <_sbrk_r>
 801abee:	1c43      	adds	r3, r0, #1
 801abf0:	d103      	bne.n	801abfa <sbrk_aligned+0x26>
 801abf2:	f04f 34ff 	mov.w	r4, #4294967295
 801abf6:	4620      	mov	r0, r4
 801abf8:	bd70      	pop	{r4, r5, r6, pc}
 801abfa:	1cc4      	adds	r4, r0, #3
 801abfc:	f024 0403 	bic.w	r4, r4, #3
 801ac00:	42a0      	cmp	r0, r4
 801ac02:	d0f8      	beq.n	801abf6 <sbrk_aligned+0x22>
 801ac04:	1a21      	subs	r1, r4, r0
 801ac06:	4628      	mov	r0, r5
 801ac08:	f000 fcb2 	bl	801b570 <_sbrk_r>
 801ac0c:	3001      	adds	r0, #1
 801ac0e:	d1f2      	bne.n	801abf6 <sbrk_aligned+0x22>
 801ac10:	e7ef      	b.n	801abf2 <sbrk_aligned+0x1e>
 801ac12:	bf00      	nop
 801ac14:	24014e20 	.word	0x24014e20

0801ac18 <_malloc_r>:
 801ac18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ac1c:	1ccd      	adds	r5, r1, #3
 801ac1e:	f025 0503 	bic.w	r5, r5, #3
 801ac22:	3508      	adds	r5, #8
 801ac24:	2d0c      	cmp	r5, #12
 801ac26:	bf38      	it	cc
 801ac28:	250c      	movcc	r5, #12
 801ac2a:	2d00      	cmp	r5, #0
 801ac2c:	4606      	mov	r6, r0
 801ac2e:	db01      	blt.n	801ac34 <_malloc_r+0x1c>
 801ac30:	42a9      	cmp	r1, r5
 801ac32:	d904      	bls.n	801ac3e <_malloc_r+0x26>
 801ac34:	230c      	movs	r3, #12
 801ac36:	6033      	str	r3, [r6, #0]
 801ac38:	2000      	movs	r0, #0
 801ac3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ac3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801ad14 <_malloc_r+0xfc>
 801ac42:	f000 f869 	bl	801ad18 <__malloc_lock>
 801ac46:	f8d8 3000 	ldr.w	r3, [r8]
 801ac4a:	461c      	mov	r4, r3
 801ac4c:	bb44      	cbnz	r4, 801aca0 <_malloc_r+0x88>
 801ac4e:	4629      	mov	r1, r5
 801ac50:	4630      	mov	r0, r6
 801ac52:	f7ff ffbf 	bl	801abd4 <sbrk_aligned>
 801ac56:	1c43      	adds	r3, r0, #1
 801ac58:	4604      	mov	r4, r0
 801ac5a:	d158      	bne.n	801ad0e <_malloc_r+0xf6>
 801ac5c:	f8d8 4000 	ldr.w	r4, [r8]
 801ac60:	4627      	mov	r7, r4
 801ac62:	2f00      	cmp	r7, #0
 801ac64:	d143      	bne.n	801acee <_malloc_r+0xd6>
 801ac66:	2c00      	cmp	r4, #0
 801ac68:	d04b      	beq.n	801ad02 <_malloc_r+0xea>
 801ac6a:	6823      	ldr	r3, [r4, #0]
 801ac6c:	4639      	mov	r1, r7
 801ac6e:	4630      	mov	r0, r6
 801ac70:	eb04 0903 	add.w	r9, r4, r3
 801ac74:	f000 fc7c 	bl	801b570 <_sbrk_r>
 801ac78:	4581      	cmp	r9, r0
 801ac7a:	d142      	bne.n	801ad02 <_malloc_r+0xea>
 801ac7c:	6821      	ldr	r1, [r4, #0]
 801ac7e:	1a6d      	subs	r5, r5, r1
 801ac80:	4629      	mov	r1, r5
 801ac82:	4630      	mov	r0, r6
 801ac84:	f7ff ffa6 	bl	801abd4 <sbrk_aligned>
 801ac88:	3001      	adds	r0, #1
 801ac8a:	d03a      	beq.n	801ad02 <_malloc_r+0xea>
 801ac8c:	6823      	ldr	r3, [r4, #0]
 801ac8e:	442b      	add	r3, r5
 801ac90:	6023      	str	r3, [r4, #0]
 801ac92:	f8d8 3000 	ldr.w	r3, [r8]
 801ac96:	685a      	ldr	r2, [r3, #4]
 801ac98:	bb62      	cbnz	r2, 801acf4 <_malloc_r+0xdc>
 801ac9a:	f8c8 7000 	str.w	r7, [r8]
 801ac9e:	e00f      	b.n	801acc0 <_malloc_r+0xa8>
 801aca0:	6822      	ldr	r2, [r4, #0]
 801aca2:	1b52      	subs	r2, r2, r5
 801aca4:	d420      	bmi.n	801ace8 <_malloc_r+0xd0>
 801aca6:	2a0b      	cmp	r2, #11
 801aca8:	d917      	bls.n	801acda <_malloc_r+0xc2>
 801acaa:	1961      	adds	r1, r4, r5
 801acac:	42a3      	cmp	r3, r4
 801acae:	6025      	str	r5, [r4, #0]
 801acb0:	bf18      	it	ne
 801acb2:	6059      	strne	r1, [r3, #4]
 801acb4:	6863      	ldr	r3, [r4, #4]
 801acb6:	bf08      	it	eq
 801acb8:	f8c8 1000 	streq.w	r1, [r8]
 801acbc:	5162      	str	r2, [r4, r5]
 801acbe:	604b      	str	r3, [r1, #4]
 801acc0:	4630      	mov	r0, r6
 801acc2:	f000 f82f 	bl	801ad24 <__malloc_unlock>
 801acc6:	f104 000b 	add.w	r0, r4, #11
 801acca:	1d23      	adds	r3, r4, #4
 801accc:	f020 0007 	bic.w	r0, r0, #7
 801acd0:	1ac2      	subs	r2, r0, r3
 801acd2:	bf1c      	itt	ne
 801acd4:	1a1b      	subne	r3, r3, r0
 801acd6:	50a3      	strne	r3, [r4, r2]
 801acd8:	e7af      	b.n	801ac3a <_malloc_r+0x22>
 801acda:	6862      	ldr	r2, [r4, #4]
 801acdc:	42a3      	cmp	r3, r4
 801acde:	bf0c      	ite	eq
 801ace0:	f8c8 2000 	streq.w	r2, [r8]
 801ace4:	605a      	strne	r2, [r3, #4]
 801ace6:	e7eb      	b.n	801acc0 <_malloc_r+0xa8>
 801ace8:	4623      	mov	r3, r4
 801acea:	6864      	ldr	r4, [r4, #4]
 801acec:	e7ae      	b.n	801ac4c <_malloc_r+0x34>
 801acee:	463c      	mov	r4, r7
 801acf0:	687f      	ldr	r7, [r7, #4]
 801acf2:	e7b6      	b.n	801ac62 <_malloc_r+0x4a>
 801acf4:	461a      	mov	r2, r3
 801acf6:	685b      	ldr	r3, [r3, #4]
 801acf8:	42a3      	cmp	r3, r4
 801acfa:	d1fb      	bne.n	801acf4 <_malloc_r+0xdc>
 801acfc:	2300      	movs	r3, #0
 801acfe:	6053      	str	r3, [r2, #4]
 801ad00:	e7de      	b.n	801acc0 <_malloc_r+0xa8>
 801ad02:	230c      	movs	r3, #12
 801ad04:	6033      	str	r3, [r6, #0]
 801ad06:	4630      	mov	r0, r6
 801ad08:	f000 f80c 	bl	801ad24 <__malloc_unlock>
 801ad0c:	e794      	b.n	801ac38 <_malloc_r+0x20>
 801ad0e:	6005      	str	r5, [r0, #0]
 801ad10:	e7d6      	b.n	801acc0 <_malloc_r+0xa8>
 801ad12:	bf00      	nop
 801ad14:	24014e24 	.word	0x24014e24

0801ad18 <__malloc_lock>:
 801ad18:	4801      	ldr	r0, [pc, #4]	@ (801ad20 <__malloc_lock+0x8>)
 801ad1a:	f7ff beda 	b.w	801aad2 <__retarget_lock_acquire_recursive>
 801ad1e:	bf00      	nop
 801ad20:	24014e1c 	.word	0x24014e1c

0801ad24 <__malloc_unlock>:
 801ad24:	4801      	ldr	r0, [pc, #4]	@ (801ad2c <__malloc_unlock+0x8>)
 801ad26:	f7ff bed5 	b.w	801aad4 <__retarget_lock_release_recursive>
 801ad2a:	bf00      	nop
 801ad2c:	24014e1c 	.word	0x24014e1c

0801ad30 <__sfputc_r>:
 801ad30:	6893      	ldr	r3, [r2, #8]
 801ad32:	3b01      	subs	r3, #1
 801ad34:	2b00      	cmp	r3, #0
 801ad36:	b410      	push	{r4}
 801ad38:	6093      	str	r3, [r2, #8]
 801ad3a:	da08      	bge.n	801ad4e <__sfputc_r+0x1e>
 801ad3c:	6994      	ldr	r4, [r2, #24]
 801ad3e:	42a3      	cmp	r3, r4
 801ad40:	db01      	blt.n	801ad46 <__sfputc_r+0x16>
 801ad42:	290a      	cmp	r1, #10
 801ad44:	d103      	bne.n	801ad4e <__sfputc_r+0x1e>
 801ad46:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ad4a:	f000 bb7d 	b.w	801b448 <__swbuf_r>
 801ad4e:	6813      	ldr	r3, [r2, #0]
 801ad50:	1c58      	adds	r0, r3, #1
 801ad52:	6010      	str	r0, [r2, #0]
 801ad54:	7019      	strb	r1, [r3, #0]
 801ad56:	4608      	mov	r0, r1
 801ad58:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ad5c:	4770      	bx	lr

0801ad5e <__sfputs_r>:
 801ad5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ad60:	4606      	mov	r6, r0
 801ad62:	460f      	mov	r7, r1
 801ad64:	4614      	mov	r4, r2
 801ad66:	18d5      	adds	r5, r2, r3
 801ad68:	42ac      	cmp	r4, r5
 801ad6a:	d101      	bne.n	801ad70 <__sfputs_r+0x12>
 801ad6c:	2000      	movs	r0, #0
 801ad6e:	e007      	b.n	801ad80 <__sfputs_r+0x22>
 801ad70:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ad74:	463a      	mov	r2, r7
 801ad76:	4630      	mov	r0, r6
 801ad78:	f7ff ffda 	bl	801ad30 <__sfputc_r>
 801ad7c:	1c43      	adds	r3, r0, #1
 801ad7e:	d1f3      	bne.n	801ad68 <__sfputs_r+0xa>
 801ad80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801ad84 <_vfiprintf_r>:
 801ad84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad88:	460d      	mov	r5, r1
 801ad8a:	b09d      	sub	sp, #116	@ 0x74
 801ad8c:	4614      	mov	r4, r2
 801ad8e:	4698      	mov	r8, r3
 801ad90:	4606      	mov	r6, r0
 801ad92:	b118      	cbz	r0, 801ad9c <_vfiprintf_r+0x18>
 801ad94:	6a03      	ldr	r3, [r0, #32]
 801ad96:	b90b      	cbnz	r3, 801ad9c <_vfiprintf_r+0x18>
 801ad98:	f7ff fd2e 	bl	801a7f8 <__sinit>
 801ad9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ad9e:	07d9      	lsls	r1, r3, #31
 801ada0:	d405      	bmi.n	801adae <_vfiprintf_r+0x2a>
 801ada2:	89ab      	ldrh	r3, [r5, #12]
 801ada4:	059a      	lsls	r2, r3, #22
 801ada6:	d402      	bmi.n	801adae <_vfiprintf_r+0x2a>
 801ada8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801adaa:	f7ff fe92 	bl	801aad2 <__retarget_lock_acquire_recursive>
 801adae:	89ab      	ldrh	r3, [r5, #12]
 801adb0:	071b      	lsls	r3, r3, #28
 801adb2:	d501      	bpl.n	801adb8 <_vfiprintf_r+0x34>
 801adb4:	692b      	ldr	r3, [r5, #16]
 801adb6:	b99b      	cbnz	r3, 801ade0 <_vfiprintf_r+0x5c>
 801adb8:	4629      	mov	r1, r5
 801adba:	4630      	mov	r0, r6
 801adbc:	f000 fb82 	bl	801b4c4 <__swsetup_r>
 801adc0:	b170      	cbz	r0, 801ade0 <_vfiprintf_r+0x5c>
 801adc2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801adc4:	07dc      	lsls	r4, r3, #31
 801adc6:	d504      	bpl.n	801add2 <_vfiprintf_r+0x4e>
 801adc8:	f04f 30ff 	mov.w	r0, #4294967295
 801adcc:	b01d      	add	sp, #116	@ 0x74
 801adce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801add2:	89ab      	ldrh	r3, [r5, #12]
 801add4:	0598      	lsls	r0, r3, #22
 801add6:	d4f7      	bmi.n	801adc8 <_vfiprintf_r+0x44>
 801add8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801adda:	f7ff fe7b 	bl	801aad4 <__retarget_lock_release_recursive>
 801adde:	e7f3      	b.n	801adc8 <_vfiprintf_r+0x44>
 801ade0:	2300      	movs	r3, #0
 801ade2:	9309      	str	r3, [sp, #36]	@ 0x24
 801ade4:	2320      	movs	r3, #32
 801ade6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801adea:	f8cd 800c 	str.w	r8, [sp, #12]
 801adee:	2330      	movs	r3, #48	@ 0x30
 801adf0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801afa0 <_vfiprintf_r+0x21c>
 801adf4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801adf8:	f04f 0901 	mov.w	r9, #1
 801adfc:	4623      	mov	r3, r4
 801adfe:	469a      	mov	sl, r3
 801ae00:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ae04:	b10a      	cbz	r2, 801ae0a <_vfiprintf_r+0x86>
 801ae06:	2a25      	cmp	r2, #37	@ 0x25
 801ae08:	d1f9      	bne.n	801adfe <_vfiprintf_r+0x7a>
 801ae0a:	ebba 0b04 	subs.w	fp, sl, r4
 801ae0e:	d00b      	beq.n	801ae28 <_vfiprintf_r+0xa4>
 801ae10:	465b      	mov	r3, fp
 801ae12:	4622      	mov	r2, r4
 801ae14:	4629      	mov	r1, r5
 801ae16:	4630      	mov	r0, r6
 801ae18:	f7ff ffa1 	bl	801ad5e <__sfputs_r>
 801ae1c:	3001      	adds	r0, #1
 801ae1e:	f000 80a7 	beq.w	801af70 <_vfiprintf_r+0x1ec>
 801ae22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ae24:	445a      	add	r2, fp
 801ae26:	9209      	str	r2, [sp, #36]	@ 0x24
 801ae28:	f89a 3000 	ldrb.w	r3, [sl]
 801ae2c:	2b00      	cmp	r3, #0
 801ae2e:	f000 809f 	beq.w	801af70 <_vfiprintf_r+0x1ec>
 801ae32:	2300      	movs	r3, #0
 801ae34:	f04f 32ff 	mov.w	r2, #4294967295
 801ae38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ae3c:	f10a 0a01 	add.w	sl, sl, #1
 801ae40:	9304      	str	r3, [sp, #16]
 801ae42:	9307      	str	r3, [sp, #28]
 801ae44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ae48:	931a      	str	r3, [sp, #104]	@ 0x68
 801ae4a:	4654      	mov	r4, sl
 801ae4c:	2205      	movs	r2, #5
 801ae4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ae52:	4853      	ldr	r0, [pc, #332]	@ (801afa0 <_vfiprintf_r+0x21c>)
 801ae54:	f7e5 fa5c 	bl	8000310 <memchr>
 801ae58:	9a04      	ldr	r2, [sp, #16]
 801ae5a:	b9d8      	cbnz	r0, 801ae94 <_vfiprintf_r+0x110>
 801ae5c:	06d1      	lsls	r1, r2, #27
 801ae5e:	bf44      	itt	mi
 801ae60:	2320      	movmi	r3, #32
 801ae62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ae66:	0713      	lsls	r3, r2, #28
 801ae68:	bf44      	itt	mi
 801ae6a:	232b      	movmi	r3, #43	@ 0x2b
 801ae6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ae70:	f89a 3000 	ldrb.w	r3, [sl]
 801ae74:	2b2a      	cmp	r3, #42	@ 0x2a
 801ae76:	d015      	beq.n	801aea4 <_vfiprintf_r+0x120>
 801ae78:	9a07      	ldr	r2, [sp, #28]
 801ae7a:	4654      	mov	r4, sl
 801ae7c:	2000      	movs	r0, #0
 801ae7e:	f04f 0c0a 	mov.w	ip, #10
 801ae82:	4621      	mov	r1, r4
 801ae84:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ae88:	3b30      	subs	r3, #48	@ 0x30
 801ae8a:	2b09      	cmp	r3, #9
 801ae8c:	d94b      	bls.n	801af26 <_vfiprintf_r+0x1a2>
 801ae8e:	b1b0      	cbz	r0, 801aebe <_vfiprintf_r+0x13a>
 801ae90:	9207      	str	r2, [sp, #28]
 801ae92:	e014      	b.n	801aebe <_vfiprintf_r+0x13a>
 801ae94:	eba0 0308 	sub.w	r3, r0, r8
 801ae98:	fa09 f303 	lsl.w	r3, r9, r3
 801ae9c:	4313      	orrs	r3, r2
 801ae9e:	9304      	str	r3, [sp, #16]
 801aea0:	46a2      	mov	sl, r4
 801aea2:	e7d2      	b.n	801ae4a <_vfiprintf_r+0xc6>
 801aea4:	9b03      	ldr	r3, [sp, #12]
 801aea6:	1d19      	adds	r1, r3, #4
 801aea8:	681b      	ldr	r3, [r3, #0]
 801aeaa:	9103      	str	r1, [sp, #12]
 801aeac:	2b00      	cmp	r3, #0
 801aeae:	bfbb      	ittet	lt
 801aeb0:	425b      	neglt	r3, r3
 801aeb2:	f042 0202 	orrlt.w	r2, r2, #2
 801aeb6:	9307      	strge	r3, [sp, #28]
 801aeb8:	9307      	strlt	r3, [sp, #28]
 801aeba:	bfb8      	it	lt
 801aebc:	9204      	strlt	r2, [sp, #16]
 801aebe:	7823      	ldrb	r3, [r4, #0]
 801aec0:	2b2e      	cmp	r3, #46	@ 0x2e
 801aec2:	d10a      	bne.n	801aeda <_vfiprintf_r+0x156>
 801aec4:	7863      	ldrb	r3, [r4, #1]
 801aec6:	2b2a      	cmp	r3, #42	@ 0x2a
 801aec8:	d132      	bne.n	801af30 <_vfiprintf_r+0x1ac>
 801aeca:	9b03      	ldr	r3, [sp, #12]
 801aecc:	1d1a      	adds	r2, r3, #4
 801aece:	681b      	ldr	r3, [r3, #0]
 801aed0:	9203      	str	r2, [sp, #12]
 801aed2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801aed6:	3402      	adds	r4, #2
 801aed8:	9305      	str	r3, [sp, #20]
 801aeda:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801afb0 <_vfiprintf_r+0x22c>
 801aede:	7821      	ldrb	r1, [r4, #0]
 801aee0:	2203      	movs	r2, #3
 801aee2:	4650      	mov	r0, sl
 801aee4:	f7e5 fa14 	bl	8000310 <memchr>
 801aee8:	b138      	cbz	r0, 801aefa <_vfiprintf_r+0x176>
 801aeea:	9b04      	ldr	r3, [sp, #16]
 801aeec:	eba0 000a 	sub.w	r0, r0, sl
 801aef0:	2240      	movs	r2, #64	@ 0x40
 801aef2:	4082      	lsls	r2, r0
 801aef4:	4313      	orrs	r3, r2
 801aef6:	3401      	adds	r4, #1
 801aef8:	9304      	str	r3, [sp, #16]
 801aefa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aefe:	4829      	ldr	r0, [pc, #164]	@ (801afa4 <_vfiprintf_r+0x220>)
 801af00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801af04:	2206      	movs	r2, #6
 801af06:	f7e5 fa03 	bl	8000310 <memchr>
 801af0a:	2800      	cmp	r0, #0
 801af0c:	d03f      	beq.n	801af8e <_vfiprintf_r+0x20a>
 801af0e:	4b26      	ldr	r3, [pc, #152]	@ (801afa8 <_vfiprintf_r+0x224>)
 801af10:	bb1b      	cbnz	r3, 801af5a <_vfiprintf_r+0x1d6>
 801af12:	9b03      	ldr	r3, [sp, #12]
 801af14:	3307      	adds	r3, #7
 801af16:	f023 0307 	bic.w	r3, r3, #7
 801af1a:	3308      	adds	r3, #8
 801af1c:	9303      	str	r3, [sp, #12]
 801af1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801af20:	443b      	add	r3, r7
 801af22:	9309      	str	r3, [sp, #36]	@ 0x24
 801af24:	e76a      	b.n	801adfc <_vfiprintf_r+0x78>
 801af26:	fb0c 3202 	mla	r2, ip, r2, r3
 801af2a:	460c      	mov	r4, r1
 801af2c:	2001      	movs	r0, #1
 801af2e:	e7a8      	b.n	801ae82 <_vfiprintf_r+0xfe>
 801af30:	2300      	movs	r3, #0
 801af32:	3401      	adds	r4, #1
 801af34:	9305      	str	r3, [sp, #20]
 801af36:	4619      	mov	r1, r3
 801af38:	f04f 0c0a 	mov.w	ip, #10
 801af3c:	4620      	mov	r0, r4
 801af3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801af42:	3a30      	subs	r2, #48	@ 0x30
 801af44:	2a09      	cmp	r2, #9
 801af46:	d903      	bls.n	801af50 <_vfiprintf_r+0x1cc>
 801af48:	2b00      	cmp	r3, #0
 801af4a:	d0c6      	beq.n	801aeda <_vfiprintf_r+0x156>
 801af4c:	9105      	str	r1, [sp, #20]
 801af4e:	e7c4      	b.n	801aeda <_vfiprintf_r+0x156>
 801af50:	fb0c 2101 	mla	r1, ip, r1, r2
 801af54:	4604      	mov	r4, r0
 801af56:	2301      	movs	r3, #1
 801af58:	e7f0      	b.n	801af3c <_vfiprintf_r+0x1b8>
 801af5a:	ab03      	add	r3, sp, #12
 801af5c:	9300      	str	r3, [sp, #0]
 801af5e:	462a      	mov	r2, r5
 801af60:	4b12      	ldr	r3, [pc, #72]	@ (801afac <_vfiprintf_r+0x228>)
 801af62:	a904      	add	r1, sp, #16
 801af64:	4630      	mov	r0, r6
 801af66:	f3af 8000 	nop.w
 801af6a:	4607      	mov	r7, r0
 801af6c:	1c78      	adds	r0, r7, #1
 801af6e:	d1d6      	bne.n	801af1e <_vfiprintf_r+0x19a>
 801af70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801af72:	07d9      	lsls	r1, r3, #31
 801af74:	d405      	bmi.n	801af82 <_vfiprintf_r+0x1fe>
 801af76:	89ab      	ldrh	r3, [r5, #12]
 801af78:	059a      	lsls	r2, r3, #22
 801af7a:	d402      	bmi.n	801af82 <_vfiprintf_r+0x1fe>
 801af7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801af7e:	f7ff fda9 	bl	801aad4 <__retarget_lock_release_recursive>
 801af82:	89ab      	ldrh	r3, [r5, #12]
 801af84:	065b      	lsls	r3, r3, #25
 801af86:	f53f af1f 	bmi.w	801adc8 <_vfiprintf_r+0x44>
 801af8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801af8c:	e71e      	b.n	801adcc <_vfiprintf_r+0x48>
 801af8e:	ab03      	add	r3, sp, #12
 801af90:	9300      	str	r3, [sp, #0]
 801af92:	462a      	mov	r2, r5
 801af94:	4b05      	ldr	r3, [pc, #20]	@ (801afac <_vfiprintf_r+0x228>)
 801af96:	a904      	add	r1, sp, #16
 801af98:	4630      	mov	r0, r6
 801af9a:	f000 f879 	bl	801b090 <_printf_i>
 801af9e:	e7e4      	b.n	801af6a <_vfiprintf_r+0x1e6>
 801afa0:	0801e57d 	.word	0x0801e57d
 801afa4:	0801e587 	.word	0x0801e587
 801afa8:	00000000 	.word	0x00000000
 801afac:	0801ad5f 	.word	0x0801ad5f
 801afb0:	0801e583 	.word	0x0801e583

0801afb4 <_printf_common>:
 801afb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801afb8:	4616      	mov	r6, r2
 801afba:	4698      	mov	r8, r3
 801afbc:	688a      	ldr	r2, [r1, #8]
 801afbe:	690b      	ldr	r3, [r1, #16]
 801afc0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801afc4:	4293      	cmp	r3, r2
 801afc6:	bfb8      	it	lt
 801afc8:	4613      	movlt	r3, r2
 801afca:	6033      	str	r3, [r6, #0]
 801afcc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801afd0:	4607      	mov	r7, r0
 801afd2:	460c      	mov	r4, r1
 801afd4:	b10a      	cbz	r2, 801afda <_printf_common+0x26>
 801afd6:	3301      	adds	r3, #1
 801afd8:	6033      	str	r3, [r6, #0]
 801afda:	6823      	ldr	r3, [r4, #0]
 801afdc:	0699      	lsls	r1, r3, #26
 801afde:	bf42      	ittt	mi
 801afe0:	6833      	ldrmi	r3, [r6, #0]
 801afe2:	3302      	addmi	r3, #2
 801afe4:	6033      	strmi	r3, [r6, #0]
 801afe6:	6825      	ldr	r5, [r4, #0]
 801afe8:	f015 0506 	ands.w	r5, r5, #6
 801afec:	d106      	bne.n	801affc <_printf_common+0x48>
 801afee:	f104 0a19 	add.w	sl, r4, #25
 801aff2:	68e3      	ldr	r3, [r4, #12]
 801aff4:	6832      	ldr	r2, [r6, #0]
 801aff6:	1a9b      	subs	r3, r3, r2
 801aff8:	42ab      	cmp	r3, r5
 801affa:	dc26      	bgt.n	801b04a <_printf_common+0x96>
 801affc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801b000:	6822      	ldr	r2, [r4, #0]
 801b002:	3b00      	subs	r3, #0
 801b004:	bf18      	it	ne
 801b006:	2301      	movne	r3, #1
 801b008:	0692      	lsls	r2, r2, #26
 801b00a:	d42b      	bmi.n	801b064 <_printf_common+0xb0>
 801b00c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801b010:	4641      	mov	r1, r8
 801b012:	4638      	mov	r0, r7
 801b014:	47c8      	blx	r9
 801b016:	3001      	adds	r0, #1
 801b018:	d01e      	beq.n	801b058 <_printf_common+0xa4>
 801b01a:	6823      	ldr	r3, [r4, #0]
 801b01c:	6922      	ldr	r2, [r4, #16]
 801b01e:	f003 0306 	and.w	r3, r3, #6
 801b022:	2b04      	cmp	r3, #4
 801b024:	bf02      	ittt	eq
 801b026:	68e5      	ldreq	r5, [r4, #12]
 801b028:	6833      	ldreq	r3, [r6, #0]
 801b02a:	1aed      	subeq	r5, r5, r3
 801b02c:	68a3      	ldr	r3, [r4, #8]
 801b02e:	bf0c      	ite	eq
 801b030:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801b034:	2500      	movne	r5, #0
 801b036:	4293      	cmp	r3, r2
 801b038:	bfc4      	itt	gt
 801b03a:	1a9b      	subgt	r3, r3, r2
 801b03c:	18ed      	addgt	r5, r5, r3
 801b03e:	2600      	movs	r6, #0
 801b040:	341a      	adds	r4, #26
 801b042:	42b5      	cmp	r5, r6
 801b044:	d11a      	bne.n	801b07c <_printf_common+0xc8>
 801b046:	2000      	movs	r0, #0
 801b048:	e008      	b.n	801b05c <_printf_common+0xa8>
 801b04a:	2301      	movs	r3, #1
 801b04c:	4652      	mov	r2, sl
 801b04e:	4641      	mov	r1, r8
 801b050:	4638      	mov	r0, r7
 801b052:	47c8      	blx	r9
 801b054:	3001      	adds	r0, #1
 801b056:	d103      	bne.n	801b060 <_printf_common+0xac>
 801b058:	f04f 30ff 	mov.w	r0, #4294967295
 801b05c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b060:	3501      	adds	r5, #1
 801b062:	e7c6      	b.n	801aff2 <_printf_common+0x3e>
 801b064:	18e1      	adds	r1, r4, r3
 801b066:	1c5a      	adds	r2, r3, #1
 801b068:	2030      	movs	r0, #48	@ 0x30
 801b06a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801b06e:	4422      	add	r2, r4
 801b070:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801b074:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801b078:	3302      	adds	r3, #2
 801b07a:	e7c7      	b.n	801b00c <_printf_common+0x58>
 801b07c:	2301      	movs	r3, #1
 801b07e:	4622      	mov	r2, r4
 801b080:	4641      	mov	r1, r8
 801b082:	4638      	mov	r0, r7
 801b084:	47c8      	blx	r9
 801b086:	3001      	adds	r0, #1
 801b088:	d0e6      	beq.n	801b058 <_printf_common+0xa4>
 801b08a:	3601      	adds	r6, #1
 801b08c:	e7d9      	b.n	801b042 <_printf_common+0x8e>
	...

0801b090 <_printf_i>:
 801b090:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b094:	7e0f      	ldrb	r7, [r1, #24]
 801b096:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801b098:	2f78      	cmp	r7, #120	@ 0x78
 801b09a:	4691      	mov	r9, r2
 801b09c:	4680      	mov	r8, r0
 801b09e:	460c      	mov	r4, r1
 801b0a0:	469a      	mov	sl, r3
 801b0a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801b0a6:	d807      	bhi.n	801b0b8 <_printf_i+0x28>
 801b0a8:	2f62      	cmp	r7, #98	@ 0x62
 801b0aa:	d80a      	bhi.n	801b0c2 <_printf_i+0x32>
 801b0ac:	2f00      	cmp	r7, #0
 801b0ae:	f000 80d1 	beq.w	801b254 <_printf_i+0x1c4>
 801b0b2:	2f58      	cmp	r7, #88	@ 0x58
 801b0b4:	f000 80b8 	beq.w	801b228 <_printf_i+0x198>
 801b0b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801b0bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801b0c0:	e03a      	b.n	801b138 <_printf_i+0xa8>
 801b0c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801b0c6:	2b15      	cmp	r3, #21
 801b0c8:	d8f6      	bhi.n	801b0b8 <_printf_i+0x28>
 801b0ca:	a101      	add	r1, pc, #4	@ (adr r1, 801b0d0 <_printf_i+0x40>)
 801b0cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801b0d0:	0801b129 	.word	0x0801b129
 801b0d4:	0801b13d 	.word	0x0801b13d
 801b0d8:	0801b0b9 	.word	0x0801b0b9
 801b0dc:	0801b0b9 	.word	0x0801b0b9
 801b0e0:	0801b0b9 	.word	0x0801b0b9
 801b0e4:	0801b0b9 	.word	0x0801b0b9
 801b0e8:	0801b13d 	.word	0x0801b13d
 801b0ec:	0801b0b9 	.word	0x0801b0b9
 801b0f0:	0801b0b9 	.word	0x0801b0b9
 801b0f4:	0801b0b9 	.word	0x0801b0b9
 801b0f8:	0801b0b9 	.word	0x0801b0b9
 801b0fc:	0801b23b 	.word	0x0801b23b
 801b100:	0801b167 	.word	0x0801b167
 801b104:	0801b1f5 	.word	0x0801b1f5
 801b108:	0801b0b9 	.word	0x0801b0b9
 801b10c:	0801b0b9 	.word	0x0801b0b9
 801b110:	0801b25d 	.word	0x0801b25d
 801b114:	0801b0b9 	.word	0x0801b0b9
 801b118:	0801b167 	.word	0x0801b167
 801b11c:	0801b0b9 	.word	0x0801b0b9
 801b120:	0801b0b9 	.word	0x0801b0b9
 801b124:	0801b1fd 	.word	0x0801b1fd
 801b128:	6833      	ldr	r3, [r6, #0]
 801b12a:	1d1a      	adds	r2, r3, #4
 801b12c:	681b      	ldr	r3, [r3, #0]
 801b12e:	6032      	str	r2, [r6, #0]
 801b130:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801b134:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801b138:	2301      	movs	r3, #1
 801b13a:	e09c      	b.n	801b276 <_printf_i+0x1e6>
 801b13c:	6833      	ldr	r3, [r6, #0]
 801b13e:	6820      	ldr	r0, [r4, #0]
 801b140:	1d19      	adds	r1, r3, #4
 801b142:	6031      	str	r1, [r6, #0]
 801b144:	0606      	lsls	r6, r0, #24
 801b146:	d501      	bpl.n	801b14c <_printf_i+0xbc>
 801b148:	681d      	ldr	r5, [r3, #0]
 801b14a:	e003      	b.n	801b154 <_printf_i+0xc4>
 801b14c:	0645      	lsls	r5, r0, #25
 801b14e:	d5fb      	bpl.n	801b148 <_printf_i+0xb8>
 801b150:	f9b3 5000 	ldrsh.w	r5, [r3]
 801b154:	2d00      	cmp	r5, #0
 801b156:	da03      	bge.n	801b160 <_printf_i+0xd0>
 801b158:	232d      	movs	r3, #45	@ 0x2d
 801b15a:	426d      	negs	r5, r5
 801b15c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801b160:	4858      	ldr	r0, [pc, #352]	@ (801b2c4 <_printf_i+0x234>)
 801b162:	230a      	movs	r3, #10
 801b164:	e011      	b.n	801b18a <_printf_i+0xfa>
 801b166:	6821      	ldr	r1, [r4, #0]
 801b168:	6833      	ldr	r3, [r6, #0]
 801b16a:	0608      	lsls	r0, r1, #24
 801b16c:	f853 5b04 	ldr.w	r5, [r3], #4
 801b170:	d402      	bmi.n	801b178 <_printf_i+0xe8>
 801b172:	0649      	lsls	r1, r1, #25
 801b174:	bf48      	it	mi
 801b176:	b2ad      	uxthmi	r5, r5
 801b178:	2f6f      	cmp	r7, #111	@ 0x6f
 801b17a:	4852      	ldr	r0, [pc, #328]	@ (801b2c4 <_printf_i+0x234>)
 801b17c:	6033      	str	r3, [r6, #0]
 801b17e:	bf14      	ite	ne
 801b180:	230a      	movne	r3, #10
 801b182:	2308      	moveq	r3, #8
 801b184:	2100      	movs	r1, #0
 801b186:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801b18a:	6866      	ldr	r6, [r4, #4]
 801b18c:	60a6      	str	r6, [r4, #8]
 801b18e:	2e00      	cmp	r6, #0
 801b190:	db05      	blt.n	801b19e <_printf_i+0x10e>
 801b192:	6821      	ldr	r1, [r4, #0]
 801b194:	432e      	orrs	r6, r5
 801b196:	f021 0104 	bic.w	r1, r1, #4
 801b19a:	6021      	str	r1, [r4, #0]
 801b19c:	d04b      	beq.n	801b236 <_printf_i+0x1a6>
 801b19e:	4616      	mov	r6, r2
 801b1a0:	fbb5 f1f3 	udiv	r1, r5, r3
 801b1a4:	fb03 5711 	mls	r7, r3, r1, r5
 801b1a8:	5dc7      	ldrb	r7, [r0, r7]
 801b1aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801b1ae:	462f      	mov	r7, r5
 801b1b0:	42bb      	cmp	r3, r7
 801b1b2:	460d      	mov	r5, r1
 801b1b4:	d9f4      	bls.n	801b1a0 <_printf_i+0x110>
 801b1b6:	2b08      	cmp	r3, #8
 801b1b8:	d10b      	bne.n	801b1d2 <_printf_i+0x142>
 801b1ba:	6823      	ldr	r3, [r4, #0]
 801b1bc:	07df      	lsls	r7, r3, #31
 801b1be:	d508      	bpl.n	801b1d2 <_printf_i+0x142>
 801b1c0:	6923      	ldr	r3, [r4, #16]
 801b1c2:	6861      	ldr	r1, [r4, #4]
 801b1c4:	4299      	cmp	r1, r3
 801b1c6:	bfde      	ittt	le
 801b1c8:	2330      	movle	r3, #48	@ 0x30
 801b1ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 801b1ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 801b1d2:	1b92      	subs	r2, r2, r6
 801b1d4:	6122      	str	r2, [r4, #16]
 801b1d6:	f8cd a000 	str.w	sl, [sp]
 801b1da:	464b      	mov	r3, r9
 801b1dc:	aa03      	add	r2, sp, #12
 801b1de:	4621      	mov	r1, r4
 801b1e0:	4640      	mov	r0, r8
 801b1e2:	f7ff fee7 	bl	801afb4 <_printf_common>
 801b1e6:	3001      	adds	r0, #1
 801b1e8:	d14a      	bne.n	801b280 <_printf_i+0x1f0>
 801b1ea:	f04f 30ff 	mov.w	r0, #4294967295
 801b1ee:	b004      	add	sp, #16
 801b1f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b1f4:	6823      	ldr	r3, [r4, #0]
 801b1f6:	f043 0320 	orr.w	r3, r3, #32
 801b1fa:	6023      	str	r3, [r4, #0]
 801b1fc:	4832      	ldr	r0, [pc, #200]	@ (801b2c8 <_printf_i+0x238>)
 801b1fe:	2778      	movs	r7, #120	@ 0x78
 801b200:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801b204:	6823      	ldr	r3, [r4, #0]
 801b206:	6831      	ldr	r1, [r6, #0]
 801b208:	061f      	lsls	r7, r3, #24
 801b20a:	f851 5b04 	ldr.w	r5, [r1], #4
 801b20e:	d402      	bmi.n	801b216 <_printf_i+0x186>
 801b210:	065f      	lsls	r7, r3, #25
 801b212:	bf48      	it	mi
 801b214:	b2ad      	uxthmi	r5, r5
 801b216:	6031      	str	r1, [r6, #0]
 801b218:	07d9      	lsls	r1, r3, #31
 801b21a:	bf44      	itt	mi
 801b21c:	f043 0320 	orrmi.w	r3, r3, #32
 801b220:	6023      	strmi	r3, [r4, #0]
 801b222:	b11d      	cbz	r5, 801b22c <_printf_i+0x19c>
 801b224:	2310      	movs	r3, #16
 801b226:	e7ad      	b.n	801b184 <_printf_i+0xf4>
 801b228:	4826      	ldr	r0, [pc, #152]	@ (801b2c4 <_printf_i+0x234>)
 801b22a:	e7e9      	b.n	801b200 <_printf_i+0x170>
 801b22c:	6823      	ldr	r3, [r4, #0]
 801b22e:	f023 0320 	bic.w	r3, r3, #32
 801b232:	6023      	str	r3, [r4, #0]
 801b234:	e7f6      	b.n	801b224 <_printf_i+0x194>
 801b236:	4616      	mov	r6, r2
 801b238:	e7bd      	b.n	801b1b6 <_printf_i+0x126>
 801b23a:	6833      	ldr	r3, [r6, #0]
 801b23c:	6825      	ldr	r5, [r4, #0]
 801b23e:	6961      	ldr	r1, [r4, #20]
 801b240:	1d18      	adds	r0, r3, #4
 801b242:	6030      	str	r0, [r6, #0]
 801b244:	062e      	lsls	r6, r5, #24
 801b246:	681b      	ldr	r3, [r3, #0]
 801b248:	d501      	bpl.n	801b24e <_printf_i+0x1be>
 801b24a:	6019      	str	r1, [r3, #0]
 801b24c:	e002      	b.n	801b254 <_printf_i+0x1c4>
 801b24e:	0668      	lsls	r0, r5, #25
 801b250:	d5fb      	bpl.n	801b24a <_printf_i+0x1ba>
 801b252:	8019      	strh	r1, [r3, #0]
 801b254:	2300      	movs	r3, #0
 801b256:	6123      	str	r3, [r4, #16]
 801b258:	4616      	mov	r6, r2
 801b25a:	e7bc      	b.n	801b1d6 <_printf_i+0x146>
 801b25c:	6833      	ldr	r3, [r6, #0]
 801b25e:	1d1a      	adds	r2, r3, #4
 801b260:	6032      	str	r2, [r6, #0]
 801b262:	681e      	ldr	r6, [r3, #0]
 801b264:	6862      	ldr	r2, [r4, #4]
 801b266:	2100      	movs	r1, #0
 801b268:	4630      	mov	r0, r6
 801b26a:	f7e5 f851 	bl	8000310 <memchr>
 801b26e:	b108      	cbz	r0, 801b274 <_printf_i+0x1e4>
 801b270:	1b80      	subs	r0, r0, r6
 801b272:	6060      	str	r0, [r4, #4]
 801b274:	6863      	ldr	r3, [r4, #4]
 801b276:	6123      	str	r3, [r4, #16]
 801b278:	2300      	movs	r3, #0
 801b27a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801b27e:	e7aa      	b.n	801b1d6 <_printf_i+0x146>
 801b280:	6923      	ldr	r3, [r4, #16]
 801b282:	4632      	mov	r2, r6
 801b284:	4649      	mov	r1, r9
 801b286:	4640      	mov	r0, r8
 801b288:	47d0      	blx	sl
 801b28a:	3001      	adds	r0, #1
 801b28c:	d0ad      	beq.n	801b1ea <_printf_i+0x15a>
 801b28e:	6823      	ldr	r3, [r4, #0]
 801b290:	079b      	lsls	r3, r3, #30
 801b292:	d413      	bmi.n	801b2bc <_printf_i+0x22c>
 801b294:	68e0      	ldr	r0, [r4, #12]
 801b296:	9b03      	ldr	r3, [sp, #12]
 801b298:	4298      	cmp	r0, r3
 801b29a:	bfb8      	it	lt
 801b29c:	4618      	movlt	r0, r3
 801b29e:	e7a6      	b.n	801b1ee <_printf_i+0x15e>
 801b2a0:	2301      	movs	r3, #1
 801b2a2:	4632      	mov	r2, r6
 801b2a4:	4649      	mov	r1, r9
 801b2a6:	4640      	mov	r0, r8
 801b2a8:	47d0      	blx	sl
 801b2aa:	3001      	adds	r0, #1
 801b2ac:	d09d      	beq.n	801b1ea <_printf_i+0x15a>
 801b2ae:	3501      	adds	r5, #1
 801b2b0:	68e3      	ldr	r3, [r4, #12]
 801b2b2:	9903      	ldr	r1, [sp, #12]
 801b2b4:	1a5b      	subs	r3, r3, r1
 801b2b6:	42ab      	cmp	r3, r5
 801b2b8:	dcf2      	bgt.n	801b2a0 <_printf_i+0x210>
 801b2ba:	e7eb      	b.n	801b294 <_printf_i+0x204>
 801b2bc:	2500      	movs	r5, #0
 801b2be:	f104 0619 	add.w	r6, r4, #25
 801b2c2:	e7f5      	b.n	801b2b0 <_printf_i+0x220>
 801b2c4:	0801e58e 	.word	0x0801e58e
 801b2c8:	0801e59f 	.word	0x0801e59f

0801b2cc <__sflush_r>:
 801b2cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b2d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b2d4:	0716      	lsls	r6, r2, #28
 801b2d6:	4605      	mov	r5, r0
 801b2d8:	460c      	mov	r4, r1
 801b2da:	d454      	bmi.n	801b386 <__sflush_r+0xba>
 801b2dc:	684b      	ldr	r3, [r1, #4]
 801b2de:	2b00      	cmp	r3, #0
 801b2e0:	dc02      	bgt.n	801b2e8 <__sflush_r+0x1c>
 801b2e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801b2e4:	2b00      	cmp	r3, #0
 801b2e6:	dd48      	ble.n	801b37a <__sflush_r+0xae>
 801b2e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b2ea:	2e00      	cmp	r6, #0
 801b2ec:	d045      	beq.n	801b37a <__sflush_r+0xae>
 801b2ee:	2300      	movs	r3, #0
 801b2f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801b2f4:	682f      	ldr	r7, [r5, #0]
 801b2f6:	6a21      	ldr	r1, [r4, #32]
 801b2f8:	602b      	str	r3, [r5, #0]
 801b2fa:	d030      	beq.n	801b35e <__sflush_r+0x92>
 801b2fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801b2fe:	89a3      	ldrh	r3, [r4, #12]
 801b300:	0759      	lsls	r1, r3, #29
 801b302:	d505      	bpl.n	801b310 <__sflush_r+0x44>
 801b304:	6863      	ldr	r3, [r4, #4]
 801b306:	1ad2      	subs	r2, r2, r3
 801b308:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801b30a:	b10b      	cbz	r3, 801b310 <__sflush_r+0x44>
 801b30c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801b30e:	1ad2      	subs	r2, r2, r3
 801b310:	2300      	movs	r3, #0
 801b312:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b314:	6a21      	ldr	r1, [r4, #32]
 801b316:	4628      	mov	r0, r5
 801b318:	47b0      	blx	r6
 801b31a:	1c43      	adds	r3, r0, #1
 801b31c:	89a3      	ldrh	r3, [r4, #12]
 801b31e:	d106      	bne.n	801b32e <__sflush_r+0x62>
 801b320:	6829      	ldr	r1, [r5, #0]
 801b322:	291d      	cmp	r1, #29
 801b324:	d82b      	bhi.n	801b37e <__sflush_r+0xb2>
 801b326:	4a2a      	ldr	r2, [pc, #168]	@ (801b3d0 <__sflush_r+0x104>)
 801b328:	40ca      	lsrs	r2, r1
 801b32a:	07d6      	lsls	r6, r2, #31
 801b32c:	d527      	bpl.n	801b37e <__sflush_r+0xb2>
 801b32e:	2200      	movs	r2, #0
 801b330:	6062      	str	r2, [r4, #4]
 801b332:	04d9      	lsls	r1, r3, #19
 801b334:	6922      	ldr	r2, [r4, #16]
 801b336:	6022      	str	r2, [r4, #0]
 801b338:	d504      	bpl.n	801b344 <__sflush_r+0x78>
 801b33a:	1c42      	adds	r2, r0, #1
 801b33c:	d101      	bne.n	801b342 <__sflush_r+0x76>
 801b33e:	682b      	ldr	r3, [r5, #0]
 801b340:	b903      	cbnz	r3, 801b344 <__sflush_r+0x78>
 801b342:	6560      	str	r0, [r4, #84]	@ 0x54
 801b344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b346:	602f      	str	r7, [r5, #0]
 801b348:	b1b9      	cbz	r1, 801b37a <__sflush_r+0xae>
 801b34a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b34e:	4299      	cmp	r1, r3
 801b350:	d002      	beq.n	801b358 <__sflush_r+0x8c>
 801b352:	4628      	mov	r0, r5
 801b354:	f7ff fbec 	bl	801ab30 <_free_r>
 801b358:	2300      	movs	r3, #0
 801b35a:	6363      	str	r3, [r4, #52]	@ 0x34
 801b35c:	e00d      	b.n	801b37a <__sflush_r+0xae>
 801b35e:	2301      	movs	r3, #1
 801b360:	4628      	mov	r0, r5
 801b362:	47b0      	blx	r6
 801b364:	4602      	mov	r2, r0
 801b366:	1c50      	adds	r0, r2, #1
 801b368:	d1c9      	bne.n	801b2fe <__sflush_r+0x32>
 801b36a:	682b      	ldr	r3, [r5, #0]
 801b36c:	2b00      	cmp	r3, #0
 801b36e:	d0c6      	beq.n	801b2fe <__sflush_r+0x32>
 801b370:	2b1d      	cmp	r3, #29
 801b372:	d001      	beq.n	801b378 <__sflush_r+0xac>
 801b374:	2b16      	cmp	r3, #22
 801b376:	d11e      	bne.n	801b3b6 <__sflush_r+0xea>
 801b378:	602f      	str	r7, [r5, #0]
 801b37a:	2000      	movs	r0, #0
 801b37c:	e022      	b.n	801b3c4 <__sflush_r+0xf8>
 801b37e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b382:	b21b      	sxth	r3, r3
 801b384:	e01b      	b.n	801b3be <__sflush_r+0xf2>
 801b386:	690f      	ldr	r7, [r1, #16]
 801b388:	2f00      	cmp	r7, #0
 801b38a:	d0f6      	beq.n	801b37a <__sflush_r+0xae>
 801b38c:	0793      	lsls	r3, r2, #30
 801b38e:	680e      	ldr	r6, [r1, #0]
 801b390:	bf08      	it	eq
 801b392:	694b      	ldreq	r3, [r1, #20]
 801b394:	600f      	str	r7, [r1, #0]
 801b396:	bf18      	it	ne
 801b398:	2300      	movne	r3, #0
 801b39a:	eba6 0807 	sub.w	r8, r6, r7
 801b39e:	608b      	str	r3, [r1, #8]
 801b3a0:	f1b8 0f00 	cmp.w	r8, #0
 801b3a4:	dde9      	ble.n	801b37a <__sflush_r+0xae>
 801b3a6:	6a21      	ldr	r1, [r4, #32]
 801b3a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801b3aa:	4643      	mov	r3, r8
 801b3ac:	463a      	mov	r2, r7
 801b3ae:	4628      	mov	r0, r5
 801b3b0:	47b0      	blx	r6
 801b3b2:	2800      	cmp	r0, #0
 801b3b4:	dc08      	bgt.n	801b3c8 <__sflush_r+0xfc>
 801b3b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b3ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b3be:	81a3      	strh	r3, [r4, #12]
 801b3c0:	f04f 30ff 	mov.w	r0, #4294967295
 801b3c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b3c8:	4407      	add	r7, r0
 801b3ca:	eba8 0800 	sub.w	r8, r8, r0
 801b3ce:	e7e7      	b.n	801b3a0 <__sflush_r+0xd4>
 801b3d0:	20400001 	.word	0x20400001

0801b3d4 <_fflush_r>:
 801b3d4:	b538      	push	{r3, r4, r5, lr}
 801b3d6:	690b      	ldr	r3, [r1, #16]
 801b3d8:	4605      	mov	r5, r0
 801b3da:	460c      	mov	r4, r1
 801b3dc:	b913      	cbnz	r3, 801b3e4 <_fflush_r+0x10>
 801b3de:	2500      	movs	r5, #0
 801b3e0:	4628      	mov	r0, r5
 801b3e2:	bd38      	pop	{r3, r4, r5, pc}
 801b3e4:	b118      	cbz	r0, 801b3ee <_fflush_r+0x1a>
 801b3e6:	6a03      	ldr	r3, [r0, #32]
 801b3e8:	b90b      	cbnz	r3, 801b3ee <_fflush_r+0x1a>
 801b3ea:	f7ff fa05 	bl	801a7f8 <__sinit>
 801b3ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b3f2:	2b00      	cmp	r3, #0
 801b3f4:	d0f3      	beq.n	801b3de <_fflush_r+0xa>
 801b3f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b3f8:	07d0      	lsls	r0, r2, #31
 801b3fa:	d404      	bmi.n	801b406 <_fflush_r+0x32>
 801b3fc:	0599      	lsls	r1, r3, #22
 801b3fe:	d402      	bmi.n	801b406 <_fflush_r+0x32>
 801b400:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b402:	f7ff fb66 	bl	801aad2 <__retarget_lock_acquire_recursive>
 801b406:	4628      	mov	r0, r5
 801b408:	4621      	mov	r1, r4
 801b40a:	f7ff ff5f 	bl	801b2cc <__sflush_r>
 801b40e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b410:	07da      	lsls	r2, r3, #31
 801b412:	4605      	mov	r5, r0
 801b414:	d4e4      	bmi.n	801b3e0 <_fflush_r+0xc>
 801b416:	89a3      	ldrh	r3, [r4, #12]
 801b418:	059b      	lsls	r3, r3, #22
 801b41a:	d4e1      	bmi.n	801b3e0 <_fflush_r+0xc>
 801b41c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b41e:	f7ff fb59 	bl	801aad4 <__retarget_lock_release_recursive>
 801b422:	e7dd      	b.n	801b3e0 <_fflush_r+0xc>

0801b424 <fiprintf>:
 801b424:	b40e      	push	{r1, r2, r3}
 801b426:	b503      	push	{r0, r1, lr}
 801b428:	4601      	mov	r1, r0
 801b42a:	ab03      	add	r3, sp, #12
 801b42c:	4805      	ldr	r0, [pc, #20]	@ (801b444 <fiprintf+0x20>)
 801b42e:	f853 2b04 	ldr.w	r2, [r3], #4
 801b432:	6800      	ldr	r0, [r0, #0]
 801b434:	9301      	str	r3, [sp, #4]
 801b436:	f7ff fca5 	bl	801ad84 <_vfiprintf_r>
 801b43a:	b002      	add	sp, #8
 801b43c:	f85d eb04 	ldr.w	lr, [sp], #4
 801b440:	b003      	add	sp, #12
 801b442:	4770      	bx	lr
 801b444:	240049d0 	.word	0x240049d0

0801b448 <__swbuf_r>:
 801b448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b44a:	460e      	mov	r6, r1
 801b44c:	4614      	mov	r4, r2
 801b44e:	4605      	mov	r5, r0
 801b450:	b118      	cbz	r0, 801b45a <__swbuf_r+0x12>
 801b452:	6a03      	ldr	r3, [r0, #32]
 801b454:	b90b      	cbnz	r3, 801b45a <__swbuf_r+0x12>
 801b456:	f7ff f9cf 	bl	801a7f8 <__sinit>
 801b45a:	69a3      	ldr	r3, [r4, #24]
 801b45c:	60a3      	str	r3, [r4, #8]
 801b45e:	89a3      	ldrh	r3, [r4, #12]
 801b460:	071a      	lsls	r2, r3, #28
 801b462:	d501      	bpl.n	801b468 <__swbuf_r+0x20>
 801b464:	6923      	ldr	r3, [r4, #16]
 801b466:	b943      	cbnz	r3, 801b47a <__swbuf_r+0x32>
 801b468:	4621      	mov	r1, r4
 801b46a:	4628      	mov	r0, r5
 801b46c:	f000 f82a 	bl	801b4c4 <__swsetup_r>
 801b470:	b118      	cbz	r0, 801b47a <__swbuf_r+0x32>
 801b472:	f04f 37ff 	mov.w	r7, #4294967295
 801b476:	4638      	mov	r0, r7
 801b478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b47a:	6823      	ldr	r3, [r4, #0]
 801b47c:	6922      	ldr	r2, [r4, #16]
 801b47e:	1a98      	subs	r0, r3, r2
 801b480:	6963      	ldr	r3, [r4, #20]
 801b482:	b2f6      	uxtb	r6, r6
 801b484:	4283      	cmp	r3, r0
 801b486:	4637      	mov	r7, r6
 801b488:	dc05      	bgt.n	801b496 <__swbuf_r+0x4e>
 801b48a:	4621      	mov	r1, r4
 801b48c:	4628      	mov	r0, r5
 801b48e:	f7ff ffa1 	bl	801b3d4 <_fflush_r>
 801b492:	2800      	cmp	r0, #0
 801b494:	d1ed      	bne.n	801b472 <__swbuf_r+0x2a>
 801b496:	68a3      	ldr	r3, [r4, #8]
 801b498:	3b01      	subs	r3, #1
 801b49a:	60a3      	str	r3, [r4, #8]
 801b49c:	6823      	ldr	r3, [r4, #0]
 801b49e:	1c5a      	adds	r2, r3, #1
 801b4a0:	6022      	str	r2, [r4, #0]
 801b4a2:	701e      	strb	r6, [r3, #0]
 801b4a4:	6962      	ldr	r2, [r4, #20]
 801b4a6:	1c43      	adds	r3, r0, #1
 801b4a8:	429a      	cmp	r2, r3
 801b4aa:	d004      	beq.n	801b4b6 <__swbuf_r+0x6e>
 801b4ac:	89a3      	ldrh	r3, [r4, #12]
 801b4ae:	07db      	lsls	r3, r3, #31
 801b4b0:	d5e1      	bpl.n	801b476 <__swbuf_r+0x2e>
 801b4b2:	2e0a      	cmp	r6, #10
 801b4b4:	d1df      	bne.n	801b476 <__swbuf_r+0x2e>
 801b4b6:	4621      	mov	r1, r4
 801b4b8:	4628      	mov	r0, r5
 801b4ba:	f7ff ff8b 	bl	801b3d4 <_fflush_r>
 801b4be:	2800      	cmp	r0, #0
 801b4c0:	d0d9      	beq.n	801b476 <__swbuf_r+0x2e>
 801b4c2:	e7d6      	b.n	801b472 <__swbuf_r+0x2a>

0801b4c4 <__swsetup_r>:
 801b4c4:	b538      	push	{r3, r4, r5, lr}
 801b4c6:	4b29      	ldr	r3, [pc, #164]	@ (801b56c <__swsetup_r+0xa8>)
 801b4c8:	4605      	mov	r5, r0
 801b4ca:	6818      	ldr	r0, [r3, #0]
 801b4cc:	460c      	mov	r4, r1
 801b4ce:	b118      	cbz	r0, 801b4d8 <__swsetup_r+0x14>
 801b4d0:	6a03      	ldr	r3, [r0, #32]
 801b4d2:	b90b      	cbnz	r3, 801b4d8 <__swsetup_r+0x14>
 801b4d4:	f7ff f990 	bl	801a7f8 <__sinit>
 801b4d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b4dc:	0719      	lsls	r1, r3, #28
 801b4de:	d422      	bmi.n	801b526 <__swsetup_r+0x62>
 801b4e0:	06da      	lsls	r2, r3, #27
 801b4e2:	d407      	bmi.n	801b4f4 <__swsetup_r+0x30>
 801b4e4:	2209      	movs	r2, #9
 801b4e6:	602a      	str	r2, [r5, #0]
 801b4e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b4ec:	81a3      	strh	r3, [r4, #12]
 801b4ee:	f04f 30ff 	mov.w	r0, #4294967295
 801b4f2:	e033      	b.n	801b55c <__swsetup_r+0x98>
 801b4f4:	0758      	lsls	r0, r3, #29
 801b4f6:	d512      	bpl.n	801b51e <__swsetup_r+0x5a>
 801b4f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b4fa:	b141      	cbz	r1, 801b50e <__swsetup_r+0x4a>
 801b4fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b500:	4299      	cmp	r1, r3
 801b502:	d002      	beq.n	801b50a <__swsetup_r+0x46>
 801b504:	4628      	mov	r0, r5
 801b506:	f7ff fb13 	bl	801ab30 <_free_r>
 801b50a:	2300      	movs	r3, #0
 801b50c:	6363      	str	r3, [r4, #52]	@ 0x34
 801b50e:	89a3      	ldrh	r3, [r4, #12]
 801b510:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801b514:	81a3      	strh	r3, [r4, #12]
 801b516:	2300      	movs	r3, #0
 801b518:	6063      	str	r3, [r4, #4]
 801b51a:	6923      	ldr	r3, [r4, #16]
 801b51c:	6023      	str	r3, [r4, #0]
 801b51e:	89a3      	ldrh	r3, [r4, #12]
 801b520:	f043 0308 	orr.w	r3, r3, #8
 801b524:	81a3      	strh	r3, [r4, #12]
 801b526:	6923      	ldr	r3, [r4, #16]
 801b528:	b94b      	cbnz	r3, 801b53e <__swsetup_r+0x7a>
 801b52a:	89a3      	ldrh	r3, [r4, #12]
 801b52c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801b530:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b534:	d003      	beq.n	801b53e <__swsetup_r+0x7a>
 801b536:	4621      	mov	r1, r4
 801b538:	4628      	mov	r0, r5
 801b53a:	f000 f856 	bl	801b5ea <__smakebuf_r>
 801b53e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b542:	f013 0201 	ands.w	r2, r3, #1
 801b546:	d00a      	beq.n	801b55e <__swsetup_r+0x9a>
 801b548:	2200      	movs	r2, #0
 801b54a:	60a2      	str	r2, [r4, #8]
 801b54c:	6962      	ldr	r2, [r4, #20]
 801b54e:	4252      	negs	r2, r2
 801b550:	61a2      	str	r2, [r4, #24]
 801b552:	6922      	ldr	r2, [r4, #16]
 801b554:	b942      	cbnz	r2, 801b568 <__swsetup_r+0xa4>
 801b556:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801b55a:	d1c5      	bne.n	801b4e8 <__swsetup_r+0x24>
 801b55c:	bd38      	pop	{r3, r4, r5, pc}
 801b55e:	0799      	lsls	r1, r3, #30
 801b560:	bf58      	it	pl
 801b562:	6962      	ldrpl	r2, [r4, #20]
 801b564:	60a2      	str	r2, [r4, #8]
 801b566:	e7f4      	b.n	801b552 <__swsetup_r+0x8e>
 801b568:	2000      	movs	r0, #0
 801b56a:	e7f7      	b.n	801b55c <__swsetup_r+0x98>
 801b56c:	240049d0 	.word	0x240049d0

0801b570 <_sbrk_r>:
 801b570:	b538      	push	{r3, r4, r5, lr}
 801b572:	4d06      	ldr	r5, [pc, #24]	@ (801b58c <_sbrk_r+0x1c>)
 801b574:	2300      	movs	r3, #0
 801b576:	4604      	mov	r4, r0
 801b578:	4608      	mov	r0, r1
 801b57a:	602b      	str	r3, [r5, #0]
 801b57c:	f7e6 f9de 	bl	800193c <_sbrk>
 801b580:	1c43      	adds	r3, r0, #1
 801b582:	d102      	bne.n	801b58a <_sbrk_r+0x1a>
 801b584:	682b      	ldr	r3, [r5, #0]
 801b586:	b103      	cbz	r3, 801b58a <_sbrk_r+0x1a>
 801b588:	6023      	str	r3, [r4, #0]
 801b58a:	bd38      	pop	{r3, r4, r5, pc}
 801b58c:	24014e18 	.word	0x24014e18

0801b590 <abort>:
 801b590:	b508      	push	{r3, lr}
 801b592:	2006      	movs	r0, #6
 801b594:	f000 f88e 	bl	801b6b4 <raise>
 801b598:	2001      	movs	r0, #1
 801b59a:	f7e6 f957 	bl	800184c <_exit>

0801b59e <__swhatbuf_r>:
 801b59e:	b570      	push	{r4, r5, r6, lr}
 801b5a0:	460c      	mov	r4, r1
 801b5a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b5a6:	2900      	cmp	r1, #0
 801b5a8:	b096      	sub	sp, #88	@ 0x58
 801b5aa:	4615      	mov	r5, r2
 801b5ac:	461e      	mov	r6, r3
 801b5ae:	da0d      	bge.n	801b5cc <__swhatbuf_r+0x2e>
 801b5b0:	89a3      	ldrh	r3, [r4, #12]
 801b5b2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801b5b6:	f04f 0100 	mov.w	r1, #0
 801b5ba:	bf14      	ite	ne
 801b5bc:	2340      	movne	r3, #64	@ 0x40
 801b5be:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801b5c2:	2000      	movs	r0, #0
 801b5c4:	6031      	str	r1, [r6, #0]
 801b5c6:	602b      	str	r3, [r5, #0]
 801b5c8:	b016      	add	sp, #88	@ 0x58
 801b5ca:	bd70      	pop	{r4, r5, r6, pc}
 801b5cc:	466a      	mov	r2, sp
 801b5ce:	f000 f879 	bl	801b6c4 <_fstat_r>
 801b5d2:	2800      	cmp	r0, #0
 801b5d4:	dbec      	blt.n	801b5b0 <__swhatbuf_r+0x12>
 801b5d6:	9901      	ldr	r1, [sp, #4]
 801b5d8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801b5dc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801b5e0:	4259      	negs	r1, r3
 801b5e2:	4159      	adcs	r1, r3
 801b5e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801b5e8:	e7eb      	b.n	801b5c2 <__swhatbuf_r+0x24>

0801b5ea <__smakebuf_r>:
 801b5ea:	898b      	ldrh	r3, [r1, #12]
 801b5ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b5ee:	079d      	lsls	r5, r3, #30
 801b5f0:	4606      	mov	r6, r0
 801b5f2:	460c      	mov	r4, r1
 801b5f4:	d507      	bpl.n	801b606 <__smakebuf_r+0x1c>
 801b5f6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801b5fa:	6023      	str	r3, [r4, #0]
 801b5fc:	6123      	str	r3, [r4, #16]
 801b5fe:	2301      	movs	r3, #1
 801b600:	6163      	str	r3, [r4, #20]
 801b602:	b003      	add	sp, #12
 801b604:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b606:	ab01      	add	r3, sp, #4
 801b608:	466a      	mov	r2, sp
 801b60a:	f7ff ffc8 	bl	801b59e <__swhatbuf_r>
 801b60e:	9f00      	ldr	r7, [sp, #0]
 801b610:	4605      	mov	r5, r0
 801b612:	4639      	mov	r1, r7
 801b614:	4630      	mov	r0, r6
 801b616:	f7ff faff 	bl	801ac18 <_malloc_r>
 801b61a:	b948      	cbnz	r0, 801b630 <__smakebuf_r+0x46>
 801b61c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b620:	059a      	lsls	r2, r3, #22
 801b622:	d4ee      	bmi.n	801b602 <__smakebuf_r+0x18>
 801b624:	f023 0303 	bic.w	r3, r3, #3
 801b628:	f043 0302 	orr.w	r3, r3, #2
 801b62c:	81a3      	strh	r3, [r4, #12]
 801b62e:	e7e2      	b.n	801b5f6 <__smakebuf_r+0xc>
 801b630:	89a3      	ldrh	r3, [r4, #12]
 801b632:	6020      	str	r0, [r4, #0]
 801b634:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b638:	81a3      	strh	r3, [r4, #12]
 801b63a:	9b01      	ldr	r3, [sp, #4]
 801b63c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801b640:	b15b      	cbz	r3, 801b65a <__smakebuf_r+0x70>
 801b642:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b646:	4630      	mov	r0, r6
 801b648:	f000 f84e 	bl	801b6e8 <_isatty_r>
 801b64c:	b128      	cbz	r0, 801b65a <__smakebuf_r+0x70>
 801b64e:	89a3      	ldrh	r3, [r4, #12]
 801b650:	f023 0303 	bic.w	r3, r3, #3
 801b654:	f043 0301 	orr.w	r3, r3, #1
 801b658:	81a3      	strh	r3, [r4, #12]
 801b65a:	89a3      	ldrh	r3, [r4, #12]
 801b65c:	431d      	orrs	r5, r3
 801b65e:	81a5      	strh	r5, [r4, #12]
 801b660:	e7cf      	b.n	801b602 <__smakebuf_r+0x18>

0801b662 <_raise_r>:
 801b662:	291f      	cmp	r1, #31
 801b664:	b538      	push	{r3, r4, r5, lr}
 801b666:	4605      	mov	r5, r0
 801b668:	460c      	mov	r4, r1
 801b66a:	d904      	bls.n	801b676 <_raise_r+0x14>
 801b66c:	2316      	movs	r3, #22
 801b66e:	6003      	str	r3, [r0, #0]
 801b670:	f04f 30ff 	mov.w	r0, #4294967295
 801b674:	bd38      	pop	{r3, r4, r5, pc}
 801b676:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801b678:	b112      	cbz	r2, 801b680 <_raise_r+0x1e>
 801b67a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b67e:	b94b      	cbnz	r3, 801b694 <_raise_r+0x32>
 801b680:	4628      	mov	r0, r5
 801b682:	f000 f853 	bl	801b72c <_getpid_r>
 801b686:	4622      	mov	r2, r4
 801b688:	4601      	mov	r1, r0
 801b68a:	4628      	mov	r0, r5
 801b68c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b690:	f000 b83a 	b.w	801b708 <_kill_r>
 801b694:	2b01      	cmp	r3, #1
 801b696:	d00a      	beq.n	801b6ae <_raise_r+0x4c>
 801b698:	1c59      	adds	r1, r3, #1
 801b69a:	d103      	bne.n	801b6a4 <_raise_r+0x42>
 801b69c:	2316      	movs	r3, #22
 801b69e:	6003      	str	r3, [r0, #0]
 801b6a0:	2001      	movs	r0, #1
 801b6a2:	e7e7      	b.n	801b674 <_raise_r+0x12>
 801b6a4:	2100      	movs	r1, #0
 801b6a6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801b6aa:	4620      	mov	r0, r4
 801b6ac:	4798      	blx	r3
 801b6ae:	2000      	movs	r0, #0
 801b6b0:	e7e0      	b.n	801b674 <_raise_r+0x12>
	...

0801b6b4 <raise>:
 801b6b4:	4b02      	ldr	r3, [pc, #8]	@ (801b6c0 <raise+0xc>)
 801b6b6:	4601      	mov	r1, r0
 801b6b8:	6818      	ldr	r0, [r3, #0]
 801b6ba:	f7ff bfd2 	b.w	801b662 <_raise_r>
 801b6be:	bf00      	nop
 801b6c0:	240049d0 	.word	0x240049d0

0801b6c4 <_fstat_r>:
 801b6c4:	b538      	push	{r3, r4, r5, lr}
 801b6c6:	4d07      	ldr	r5, [pc, #28]	@ (801b6e4 <_fstat_r+0x20>)
 801b6c8:	2300      	movs	r3, #0
 801b6ca:	4604      	mov	r4, r0
 801b6cc:	4608      	mov	r0, r1
 801b6ce:	4611      	mov	r1, r2
 801b6d0:	602b      	str	r3, [r5, #0]
 801b6d2:	f7e6 f90b 	bl	80018ec <_fstat>
 801b6d6:	1c43      	adds	r3, r0, #1
 801b6d8:	d102      	bne.n	801b6e0 <_fstat_r+0x1c>
 801b6da:	682b      	ldr	r3, [r5, #0]
 801b6dc:	b103      	cbz	r3, 801b6e0 <_fstat_r+0x1c>
 801b6de:	6023      	str	r3, [r4, #0]
 801b6e0:	bd38      	pop	{r3, r4, r5, pc}
 801b6e2:	bf00      	nop
 801b6e4:	24014e18 	.word	0x24014e18

0801b6e8 <_isatty_r>:
 801b6e8:	b538      	push	{r3, r4, r5, lr}
 801b6ea:	4d06      	ldr	r5, [pc, #24]	@ (801b704 <_isatty_r+0x1c>)
 801b6ec:	2300      	movs	r3, #0
 801b6ee:	4604      	mov	r4, r0
 801b6f0:	4608      	mov	r0, r1
 801b6f2:	602b      	str	r3, [r5, #0]
 801b6f4:	f7e6 f90a 	bl	800190c <_isatty>
 801b6f8:	1c43      	adds	r3, r0, #1
 801b6fa:	d102      	bne.n	801b702 <_isatty_r+0x1a>
 801b6fc:	682b      	ldr	r3, [r5, #0]
 801b6fe:	b103      	cbz	r3, 801b702 <_isatty_r+0x1a>
 801b700:	6023      	str	r3, [r4, #0]
 801b702:	bd38      	pop	{r3, r4, r5, pc}
 801b704:	24014e18 	.word	0x24014e18

0801b708 <_kill_r>:
 801b708:	b538      	push	{r3, r4, r5, lr}
 801b70a:	4d07      	ldr	r5, [pc, #28]	@ (801b728 <_kill_r+0x20>)
 801b70c:	2300      	movs	r3, #0
 801b70e:	4604      	mov	r4, r0
 801b710:	4608      	mov	r0, r1
 801b712:	4611      	mov	r1, r2
 801b714:	602b      	str	r3, [r5, #0]
 801b716:	f7e6 f887 	bl	8001828 <_kill>
 801b71a:	1c43      	adds	r3, r0, #1
 801b71c:	d102      	bne.n	801b724 <_kill_r+0x1c>
 801b71e:	682b      	ldr	r3, [r5, #0]
 801b720:	b103      	cbz	r3, 801b724 <_kill_r+0x1c>
 801b722:	6023      	str	r3, [r4, #0]
 801b724:	bd38      	pop	{r3, r4, r5, pc}
 801b726:	bf00      	nop
 801b728:	24014e18 	.word	0x24014e18

0801b72c <_getpid_r>:
 801b72c:	f7e6 b874 	b.w	8001818 <_getpid>

0801b730 <_init>:
 801b730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b732:	bf00      	nop
 801b734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b736:	bc08      	pop	{r3}
 801b738:	469e      	mov	lr, r3
 801b73a:	4770      	bx	lr

0801b73c <_fini>:
 801b73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b73e:	bf00      	nop
 801b740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b742:	bc08      	pop	{r3}
 801b744:	469e      	mov	lr, r3
 801b746:	4770      	bx	lr
