// Seed: 3029567486
module module_0 (
    input wire id_0
);
  assign id_2 = -1 == id_0;
  wire id_3, id_4, id_5;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output supply0 id_2,
    input wor id_3,
    input wand id_4,
    output supply0 id_5
);
  int id_7 (-1'b0);
  parameter id_8 = 1 & "";
  module_0 modCall_1 (id_1);
  wire id_9;
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    output logic id_3
);
  always id_3 <= 1;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
