`timescale 1ns / 1ps


module FIR_Adder(
input signed [15:0] data1,
input signed [15:0] data2,
input signed [15:0] data3,
input signed [15:0] data4,
output []data_out1;
output []data_out2;
    );
endmodule
