-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity calc_llr is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    mod_type_V : IN STD_LOGIC_VECTOR (1 downto 0);
    sym_V : IN STD_LOGIC_VECTOR (18 downto 0);
    inv_sigma_sq_V : IN STD_LOGIC_VECTOR (16 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of calc_llr is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv59_0 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal demod_REGION_THRES_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod_REGION_THRES_V_ce0 : STD_LOGIC;
    signal demod_REGION_THRES_V_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod_REGION_THRES_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod_REGION_THRES_V_ce1 : STD_LOGIC;
    signal demod_REGION_THRES_V_q1 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod_REGION_THRES_V_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod_REGION_THRES_V_ce2 : STD_LOGIC;
    signal demod_REGION_THRES_V_q2 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod_GRADIENT_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod_GRADIENT_V_0_ce0 : STD_LOGIC;
    signal demod_GRADIENT_V_0_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod_INTERCEPT_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod_INTERCEPT_V_0_ce0 : STD_LOGIC;
    signal demod_INTERCEPT_V_0_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod_GRADIENT_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod_GRADIENT_V_1_ce0 : STD_LOGIC;
    signal demod_GRADIENT_V_1_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod_INTERCEPT_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod_INTERCEPT_V_1_ce0 : STD_LOGIC;
    signal demod_INTERCEPT_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod_GRADIENT_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod_GRADIENT_V_2_ce0 : STD_LOGIC;
    signal demod_GRADIENT_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod_INTERCEPT_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod_INTERCEPT_V_2_ce0 : STD_LOGIC;
    signal demod_INTERCEPT_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter1_inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter2_inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter3_inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter4_inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter5_inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter6_inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter7_inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter8_inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter9_inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter10_inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter11_inv_sigma_sq_V_read_reg_1186 : STD_LOGIC_VECTOR (16 downto 0);
    signal sym_V_read_reg_1191 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_reg_pp0_iter1_sym_V_read_reg_1191 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_reg_pp0_iter2_sym_V_read_reg_1191 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_reg_pp0_iter3_sym_V_read_reg_1191 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_reg_pp0_iter4_sym_V_read_reg_1191 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_reg_pp0_iter5_sym_V_read_reg_1191 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_reg_pp0_iter6_sym_V_read_reg_1191 : STD_LOGIC_VECTOR (18 downto 0);
    signal mod_type_V_read_reg_1199 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter1_mod_type_V_read_reg_1199 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter2_mod_type_V_read_reg_1199 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter3_mod_type_V_read_reg_1199 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter4_mod_type_V_read_reg_1199 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_220_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1207 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_tmp_reg_1207 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_reg_1207 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_fu_228_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_i_reg_1213 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter1_p_i_reg_1213 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter2_p_i_reg_1213 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_1_i_fu_236_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_1_i_reg_1219 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter1_p_1_i_reg_1219 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter2_p_1_i_reg_1219 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_2_i_fu_262_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_2_i_reg_1235 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter2_p_2_i_reg_1235 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter3_p_2_i_reg_1235 : STD_LOGIC_VECTOR (2 downto 0);
    signal demod_REGION_THRES_V_1_reg_1241 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod_REGION_THRES_V_4_reg_1246 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_206_i_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_206_i_reg_1256 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_206_1_i_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_206_1_i_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal demod_REGION_THRES_V_7_reg_1266 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp3_fu_320_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp3_reg_1271 : STD_LOGIC_VECTOR (2 downto 0);
    signal region_V_fu_351_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal region_V_reg_1276 : STD_LOGIC_VECTOR (2 downto 0);
    signal demod_GRADIENT_V_0_l_reg_1311 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod_INTERCEPT_V_0_1_reg_1316 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter7_demod_INTERCEPT_V_0_1_reg_1316 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter8_demod_INTERCEPT_V_0_1_reg_1316 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter9_demod_INTERCEPT_V_0_1_reg_1316 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter10_demod_INTERCEPT_V_0_1_reg_1316 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod_GRADIENT_V_1_l_reg_1321 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod_INTERCEPT_V_1_1_reg_1326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter7_demod_INTERCEPT_V_1_1_reg_1326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter8_demod_INTERCEPT_V_1_1_reg_1326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter9_demod_INTERCEPT_V_1_1_reg_1326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter10_demod_INTERCEPT_V_1_1_reg_1326 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod_GRADIENT_V_2_l_reg_1331 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod_INTERCEPT_V_2_1_reg_1336 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter7_demod_INTERCEPT_V_2_1_reg_1336 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter8_demod_INTERCEPT_V_2_1_reg_1336 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter9_demod_INTERCEPT_V_2_1_reg_1336 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter10_demod_INTERCEPT_V_2_1_reg_1336 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP1_V_cast_fu_373_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1141_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_reg_1363 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1147_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_1_reg_1368 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1153_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_2_reg_1373 : STD_LOGIC_VECTOR (35 downto 0);
    signal intrp_V_reg_1378 : STD_LOGIC_VECTOR (17 downto 0);
    signal intrp_V_1_reg_1383 : STD_LOGIC_VECTOR (17 downto 0);
    signal intrp_V_2_reg_1388 : STD_LOGIC_VECTOR (17 downto 0);
    signal OP2_V_fu_487_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_1159_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_s_reg_1415 : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_reg_pp0_iter16_r_V_s_reg_1415 : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_reg_pp0_iter17_r_V_s_reg_1415 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_34_reg_1423 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter16_tmp_34_reg_1423 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_tmp_34_reg_1423 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_506_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_reg_1430 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_9_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter16_p_Result_9_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1168_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_80_1_reg_1441 : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_reg_pp0_iter16_r_V_80_1_reg_1441 : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_reg_pp0_iter17_r_V_80_1_reg_1441 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_40_reg_1449 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter16_tmp_40_reg_1449 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_tmp_40_reg_1449 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_525_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_1456 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_99_1_reg_1461 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter16_p_Result_99_1_reg_1461 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1177_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_80_2_reg_1467 : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_reg_pp0_iter16_r_V_80_2_reg_1467 : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_reg_pp0_iter17_r_V_80_2_reg_1467 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_46_reg_1475 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter16_tmp_46_reg_1475 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_tmp_46_reg_1475 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_544_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_1482 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_99_2_reg_1487 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter16_p_Result_99_2_reg_1487 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_reg_1493 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_reg_1498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_not_s_i_i_reg_1498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_not_s_i_i_reg_1498 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_1_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_1_reg_1505 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_1_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_1_reg_1510 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_not_s_i_i_1_reg_1510 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_not_s_i_i_1_reg_1510 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_2_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_2_reg_1517 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_2_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_2_reg_1522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_not_s_i_i_2_reg_1522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_not_s_i_i_2_reg_1522 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_fu_623_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_reg_1529 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter18_p_Val2_2_reg_1529 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_629_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_1535 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_reg_1541 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_1548 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_1555 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_45_1_fu_696_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_45_1_reg_1560 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter18_p_Val2_45_1_reg_1560 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_702_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_1566 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_1_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_1_reg_1572 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_1579 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_1586 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_45_2_fu_769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_45_2_reg_1591 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter18_p_Val2_45_2_reg_1591 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_775_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_1597 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_2_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_2_reg_1603 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_reg_1610 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_reg_1617 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_reg_1622 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_reg_1627 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_1632 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_reg_1637 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_1_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_1_reg_1642 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_1_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_1_reg_1647 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_reg_1652 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_1_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_1_reg_1657 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_2_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_2_reg_1662 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_2_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_2_reg_1667 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_reg_1672 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_2_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_2_reg_1677 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_244_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_253_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_269_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_363_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal demod_REGION_THRES_V_2_fu_278_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal demod_REGION_THRES_V_5_fu_286_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_2_i_77_fu_294_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp1_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_301_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal demod_REGION_THRES_V_8_fu_327_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sel_tmp6_demorgan_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_206_2_i_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_357_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_cast_fu_385_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_6_fu_392_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_s_fu_388_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_210_cast_fu_399_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_s_fu_403_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_1_cast_fu_419_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_210_1_fu_426_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_2081_1_fu_422_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_210_1_cast_fu_433_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_41_1_fu_437_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_2_cast_fu_453_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_210_2_fu_460_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_2081_2_fu_456_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_210_2_cast_fu_467_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_41_2_fu_471_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_i_i_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_595_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_4_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_619_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_fu_586_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_602_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_1_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_668_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_4_1_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_216_1_fu_692_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_44_1_fu_659_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_fu_675_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_1_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_2_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_741_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_4_2_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_216_2_fu_765_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_44_2_fu_732_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_fu_748_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_2_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_805_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_828_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp21_demorgan_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp21_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_882_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_221_1_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_1_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_889_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_1_fu_915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_1_fu_921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_905_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp23_demorgan_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp23_fu_942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_959_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_221_2_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_2_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_966_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_2_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_2_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_982_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp25_demorgan_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp25_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp22_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_45_mux_fu_1045_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_78_fu_1051_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp24_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_1_fu_1069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_45_mux_1_fu_1074_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_45_1_80_fu_1080_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_fu_1094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_2_fu_1098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_45_mux_2_fu_1103_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_45_2_81_fu_1109_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal llr_0_V_write_assig_fu_1057_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal llr_1_V_write_assig_fu_1086_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal llr_2_V_write_assig_fu_1115_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1141_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1141_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1147_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1153_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1159_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1168_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1177_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1141_ce : STD_LOGIC;
    signal grp_fu_1147_ce : STD_LOGIC;
    signal grp_fu_1153_ce : STD_LOGIC;
    signal grp_fu_1159_ce : STD_LOGIC;
    signal grp_fu_1168_ce : STD_LOGIC;
    signal grp_fu_1177_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to18 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1141_p00 : STD_LOGIC_VECTOR (35 downto 0);

    component ber_kernel_mul_muyd2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component ber_kernel_mul_muzec IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component ber_kernel_mul_muAem IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component ber_kernel_mul_muBew IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;


    component calc_llr_demod_RErcU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component calc_llr_demod_GRsc4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component calc_llr_demod_INtde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component calc_llr_demod_GRudo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component calc_llr_demod_INvdy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component calc_llr_demod_GRwdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component calc_llr_demod_INxdS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    demod_REGION_THRES_V_U : component calc_llr_demod_RErcU
    generic map (
        DataWidth => 15,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod_REGION_THRES_V_address0,
        ce0 => demod_REGION_THRES_V_ce0,
        q0 => demod_REGION_THRES_V_q0,
        address1 => demod_REGION_THRES_V_address1,
        ce1 => demod_REGION_THRES_V_ce1,
        q1 => demod_REGION_THRES_V_q1,
        address2 => demod_REGION_THRES_V_address2,
        ce2 => demod_REGION_THRES_V_ce2,
        q2 => demod_REGION_THRES_V_q2);

    demod_GRADIENT_V_0_U : component calc_llr_demod_GRsc4
    generic map (
        DataWidth => 17,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod_GRADIENT_V_0_address0,
        ce0 => demod_GRADIENT_V_0_ce0,
        q0 => demod_GRADIENT_V_0_q0);

    demod_INTERCEPT_V_0_U : component calc_llr_demod_INtde
    generic map (
        DataWidth => 17,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod_INTERCEPT_V_0_address0,
        ce0 => demod_INTERCEPT_V_0_ce0,
        q0 => demod_INTERCEPT_V_0_q0);

    demod_GRADIENT_V_1_U : component calc_llr_demod_GRudo
    generic map (
        DataWidth => 17,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod_GRADIENT_V_1_address0,
        ce0 => demod_GRADIENT_V_1_ce0,
        q0 => demod_GRADIENT_V_1_q0);

    demod_INTERCEPT_V_1_U : component calc_llr_demod_INvdy
    generic map (
        DataWidth => 16,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod_INTERCEPT_V_1_address0,
        ce0 => demod_INTERCEPT_V_1_ce0,
        q0 => demod_INTERCEPT_V_1_q0);

    demod_GRADIENT_V_2_U : component calc_llr_demod_GRwdI
    generic map (
        DataWidth => 16,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod_GRADIENT_V_2_address0,
        ce0 => demod_GRADIENT_V_2_ce0,
        q0 => demod_GRADIENT_V_2_q0);

    demod_INTERCEPT_V_2_U : component calc_llr_demod_INxdS
    generic map (
        DataWidth => 16,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod_INTERCEPT_V_2_address0,
        ce0 => demod_INTERCEPT_V_2_ce0,
        q0 => demod_INTERCEPT_V_2_q0);

    ber_kernel_mul_muyd2_U106 : component ber_kernel_mul_muyd2
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 17,
        din1_WIDTH => 19,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1141_p0,
        din1 => grp_fu_1141_p1,
        ce => grp_fu_1141_ce,
        dout => grp_fu_1141_p2);

    ber_kernel_mul_muzec_U107 : component ber_kernel_mul_muzec
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 17,
        din1_WIDTH => 19,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => demod_GRADIENT_V_1_l_reg_1321,
        din1 => grp_fu_1147_p1,
        ce => grp_fu_1147_ce,
        dout => grp_fu_1147_p2);

    ber_kernel_mul_muAem_U108 : component ber_kernel_mul_muAem
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 19,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => demod_GRADIENT_V_2_l_reg_1331,
        din1 => grp_fu_1153_p1,
        ce => grp_fu_1153_ce,
        dout => grp_fu_1153_p2);

    ber_kernel_mul_muBew_U109 : component ber_kernel_mul_muBew
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1159_p0,
        din1 => intrp_V_reg_1378,
        ce => grp_fu_1159_ce,
        dout => grp_fu_1159_p2);

    ber_kernel_mul_muBew_U110 : component ber_kernel_mul_muBew
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1168_p0,
        din1 => intrp_V_1_reg_1383,
        ce => grp_fu_1168_ce,
        dout => grp_fu_1168_p2);

    ber_kernel_mul_muBew_U111 : component ber_kernel_mul_muBew
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1177_p0,
        din1 => intrp_V_2_reg_1388,
        ce => grp_fu_1177_ce,
        dout => grp_fu_1177_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (ap_ce = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1))) then
                Range1_all_ones_1_reg_1579 <= Range1_all_ones_1_fu_722_p2;
                Range1_all_ones_2_reg_1610 <= Range1_all_ones_2_fu_795_p2;
                Range1_all_ones_reg_1548 <= Range1_all_ones_fu_649_p2;
                Range1_all_zeros_1_reg_1586 <= Range1_all_zeros_1_fu_727_p2;
                Range1_all_zeros_2_reg_1617 <= Range1_all_zeros_2_fu_800_p2;
                Range1_all_zeros_reg_1555 <= Range1_all_zeros_fu_654_p2;
                ap_reg_pp0_iter10_demod_INTERCEPT_V_0_1_reg_1316 <= ap_reg_pp0_iter9_demod_INTERCEPT_V_0_1_reg_1316;
                ap_reg_pp0_iter10_demod_INTERCEPT_V_1_1_reg_1326 <= ap_reg_pp0_iter9_demod_INTERCEPT_V_1_1_reg_1326;
                ap_reg_pp0_iter10_demod_INTERCEPT_V_2_1_reg_1336 <= ap_reg_pp0_iter9_demod_INTERCEPT_V_2_1_reg_1336;
                ap_reg_pp0_iter10_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter9_inv_sigma_sq_V_read_reg_1186;
                ap_reg_pp0_iter11_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter10_inv_sigma_sq_V_read_reg_1186;
                ap_reg_pp0_iter16_p_Result_99_1_reg_1461 <= p_Result_99_1_reg_1461;
                ap_reg_pp0_iter16_p_Result_99_2_reg_1487 <= p_Result_99_2_reg_1487;
                ap_reg_pp0_iter16_p_Result_9_reg_1435 <= p_Result_9_reg_1435;
                ap_reg_pp0_iter16_r_V_80_1_reg_1441 <= r_V_80_1_reg_1441;
                ap_reg_pp0_iter16_r_V_80_2_reg_1467 <= r_V_80_2_reg_1467;
                ap_reg_pp0_iter16_r_V_s_reg_1415 <= r_V_s_reg_1415;
                ap_reg_pp0_iter16_tmp_34_reg_1423 <= tmp_34_reg_1423;
                ap_reg_pp0_iter16_tmp_40_reg_1449 <= tmp_40_reg_1449;
                ap_reg_pp0_iter16_tmp_46_reg_1475 <= tmp_46_reg_1475;
                ap_reg_pp0_iter17_not_s_i_i_1_reg_1510 <= not_s_i_i_1_reg_1510;
                ap_reg_pp0_iter17_not_s_i_i_2_reg_1522 <= not_s_i_i_2_reg_1522;
                ap_reg_pp0_iter17_not_s_i_i_reg_1498 <= not_s_i_i_reg_1498;
                ap_reg_pp0_iter17_r_V_80_1_reg_1441 <= ap_reg_pp0_iter16_r_V_80_1_reg_1441;
                ap_reg_pp0_iter17_r_V_80_2_reg_1467 <= ap_reg_pp0_iter16_r_V_80_2_reg_1467;
                ap_reg_pp0_iter17_r_V_s_reg_1415 <= ap_reg_pp0_iter16_r_V_s_reg_1415;
                ap_reg_pp0_iter17_tmp_34_reg_1423 <= ap_reg_pp0_iter16_tmp_34_reg_1423;
                ap_reg_pp0_iter17_tmp_40_reg_1449 <= ap_reg_pp0_iter16_tmp_40_reg_1449;
                ap_reg_pp0_iter17_tmp_46_reg_1475 <= ap_reg_pp0_iter16_tmp_46_reg_1475;
                ap_reg_pp0_iter18_not_s_i_i_1_reg_1510 <= ap_reg_pp0_iter17_not_s_i_i_1_reg_1510;
                ap_reg_pp0_iter18_not_s_i_i_2_reg_1522 <= ap_reg_pp0_iter17_not_s_i_i_2_reg_1522;
                ap_reg_pp0_iter18_not_s_i_i_reg_1498 <= ap_reg_pp0_iter17_not_s_i_i_reg_1498;
                ap_reg_pp0_iter18_p_Val2_2_reg_1529 <= p_Val2_2_reg_1529;
                ap_reg_pp0_iter18_p_Val2_45_1_reg_1560 <= p_Val2_45_1_reg_1560;
                ap_reg_pp0_iter18_p_Val2_45_2_reg_1591 <= p_Val2_45_2_reg_1591;
                ap_reg_pp0_iter2_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter1_inv_sigma_sq_V_read_reg_1186;
                ap_reg_pp0_iter2_mod_type_V_read_reg_1199 <= ap_reg_pp0_iter1_mod_type_V_read_reg_1199;
                    ap_reg_pp0_iter2_p_1_i_reg_1219(2) <= ap_reg_pp0_iter1_p_1_i_reg_1219(2);
                    ap_reg_pp0_iter2_p_2_i_reg_1235(2) <= p_2_i_reg_1235(2);
                    ap_reg_pp0_iter2_p_i_reg_1213(2) <= ap_reg_pp0_iter1_p_i_reg_1213(2);
                ap_reg_pp0_iter2_sym_V_read_reg_1191 <= ap_reg_pp0_iter1_sym_V_read_reg_1191;
                ap_reg_pp0_iter2_tmp_reg_1207 <= ap_reg_pp0_iter1_tmp_reg_1207;
                ap_reg_pp0_iter3_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter2_inv_sigma_sq_V_read_reg_1186;
                ap_reg_pp0_iter3_mod_type_V_read_reg_1199 <= ap_reg_pp0_iter2_mod_type_V_read_reg_1199;
                    ap_reg_pp0_iter3_p_2_i_reg_1235(2) <= ap_reg_pp0_iter2_p_2_i_reg_1235(2);
                ap_reg_pp0_iter3_sym_V_read_reg_1191 <= ap_reg_pp0_iter2_sym_V_read_reg_1191;
                ap_reg_pp0_iter4_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter3_inv_sigma_sq_V_read_reg_1186;
                ap_reg_pp0_iter4_mod_type_V_read_reg_1199 <= ap_reg_pp0_iter3_mod_type_V_read_reg_1199;
                ap_reg_pp0_iter4_sym_V_read_reg_1191 <= ap_reg_pp0_iter3_sym_V_read_reg_1191;
                ap_reg_pp0_iter5_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter4_inv_sigma_sq_V_read_reg_1186;
                ap_reg_pp0_iter5_sym_V_read_reg_1191 <= ap_reg_pp0_iter4_sym_V_read_reg_1191;
                ap_reg_pp0_iter6_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter5_inv_sigma_sq_V_read_reg_1186;
                ap_reg_pp0_iter6_sym_V_read_reg_1191 <= ap_reg_pp0_iter5_sym_V_read_reg_1191;
                ap_reg_pp0_iter7_demod_INTERCEPT_V_0_1_reg_1316 <= demod_INTERCEPT_V_0_1_reg_1316;
                ap_reg_pp0_iter7_demod_INTERCEPT_V_1_1_reg_1326 <= demod_INTERCEPT_V_1_1_reg_1326;
                ap_reg_pp0_iter7_demod_INTERCEPT_V_2_1_reg_1336 <= demod_INTERCEPT_V_2_1_reg_1336;
                ap_reg_pp0_iter7_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter6_inv_sigma_sq_V_read_reg_1186;
                ap_reg_pp0_iter8_demod_INTERCEPT_V_0_1_reg_1316 <= ap_reg_pp0_iter7_demod_INTERCEPT_V_0_1_reg_1316;
                ap_reg_pp0_iter8_demod_INTERCEPT_V_1_1_reg_1326 <= ap_reg_pp0_iter7_demod_INTERCEPT_V_1_1_reg_1326;
                ap_reg_pp0_iter8_demod_INTERCEPT_V_2_1_reg_1336 <= ap_reg_pp0_iter7_demod_INTERCEPT_V_2_1_reg_1336;
                ap_reg_pp0_iter8_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter7_inv_sigma_sq_V_read_reg_1186;
                ap_reg_pp0_iter9_demod_INTERCEPT_V_0_1_reg_1316 <= ap_reg_pp0_iter8_demod_INTERCEPT_V_0_1_reg_1316;
                ap_reg_pp0_iter9_demod_INTERCEPT_V_1_1_reg_1326 <= ap_reg_pp0_iter8_demod_INTERCEPT_V_1_1_reg_1326;
                ap_reg_pp0_iter9_demod_INTERCEPT_V_2_1_reg_1336 <= ap_reg_pp0_iter8_demod_INTERCEPT_V_2_1_reg_1336;
                ap_reg_pp0_iter9_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter8_inv_sigma_sq_V_read_reg_1186;
                brmerge40_demorgan_i_1_reg_1647 <= brmerge40_demorgan_i_1_fu_931_p2;
                brmerge40_demorgan_i_2_reg_1667 <= brmerge40_demorgan_i_2_fu_1008_p2;
                brmerge40_demorgan_i_reg_1627 <= brmerge40_demorgan_i_fu_854_p2;
                brmerge_i_i_1_reg_1657 <= brmerge_i_i_1_fu_953_p2;
                brmerge_i_i_2_reg_1677 <= brmerge_i_i_2_fu_1030_p2;
                brmerge_i_i_reg_1637 <= brmerge_i_i_fu_876_p2;
                carry_5_1_reg_1572 <= carry_5_1_fu_716_p2;
                carry_5_2_reg_1603 <= carry_5_2_fu_789_p2;
                carry_5_reg_1541 <= carry_5_fu_643_p2;
                demod_GRADIENT_V_0_l_reg_1311 <= demod_GRADIENT_V_0_q0;
                demod_GRADIENT_V_1_l_reg_1321 <= demod_GRADIENT_V_1_q0;
                demod_GRADIENT_V_2_l_reg_1331 <= demod_GRADIENT_V_2_q0;
                demod_INTERCEPT_V_0_1_reg_1316 <= demod_INTERCEPT_V_0_q0;
                demod_INTERCEPT_V_1_1_reg_1326 <= demod_INTERCEPT_V_1_q0;
                demod_INTERCEPT_V_2_1_reg_1336 <= demod_INTERCEPT_V_2_q0;
                intrp_V_1_reg_1383 <= p_Val2_41_1_fu_437_p2(34 downto 17);
                intrp_V_2_reg_1388 <= p_Val2_41_2_fu_471_p2(34 downto 17);
                intrp_V_reg_1378 <= p_Val2_s_fu_403_p2(34 downto 17);
                not_s_i_i_1_reg_1510 <= not_s_i_i_1_fu_571_p2;
                not_s_i_i_2_reg_1522 <= not_s_i_i_2_fu_581_p2;
                not_s_i_i_reg_1498 <= not_s_i_i_fu_561_p2;
                p_38_i_1_reg_1642 <= p_38_i_1_fu_911_p2;
                p_38_i_2_reg_1662 <= p_38_i_2_fu_988_p2;
                p_38_i_reg_1622 <= p_38_i_fu_834_p2;
                p_Result_99_1_reg_1461 <= grp_fu_1168_p2(34 downto 33);
                p_Result_99_2_reg_1487 <= grp_fu_1177_p2(34 downto 33);
                p_Result_9_reg_1435 <= grp_fu_1159_p2(34 downto 33);
                p_Val2_2_reg_1529 <= p_Val2_2_fu_623_p2;
                p_Val2_45_1_reg_1560 <= p_Val2_45_1_fu_696_p2;
                p_Val2_45_2_reg_1591 <= p_Val2_45_2_fu_769_p2;
                r_1_reg_1505 <= r_1_fu_566_p2;
                r_2_reg_1517 <= r_2_fu_576_p2;
                r_V_1_reg_1368 <= grp_fu_1147_p2;
                r_V_2_reg_1373 <= grp_fu_1153_p2;
                r_V_80_1_reg_1441 <= grp_fu_1168_p2;
                r_V_80_2_reg_1467 <= grp_fu_1177_p2;
                r_V_reg_1363 <= grp_fu_1141_p2;
                r_V_s_reg_1415 <= grp_fu_1159_p2;
                r_reg_1493 <= r_fu_556_p2;
                region_V_reg_1276 <= region_V_fu_351_p3;
                sel_tmp3_reg_1271 <= sel_tmp3_fu_320_p3;
                tmp_206_1_i_reg_1261 <= tmp_206_1_i_fu_289_p2;
                tmp_206_i_reg_1256 <= tmp_206_i_fu_281_p2;
                tmp_34_reg_1423 <= grp_fu_1159_p2(34 downto 34);
                tmp_36_reg_1430 <= tmp_36_fu_506_p1;
                tmp_38_reg_1535 <= p_Val2_2_fu_623_p2(15 downto 15);
                tmp_40_reg_1449 <= grp_fu_1168_p2(34 downto 34);
                tmp_42_reg_1456 <= tmp_42_fu_525_p1;
                tmp_44_reg_1566 <= p_Val2_45_1_fu_696_p2(15 downto 15);
                tmp_46_reg_1475 <= grp_fu_1177_p2(34 downto 34);
                tmp_48_reg_1482 <= tmp_48_fu_544_p1;
                tmp_50_reg_1597 <= p_Val2_45_2_fu_769_p2(15 downto 15);
                underflow_1_reg_1652 <= underflow_1_fu_948_p2;
                underflow_2_reg_1672 <= underflow_2_fu_1025_p2;
                underflow_reg_1632 <= underflow_fu_871_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1))) then
                ap_reg_pp0_iter1_inv_sigma_sq_V_read_reg_1186 <= inv_sigma_sq_V_read_reg_1186;
                ap_reg_pp0_iter1_mod_type_V_read_reg_1199 <= mod_type_V_read_reg_1199;
                    ap_reg_pp0_iter1_p_1_i_reg_1219(2) <= p_1_i_reg_1219(2);
                    ap_reg_pp0_iter1_p_i_reg_1213(2) <= p_i_reg_1213(2);
                ap_reg_pp0_iter1_sym_V_read_reg_1191 <= sym_V_read_reg_1191;
                ap_reg_pp0_iter1_tmp_reg_1207 <= tmp_reg_1207;
                inv_sigma_sq_V_read_reg_1186 <= inv_sigma_sq_V;
                mod_type_V_read_reg_1199 <= mod_type_V;
                    p_1_i_reg_1219(2) <= p_1_i_fu_236_p3(2);
                    p_2_i_reg_1235(2) <= p_2_i_fu_262_p3(2);
                    p_i_reg_1213(2) <= p_i_fu_228_p3(2);
                sym_V_read_reg_1191 <= sym_V;
                tmp_reg_1207 <= sym_V(18 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                demod_REGION_THRES_V_1_reg_1241 <= demod_REGION_THRES_V_q0;
                demod_REGION_THRES_V_4_reg_1246 <= demod_REGION_THRES_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                demod_REGION_THRES_V_7_reg_1266 <= demod_REGION_THRES_V_q2;
            end if;
        end if;
    end process;
    p_i_reg_1213(1 downto 0) <= "11";
    ap_reg_pp0_iter1_p_i_reg_1213(1 downto 0) <= "11";
    ap_reg_pp0_iter2_p_i_reg_1213(1 downto 0) <= "11";
    p_1_i_reg_1219(1 downto 0) <= "10";
    ap_reg_pp0_iter1_p_1_i_reg_1219(1 downto 0) <= "10";
    ap_reg_pp0_iter2_p_1_i_reg_1219(1 downto 0) <= "10";
    p_2_i_reg_1235(1 downto 0) <= "01";
    ap_reg_pp0_iter2_p_2_i_reg_1235(1 downto 0) <= "01";
    ap_reg_pp0_iter3_p_2_i_reg_1235(1 downto 0) <= "01";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_ce, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
        OP1_V_cast_fu_373_p1 <= std_logic_vector(resize(signed(ap_reg_pp0_iter6_sym_V_read_reg_1191),36));

    OP2_V_fu_487_p1 <= std_logic_vector(resize(unsigned(ap_reg_pp0_iter11_inv_sigma_sq_V_read_reg_1186),35));
    Range1_all_ones_1_fu_722_p2 <= "1" when (ap_reg_pp0_iter16_p_Result_99_1_reg_1461 = ap_const_lv2_3) else "0";
    Range1_all_ones_2_fu_795_p2 <= "1" when (ap_reg_pp0_iter16_p_Result_99_2_reg_1487 = ap_const_lv2_3) else "0";
    Range1_all_ones_fu_649_p2 <= "1" when (ap_reg_pp0_iter16_p_Result_9_reg_1435 = ap_const_lv2_3) else "0";
    Range1_all_zeros_1_fu_727_p2 <= "1" when (ap_reg_pp0_iter16_p_Result_99_1_reg_1461 = ap_const_lv2_0) else "0";
    Range1_all_zeros_2_fu_800_p2 <= "1" when (ap_reg_pp0_iter16_p_Result_99_2_reg_1487 = ap_const_lv2_0) else "0";
    Range1_all_zeros_fu_654_p2 <= "1" when (ap_reg_pp0_iter16_p_Result_9_reg_1435 = ap_const_lv2_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter19, ap_ce)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter19)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_idle_pp0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6) and (ap_const_logic_0 = ap_enable_reg_pp0_iter7) and (ap_const_logic_0 = ap_enable_reg_pp0_iter8) and (ap_const_logic_0 = ap_enable_reg_pp0_iter9) and (ap_const_logic_0 = ap_enable_reg_pp0_iter10) and (ap_const_logic_0 = ap_enable_reg_pp0_iter11) and (ap_const_logic_0 = ap_enable_reg_pp0_iter12) and (ap_const_logic_0 = ap_enable_reg_pp0_iter13) and (ap_const_logic_0 = ap_enable_reg_pp0_iter14) and (ap_const_logic_0 = ap_enable_reg_pp0_iter15) and (ap_const_logic_0 = ap_enable_reg_pp0_iter16) and (ap_const_logic_0 = ap_enable_reg_pp0_iter17) and (ap_const_logic_0 = ap_enable_reg_pp0_iter18) and (ap_const_logic_0 = ap_enable_reg_pp0_iter19))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to18_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6) and (ap_const_logic_0 = ap_enable_reg_pp0_iter7) and (ap_const_logic_0 = ap_enable_reg_pp0_iter8) and (ap_const_logic_0 = ap_enable_reg_pp0_iter9) and (ap_const_logic_0 = ap_enable_reg_pp0_iter10) and (ap_const_logic_0 = ap_enable_reg_pp0_iter11) and (ap_const_logic_0 = ap_enable_reg_pp0_iter12) and (ap_const_logic_0 = ap_enable_reg_pp0_iter13) and (ap_const_logic_0 = ap_enable_reg_pp0_iter14) and (ap_const_logic_0 = ap_enable_reg_pp0_iter15) and (ap_const_logic_0 = ap_enable_reg_pp0_iter16) and (ap_const_logic_0 = ap_enable_reg_pp0_iter17) and (ap_const_logic_0 = ap_enable_reg_pp0_iter18))) then 
            ap_idle_pp0_0to18 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to18)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_idle_pp0_0to18))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= llr_0_V_write_assig_fu_1057_p3;
    ap_return_1 <= llr_1_V_write_assig_fu_1086_p3;
    ap_return_2 <= llr_2_V_write_assig_fu_1115_p3;
    brmerge40_demorgan_i_1_fu_931_p2 <= (tmp_44_reg_1566 and deleted_ones_1_fu_905_p3);
    brmerge40_demorgan_i_2_fu_1008_p2 <= (tmp_50_reg_1597 and deleted_ones_2_fu_982_p3);
    brmerge40_demorgan_i_fu_854_p2 <= (tmp_38_reg_1535 and deleted_ones_fu_828_p3);
    brmerge_i_1_fu_921_p2 <= (tmp_44_reg_1566 or p_not_i_1_fu_915_p2);
    brmerge_i_2_fu_998_p2 <= (tmp_50_reg_1597 or p_not_i_2_fu_992_p2);
    brmerge_i_fu_844_p2 <= (tmp_38_reg_1535 or p_not_i_fu_838_p2);
    brmerge_i_i_1_fu_953_p2 <= (underflow_1_fu_948_p2 or overflow_1_fu_926_p2);
    brmerge_i_i_2_fu_1030_p2 <= (underflow_2_fu_1025_p2 or overflow_2_fu_1003_p2);
    brmerge_i_i_fu_876_p2 <= (underflow_fu_871_p2 or overflow_fu_849_p2);
    carry_5_1_fu_716_p2 <= (tmp_43_fu_675_p3 and tmp_218_1_fu_710_p2);
    carry_5_2_fu_789_p2 <= (tmp_49_fu_748_p3 and tmp_218_2_fu_783_p2);
    carry_5_fu_643_p2 <= (tmp_37_fu_602_p3 and tmp_8_fu_637_p2);
    deleted_ones_1_fu_905_p3 <= 
        p_41_i_1_fu_900_p2 when (carry_5_1_reg_1572(0) = '1') else 
        Range1_all_ones_1_reg_1579;
    deleted_ones_2_fu_982_p3 <= 
        p_41_i_2_fu_977_p2 when (carry_5_2_reg_1603(0) = '1') else 
        Range1_all_ones_2_reg_1610;
    deleted_ones_fu_828_p3 <= 
        p_41_i_fu_823_p2 when (carry_5_reg_1541(0) = '1') else 
        Range1_all_ones_reg_1548;
    deleted_zeros_1_fu_889_p3 <= 
        Range1_all_ones_1_reg_1579 when (carry_5_1_reg_1572(0) = '1') else 
        Range1_all_zeros_1_reg_1586;
    deleted_zeros_2_fu_966_p3 <= 
        Range1_all_ones_2_reg_1610 when (carry_5_2_reg_1603(0) = '1') else 
        Range1_all_zeros_2_reg_1617;
    deleted_zeros_fu_812_p3 <= 
        Range1_all_ones_reg_1548 when (carry_5_reg_1541(0) = '1') else 
        Range1_all_zeros_reg_1555;
    demod_GRADIENT_V_0_address0 <= tmp_5_fu_363_p1(5 - 1 downto 0);

    demod_GRADIENT_V_0_ce0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_ce)
    begin
        if ((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            demod_GRADIENT_V_0_ce0 <= ap_const_logic_1;
        else 
            demod_GRADIENT_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    demod_GRADIENT_V_1_address0 <= tmp_5_fu_363_p1(5 - 1 downto 0);

    demod_GRADIENT_V_1_ce0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_ce)
    begin
        if ((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            demod_GRADIENT_V_1_ce0 <= ap_const_logic_1;
        else 
            demod_GRADIENT_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    demod_GRADIENT_V_2_address0 <= tmp_5_fu_363_p1(5 - 1 downto 0);

    demod_GRADIENT_V_2_ce0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_ce)
    begin
        if ((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            demod_GRADIENT_V_2_ce0 <= ap_const_logic_1;
        else 
            demod_GRADIENT_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    demod_INTERCEPT_V_0_address0 <= tmp_5_fu_363_p1(5 - 1 downto 0);

    demod_INTERCEPT_V_0_ce0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_ce)
    begin
        if ((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            demod_INTERCEPT_V_0_ce0 <= ap_const_logic_1;
        else 
            demod_INTERCEPT_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    demod_INTERCEPT_V_1_address0 <= tmp_5_fu_363_p1(5 - 1 downto 0);

    demod_INTERCEPT_V_1_ce0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_ce)
    begin
        if ((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            demod_INTERCEPT_V_1_ce0 <= ap_const_logic_1;
        else 
            demod_INTERCEPT_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    demod_INTERCEPT_V_2_address0 <= tmp_5_fu_363_p1(5 - 1 downto 0);

    demod_INTERCEPT_V_2_ce0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_ce)
    begin
        if ((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            demod_INTERCEPT_V_2_ce0 <= ap_const_logic_1;
        else 
            demod_INTERCEPT_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        demod_REGION_THRES_V_2_fu_278_p1 <= std_logic_vector(resize(signed(demod_REGION_THRES_V_1_reg_1241),19));

        demod_REGION_THRES_V_5_fu_286_p1 <= std_logic_vector(resize(signed(demod_REGION_THRES_V_4_reg_1246),19));

        demod_REGION_THRES_V_8_fu_327_p1 <= std_logic_vector(resize(signed(demod_REGION_THRES_V_7_reg_1266),19));

    demod_REGION_THRES_V_address0 <= tmp_1_fu_244_p4(5 - 1 downto 0);
    demod_REGION_THRES_V_address1 <= tmp_2_fu_253_p4(5 - 1 downto 0);
    demod_REGION_THRES_V_address2 <= tmp_3_fu_269_p4(5 - 1 downto 0);

    demod_REGION_THRES_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            demod_REGION_THRES_V_ce0 <= ap_const_logic_1;
        else 
            demod_REGION_THRES_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    demod_REGION_THRES_V_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            demod_REGION_THRES_V_ce1 <= ap_const_logic_1;
        else 
            demod_REGION_THRES_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    demod_REGION_THRES_V_ce2_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_ce)
    begin
        if ((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_ce = ap_const_logic_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            demod_REGION_THRES_V_ce2 <= ap_const_logic_1;
        else 
            demod_REGION_THRES_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1141_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_fu_1141_ce <= ap_const_logic_1;
        else 
            grp_fu_1141_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1141_p0 <= grp_fu_1141_p00(17 - 1 downto 0);
    grp_fu_1141_p00 <= std_logic_vector(resize(unsigned(demod_GRADIENT_V_0_l_reg_1311),36));
    grp_fu_1141_p1 <= OP1_V_cast_fu_373_p1(19 - 1 downto 0);

    grp_fu_1147_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_fu_1147_ce <= ap_const_logic_1;
        else 
            grp_fu_1147_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1147_p1 <= OP1_V_cast_fu_373_p1(19 - 1 downto 0);

    grp_fu_1153_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_fu_1153_ce <= ap_const_logic_1;
        else 
            grp_fu_1153_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1153_p1 <= OP1_V_cast_fu_373_p1(19 - 1 downto 0);

    grp_fu_1159_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_fu_1159_ce <= ap_const_logic_1;
        else 
            grp_fu_1159_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1159_p0 <= OP2_V_fu_487_p1(17 - 1 downto 0);

    grp_fu_1168_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_fu_1168_ce <= ap_const_logic_1;
        else 
            grp_fu_1168_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1168_p0 <= OP2_V_fu_487_p1(17 - 1 downto 0);

    grp_fu_1177_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_fu_1177_ce <= ap_const_logic_1;
        else 
            grp_fu_1177_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1177_p0 <= OP2_V_fu_487_p1(17 - 1 downto 0);
    llr_0_V_write_assig_fu_1057_p3 <= 
        p_Val2_45_mux_fu_1045_p3 when (underflow_not_fu_1040_p2(0) = '1') else 
        p_Val2_s_78_fu_1051_p3;
    llr_1_V_write_assig_fu_1086_p3 <= 
        p_Val2_45_mux_1_fu_1074_p3 when (underflow_not_1_fu_1069_p2(0) = '1') else 
        p_Val2_45_1_80_fu_1080_p3;
    llr_2_V_write_assig_fu_1115_p3 <= 
        p_Val2_45_mux_2_fu_1103_p3 when (underflow_not_2_fu_1098_p2(0) = '1') else 
        p_Val2_45_2_81_fu_1109_p3;
    not_s_i_i_1_fu_571_p2 <= (tmp_40_reg_1449 xor ap_const_lv1_1);
    not_s_i_i_2_fu_581_p2 <= (tmp_46_reg_1475 xor ap_const_lv1_1);
    not_s_i_i_fu_561_p2 <= (tmp_34_reg_1423 xor ap_const_lv1_1);
    overflow_1_fu_926_p2 <= (brmerge_i_1_fu_921_p2 and ap_reg_pp0_iter17_not_s_i_i_1_reg_1510);
    overflow_2_fu_1003_p2 <= (brmerge_i_2_fu_998_p2 and ap_reg_pp0_iter17_not_s_i_i_2_reg_1522);
    overflow_fu_849_p2 <= (brmerge_i_fu_844_p2 and ap_reg_pp0_iter17_not_s_i_i_reg_1498);
    p_1_i_fu_236_p3 <= 
        ap_const_lv3_2 when (tmp_fu_220_p3(0) = '1') else 
        ap_const_lv3_6;
    p_2_i_77_fu_294_p3 <= 
        ap_const_lv3_0 when (ap_reg_pp0_iter2_tmp_reg_1207(0) = '1') else 
        ap_const_lv3_4;
    p_2_i_fu_262_p3 <= 
        ap_const_lv3_1 when (tmp_reg_1207(0) = '1') else 
        ap_const_lv3_5;
    p_38_i_1_fu_911_p2 <= (carry_5_1_reg_1572 and Range1_all_ones_1_reg_1579);
    p_38_i_2_fu_988_p2 <= (carry_5_2_reg_1603 and Range1_all_ones_2_reg_1610);
    p_38_i_fu_834_p2 <= (carry_5_reg_1541 and Range1_all_ones_reg_1548);
    p_41_i_1_fu_900_p2 <= (ap_reg_pp0_iter17_tmp_40_reg_1449 and tmp_221_1_fu_894_p2);
    p_41_i_2_fu_977_p2 <= (ap_reg_pp0_iter17_tmp_46_reg_1475 and tmp_221_2_fu_971_p2);
    p_41_i_fu_823_p2 <= (ap_reg_pp0_iter17_tmp_34_reg_1423 and tmp_9_fu_817_p2);
    p_Val2_1_fu_586_p4 <= ap_reg_pp0_iter16_r_V_s_reg_1415(32 downto 17);
    p_Val2_2_fu_623_p2 <= std_logic_vector(unsigned(tmp_7_fu_619_p1) + unsigned(p_Val2_1_fu_586_p4));
    p_Val2_41_1_fu_437_p2 <= std_logic_vector(unsigned(tmp_2081_1_fu_422_p1) - unsigned(tmp_210_1_cast_fu_433_p1));
    p_Val2_41_2_fu_471_p2 <= std_logic_vector(unsigned(tmp_2081_2_fu_456_p1) - unsigned(tmp_210_2_cast_fu_467_p1));
    p_Val2_44_1_fu_659_p4 <= ap_reg_pp0_iter16_r_V_80_1_reg_1441(32 downto 17);
    p_Val2_44_2_fu_732_p4 <= ap_reg_pp0_iter16_r_V_80_2_reg_1467(32 downto 17);
    p_Val2_45_1_80_fu_1080_p3 <= 
        ap_const_lv16_8000 when (underflow_1_reg_1652(0) = '1') else 
        ap_reg_pp0_iter18_p_Val2_45_1_reg_1560;
    p_Val2_45_1_fu_696_p2 <= std_logic_vector(unsigned(tmp_216_1_fu_692_p1) + unsigned(p_Val2_44_1_fu_659_p4));
    p_Val2_45_2_81_fu_1109_p3 <= 
        ap_const_lv16_8000 when (underflow_2_reg_1672(0) = '1') else 
        ap_reg_pp0_iter18_p_Val2_45_2_reg_1591;
    p_Val2_45_2_fu_769_p2 <= std_logic_vector(unsigned(tmp_216_2_fu_765_p1) + unsigned(p_Val2_44_2_fu_732_p4));
    p_Val2_45_mux_1_fu_1074_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_1_reg_1657(0) = '1') else 
        ap_reg_pp0_iter18_p_Val2_45_1_reg_1560;
    p_Val2_45_mux_2_fu_1103_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_2_reg_1677(0) = '1') else 
        ap_reg_pp0_iter18_p_Val2_45_2_reg_1591;
    p_Val2_45_mux_fu_1045_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_reg_1637(0) = '1') else 
        ap_reg_pp0_iter18_p_Val2_2_reg_1529;
    p_Val2_s_78_fu_1051_p3 <= 
        ap_const_lv16_8000 when (underflow_reg_1632(0) = '1') else 
        ap_reg_pp0_iter18_p_Val2_2_reg_1529;
    p_Val2_s_fu_403_p2 <= std_logic_vector(unsigned(tmp_s_fu_388_p1) - unsigned(tmp_210_cast_fu_399_p1));
    p_i_fu_228_p3 <= 
        ap_const_lv3_3 when (tmp_fu_220_p3(0) = '1') else 
        ap_const_lv3_7;
    p_not_i_1_fu_915_p2 <= (deleted_zeros_1_fu_889_p3 xor ap_const_lv1_1);
    p_not_i_2_fu_992_p2 <= (deleted_zeros_2_fu_966_p3 xor ap_const_lv1_1);
    p_not_i_fu_838_p2 <= (deleted_zeros_fu_812_p3 xor ap_const_lv1_1);
    qb_assign_4_1_fu_686_p2 <= (r_i_i_1_fu_682_p2 and tmp_41_fu_668_p3);
    qb_assign_4_2_fu_759_p2 <= (r_i_i_2_fu_755_p2 and tmp_47_fu_741_p3);
    qb_assign_4_fu_613_p2 <= (r_i_i_fu_609_p2 and tmp_35_fu_595_p3);
    r_1_fu_566_p2 <= "0" when (tmp_42_reg_1456 = ap_const_lv16_0) else "1";
    r_2_fu_576_p2 <= "0" when (tmp_48_reg_1482 = ap_const_lv16_0) else "1";
        r_V_1_cast_fu_419_p1 <= std_logic_vector(resize(signed(r_V_1_reg_1368),37));

        r_V_2_cast_fu_453_p1 <= std_logic_vector(resize(signed(r_V_2_reg_1373),37));

        r_V_cast_fu_385_p1 <= std_logic_vector(resize(signed(r_V_reg_1363),37));

    r_fu_556_p2 <= "0" when (tmp_36_reg_1430 = ap_const_lv16_0) else "1";
    r_i_i_1_fu_682_p2 <= (r_1_reg_1505 or not_s_i_i_1_reg_1510);
    r_i_i_2_fu_755_p2 <= (r_2_reg_1517 or not_s_i_i_2_reg_1522);
    r_i_i_fu_609_p2 <= (r_reg_1493 or not_s_i_i_reg_1498);
    region_V_fu_351_p3 <= 
        ap_reg_pp0_iter3_p_2_i_reg_1235 when (sel_tmp7_fu_345_p2(0) = '1') else 
        sel_tmp3_reg_1271;
    sel_tmp1_fu_308_p2 <= (tmp_206_i_fu_281_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_314_p2 <= (tmp_206_1_i_fu_289_p2 and sel_tmp1_fu_308_p2);
    sel_tmp3_fu_320_p3 <= 
        ap_reg_pp0_iter2_p_1_i_reg_1219 when (sel_tmp2_fu_314_p2(0) = '1') else 
        sel_tmp_fu_301_p3;
    sel_tmp6_demorgan_fu_335_p2 <= (tmp_206_i_reg_1256 or tmp_206_1_i_reg_1261);
    sel_tmp6_fu_339_p2 <= (sel_tmp6_demorgan_fu_335_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_345_p2 <= (tmp_206_2_i_fu_330_p2 and sel_tmp6_fu_339_p2);
    sel_tmp_fu_301_p3 <= 
        ap_reg_pp0_iter2_p_i_reg_1213 when (tmp_206_i_fu_281_p2(0) = '1') else 
        p_2_i_77_fu_294_p3;
    tmp21_demorgan_fu_859_p2 <= (p_38_i_fu_834_p2 or brmerge40_demorgan_i_fu_854_p2);
    tmp21_fu_865_p2 <= (tmp21_demorgan_fu_859_p2 xor ap_const_lv1_1);
    tmp22_fu_1036_p2 <= (brmerge40_demorgan_i_reg_1627 or ap_reg_pp0_iter18_not_s_i_i_reg_1498);
    tmp23_demorgan_fu_936_p2 <= (p_38_i_1_fu_911_p2 or brmerge40_demorgan_i_1_fu_931_p2);
    tmp23_fu_942_p2 <= (tmp23_demorgan_fu_936_p2 xor ap_const_lv1_1);
    tmp24_fu_1065_p2 <= (brmerge40_demorgan_i_1_reg_1647 or ap_reg_pp0_iter18_not_s_i_i_1_reg_1510);
    tmp25_demorgan_fu_1013_p2 <= (p_38_i_2_fu_988_p2 or brmerge40_demorgan_i_2_fu_1008_p2);
    tmp25_fu_1019_p2 <= (tmp25_demorgan_fu_1013_p2 xor ap_const_lv1_1);
    tmp26_fu_1094_p2 <= (brmerge40_demorgan_i_2_reg_1667 or ap_reg_pp0_iter18_not_s_i_i_2_reg_1522);
    tmp_1_fu_244_p4 <= ((ap_const_lv59_0 & mod_type_V_read_reg_1199) & p_i_reg_1213);
    tmp_206_1_i_fu_289_p2 <= "1" when (signed(demod_REGION_THRES_V_5_fu_286_p1) < signed(ap_reg_pp0_iter2_sym_V_read_reg_1191)) else "0";
    tmp_206_2_i_fu_330_p2 <= "1" when (signed(demod_REGION_THRES_V_8_fu_327_p1) < signed(ap_reg_pp0_iter3_sym_V_read_reg_1191)) else "0";
    tmp_206_i_fu_281_p2 <= "1" when (signed(demod_REGION_THRES_V_2_fu_278_p1) < signed(ap_reg_pp0_iter2_sym_V_read_reg_1191)) else "0";
    tmp_2081_1_fu_422_p1 <= std_logic_vector(resize(unsigned(r_V_1_cast_fu_419_p1),38));
    tmp_2081_2_fu_456_p1 <= std_logic_vector(resize(unsigned(r_V_2_cast_fu_453_p1),38));
        tmp_210_1_cast_fu_433_p1 <= std_logic_vector(resize(signed(tmp_210_1_fu_426_p3),38));

    tmp_210_1_fu_426_p3 <= (ap_reg_pp0_iter10_demod_INTERCEPT_V_1_1_reg_1326 & ap_const_lv14_0);
        tmp_210_2_cast_fu_467_p1 <= std_logic_vector(resize(signed(tmp_210_2_fu_460_p3),38));

    tmp_210_2_fu_460_p3 <= (ap_reg_pp0_iter10_demod_INTERCEPT_V_2_1_reg_1336 & ap_const_lv14_0);
        tmp_210_cast_fu_399_p1 <= std_logic_vector(resize(signed(tmp_6_fu_392_p3),38));

    tmp_216_1_fu_692_p1 <= std_logic_vector(resize(unsigned(qb_assign_4_1_fu_686_p2),16));
    tmp_216_2_fu_765_p1 <= std_logic_vector(resize(unsigned(qb_assign_4_2_fu_759_p2),16));
    tmp_218_1_fu_710_p2 <= (tmp_44_fu_702_p3 xor ap_const_lv1_1);
    tmp_218_2_fu_783_p2 <= (tmp_50_fu_775_p3 xor ap_const_lv1_1);
    tmp_221_1_fu_894_p2 <= (tmp_45_fu_882_p3 xor ap_const_lv1_1);
    tmp_221_2_fu_971_p2 <= (tmp_51_fu_959_p3 xor ap_const_lv1_1);
    tmp_2_fu_253_p4 <= ((ap_const_lv59_0 & mod_type_V_read_reg_1199) & p_1_i_reg_1219);
    tmp_35_fu_595_p3 <= ap_reg_pp0_iter16_r_V_s_reg_1415(16 downto 16);
    tmp_36_fu_506_p1 <= grp_fu_1159_p2(16 - 1 downto 0);
    tmp_37_fu_602_p3 <= ap_reg_pp0_iter16_r_V_s_reg_1415(32 downto 32);
    tmp_38_fu_629_p3 <= p_Val2_2_fu_623_p2(15 downto 15);
    tmp_39_fu_805_p3 <= ap_reg_pp0_iter17_r_V_s_reg_1415(33 downto 33);
    tmp_3_fu_269_p4 <= ((ap_const_lv59_0 & ap_reg_pp0_iter1_mod_type_V_read_reg_1199) & p_2_i_reg_1235);
    tmp_41_fu_668_p3 <= ap_reg_pp0_iter16_r_V_80_1_reg_1441(16 downto 16);
    tmp_42_fu_525_p1 <= grp_fu_1168_p2(16 - 1 downto 0);
    tmp_43_fu_675_p3 <= ap_reg_pp0_iter16_r_V_80_1_reg_1441(32 downto 32);
    tmp_44_fu_702_p3 <= p_Val2_45_1_fu_696_p2(15 downto 15);
    tmp_45_fu_882_p3 <= ap_reg_pp0_iter17_r_V_80_1_reg_1441(33 downto 33);
    tmp_47_fu_741_p3 <= ap_reg_pp0_iter16_r_V_80_2_reg_1467(16 downto 16);
    tmp_48_fu_544_p1 <= grp_fu_1177_p2(16 - 1 downto 0);
    tmp_49_fu_748_p3 <= ap_reg_pp0_iter16_r_V_80_2_reg_1467(32 downto 32);
    tmp_4_fu_357_p3 <= (ap_reg_pp0_iter4_mod_type_V_read_reg_1199 & region_V_reg_1276);
    tmp_50_fu_775_p3 <= p_Val2_45_2_fu_769_p2(15 downto 15);
    tmp_51_fu_959_p3 <= ap_reg_pp0_iter17_r_V_80_2_reg_1467(33 downto 33);
    tmp_5_fu_363_p1 <= std_logic_vector(resize(unsigned(tmp_4_fu_357_p3),64));
    tmp_6_fu_392_p3 <= (ap_reg_pp0_iter10_demod_INTERCEPT_V_0_1_reg_1316 & ap_const_lv14_0);
    tmp_7_fu_619_p1 <= std_logic_vector(resize(unsigned(qb_assign_4_fu_613_p2),16));
    tmp_8_fu_637_p2 <= (tmp_38_fu_629_p3 xor ap_const_lv1_1);
    tmp_9_fu_817_p2 <= (tmp_39_fu_805_p3 xor ap_const_lv1_1);
    tmp_fu_220_p3 <= sym_V(18 downto 18);
    tmp_s_fu_388_p1 <= std_logic_vector(resize(unsigned(r_V_cast_fu_385_p1),38));
    underflow_1_fu_948_p2 <= (ap_reg_pp0_iter17_tmp_40_reg_1449 and tmp23_fu_942_p2);
    underflow_2_fu_1025_p2 <= (ap_reg_pp0_iter17_tmp_46_reg_1475 and tmp25_fu_1019_p2);
    underflow_fu_871_p2 <= (ap_reg_pp0_iter17_tmp_34_reg_1423 and tmp21_fu_865_p2);
    underflow_not_1_fu_1069_p2 <= (tmp24_fu_1065_p2 or p_38_i_1_reg_1642);
    underflow_not_2_fu_1098_p2 <= (tmp26_fu_1094_p2 or p_38_i_2_reg_1662);
    underflow_not_fu_1040_p2 <= (tmp22_fu_1036_p2 or p_38_i_reg_1622);
end behav;
