// Seed: 3590365532
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_5(
      .id_0(1), .id_1(1), .id_2(id_3(1)), .id_3(id_1)
  );
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    input supply1 id_10,
    input supply0 id_11
    , id_39,
    input tri0 id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    input wire id_16,
    output wand id_17,
    input wor id_18,
    input wor id_19,
    output tri0 id_20,
    input uwire id_21,
    input tri1 id_22,
    input wor id_23,
    output tri id_24,
    input wire id_25,
    input tri0 id_26,
    output supply0 id_27,
    input supply0 id_28,
    output supply0 id_29,
    output supply1 id_30,
    output supply0 id_31,
    input wor id_32,
    input tri0 id_33,
    input tri id_34,
    input wand id_35,
    input wire id_36,
    input wand id_37
);
  wire id_40;
  module_0(
      id_40, id_40, id_39, id_39
  );
endmodule
