
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 850577 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1777.762 ; gain = 155.719 ; free physical = 1368 ; free virtual = 31866
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/TOP.sv:2]
INFO: [Synth 8-6157] synthesizing module 'top_UART' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/top_UART.sv:23]
	Parameter baud_used bound to: 3'b000 
	Parameter pairity_type bound to: 1'b0 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'baud_rate_gen2' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_UART/project_1_UART.srcs/sources_1/new/baud_rate_gen2.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_UART/project_1_UART.srcs/sources_1/new/baud_rate_gen2.sv:55]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_UART/project_1_UART.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_UART/project_1_UART.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_gen2' (2#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_UART/project_1_UART.srcs/sources_1/new/baud_rate_gen2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Top_Trans' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/Trans/Top_Trans.sv:3]
INFO: [Synth 8-6157] synthesizing module 'TransmitionController' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/Trans/TransmitionController.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TransmitionController' (3#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/Trans/TransmitionController.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Trans2' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/Trans/Trans2.sv:3]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Shift_Reg' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/Shift_Reg.sv:3]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Shift_Reg' (4#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/Shift_Reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Counter' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/Counter.sv:3]
	Parameter bits bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (5#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/Counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Trans2' (6#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/Trans/Trans2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Top_Trans' (7#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/Trans/Top_Trans.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Top_Rx' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/Top_Rx.sv:4]
	Parameter pairity_type bound to: 1'b0 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ReceiverController' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:52]
INFO: [Synth 8-155] case statement is not full and has no default [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'ReceiverController' (8#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:23]
INFO: [Synth 8-6157] synthesizing module 'UART_Receiver' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/new/UART_Receiver.sv:23]
	Parameter pairity_type bound to: 1'b0 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/Register.sv:3]
	Parameter bits bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (9#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/Register.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Shift_Reg_Rx' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/Shift_Reg_Rx.sv:4]
	Parameter width bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Shift_Reg_Rx' (10#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/Shift_Reg_Rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'UART_Receiver' (11#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/new/UART_Receiver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Rx' (12#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/Top_Rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_UART' (13#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/top_UART.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/sev_seg_controller.sv:3]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/seven_seg_decoder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (14#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/seven_seg_decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/decoder.sv:3]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (15#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/counter_n_bit.sv:3]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (16#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/counter_n_bit.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (17#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/sev_seg_controller.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (18#1) [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/new/TOP.sv:2]
WARNING: [Synth 8-3917] design TOP has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.512 ; gain = 210.469 ; free physical = 1307 ; free virtual = 31805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1835.480 ; gain = 213.438 ; free physical = 1311 ; free virtual = 31809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1835.480 ; gain = 213.438 ; free physical = 1311 ; free virtual = 31809
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/it/Downloads/pin-assignment.xdc]
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [/home/it/Downloads/pin-assignment.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/Downloads/pin-assignment.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/it/Downloads/pin-assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/it/Downloads/pin-assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.137 ; gain = 0.000 ; free physical = 1305 ; free virtual = 31803
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.137 ; gain = 0.000 ; free physical = 1305 ; free virtual = 31803
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1312 ; free virtual = 31810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1312 ; free virtual = 31810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1312 ; free virtual = 31810
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'TransmitionController'
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'ReceiverController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Start |                               01 |                               01
                Transmit |                               10 |                               10
                    Stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_state_reg' using encoding 'sequential' in module 'TransmitionController'
WARNING: [Synth 8-327] inferring latch for variable 'read_Tx_reg' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                   ALIGN |                            00010 |                              001
                 COUNT16 |                            00100 |                              010
         DATA_AND_PARITY |                            01000 |                              011
                   FETCH |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_state_reg' using encoding 'one-hot' in module 'ReceiverController'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'count_clocks_reg' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'try_align_reg' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:92]
WARNING: [Synth 8-327] inferring latch for variable 'fetch_data_reg' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:93]
WARNING: [Synth 8-327] inferring latch for variable 'clear_clks_counter_reg' [/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.srcs/sources_1/imports/project_1_Rx/project_1_Rx.srcs/sources_1/imports/rx_v1/sources_1/new/ReceiverController.sv:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1312 ; free virtual = 31810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module baud_rate_gen2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module TransmitionController 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module Shift_Reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Trans2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module ReceiverController 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 10    
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Shift_Reg_Rx 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
Module UART_Receiver 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design TOP has port DP driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\uart_instance/baud_gen/counts_reg[0] )
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[1]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[2]' (FDCE) to 'uart_instance/baud_gen/counts_reg[8]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[3]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[4]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[5]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[6]' (FDCE) to 'uart_instance/baud_gen/counts_reg[8]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[7]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[9]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[10]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[11]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[12]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[13]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[14]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[15]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[16]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[17]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[18]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[19]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[20]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[21]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[22]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[23]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[24]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[25]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[26]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[27]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[28]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[29]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_instance/baud_gen/counts_reg[30]' (FDCE) to 'uart_instance/baud_gen/counts_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_instance/baud_gen/counts_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1318 ; free virtual = 31818
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1199 ; free virtual = 31700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1184 ; free virtual = 31685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1184 ; free virtual = 31685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1186 ; free virtual = 31687
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1186 ; free virtual = 31687
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1186 ; free virtual = 31687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1186 ; free virtual = 31687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1186 ; free virtual = 31687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1186 ; free virtual = 31687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    25|
|3     |LUT1   |     5|
|4     |LUT2   |    40|
|5     |LUT3   |    25|
|6     |LUT4   |    23|
|7     |LUT5   |     6|
|8     |LUT6   |    10|
|9     |FDCE   |    71|
|10    |FDPE   |     1|
|11    |FDRE   |    20|
|12    |LD     |    10|
|13    |IBUF   |    11|
|14    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+----------------------+------+
|      |Instance             |Module                |Cells |
+------+---------------------+----------------------+------+
|1     |top                  |                      |   264|
|2     |  ssc                |sev_seg_controller    |    45|
|3     |    counter          |counter_n_bit         |    45|
|4     |  uart_instance      |top_UART              |   187|
|5     |    Rx               |Top_Rx                |    61|
|6     |      FSM_Rx         |ReceiverController    |    25|
|7     |      Rx             |UART_Receiver         |    36|
|8     |        bits_counter |Counter_1             |    11|
|9     |        clks_counter |Counter_2             |    11|
|10    |        reg1         |Register              |     1|
|11    |        shift        |Shift_Reg_Rx          |    13|
|12    |    Tx               |Top_Trans             |    32|
|13    |      a1             |TransmitionController |     6|
|14    |      aa             |Trans2                |    26|
|15    |        ca           |Counter               |     8|
|16    |        sa           |Shift_Reg             |    18|
|17    |    baud_gen         |baud_rate_gen2        |    94|
|18    |      faster_clk     |clk_divider           |    47|
|19    |      slower_clk     |clk_divider_0         |    46|
+------+---------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1186 ; free virtual = 31687
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.137 ; gain = 213.438 ; free physical = 1230 ; free virtual = 31731
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.137 ; gain = 392.094 ; free physical = 1230 ; free virtual = 31731
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.137 ; gain = 0.000 ; free physical = 1243 ; free virtual = 31744
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.137 ; gain = 631.977 ; free physical = 1273 ; free virtual = 31774
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.137 ; gain = 0.000 ; free physical = 1273 ; free virtual = 31774
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/it/Desktop/Backloop/UART_Tx_Rx/UART_Tx_Rx.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 17:14:08 2024...
