// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module main_process_main_process_Pipeline_process_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_stream_TVALID,
        data_stream_TDATA,
        data_stream_TREADY,
        data_stream_TKEEP,
        data_stream_TSTRB,
        data_stream_TLAST,
        i_a11,
        i_a12,
        i_a13,
        i_a21,
        i_a22,
        i_a23,
        i_a31,
        i_a32,
        i_a33,
        i_p1,
        i_p2,
        i_p3,
        zext_ln127,
        zext_ln130,
        last_signal_i,
        last_signal_o,
        last_signal_o_ap_vld,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   data_stream_TVALID;
input  [63:0] data_stream_TDATA;
output   data_stream_TREADY;
input  [7:0] data_stream_TKEEP;
input  [7:0] data_stream_TSTRB;
input  [0:0] data_stream_TLAST;
input  [15:0] i_a11;
input  [15:0] i_a12;
input  [15:0] i_a13;
input  [15:0] i_a21;
input  [15:0] i_a22;
input  [15:0] i_a23;
input  [15:0] i_a31;
input  [15:0] i_a32;
input  [15:0] i_a33;
input  [18:0] i_p1;
input  [18:0] i_p2;
input  [18:0] i_p3;
input  [11:0] zext_ln127;
input  [11:0] zext_ln130;
input  [0:0] last_signal_i;
output  [0:0] last_signal_o;
output   last_signal_o_ap_vld;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1;

reg ap_idle;
reg data_stream_TREADY;
reg[0:0] last_signal_o;
reg last_signal_o_ap_vld;
reg main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1;
reg main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1;
reg main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1;
reg main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1;
reg zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1;
reg main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1;
reg main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] last_signal_load_reg_5472;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    data_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
reg   [25:0] reg_951;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_11001;
reg   [25:0] reg_955;
reg   [25:0] reg_959;
reg   [25:0] reg_963;
wire   [56:0] grp_fu_799_p2;
reg   [56:0] reg_967;
wire   [63:0] grp_fu_783_p2;
reg   [63:0] reg_971;
wire   [8:0] grp_fu_929_p4;
reg   [0:0] last_signal_load_reg_5472_pp0_iter12_reg;
reg   [0:0] icmp_ln32_7_reg_7049;
reg   [0:0] icmp_ln37_7_reg_7104;
wire   [18:0] i_p3_read_reg_5399;
wire   [18:0] i_p2_read_reg_5404;
wire   [18:0] i_p1_read_reg_5409;
wire   [15:0] i_a33_read_reg_5414;
wire   [15:0] i_a32_read_reg_5419;
wire   [15:0] i_a31_read_reg_5424;
wire   [15:0] i_a23_read_reg_5429;
wire   [15:0] i_a22_read_reg_5434;
wire   [15:0] i_a21_read_reg_5439;
wire   [15:0] i_a13_read_reg_5444;
wire   [15:0] i_a12_read_reg_5450;
wire   [15:0] i_a11_read_reg_5456;
wire   [34:0] zext_ln130_cast_fu_987_p1;
reg   [34:0] zext_ln130_cast_reg_5462;
wire   [34:0] zext_ln127_cast_fu_991_p1;
reg   [34:0] zext_ln127_cast_reg_5467;
reg   [0:0] last_signal_load_reg_5472_pp0_iter1_reg;
reg   [0:0] last_signal_load_reg_5472_pp0_iter2_reg;
reg   [0:0] last_signal_load_reg_5472_pp0_iter3_reg;
reg   [0:0] last_signal_load_reg_5472_pp0_iter4_reg;
reg   [0:0] last_signal_load_reg_5472_pp0_iter5_reg;
reg   [0:0] last_signal_load_reg_5472_pp0_iter6_reg;
reg   [0:0] last_signal_load_reg_5472_pp0_iter7_reg;
reg   [0:0] last_signal_load_reg_5472_pp0_iter8_reg;
reg   [0:0] last_signal_load_reg_5472_pp0_iter9_reg;
reg   [0:0] last_signal_load_reg_5472_pp0_iter10_reg;
reg   [0:0] last_signal_load_reg_5472_pp0_iter11_reg;
reg   [0:0] last_signal_load_reg_5472_pp0_iter13_reg;
wire   [9:0] n1_bits_fu_999_p1;
reg   [9:0] n1_bits_reg_5491;
wire   [9:0] n2_bits_fu_1003_p1;
reg   [9:0] n2_bits_reg_5511;
wire   [25:0] grp_rotate_move_fu_728_ap_return_0;
wire   [25:0] grp_rotate_move_fu_728_ap_return_1;
wire   [25:0] grp_rotate_move_fu_728_ap_return_2;
reg   [25:0] call_ret_reg_5536_0;
reg   [25:0] call_ret1_reg_5541_0;
reg   [15:0] trunc_ln_reg_5546;
reg   [15:0] trunc_ln_reg_5546_pp0_iter2_reg;
reg   [15:0] trunc_ln_reg_5546_pp0_iter3_reg;
reg   [15:0] trunc_ln_reg_5546_pp0_iter4_reg;
reg   [15:0] trunc_ln_reg_5546_pp0_iter5_reg;
reg   [15:0] trunc_ln_reg_5546_pp0_iter6_reg;
reg   [15:0] trunc_ln_reg_5546_pp0_iter7_reg;
reg   [15:0] trunc_ln_reg_5546_pp0_iter8_reg;
reg   [15:0] trunc_ln_reg_5546_pp0_iter9_reg;
reg   [15:0] trunc_ln88_1_reg_5551;
reg   [15:0] trunc_ln88_1_reg_5551_pp0_iter2_reg;
reg   [15:0] trunc_ln88_1_reg_5551_pp0_iter3_reg;
reg   [15:0] trunc_ln88_1_reg_5551_pp0_iter4_reg;
reg   [15:0] trunc_ln88_1_reg_5551_pp0_iter5_reg;
reg   [15:0] trunc_ln88_1_reg_5551_pp0_iter6_reg;
reg   [15:0] trunc_ln88_1_reg_5551_pp0_iter7_reg;
reg   [15:0] trunc_ln88_1_reg_5551_pp0_iter8_reg;
reg   [15:0] trunc_ln88_1_reg_5551_pp0_iter9_reg;
reg   [25:0] call_ret2_reg_5556_0;
reg   [25:0] rotated_y2_reg_5561;
reg   [15:0] trunc_ln3_reg_5566;
reg   [15:0] trunc_ln3_reg_5566_pp0_iter3_reg;
reg   [15:0] trunc_ln3_reg_5566_pp0_iter4_reg;
reg   [15:0] trunc_ln3_reg_5566_pp0_iter5_reg;
reg   [15:0] trunc_ln3_reg_5566_pp0_iter6_reg;
reg   [15:0] trunc_ln3_reg_5566_pp0_iter7_reg;
reg   [15:0] trunc_ln3_reg_5566_pp0_iter8_reg;
reg   [15:0] trunc_ln3_reg_5566_pp0_iter9_reg;
reg   [25:0] rotated_z2_reg_5571;
reg   [15:0] trunc_ln89_1_reg_5576;
reg   [15:0] trunc_ln89_1_reg_5576_pp0_iter3_reg;
reg   [15:0] trunc_ln89_1_reg_5576_pp0_iter4_reg;
reg   [15:0] trunc_ln89_1_reg_5576_pp0_iter5_reg;
reg   [15:0] trunc_ln89_1_reg_5576_pp0_iter6_reg;
reg   [15:0] trunc_ln89_1_reg_5576_pp0_iter7_reg;
reg   [15:0] trunc_ln89_1_reg_5576_pp0_iter8_reg;
reg   [15:0] trunc_ln89_1_reg_5576_pp0_iter9_reg;
reg   [0:0] tmp_30_reg_5586;
reg   [0:0] tmp_30_reg_5586_pp0_iter3_reg;
reg   [0:0] tmp_30_reg_5586_pp0_iter4_reg;
reg   [0:0] tmp_30_reg_5586_pp0_iter5_reg;
reg   [0:0] tmp_30_reg_5586_pp0_iter6_reg;
reg   [0:0] tmp_30_reg_5586_pp0_iter7_reg;
reg   [0:0] tmp_30_reg_5586_pp0_iter8_reg;
reg   [0:0] tmp_30_reg_5586_pp0_iter9_reg;
reg   [0:0] tmp_30_reg_5586_pp0_iter10_reg;
reg   [0:0] tmp_30_reg_5586_pp0_iter11_reg;
reg   [0:0] tmp_30_reg_5586_pp0_iter12_reg;
wire   [26:0] add_ln162_fu_1068_p2;
reg   [26:0] add_ln162_reg_5593;
reg   [15:0] trunc_ln4_reg_5598;
reg   [15:0] trunc_ln4_reg_5598_pp0_iter3_reg;
reg   [15:0] trunc_ln4_reg_5598_pp0_iter4_reg;
reg   [15:0] trunc_ln4_reg_5598_pp0_iter5_reg;
reg   [15:0] trunc_ln4_reg_5598_pp0_iter6_reg;
reg   [15:0] trunc_ln4_reg_5598_pp0_iter7_reg;
reg   [15:0] trunc_ln4_reg_5598_pp0_iter8_reg;
reg   [15:0] trunc_ln4_reg_5598_pp0_iter9_reg;
reg   [15:0] trunc_ln90_1_reg_5603;
reg   [15:0] trunc_ln90_1_reg_5603_pp0_iter3_reg;
reg   [15:0] trunc_ln90_1_reg_5603_pp0_iter4_reg;
reg   [15:0] trunc_ln90_1_reg_5603_pp0_iter5_reg;
reg   [15:0] trunc_ln90_1_reg_5603_pp0_iter6_reg;
reg   [15:0] trunc_ln90_1_reg_5603_pp0_iter7_reg;
reg   [15:0] trunc_ln90_1_reg_5603_pp0_iter8_reg;
reg   [15:0] trunc_ln90_1_reg_5603_pp0_iter9_reg;
wire  signed [27:0] add_ln162_1_fu_1094_p2;
reg  signed [27:0] add_ln162_1_reg_5608;
reg  signed [27:0] add_ln162_1_reg_5608_pp0_iter3_reg;
reg  signed [27:0] add_ln162_1_reg_5608_pp0_iter4_reg;
reg  signed [27:0] add_ln162_1_reg_5608_pp0_iter5_reg;
reg  signed [27:0] add_ln162_1_reg_5608_pp0_iter6_reg;
reg  signed [27:0] add_ln162_1_reg_5608_pp0_iter7_reg;
reg  signed [27:0] add_ln162_1_reg_5608_pp0_iter8_reg;
reg  signed [27:0] add_ln162_1_reg_5608_pp0_iter9_reg;
reg  signed [27:0] add_ln162_1_reg_5608_pp0_iter10_reg;
reg   [0:0] tmp_31_reg_5613;
reg   [0:0] tmp_31_reg_5613_pp0_iter3_reg;
reg   [0:0] tmp_31_reg_5613_pp0_iter4_reg;
reg   [0:0] tmp_31_reg_5613_pp0_iter5_reg;
reg   [0:0] tmp_31_reg_5613_pp0_iter6_reg;
reg   [0:0] tmp_31_reg_5613_pp0_iter7_reg;
reg   [0:0] tmp_31_reg_5613_pp0_iter8_reg;
reg   [0:0] tmp_31_reg_5613_pp0_iter9_reg;
reg   [0:0] tmp_31_reg_5613_pp0_iter10_reg;
reg   [0:0] tmp_31_reg_5613_pp0_iter11_reg;
wire   [26:0] add_ln163_fu_1115_p2;
reg   [26:0] add_ln163_reg_5619;
wire   [26:0] add_ln164_fu_1128_p2;
reg   [26:0] add_ln164_reg_5624;
wire  signed [27:0] add_ln163_1_fu_1141_p2;
reg  signed [27:0] add_ln163_1_reg_5629;
reg   [0:0] tmp_32_reg_5634;
wire  signed [27:0] add_ln164_1_fu_1162_p2;
reg  signed [27:0] add_ln164_1_reg_5640;
reg   [0:0] tmp_33_reg_5645;
reg   [0:0] tmp_33_reg_5645_pp0_iter3_reg;
wire   [7:0] color_fu_1240_p3;
reg   [7:0] color_reg_5651;
reg   [7:0] color_reg_5651_pp0_iter4_reg;
reg   [7:0] color_reg_5651_pp0_iter5_reg;
reg   [7:0] color_reg_5651_pp0_iter6_reg;
reg   [7:0] color_reg_5651_pp0_iter7_reg;
reg   [7:0] color_reg_5651_pp0_iter8_reg;
reg   [7:0] color_reg_5651_pp0_iter9_reg;
reg   [7:0] color_reg_5651_pp0_iter10_reg;
reg   [7:0] color_reg_5651_pp0_iter11_reg;
reg   [7:0] color_reg_5651_pp0_iter12_reg;
reg   [7:0] color_reg_5651_pp0_iter13_reg;
wire  signed [56:0] sext_ln163_4_fu_1248_p1;
reg   [25:0] tmp_33_cast_reg_5668;
wire   [56:0] grp_fu_804_p2;
reg   [56:0] mul_ln164_reg_5674;
reg   [25:0] tmp_35_cast_reg_5679;
wire   [25:0] center_x_fu_1298_p3;
reg   [25:0] center_x_reg_5685;
wire   [25:0] sub_ln164_1_fu_1325_p2;
reg   [25:0] sub_ln164_1_reg_5690;
reg   [13:0] tmp_2_reg_5695;
wire   [11:0] trunc_ln165_fu_1341_p1;
reg   [11:0] trunc_ln165_reg_5702;
wire  signed [13:0] ix_fu_1374_p3;
reg  signed [13:0] ix_reg_5707;
reg  signed [13:0] ix_reg_5707_pp0_iter5_reg;
reg  signed [13:0] ix_reg_5707_pp0_iter6_reg;
reg  signed [13:0] ix_reg_5707_pp0_iter7_reg;
reg  signed [13:0] ix_reg_5707_pp0_iter8_reg;
reg   [13:0] ix_reg_5707_pp0_iter9_reg;
wire  signed [13:0] iy_fu_1423_p3;
reg  signed [13:0] iy_reg_5713;
reg  signed [13:0] iy_reg_5713_pp0_iter5_reg;
reg  signed [13:0] iy_reg_5713_pp0_iter6_reg;
reg  signed [13:0] iy_reg_5713_pp0_iter7_reg;
reg  signed [13:0] iy_reg_5713_pp0_iter8_reg;
reg   [13:0] iy_reg_5713_pp0_iter9_reg;
wire   [8:0] low_center_x_fu_1431_p1;
reg   [8:0] low_center_x_reg_5719;
reg   [8:0] low_center_x_reg_5719_pp0_iter5_reg;
reg   [8:0] low_center_x_reg_5719_pp0_iter6_reg;
reg   [8:0] low_center_x_reg_5719_pp0_iter7_reg;
reg   [8:0] low_center_x_reg_5719_pp0_iter8_reg;
reg   [8:0] low_center_x_reg_5719_pp0_iter9_reg;
reg   [8:0] low_center_x_reg_5719_pp0_iter10_reg;
wire   [8:0] low_center_y_fu_1435_p1;
reg   [8:0] low_center_y_reg_5727;
reg   [8:0] low_center_y_reg_5727_pp0_iter5_reg;
reg   [8:0] low_center_y_reg_5727_pp0_iter6_reg;
reg   [8:0] low_center_y_reg_5727_pp0_iter7_reg;
reg   [8:0] low_center_y_reg_5727_pp0_iter8_reg;
reg   [8:0] low_center_y_reg_5727_pp0_iter9_reg;
reg   [8:0] low_center_y_reg_5727_pp0_iter10_reg;
wire  signed [31:0] sext_ln168_1_fu_1445_p1;
wire  signed [31:0] sext_ln169_1_fu_1454_p1;
wire   [63:0] grp_fu_788_p1;
reg   [63:0] conv_i1_reg_5745;
reg   [63:0] conv_i2_reg_5750;
wire   [1:0] grp_fu_1439_p2;
reg   [1:0] urem_ln16_reg_5755;
reg   [1:0] urem_ln16_reg_5755_pp0_iter9_reg;
reg   [1:0] urem_ln16_reg_5755_pp0_iter10_reg;
wire   [1:0] grp_fu_1449_p2;
reg   [1:0] urem_ln17_reg_5760;
reg   [1:0] urem_ln17_reg_5760_pp0_iter9_reg;
reg   [1:0] urem_ln17_reg_5760_pp0_iter10_reg;
wire   [0:0] test_x_2_fu_1466_p3;
reg   [0:0] test_x_2_reg_5765;
wire   [53:0] select_ln168_fu_1510_p3;
reg   [53:0] select_ln168_reg_5770;
wire   [0:0] icmp_ln168_fu_1518_p2;
reg   [0:0] icmp_ln168_reg_5775;
wire   [0:0] icmp_ln168_1_fu_1534_p2;
reg   [0:0] icmp_ln168_1_reg_5782;
wire   [10:0] select_ln168_1_fu_1552_p3;
reg   [10:0] select_ln168_1_reg_5787;
wire   [0:0] icmp_ln168_2_fu_1560_p2;
reg   [0:0] icmp_ln168_2_reg_5795;
wire   [15:0] test_x_fu_1566_p1;
reg   [15:0] test_x_reg_5801;
wire   [15:0] test_x_8_fu_1662_p3;
reg   [15:0] test_x_8_reg_5807;
wire   [0:0] test_y_2_fu_1678_p3;
reg   [0:0] test_y_2_reg_5812;
wire   [53:0] select_ln169_fu_1722_p3;
reg   [53:0] select_ln169_reg_5817;
wire   [0:0] icmp_ln169_fu_1730_p2;
reg   [0:0] icmp_ln169_reg_5822;
wire   [0:0] icmp_ln169_1_fu_1746_p2;
reg   [0:0] icmp_ln169_1_reg_5829;
wire   [10:0] select_ln169_1_fu_1764_p3;
reg   [10:0] select_ln169_1_reg_5834;
wire   [0:0] icmp_ln169_2_fu_1772_p2;
reg   [0:0] icmp_ln169_2_reg_5842;
wire   [15:0] test_y_fu_1778_p1;
reg   [15:0] test_y_reg_5848;
wire   [15:0] test_y_8_fu_1874_p3;
reg   [15:0] test_y_8_reg_5854;
wire   [1:0] center_x_mod3_fu_1882_p1;
reg   [1:0] center_x_mod3_reg_5859;
wire   [1:0] x_mod3_fu_1890_p9;
reg   [1:0] x_mod3_reg_5864;
wire  signed [9:0] sub_ln23_fu_1918_p2;
reg  signed [9:0] sub_ln23_reg_5869;
reg   [0:0] tmp_38_reg_5874;
wire   [1:0] zext_ln32_4_cast_fu_1935_p9;
reg   [1:0] zext_ln32_4_cast_reg_5880;
wire  signed [9:0] sub_ln23_1_fu_1959_p2;
reg  signed [9:0] sub_ln23_1_reg_5885;
reg   [0:0] tmp_42_reg_5890;
wire  signed [56:0] sext_ln162_4_fu_1973_p1;
wire   [1:0] center_y_mod3_fu_1977_p1;
reg   [1:0] center_y_mod3_reg_5901;
wire   [20:0] trunc_ln23_fu_1989_p1;
reg   [20:0] trunc_ln23_reg_5907;
reg   [6:0] tmp_37_cast_reg_5912;
wire   [1:0] y_mod3_fu_2008_p9;
reg   [1:0] y_mod3_reg_5918;
wire  signed [9:0] sub_ln35_fu_2036_p2;
reg  signed [9:0] sub_ln35_reg_5924;
reg   [0:0] tmp_39_reg_5929;
wire   [20:0] trunc_ln23_1_fu_2059_p1;
reg   [20:0] trunc_ln23_1_reg_5935;
reg   [6:0] tmp_53_cast_reg_5940;
reg   [22:0] tmp_12_cast_reg_5946;
wire   [6:0] x_index_61_fu_2110_p3;
reg   [6:0] x_index_61_reg_5951;
wire   [20:0] trunc_ln35_fu_2144_p1;
reg   [20:0] trunc_ln35_reg_5964;
reg   [6:0] tmp_41_cast_reg_5969;
wire   [3:0] add_ln32_fu_2212_p2;
reg   [3:0] add_ln32_reg_5975;
wire  signed [9:0] sub_ln35_1_fu_2222_p2;
reg  signed [9:0] sub_ln35_1_reg_5987;
reg   [0:0] tmp_40_reg_5992;
wire   [3:0] add_ln32_1_fu_2273_p2;
reg   [3:0] add_ln32_1_reg_5998;
wire  signed [9:0] sub_ln35_2_fu_2283_p2;
reg  signed [9:0] sub_ln35_2_reg_6010;
reg   [0:0] tmp_41_reg_6015;
wire   [6:0] x_index_fu_2324_p3;
reg   [6:0] x_index_reg_6021;
wire   [3:0] add_ln32_2_fu_2333_p2;
reg   [3:0] add_ln32_2_reg_6047;
wire   [3:0] add_ln32_3_fu_2339_p2;
reg   [3:0] add_ln32_3_reg_6056;
wire   [3:0] add_ln32_4_fu_2345_p2;
reg   [3:0] add_ln32_4_reg_6065;
wire  signed [9:0] sub_ln23_2_fu_2378_p2;
reg  signed [9:0] sub_ln23_2_reg_6074;
reg   [0:0] tmp_43_reg_6079;
wire   [3:0] bram_index_fu_2396_p2;
reg   [3:0] bram_index_reg_6085;
wire   [3:0] bram_index_1_fu_2402_p2;
reg   [3:0] bram_index_1_reg_6094;
wire   [3:0] bram_index_2_fu_2408_p2;
reg   [3:0] bram_index_2_reg_6103;
wire   [0:0] icmp_ln37_14_fu_2414_p2;
reg   [0:0] icmp_ln37_14_reg_6112;
wire   [0:0] icmp_ln37_15_fu_2420_p2;
reg   [0:0] icmp_ln37_15_reg_6118;
wire   [0:0] icmp_ln37_16_fu_2426_p2;
reg   [0:0] icmp_ln37_16_reg_6124;
wire   [0:0] icmp_ln37_22_fu_2432_p2;
reg   [0:0] icmp_ln37_22_reg_6130;
wire   [0:0] icmp_ln37_23_fu_2438_p2;
reg   [0:0] icmp_ln37_23_reg_6138;
wire   [0:0] icmp_ln37_24_fu_2444_p2;
reg   [0:0] icmp_ln37_24_reg_6146;
wire   [0:0] icmp_ln37_30_fu_2450_p2;
reg   [0:0] icmp_ln37_30_reg_6154;
wire   [0:0] icmp_ln37_31_fu_2456_p2;
reg   [0:0] icmp_ln37_31_reg_6160;
wire   [0:0] icmp_ln37_32_fu_2462_p2;
reg   [0:0] icmp_ln37_32_reg_6166;
wire   [0:0] icmp_ln37_38_fu_2468_p2;
reg   [0:0] icmp_ln37_38_reg_6172;
wire   [0:0] icmp_ln37_39_fu_2474_p2;
reg   [0:0] icmp_ln37_39_reg_6181;
wire   [0:0] icmp_ln37_40_fu_2480_p2;
reg   [0:0] icmp_ln37_40_reg_6190;
wire   [0:0] icmp_ln37_46_fu_2486_p2;
reg   [0:0] icmp_ln37_46_reg_6199;
wire   [0:0] icmp_ln37_47_fu_2492_p2;
reg   [0:0] icmp_ln37_47_reg_6205;
wire   [0:0] icmp_ln37_48_fu_2498_p2;
reg   [0:0] icmp_ln37_48_reg_6211;
wire   [0:0] icmp_ln37_54_fu_2504_p2;
reg   [0:0] icmp_ln37_54_reg_6217;
wire   [0:0] icmp_ln37_55_fu_2510_p2;
reg   [0:0] icmp_ln37_55_reg_6225;
wire   [0:0] icmp_ln37_56_fu_2516_p2;
reg   [0:0] icmp_ln37_56_reg_6233;
wire   [6:0] internal_y_fu_2571_p3;
reg   [6:0] internal_y_reg_6241;
wire   [20:0] trunc_ln35_1_fu_2586_p1;
reg   [20:0] trunc_ln35_1_reg_6272;
reg   [6:0] tmp_45_cast_reg_6277;
wire   [20:0] trunc_ln35_2_fu_2609_p1;
reg   [20:0] trunc_ln35_2_reg_6283;
reg   [6:0] tmp_49_cast_reg_6288;
wire   [20:0] trunc_ln23_2_fu_2632_p1;
reg   [20:0] trunc_ln23_2_reg_6294;
reg   [6:0] tmp_57_cast_reg_6299;
wire   [0:0] icmp_ln37_9_fu_2646_p2;
reg   [0:0] icmp_ln37_9_reg_6305;
wire   [0:0] icmp_ln37_10_fu_2651_p2;
reg   [0:0] icmp_ln37_10_reg_6312;
wire   [0:0] icmp_ln37_11_fu_2656_p2;
reg   [0:0] icmp_ln37_11_reg_6319;
wire   [0:0] icmp_ln37_12_fu_2661_p2;
reg   [0:0] icmp_ln37_12_reg_6326;
wire   [0:0] icmp_ln37_13_fu_2666_p2;
reg   [0:0] icmp_ln37_13_reg_6331;
wire   [0:0] or_ln37_6_fu_2704_p2;
reg   [0:0] or_ln37_6_reg_6336;
wire   [0:0] icmp_ln37_17_fu_2710_p2;
reg   [0:0] icmp_ln37_17_reg_6343;
wire   [0:0] icmp_ln37_18_fu_2715_p2;
reg   [0:0] icmp_ln37_18_reg_6352;
wire   [0:0] icmp_ln37_19_fu_2720_p2;
reg   [0:0] icmp_ln37_19_reg_6361;
wire   [0:0] icmp_ln37_20_fu_2725_p2;
reg   [0:0] icmp_ln37_20_reg_6370;
wire   [0:0] icmp_ln37_21_fu_2730_p2;
reg   [0:0] icmp_ln37_21_reg_6378;
wire   [0:0] icmp_ln37_25_fu_2735_p2;
reg   [0:0] icmp_ln37_25_reg_6386;
wire   [0:0] icmp_ln37_26_fu_2740_p2;
reg   [0:0] icmp_ln37_26_reg_6393;
wire   [0:0] icmp_ln37_27_fu_2745_p2;
reg   [0:0] icmp_ln37_27_reg_6400;
wire   [0:0] icmp_ln37_28_fu_2750_p2;
reg   [0:0] icmp_ln37_28_reg_6407;
wire   [0:0] icmp_ln37_29_fu_2755_p2;
reg   [0:0] icmp_ln37_29_reg_6412;
wire   [0:0] or_ln37_20_fu_2793_p2;
reg   [0:0] or_ln37_20_reg_6417;
wire   [0:0] icmp_ln37_33_fu_2799_p2;
reg   [0:0] icmp_ln37_33_reg_6424;
wire   [0:0] icmp_ln37_34_fu_2804_p2;
reg   [0:0] icmp_ln37_34_reg_6433;
wire   [0:0] icmp_ln37_35_fu_2809_p2;
reg   [0:0] icmp_ln37_35_reg_6442;
wire   [0:0] icmp_ln37_36_fu_2814_p2;
reg   [0:0] icmp_ln37_36_reg_6451;
wire   [0:0] icmp_ln37_37_fu_2819_p2;
reg   [0:0] icmp_ln37_37_reg_6460;
wire   [0:0] icmp_ln37_41_fu_2824_p2;
reg   [0:0] icmp_ln37_41_reg_6469;
wire   [0:0] icmp_ln37_42_fu_2829_p2;
reg   [0:0] icmp_ln37_42_reg_6476;
wire   [0:0] icmp_ln37_43_fu_2834_p2;
reg   [0:0] icmp_ln37_43_reg_6483;
wire   [0:0] icmp_ln37_44_fu_2839_p2;
reg   [0:0] icmp_ln37_44_reg_6490;
wire   [0:0] icmp_ln37_45_fu_2844_p2;
reg   [0:0] icmp_ln37_45_reg_6495;
wire   [0:0] or_ln37_34_fu_2882_p2;
reg   [0:0] or_ln37_34_reg_6500;
wire   [0:0] icmp_ln37_49_fu_2888_p2;
reg   [0:0] icmp_ln37_49_reg_6507;
wire   [0:0] icmp_ln37_50_fu_2893_p2;
reg   [0:0] icmp_ln37_50_reg_6516;
wire   [0:0] icmp_ln37_51_fu_2898_p2;
reg   [0:0] icmp_ln37_51_reg_6525;
wire   [0:0] icmp_ln37_52_fu_2903_p2;
reg   [0:0] icmp_ln37_52_reg_6534;
wire   [0:0] icmp_ln37_53_fu_2908_p2;
reg   [0:0] icmp_ln37_53_reg_6542;
wire   [0:0] or_ln37_42_fu_2913_p2;
reg   [0:0] or_ln37_42_reg_6550;
wire   [0:0] or_ln37_44_fu_2921_p2;
reg   [0:0] or_ln37_44_reg_6556;
wire   [0:0] or_ln37_45_fu_2925_p2;
reg   [0:0] or_ln37_45_reg_6562;
wire   [0:0] or_ln37_46_fu_2931_p2;
reg   [0:0] or_ln37_46_reg_6568;
wire   [0:0] or_ln37_48_fu_2939_p2;
reg   [0:0] or_ln37_48_reg_6574;
wire   [0:0] or_ln37_49_fu_2943_p2;
reg   [0:0] or_ln37_49_reg_6580;
wire   [0:0] or_ln37_50_fu_2949_p2;
reg   [0:0] or_ln37_50_reg_6586;
wire   [0:0] or_ln37_52_fu_2957_p2;
reg   [0:0] or_ln37_52_reg_6592;
wire   [0:0] or_ln37_53_fu_2961_p2;
reg   [0:0] or_ln37_53_reg_6598;
wire   [0:0] icmp_ln38_fu_2967_p2;
reg   [0:0] icmp_ln38_reg_6604;
wire   [0:0] icmp_ln38_1_fu_2972_p2;
reg   [0:0] icmp_ln38_1_reg_6610;
wire   [0:0] icmp_ln38_2_fu_2977_p2;
reg   [0:0] icmp_ln38_2_reg_6616;
wire   [0:0] icmp_ln38_3_fu_2982_p2;
reg   [0:0] icmp_ln38_3_reg_6622;
wire   [0:0] icmp_ln38_4_fu_2987_p2;
reg   [0:0] icmp_ln38_4_reg_6627;
wire   [0:0] or_ln38_6_fu_3043_p2;
reg   [0:0] or_ln38_6_reg_6632;
wire   [0:0] icmp_ln38_8_fu_3049_p2;
reg   [0:0] icmp_ln38_8_reg_6638;
wire   [0:0] icmp_ln38_9_fu_3054_p2;
reg   [0:0] icmp_ln38_9_reg_6646;
wire   [0:0] icmp_ln38_10_fu_3059_p2;
reg   [0:0] icmp_ln38_10_reg_6654;
wire   [0:0] icmp_ln38_11_fu_3064_p2;
reg   [0:0] icmp_ln38_11_reg_6662;
wire   [0:0] icmp_ln38_12_fu_3069_p2;
reg   [0:0] icmp_ln38_12_reg_6670;
wire   [0:0] icmp_ln38_13_fu_3074_p2;
reg   [0:0] icmp_ln38_13_reg_6678;
wire   [0:0] icmp_ln38_14_fu_3079_p2;
reg   [0:0] icmp_ln38_14_reg_6684;
wire   [0:0] icmp_ln38_15_fu_3084_p2;
reg   [0:0] icmp_ln38_15_reg_6690;
wire   [0:0] or_ln38_16_fu_3101_p2;
reg   [0:0] or_ln38_16_reg_6696;
wire   [0:0] or_ln38_19_fu_3119_p2;
reg   [0:0] or_ln38_19_reg_6701;
wire   [0:0] or_ln38_22_fu_3137_p2;
reg   [0:0] or_ln38_22_reg_6706;
reg   [17:0] tmp_3_reg_6711;
reg   [17:0] tmp_5_reg_6716;
wire   [8:0] shl_ln32_5_fu_3362_p2;
reg   [8:0] shl_ln32_5_reg_6721;
wire   [8:0] shl_ln32_6_fu_3372_p2;
reg   [8:0] shl_ln32_6_reg_6726;
wire   [8:0] shl_ln32_7_fu_3382_p2;
reg   [8:0] shl_ln32_7_reg_6731;
wire   [6:0] internal_y_3_fu_3415_p3;
reg   [6:0] internal_y_3_reg_6736;
wire   [6:0] internal_y_4_fu_3448_p3;
reg   [6:0] internal_y_4_reg_6763;
wire   [6:0] internal_x_fu_3481_p3;
reg   [6:0] internal_x_reg_6790;
wire   [0:0] or_ln37_13_fu_3515_p2;
reg   [0:0] or_ln37_13_reg_6816;
wire   [0:0] or_ln37_27_fu_3549_p2;
reg   [0:0] or_ln37_27_reg_6822;
wire   [0:0] or_ln37_41_fu_3583_p2;
reg   [0:0] or_ln37_41_reg_6828;
wire   [0:0] or_ln37_54_fu_3589_p2;
reg   [0:0] or_ln37_54_reg_6834;
wire   [0:0] or_ln37_56_fu_3597_p2;
reg   [0:0] or_ln37_56_reg_6841;
wire   [0:0] or_ln37_57_fu_3601_p2;
reg   [0:0] or_ln37_57_reg_6849;
wire   [0:0] or_ln37_58_fu_3607_p2;
reg   [0:0] or_ln37_58_reg_6857;
wire   [0:0] or_ln37_60_fu_3615_p2;
reg   [0:0] or_ln37_60_reg_6864;
wire   [0:0] or_ln37_61_fu_3619_p2;
reg   [0:0] or_ln37_61_reg_6872;
wire   [6:0] y_index_8_fu_3683_p3;
reg   [6:0] y_index_8_reg_6880;
wire   [6:0] y_index_9_fu_3691_p3;
reg   [6:0] y_index_9_reg_6885;
wire   [6:0] y_index_10_fu_3698_p3;
reg   [6:0] y_index_10_reg_6890;
wire   [6:0] y_index_11_fu_3705_p3;
reg   [6:0] y_index_11_reg_6895;
wire   [3:0] valid_index_8_fu_3866_p3;
reg   [3:0] valid_index_8_reg_6900;
wire   [3:0] valid_index_7_fu_3964_p3;
reg   [3:0] valid_index_7_reg_6905;
wire   [0:0] or_ln39_14_fu_3972_p2;
reg   [0:0] or_ln39_14_reg_6910;
wire   [0:0] or_ln39_16_fu_3976_p2;
reg   [0:0] or_ln39_16_reg_6916;
wire   [17:0] z_in_fu_3980_p3;
reg   [17:0] z_in_reg_6922;
wire   [8:0] shl_ln32_8_fu_3989_p2;
reg   [8:0] shl_ln32_8_reg_6944;
wire   [6:0] tx_8_fu_4232_p3;
reg   [6:0] tx_8_reg_6949;
reg   [6:0] tx_8_reg_6949_pp0_iter13_reg;
wire   [6:0] tx_7_fu_4238_p3;
reg   [6:0] tx_7_reg_6954;
reg   [6:0] tx_7_reg_6954_pp0_iter13_reg;
wire   [6:0] x_index_62_fu_4244_p3;
reg   [6:0] x_index_62_reg_6959;
reg   [6:0] x_index_62_reg_6959_pp0_iter13_reg;
wire   [6:0] ty_8_fu_4637_p3;
reg   [6:0] ty_8_reg_6964;
reg   [6:0] ty_8_reg_6964_pp0_iter13_reg;
wire   [6:0] ty_7_fu_4643_p3;
reg   [6:0] ty_7_reg_6969;
reg   [6:0] ty_7_reg_6969_pp0_iter13_reg;
wire   [6:0] y_index_fu_4649_p3;
reg   [6:0] y_index_reg_6974;
reg   [6:0] y_index_reg_6974_pp0_iter13_reg;
wire   [0:0] icmp_ln32_fu_4879_p2;
reg   [0:0] icmp_ln32_reg_6979;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_6983;
wire   [0:0] icmp_ln32_1_fu_4913_p2;
reg   [0:0] icmp_ln32_1_reg_6989;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_6993;
wire   [0:0] icmp_ln32_2_fu_4947_p2;
reg   [0:0] icmp_ln32_2_reg_6999;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_7003;
wire   [0:0] icmp_ln32_3_fu_4982_p2;
reg   [0:0] icmp_ln32_3_reg_7009;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_7013;
wire   [0:0] icmp_ln32_4_fu_5017_p2;
reg   [0:0] icmp_ln32_4_reg_7019;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_7023;
wire   [0:0] icmp_ln32_5_fu_5041_p2;
reg   [0:0] icmp_ln32_5_reg_7029;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_7033;
wire   [0:0] icmp_ln32_6_fu_5065_p2;
reg   [0:0] icmp_ln32_6_reg_7039;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_7043;
wire   [0:0] icmp_ln32_7_fu_5089_p2;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_7053;
wire   [0:0] icmp_ln32_8_fu_5113_p2;
reg   [0:0] icmp_ln32_8_reg_7059;
reg   [0:0] icmp_ln32_8_reg_7059_pp0_iter13_reg;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_7063;
wire   [0:0] face_fu_5132_p2;
reg   [0:0] face_reg_7069;
wire   [0:0] icmp_ln37_fu_5137_p2;
reg   [0:0] icmp_ln37_reg_7076;
wire   [0:0] icmp_ln37_1_fu_5142_p2;
reg   [0:0] icmp_ln37_1_reg_7080;
wire   [0:0] icmp_ln37_2_fu_5147_p2;
reg   [0:0] icmp_ln37_2_reg_7084;
wire   [0:0] icmp_ln37_3_fu_5152_p2;
reg   [0:0] icmp_ln37_3_reg_7088;
wire   [0:0] icmp_ln37_4_fu_5157_p2;
reg   [0:0] icmp_ln37_4_reg_7092;
wire   [0:0] icmp_ln37_5_fu_5162_p2;
reg   [0:0] icmp_ln37_5_reg_7096;
wire   [0:0] icmp_ln37_6_fu_5167_p2;
reg   [0:0] icmp_ln37_6_reg_7100;
wire   [0:0] icmp_ln37_7_fu_5172_p2;
wire   [0:0] icmp_ln37_8_fu_5177_p2;
reg   [0:0] icmp_ln37_8_reg_7108;
wire   [3:0] tmp_46_fu_5236_p3;
wire   [3:0] tmp_45_fu_5244_p3;
wire   [3:0] tmp_44_fu_5252_p3;
wire   [8:0] tmp_57_fu_5298_p4;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage1_subdone;
reg   [15:0] grp_rotate_move_fu_728_i_a11_val;
reg   [15:0] grp_rotate_move_fu_728_i_a12_val;
reg   [15:0] grp_rotate_move_fu_728_i_a13_val;
reg   [15:0] grp_rotate_move_fu_728_i_a21_val;
reg   [15:0] grp_rotate_move_fu_728_i_a22_val;
reg   [15:0] grp_rotate_move_fu_728_i_a23_val;
reg   [15:0] grp_rotate_move_fu_728_i_a31_val;
reg   [15:0] grp_rotate_move_fu_728_i_a32_val;
reg   [15:0] grp_rotate_move_fu_728_i_a33_val;
reg   [18:0] grp_rotate_move_fu_728_i_p1_val;
reg   [18:0] grp_rotate_move_fu_728_i_p2_val;
reg   [18:0] grp_rotate_move_fu_728_i_p3_val;
wire   [17:0] grp_rotate_move_fu_728_i_x_val;
wire   [17:0] grp_rotate_move_fu_728_i_y_val;
wire   [17:0] grp_rotate_move_fu_728_i_z_val;
reg    grp_rotate_move_fu_728_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call22;
reg    ap_block_pp0_stage0_11001_ignoreCallOp74;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call22;
reg    ap_block_pp0_stage1_11001_ignoreCallOp82;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call22;
reg    ap_block_pp0_stage2_11001_ignoreCallOp92;
wire    grp_rotate_norm_fu_759_ap_start;
wire    grp_rotate_norm_fu_759_ap_done;
wire    grp_rotate_norm_fu_759_ap_idle;
wire    grp_rotate_norm_fu_759_ap_ready;
reg    grp_rotate_norm_fu_759_ap_ce;
wire   [9:0] grp_rotate_norm_fu_759_i_n_0_2_val;
wire  signed [9:0] grp_rotate_norm_fu_759_ap_return;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call58;
reg    ap_block_pp0_stage2_11001_ignoreCallOp95;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call58;
reg    ap_block_pp0_stage0_11001_ignoreCallOp99;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call58;
reg    ap_block_pp0_stage1_11001_ignoreCallOp105;
wire    grp_triangle_fu_769_ap_start;
wire    grp_triangle_fu_769_ap_done;
wire    grp_triangle_fu_769_ap_idle;
wire    grp_triangle_fu_769_ap_ready;
reg    grp_triangle_fu_769_ap_ce;
wire   [8:0] grp_triangle_fu_769_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call213;
reg    ap_block_pp0_stage0_11001_ignoreCallOp345;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call213;
reg    ap_block_pp0_stage1_11001_ignoreCallOp346;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call213;
reg    ap_block_pp0_stage2_11001_ignoreCallOp361;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter2_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter3_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter4_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter5_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter6_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter7_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter8_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter9_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter10_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter11_p_ph_i_reg_624;
reg   [0:0] ap_phi_reg_pp0_iter12_p_ph_i_reg_624;
reg   [1:0] ap_phi_mux_p_ph82_i_in_phi_fu_643_p6;
wire   [1:0] tmp_9_fu_5182_p3;
wire   [1:0] ap_phi_reg_pp0_iter12_p_ph82_i_in_reg_640;
wire   [1:0] tmp_8_fu_5191_p3;
wire   [1:0] tmp_fu_5200_p3;
reg   [2:0] ap_phi_mux_p_ph76_i_in_phi_fu_654_p6;
wire   [2:0] tmp_13_fu_5209_p3;
wire   [2:0] ap_phi_reg_pp0_iter12_p_ph76_i_in_reg_651;
wire   [2:0] tmp_12_fu_5218_p3;
wire   [2:0] tmp_10_fu_5227_p3;
wire   [3:0] ap_phi_reg_pp0_iter0_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter1_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter2_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter3_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter4_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter5_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter6_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter7_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter8_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter9_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter10_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter11_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter12_p_ph77_i_in_reg_662;
reg   [3:0] ap_phi_reg_pp0_iter13_p_ph77_i_in_reg_662;
reg   [8:0] ap_phi_mux_p_ph81_i_phi_fu_676_p6;
wire   [8:0] grp_fu_894_p4;
wire   [8:0] ap_phi_reg_pp0_iter13_p_ph81_i_reg_673;
wire   [8:0] tmp_48_fu_5265_p4;
reg   [8:0] ap_phi_mux_p_ph78_i_phi_fu_687_p6;
wire   [8:0] grp_fu_905_p4;
wire   [8:0] ap_phi_reg_pp0_iter13_p_ph78_i_reg_684;
wire   [8:0] tmp_51_fu_5276_p4;
reg   [8:0] ap_phi_mux_p_ph79_i_phi_fu_698_p6;
wire   [8:0] grp_fu_917_p4;
wire   [8:0] ap_phi_reg_pp0_iter13_p_ph79_i_reg_695;
wire   [8:0] tmp_54_fu_5287_p4;
wire   [8:0] ap_phi_reg_pp0_iter0_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter1_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter2_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter3_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter4_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter5_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter6_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter7_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter8_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter9_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter10_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter11_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter12_p_ph80_i_reg_706;
reg   [8:0] ap_phi_reg_pp0_iter13_p_ph80_i_reg_706;
reg   [8:0] ap_phi_mux_phi_ln194_phi_fu_720_p6;
wire   [8:0] grp_fu_939_p4;
wire   [8:0] ap_phi_reg_pp0_iter13_phi_ln194_reg_717;
wire   [8:0] tmp_60_fu_5308_p4;
reg    grp_rotate_norm_fu_759_ap_start_reg;
reg    grp_triangle_fu_769_ap_start_reg;
wire   [63:0] zext_ln34_fu_4893_p1;
wire   [63:0] zext_ln34_1_fu_4927_p1;
wire   [63:0] zext_ln34_2_fu_4961_p1;
wire   [63:0] zext_ln34_3_fu_4996_p1;
wire   [63:0] zext_ln34_4_fu_5031_p1;
wire   [63:0] zext_ln34_5_fu_5055_p1;
wire   [63:0] zext_ln34_6_fu_5079_p1;
wire   [63:0] zext_ln34_7_fu_5103_p1;
wire   [63:0] zext_ln34_8_fu_5127_p1;
wire   [63:0] zext_ln203_fu_5360_p1;
wire   [0:0] and_ln194_fu_5323_p2;
wire   [63:0] zext_ln208_fu_5371_p1;
wire   [0:0] and_ln194_1_fu_5336_p2;
wire   [63:0] zext_ln213_fu_5382_p1;
wire   [0:0] and_ln194_2_fu_5349_p2;
reg   [63:0] grp_fu_783_p0;
reg  signed [31:0] grp_fu_788_p0;
reg  signed [25:0] grp_fu_791_p0;
wire  signed [34:0] sext_ln127_fu_1022_p1;
wire  signed [34:0] sext_ln128_fu_1038_p1;
wire  signed [34:0] sext_ln129_fu_1077_p1;
wire   [11:0] grp_fu_791_p1;
reg  signed [25:0] grp_fu_795_p0;
wire  signed [34:0] sext_ln130_fu_1027_p1;
wire  signed [34:0] sext_ln131_fu_1043_p1;
wire  signed [34:0] sext_ln132_fu_1082_p1;
wire   [11:0] grp_fu_795_p1;
reg  signed [27:0] grp_fu_799_p0;
wire   [29:0] grp_fu_799_p1;
wire   [29:0] grp_fu_804_p1;
wire   [34:0] grp_fu_791_p2;
wire   [34:0] grp_fu_795_p2;
wire   [8:0] zext_ln45_fu_5260_p1;
wire  signed [9:0] tmp_30_fu_1052_p1;
wire  signed [26:0] sext_ln162_1_fu_1064_p1;
wire  signed [26:0] sext_ln162_fu_1060_p1;
wire  signed [27:0] sext_ln162_2_fu_1087_p1;
wire  signed [27:0] sext_ln162_3_fu_1090_p1;
wire  signed [26:0] sext_ln163_1_fu_1112_p1;
wire  signed [26:0] sext_ln163_fu_1108_p1;
wire  signed [26:0] sext_ln164_1_fu_1125_p1;
wire  signed [26:0] sext_ln164_fu_1121_p1;
wire  signed [27:0] sext_ln163_2_fu_1134_p1;
wire  signed [27:0] sext_ln163_3_fu_1137_p1;
wire  signed [27:0] sext_ln164_2_fu_1155_p1;
wire  signed [27:0] sext_ln164_3_fu_1158_p1;
wire  signed [17:0] icmp_ln147_fu_1176_p0;
wire   [17:0] grp_fu_5387_p3;
wire  signed [17:0] tmp_cast_fu_1181_p1;
wire  signed [17:0] tmp_29_fu_1190_p1;
wire  signed [17:0] trunc_ln150_fu_1197_p0;
wire   [7:0] trunc_ln150_fu_1197_p1;
wire   [7:0] tmp_cast_fu_1181_p4;
wire   [0:0] icmp_ln150_fu_1200_p2;
wire   [7:0] add_ln150_fu_1206_p2;
wire   [0:0] tmp_29_fu_1190_p3;
wire   [7:0] select_ln150_fu_1212_p3;
wire   [0:0] icmp_ln147_fu_1176_p2;
wire   [0:0] or_ln153_fu_1235_p2;
wire   [7:0] select_ln153_fu_1228_p3;
wire   [7:0] select_ln150_1_fu_1220_p3;
wire   [56:0] grp_fu_981_p2;
wire   [25:0] tmp_13_cast_fu_1276_p4;
wire   [25:0] select_ln163_fu_1286_p3;
wire   [25:0] sub_ln163_1_fu_1292_p2;
wire   [56:0] sub_ln164_fu_1304_p2;
wire   [25:0] tmp_34_cast1_fu_1309_p4;
wire   [25:0] select_ln164_fu_1319_p3;
wire   [0:0] icmp_ln165_fu_1357_p2;
wire   [13:0] add_ln165_fu_1362_p2;
wire   [0:0] tmp_34_fu_1350_p3;
wire   [13:0] select_ln165_fu_1367_p3;
wire   [25:0] center_y_fu_1345_p3;
wire   [11:0] trunc_ln166_fu_1399_p1;
wire   [13:0] tmp_4_fu_1381_p4;
wire   [0:0] icmp_ln166_fu_1403_p2;
wire   [13:0] add_ln166_fu_1409_p2;
wire   [0:0] tmp_35_fu_1391_p3;
wire   [13:0] select_ln166_fu_1415_p3;
wire   [8:0] grp_fu_1439_p0;
wire   [2:0] grp_fu_1439_p1;
wire   [2:0] grp_fu_1449_p1;
wire   [63:0] bitcast_ln724_fu_1458_p1;
wire   [10:0] tmp_s_fu_1474_p4;
wire   [51:0] trunc_ln168_1_fu_1488_p1;
wire   [52:0] zext_ln168_1_cast_fu_1492_p3;
wire   [53:0] zext_ln168_1_fu_1500_p1;
wire   [53:0] sub_ln168_fu_1504_p2;
wire   [62:0] trunc_ln168_fu_1462_p1;
wire   [11:0] zext_ln168_fu_1484_p1;
wire   [11:0] sub_ln168_1_fu_1524_p2;
wire   [10:0] trunc_ln168_2_fu_1530_p1;
wire   [10:0] add_ln168_fu_1540_p2;
wire   [10:0] sub_ln168_2_fu_1546_p2;
wire   [53:0] zext_ln168_2_fu_1575_p1;
wire   [53:0] ashr_ln168_fu_1578_p2;
wire   [0:0] icmp_ln168_3_fu_1570_p2;
wire   [15:0] test_x_1_fu_1583_p1;
wire   [15:0] select_ln168_2_fu_1587_p3;
wire   [15:0] select_ln168_1cast_fu_1607_p1;
wire   [0:0] icmp_ln168_4_fu_1602_p2;
wire   [15:0] shl_ln168_fu_1610_p2;
wire   [15:0] test_x_5_fu_1615_p3;
wire   [0:0] xor_ln168_fu_1630_p2;
wire   [0:0] and_ln168_fu_1635_p2;
wire   [15:0] test_x_6_fu_1623_p3;
wire   [0:0] or_ln168_fu_1647_p2;
wire   [0:0] xor_ln168_1_fu_1651_p2;
wire   [0:0] and_ln168_1_fu_1657_p2;
wire   [15:0] test_x_3_fu_1594_p3;
wire   [15:0] test_x_7_fu_1640_p3;
wire   [63:0] bitcast_ln724_1_fu_1670_p1;
wire   [10:0] tmp_1_fu_1686_p4;
wire   [51:0] trunc_ln169_1_fu_1700_p1;
wire   [52:0] zext_ln169_1_cast_fu_1704_p3;
wire   [53:0] zext_ln169_1_fu_1712_p1;
wire   [53:0] sub_ln169_fu_1716_p2;
wire   [62:0] trunc_ln169_fu_1674_p1;
wire   [11:0] zext_ln169_fu_1696_p1;
wire   [11:0] sub_ln169_1_fu_1736_p2;
wire   [10:0] trunc_ln169_2_fu_1742_p1;
wire   [10:0] add_ln169_fu_1752_p2;
wire   [10:0] sub_ln169_2_fu_1758_p2;
wire   [53:0] zext_ln169_2_fu_1787_p1;
wire   [53:0] ashr_ln169_fu_1790_p2;
wire   [0:0] icmp_ln169_3_fu_1782_p2;
wire   [15:0] test_y_1_fu_1795_p1;
wire   [15:0] select_ln169_2_fu_1799_p3;
wire   [15:0] select_ln169_1cast_fu_1819_p1;
wire   [0:0] icmp_ln169_4_fu_1814_p2;
wire   [15:0] shl_ln169_fu_1822_p2;
wire   [15:0] test_y_5_fu_1827_p3;
wire   [0:0] xor_ln169_fu_1842_p2;
wire   [0:0] and_ln169_fu_1847_p2;
wire   [15:0] test_y_6_fu_1835_p3;
wire   [0:0] or_ln169_fu_1859_p2;
wire   [0:0] xor_ln169_1_fu_1863_p2;
wire   [0:0] and_ln169_1_fu_1869_p2;
wire   [15:0] test_y_3_fu_1806_p3;
wire   [15:0] test_y_7_fu_1852_p3;
wire   [1:0] x_mod3_fu_1890_p7;
wire   [8:0] neighbor_x_fu_1885_p2;
wire   [9:0] zext_ln23_fu_1910_p1;
wire   [9:0] zext_ln23_1_fu_1914_p1;
wire   [1:0] zext_ln32_4_cast_fu_1935_p7;
wire   [9:0] zext_ln23_2_fu_1932_p1;
wire   [9:0] zext_ln23_3_fu_1955_p1;
wire   [11:0] mul_ln23_fu_1983_p1;
wire   [21:0] mul_ln23_fu_1983_p2;
wire   [1:0] y_mod3_fu_2008_p7;
wire   [1:0] y_mod3_fu_2008_p8;
wire   [8:0] neighbor_y_fu_2003_p2;
wire   [9:0] zext_ln35_fu_2028_p1;
wire   [9:0] zext_ln35_1_fu_2032_p1;
wire   [11:0] mul_ln23_1_fu_2053_p1;
wire   [21:0] mul_ln23_1_fu_2053_p2;
wire   [20:0] sub_ln23_3_fu_2083_p2;
wire   [6:0] tmp_36_cast_fu_2088_p4;
wire   [6:0] select_ln23_fu_2098_p3;
wire   [6:0] sub_ln23_4_fu_2104_p2;
wire   [3:0] shl_ln32_9_fu_2119_p3;
wire   [3:0] zext_ln32_fu_2116_p1;
wire   [11:0] mul_ln35_fu_2138_p1;
wire   [21:0] mul_ln35_fu_2138_p2;
wire   [8:0] neighbor_y_2_fu_2161_p2;
wire   [1:0] y_mod3_1_fu_2175_p7;
wire   [1:0] y_mod3_1_fu_2175_p9;
wire   [3:0] shl_ln32_s_fu_2198_p3;
wire   [3:0] zext_ln32_2_fu_2194_p1;
wire   [3:0] sub_ln32_1_fu_2206_p2;
wire   [3:0] zext_ln32_1_fu_2132_p1;
wire   [9:0] zext_ln35_2_fu_2158_p1;
wire   [9:0] zext_ln35_4_fu_2218_p1;
wire   [1:0] y_mod3_2_fu_2236_p7;
wire   [1:0] y_mod3_2_fu_2236_p9;
wire   [3:0] shl_ln32_10_fu_2259_p3;
wire   [3:0] zext_ln32_3_fu_2255_p1;
wire   [3:0] sub_ln32_2_fu_2267_p2;
wire   [9:0] zext_ln35_3_fu_2166_p1;
wire   [9:0] zext_ln35_5_fu_2279_p1;
wire   [20:0] sub_ln23_5_fu_2297_p2;
wire   [6:0] tmp_52_cast_fu_2302_p4;
wire   [6:0] select_ln23_2_fu_2312_p3;
wire   [6:0] sub_ln23_6_fu_2318_p2;
wire   [3:0] sub_ln32_fu_2126_p2;
wire   [3:0] zext_ln32_4_fu_2330_p1;
wire   [1:0] x_mod3_1_fu_2351_p7;
wire   [8:0] neighbor_x_2_fu_2170_p2;
wire   [1:0] x_mod3_1_fu_2351_p9;
wire   [9:0] zext_ln23_4_fu_2370_p1;
wire   [9:0] zext_ln23_5_fu_2374_p1;
wire   [3:0] zext_ln32_5_fu_2392_p1;
wire   [22:0] tmp_11_cast_fu_2522_p4;
wire   [22:0] select_ln162_fu_2532_p3;
wire   [20:0] sub_ln35_3_fu_2544_p2;
wire   [6:0] tmp_40_cast_fu_2549_p4;
wire   [6:0] select_ln35_fu_2559_p3;
wire   [6:0] sub_ln35_4_fu_2565_p2;
wire   [11:0] mul_ln35_1_fu_2580_p1;
wire   [21:0] mul_ln35_1_fu_2580_p2;
wire   [11:0] mul_ln35_2_fu_2603_p1;
wire   [21:0] mul_ln35_2_fu_2603_p2;
wire   [11:0] mul_ln23_2_fu_2626_p1;
wire   [21:0] mul_ln23_2_fu_2626_p2;
wire   [0:0] or_ln37_1_fu_2675_p2;
wire   [0:0] or_ln37_fu_2671_p2;
wire   [0:0] or_ln37_4_fu_2693_p2;
wire   [0:0] or_ln37_3_fu_2687_p2;
wire   [0:0] or_ln37_5_fu_2698_p2;
wire   [0:0] or_ln37_2_fu_2681_p2;
wire   [0:0] or_ln37_15_fu_2764_p2;
wire   [0:0] or_ln37_14_fu_2760_p2;
wire   [0:0] or_ln37_18_fu_2782_p2;
wire   [0:0] or_ln37_17_fu_2776_p2;
wire   [0:0] or_ln37_19_fu_2787_p2;
wire   [0:0] or_ln37_16_fu_2770_p2;
wire   [0:0] or_ln37_29_fu_2853_p2;
wire   [0:0] or_ln37_28_fu_2849_p2;
wire   [0:0] or_ln37_32_fu_2871_p2;
wire   [0:0] or_ln37_31_fu_2865_p2;
wire   [0:0] or_ln37_33_fu_2876_p2;
wire   [0:0] or_ln37_30_fu_2859_p2;
wire   [0:0] or_ln37_43_fu_2917_p2;
wire   [0:0] or_ln37_47_fu_2935_p2;
wire   [0:0] or_ln37_51_fu_2953_p2;
wire   [0:0] icmp_ln38_5_fu_2992_p2;
wire   [0:0] icmp_ln38_6_fu_2997_p2;
wire   [0:0] or_ln38_1_fu_3013_p2;
wire   [0:0] or_ln38_fu_3007_p2;
wire   [0:0] icmp_ln38_7_fu_3002_p2;
wire   [0:0] or_ln38_4_fu_3031_p2;
wire   [0:0] or_ln38_3_fu_3025_p2;
wire   [0:0] or_ln38_5_fu_3037_p2;
wire   [0:0] or_ln38_2_fu_3019_p2;
wire   [0:0] or_ln38_14_fu_3089_p2;
wire   [0:0] or_ln38_15_fu_3095_p2;
wire   [0:0] or_ln38_17_fu_3107_p2;
wire   [0:0] or_ln38_18_fu_3113_p2;
wire   [0:0] or_ln38_20_fu_3125_p2;
wire   [0:0] or_ln38_21_fu_3131_p2;
wire   [3:0] select_ln39_1_fu_3143_p3;
wire   [3:0] select_ln39_32_fu_3150_p3;
wire   [2:0] select_ln39_3_fu_3157_p3;
wire   [2:0] select_ln39_4_fu_3164_p3;
wire   [2:0] select_ln39_6_fu_3180_p3;
wire   [3:0] select_ln39_5_fu_3172_p3;
wire   [3:0] zext_ln39_fu_3188_p1;
wire   [3:0] select_ln39_7_fu_3192_p3;
wire   [3:0] select_ln39_9_fu_3208_p3;
wire   [3:0] select_ln39_40_fu_3215_p3;
wire   [2:0] select_ln39_11_fu_3222_p3;
wire   [2:0] select_ln39_12_fu_3229_p3;
wire   [2:0] select_ln39_14_fu_3245_p3;
wire   [3:0] select_ln39_13_fu_3237_p3;
wire   [3:0] zext_ln39_1_fu_3253_p1;
wire   [3:0] select_ln39_15_fu_3257_p3;
wire   [3:0] select_ln39_17_fu_3273_p3;
wire   [3:0] select_ln39_48_fu_3280_p3;
wire   [2:0] select_ln39_19_fu_3287_p3;
wire   [2:0] select_ln39_20_fu_3294_p3;
wire   [2:0] select_ln39_22_fu_3310_p3;
wire   [3:0] select_ln39_21_fu_3302_p3;
wire   [3:0] zext_ln39_2_fu_3318_p1;
wire   [3:0] select_ln39_23_fu_3322_p3;
wire   [22:0] sub_ln162_1_fu_2538_p2;
wire   [3:0] valid_index_11_fu_3330_p3;
wire   [8:0] zext_ln32_11_fu_3358_p1;
wire   [3:0] valid_index_12_fu_3265_p3;
wire   [8:0] zext_ln32_12_fu_3368_p1;
wire   [3:0] valid_index_13_fu_3200_p3;
wire   [8:0] zext_ln32_13_fu_3378_p1;
wire   [20:0] sub_ln35_5_fu_3388_p2;
wire   [6:0] tmp_44_cast_fu_3393_p4;
wire   [6:0] select_ln35_2_fu_3403_p3;
wire   [6:0] sub_ln35_6_fu_3409_p2;
wire   [20:0] sub_ln35_7_fu_3421_p2;
wire   [6:0] tmp_48_cast_fu_3426_p4;
wire   [6:0] select_ln35_4_fu_3436_p3;
wire   [6:0] sub_ln35_8_fu_3442_p2;
wire   [20:0] sub_ln23_7_fu_3454_p2;
wire   [6:0] tmp_56_cast_fu_3459_p4;
wire   [6:0] select_ln23_4_fu_3469_p3;
wire   [6:0] sub_ln23_8_fu_3475_p2;
wire   [0:0] or_ln37_8_fu_3491_p2;
wire   [0:0] or_ln37_7_fu_3487_p2;
wire   [0:0] or_ln37_11_fu_3505_p2;
wire   [0:0] or_ln37_10_fu_3501_p2;
wire   [0:0] or_ln37_12_fu_3509_p2;
wire   [0:0] or_ln37_9_fu_3495_p2;
wire   [0:0] or_ln37_22_fu_3525_p2;
wire   [0:0] or_ln37_21_fu_3521_p2;
wire   [0:0] or_ln37_25_fu_3539_p2;
wire   [0:0] or_ln37_24_fu_3535_p2;
wire   [0:0] or_ln37_26_fu_3543_p2;
wire   [0:0] or_ln37_23_fu_3529_p2;
wire   [0:0] or_ln37_36_fu_3559_p2;
wire   [0:0] or_ln37_35_fu_3555_p2;
wire   [0:0] or_ln37_39_fu_3573_p2;
wire   [0:0] or_ln37_38_fu_3569_p2;
wire   [0:0] or_ln37_40_fu_3577_p2;
wire   [0:0] or_ln37_37_fu_3563_p2;
wire   [0:0] or_ln37_55_fu_3593_p2;
wire   [0:0] or_ln37_59_fu_3611_p2;
wire   [0:0] or_ln38_8_fu_3653_p2;
wire   [0:0] or_ln38_7_fu_3649_p2;
wire   [0:0] or_ln38_11_fu_3667_p2;
wire   [0:0] or_ln38_10_fu_3663_p2;
wire   [0:0] or_ln38_12_fu_3671_p2;
wire   [0:0] or_ln38_9_fu_3657_p2;
wire   [0:0] or_ln38_13_fu_3677_p2;
wire   [6:0] y_index_3_fu_3625_p3;
wire   [6:0] y_index_4_fu_3631_p3;
wire   [6:0] y_index_5_fu_3637_p3;
wire   [6:0] y_index_6_fu_3643_p3;
wire   [2:0] select_ln39_fu_3712_p3;
wire   [2:0] valid_index_fu_3719_p3;
wire   [2:0] valid_index_1_fu_3727_p3;
wire   [2:0] valid_index_2_fu_3734_p3;
wire   [2:0] valid_index_3_fu_3742_p3;
wire   [2:0] valid_index_4_fu_3749_p3;
wire   [2:0] valid_index_5_fu_3757_p3;
wire   [3:0] zext_ln184_fu_3764_p1;
wire   [0:0] or_ln39_fu_3783_p2;
wire   [3:0] select_ln39_41_fu_3776_p3;
wire   [3:0] select_ln39_66_fu_3787_p3;
wire   [0:0] or_ln39_1_fu_3794_p2;
wire   [0:0] or_ln39_2_fu_3805_p2;
wire   [2:0] select_ln39_43_fu_3798_p3;
wire   [2:0] select_ln39_44_fu_3809_p3;
wire   [2:0] select_ln39_46_fu_3834_p3;
wire   [0:0] or_ln39_3_fu_3816_p2;
wire   [0:0] or_ln39_4_fu_3828_p2;
wire   [3:0] select_ln39_45_fu_3820_p3;
wire   [3:0] zext_ln39_5_fu_3842_p1;
wire   [0:0] or_ln39_5_fu_3846_p2;
wire   [0:0] or_ln39_6_fu_3860_p2;
wire   [3:0] select_ln39_47_fu_3852_p3;
wire   [0:0] or_ln39_7_fu_3881_p2;
wire   [3:0] select_ln39_49_fu_3874_p3;
wire   [3:0] select_ln39_68_fu_3885_p3;
wire   [0:0] or_ln39_8_fu_3892_p2;
wire   [0:0] or_ln39_9_fu_3903_p2;
wire   [2:0] select_ln39_51_fu_3896_p3;
wire   [2:0] select_ln39_52_fu_3907_p3;
wire   [2:0] select_ln39_54_fu_3932_p3;
wire   [0:0] or_ln39_10_fu_3914_p2;
wire   [0:0] or_ln39_11_fu_3926_p2;
wire   [3:0] select_ln39_53_fu_3918_p3;
wire   [3:0] zext_ln39_6_fu_3940_p1;
wire   [0:0] or_ln39_12_fu_3944_p2;
wire   [0:0] or_ln39_13_fu_3958_p2;
wire   [3:0] select_ln39_55_fu_3950_p3;
wire   [3:0] valid_index_14_fu_3768_p3;
wire   [8:0] zext_ln32_14_fu_3985_p1;
wire   [6:0] x_index_22_fu_3995_p3;
wire   [6:0] x_index_23_fu_4000_p3;
wire   [6:0] x_index_24_fu_4005_p3;
wire   [6:0] x_index_25_fu_4010_p3;
wire   [6:0] x_index_26_fu_4015_p3;
wire   [6:0] x_index_27_fu_4021_p3;
wire   [6:0] x_index_28_fu_4027_p3;
wire   [6:0] x_index_29_fu_4033_p3;
wire   [6:0] x_index_30_fu_4039_p3;
wire   [6:0] x_index_31_fu_4045_p3;
wire   [6:0] x_index_41_fu_4051_p3;
wire   [6:0] x_index_42_fu_4057_p3;
wire   [6:0] x_index_44_fu_4063_p3;
wire   [6:0] x_index_45_fu_4069_p3;
wire   [6:0] x_index_46_fu_4075_p3;
wire   [6:0] x_index_47_fu_4081_p3;
wire   [6:0] x_index_48_fu_4087_p3;
wire   [6:0] select_ln37_fu_4117_p3;
wire   [6:0] select_ln37_1_fu_4122_p3;
wire   [6:0] select_ln37_2_fu_4128_p3;
wire   [6:0] select_ln37_4_fu_4140_p3;
wire   [6:0] select_ln37_5_fu_4145_p3;
wire   [6:0] select_ln37_6_fu_4151_p3;
wire   [6:0] select_ln37_8_fu_4163_p3;
wire   [6:0] select_ln37_9_fu_4168_p3;
wire   [6:0] select_ln37_10_fu_4174_p3;
wire   [6:0] select_ln37_12_fu_4186_p3;
wire   [6:0] select_ln37_13_fu_4191_p3;
wire   [6:0] select_ln37_14_fu_4197_p3;
wire   [6:0] select_ln37_16_fu_4209_p3;
wire   [6:0] select_ln37_17_fu_4214_p3;
wire   [6:0] select_ln37_18_fu_4220_p3;
wire   [6:0] x_index_49_fu_4093_p3;
wire   [6:0] x_index_50_fu_4099_p3;
wire   [6:0] x_index_51_fu_4105_p3;
wire   [6:0] y_index_12_fu_4250_p3;
wire   [6:0] y_index_13_fu_4255_p3;
wire   [6:0] y_index_14_fu_4260_p3;
wire   [6:0] y_index_15_fu_4265_p3;
wire   [6:0] y_index_16_fu_4270_p3;
wire   [6:0] y_index_17_fu_4276_p3;
wire   [6:0] y_index_18_fu_4282_p3;
wire   [6:0] y_index_19_fu_4288_p3;
wire   [6:0] y_index_20_fu_4294_p3;
wire   [6:0] y_index_21_fu_4300_p3;
wire   [6:0] y_index_22_fu_4306_p3;
wire   [6:0] y_index_23_fu_4312_p3;
wire   [6:0] y_index_24_fu_4318_p3;
wire   [6:0] y_index_25_fu_4324_p3;
wire   [6:0] y_index_26_fu_4330_p3;
wire   [6:0] y_index_27_fu_4336_p3;
wire   [6:0] y_index_28_fu_4342_p3;
wire   [6:0] select_ln38_fu_4372_p3;
wire   [6:0] select_ln38_1_fu_4377_p3;
wire   [6:0] select_ln38_2_fu_4382_p3;
wire   [6:0] select_ln38_3_fu_4387_p3;
wire   [6:0] select_ln38_4_fu_4392_p3;
wire   [6:0] select_ln38_5_fu_4399_p3;
wire   [6:0] select_ln38_6_fu_4406_p3;
wire   [6:0] select_ln38_8_fu_4419_p3;
wire   [6:0] select_ln38_9_fu_4424_p3;
wire   [6:0] select_ln38_10_fu_4429_p3;
wire   [6:0] select_ln38_11_fu_4434_p3;
wire   [6:0] select_ln38_12_fu_4439_p3;
wire   [6:0] select_ln38_13_fu_4446_p3;
wire   [6:0] select_ln38_14_fu_4453_p3;
wire   [6:0] select_ln38_16_fu_4466_p3;
wire   [6:0] select_ln38_17_fu_4471_p3;
wire   [6:0] select_ln38_18_fu_4476_p3;
wire   [6:0] select_ln38_19_fu_4481_p3;
wire   [6:0] select_ln38_20_fu_4486_p3;
wire   [6:0] select_ln38_21_fu_4493_p3;
wire   [6:0] select_ln38_22_fu_4500_p3;
wire   [6:0] select_ln38_24_fu_4513_p3;
wire   [6:0] select_ln38_25_fu_4518_p3;
wire   [6:0] select_ln38_26_fu_4523_p3;
wire   [6:0] select_ln38_27_fu_4528_p3;
wire   [0:0] or_ln38_23_fu_4533_p2;
wire   [6:0] select_ln38_28_fu_4537_p3;
wire   [6:0] select_ln38_29_fu_4544_p3;
wire   [0:0] or_ln38_24_fu_4551_p2;
wire   [0:0] or_ln38_25_fu_4563_p2;
wire   [6:0] select_ln38_30_fu_4556_p3;
wire   [6:0] select_ln38_32_fu_4575_p3;
wire   [6:0] select_ln38_33_fu_4580_p3;
wire   [6:0] select_ln38_34_fu_4585_p3;
wire   [6:0] select_ln38_35_fu_4590_p3;
wire   [0:0] or_ln38_26_fu_4595_p2;
wire   [6:0] select_ln38_36_fu_4599_p3;
wire   [6:0] select_ln38_37_fu_4606_p3;
wire   [0:0] or_ln38_27_fu_4613_p2;
wire   [0:0] or_ln38_28_fu_4625_p2;
wire   [6:0] select_ln38_38_fu_4618_p3;
wire   [6:0] y_index_29_fu_4348_p3;
wire   [6:0] y_index_30_fu_4354_p3;
wire   [6:0] y_index_31_fu_4360_p3;
wire   [3:0] select_ln39_25_fu_4655_p3;
wire   [3:0] select_ln39_56_fu_4662_p3;
wire   [2:0] select_ln39_27_fu_4669_p3;
wire   [2:0] select_ln39_28_fu_4676_p3;
wire   [2:0] select_ln39_30_fu_4690_p3;
wire   [3:0] select_ln39_29_fu_4683_p3;
wire   [3:0] zext_ln39_3_fu_4697_p1;
wire   [3:0] select_ln39_31_fu_4701_p3;
wire   [3:0] select_ln39_33_fu_4716_p3;
wire   [3:0] select_ln39_64_fu_4723_p3;
wire   [2:0] select_ln39_35_fu_4730_p3;
wire   [2:0] select_ln39_36_fu_4737_p3;
wire   [2:0] select_ln39_38_fu_4751_p3;
wire   [3:0] select_ln39_37_fu_4744_p3;
wire   [3:0] zext_ln39_4_fu_4758_p1;
wire   [3:0] select_ln39_39_fu_4762_p3;
wire   [3:0] select_ln39_57_fu_4777_p3;
wire   [3:0] select_ln39_70_fu_4784_p3;
wire   [0:0] or_ln39_15_fu_4791_p2;
wire   [2:0] select_ln39_59_fu_4795_p3;
wire   [2:0] select_ln39_60_fu_4802_p3;
wire   [2:0] select_ln39_62_fu_4825_p3;
wire   [0:0] or_ln39_17_fu_4809_p2;
wire   [0:0] or_ln39_18_fu_4820_p2;
wire   [3:0] select_ln39_61_fu_4813_p3;
wire   [3:0] zext_ln39_7_fu_4832_p1;
wire   [0:0] or_ln39_19_fu_4836_p2;
wire   [0:0] or_ln39_20_fu_4849_p2;
wire   [3:0] select_ln39_63_fu_4841_p3;
wire   [3:0] valid_index_6_fu_4855_p3;
wire   [8:0] zext_ln32_6_fu_4863_p1;
wire   [8:0] shl_ln32_fu_4867_p2;
wire   [8:0] and_ln32_fu_4873_p2;
wire   [13:0] tmp_6_fu_4885_p3;
wire   [8:0] zext_ln32_7_fu_4898_p1;
wire   [8:0] shl_ln32_1_fu_4901_p2;
wire   [8:0] and_ln32_1_fu_4907_p2;
wire   [13:0] tmp_7_fu_4919_p3;
wire   [8:0] zext_ln32_8_fu_4932_p1;
wire   [8:0] shl_ln32_2_fu_4935_p2;
wire   [8:0] and_ln32_2_fu_4941_p2;
wire   [13:0] tmp_11_fu_4953_p3;
wire   [3:0] valid_index_9_fu_4769_p3;
wire   [8:0] zext_ln32_9_fu_4966_p1;
wire   [8:0] shl_ln32_3_fu_4970_p2;
wire   [8:0] and_ln32_3_fu_4976_p2;
wire   [6:0] tx_5_fu_4225_p3;
wire   [6:0] ty_5_fu_4630_p3;
wire   [13:0] tmp_14_fu_4988_p3;
wire   [3:0] valid_index_10_fu_4708_p3;
wire   [8:0] zext_ln32_10_fu_5001_p1;
wire   [8:0] shl_ln32_4_fu_5005_p2;
wire   [8:0] and_ln32_4_fu_5011_p2;
wire   [6:0] tx_4_fu_4202_p3;
wire   [6:0] ty_4_fu_4568_p3;
wire   [13:0] tmp_15_fu_5023_p3;
wire   [8:0] and_ln32_5_fu_5036_p2;
wire   [6:0] tx_3_fu_4179_p3;
wire   [6:0] ty_3_fu_4507_p3;
wire   [13:0] tmp_16_fu_5047_p3;
wire   [8:0] and_ln32_6_fu_5060_p2;
wire   [6:0] tx_2_fu_4156_p3;
wire   [6:0] ty_2_fu_4460_p3;
wire   [13:0] tmp_17_fu_5071_p3;
wire   [8:0] and_ln32_7_fu_5084_p2;
wire   [6:0] tx_1_fu_4133_p3;
wire   [6:0] ty_1_fu_4413_p3;
wire   [13:0] tmp_18_fu_5095_p3;
wire   [8:0] and_ln32_8_fu_5108_p2;
wire   [6:0] tx_fu_4111_p3;
wire   [6:0] ty_fu_4366_p3;
wire   [13:0] tmp_19_fu_5119_p3;
wire   [0:0] trunc_ln194_fu_5319_p1;
wire   [0:0] tmp_62_fu_5328_p3;
wire   [0:0] tmp_63_fu_5341_p3;
wire   [13:0] tmp_20_fu_5354_p3;
wire   [13:0] tmp_21_fu_5365_p3;
wire   [13:0] tmp_22_fu_5376_p3;
wire   [7:0] grp_fu_5387_p1;
wire   [13:0] grp_fu_5387_p2;
reg    grp_fu_783_ce;
reg    grp_fu_788_ce;
reg    grp_fu_799_ce;
reg    grp_fu_804_ce;
reg    grp_fu_1439_ce;
reg    grp_fu_1449_ce;
reg    grp_fu_5387_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter12_stage1;
reg    ap_idle_pp0_0to11;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to13;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_loop_init;
reg    ap_condition_1360;
reg    ap_condition_1363;
reg    ap_condition_1299;
wire   [1:0] x_mod3_fu_1890_p1;
wire   [1:0] x_mod3_fu_1890_p3;
wire  signed [1:0] x_mod3_fu_1890_p5;
wire   [1:0] zext_ln32_4_cast_fu_1935_p1;
wire   [1:0] zext_ln32_4_cast_fu_1935_p3;
wire  signed [1:0] zext_ln32_4_cast_fu_1935_p5;
wire   [1:0] y_mod3_fu_2008_p1;
wire   [1:0] y_mod3_fu_2008_p3;
wire  signed [1:0] y_mod3_fu_2008_p5;
wire   [1:0] y_mod3_1_fu_2175_p1;
wire   [1:0] y_mod3_1_fu_2175_p3;
wire  signed [1:0] y_mod3_1_fu_2175_p5;
wire   [1:0] y_mod3_2_fu_2236_p1;
wire   [1:0] y_mod3_2_fu_2236_p3;
wire  signed [1:0] y_mod3_2_fu_2236_p5;
wire   [1:0] x_mod3_1_fu_2351_p1;
wire   [1:0] x_mod3_1_fu_2351_p3;
wire  signed [1:0] x_mod3_1_fu_2351_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_rotate_norm_fu_759_ap_start_reg = 1'b0;
#0 grp_triangle_fu_769_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

main_process_rotate_move grp_rotate_move_fu_728(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .i_a11_val(grp_rotate_move_fu_728_i_a11_val),
    .i_a12_val(grp_rotate_move_fu_728_i_a12_val),
    .i_a13_val(grp_rotate_move_fu_728_i_a13_val),
    .i_a21_val(grp_rotate_move_fu_728_i_a21_val),
    .i_a22_val(grp_rotate_move_fu_728_i_a22_val),
    .i_a23_val(grp_rotate_move_fu_728_i_a23_val),
    .i_a31_val(grp_rotate_move_fu_728_i_a31_val),
    .i_a32_val(grp_rotate_move_fu_728_i_a32_val),
    .i_a33_val(grp_rotate_move_fu_728_i_a33_val),
    .i_p1_val(grp_rotate_move_fu_728_i_p1_val),
    .i_p2_val(grp_rotate_move_fu_728_i_p2_val),
    .i_p3_val(grp_rotate_move_fu_728_i_p3_val),
    .i_x_val(grp_rotate_move_fu_728_i_x_val),
    .i_y_val(grp_rotate_move_fu_728_i_y_val),
    .i_z_val(grp_rotate_move_fu_728_i_z_val),
    .ap_return_0(grp_rotate_move_fu_728_ap_return_0),
    .ap_return_1(grp_rotate_move_fu_728_ap_return_1),
    .ap_return_2(grp_rotate_move_fu_728_ap_return_2),
    .ap_ce(grp_rotate_move_fu_728_ap_ce)
);

main_process_rotate_norm grp_rotate_norm_fu_759(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rotate_norm_fu_759_ap_start),
    .ap_done(grp_rotate_norm_fu_759_ap_done),
    .ap_idle(grp_rotate_norm_fu_759_ap_idle),
    .ap_ready(grp_rotate_norm_fu_759_ap_ready),
    .ap_ce(grp_rotate_norm_fu_759_ap_ce),
    .i_a11_val(i_a11),
    .i_a12_val(i_a12),
    .i_a13_val(i_a13),
    .i_n_0_0_val(n1_bits_reg_5491),
    .i_n_0_1_val(n2_bits_reg_5511),
    .i_n_0_2_val(grp_rotate_norm_fu_759_i_n_0_2_val),
    .ap_return(grp_rotate_norm_fu_759_ap_return)
);

main_process_triangle grp_triangle_fu_769(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_triangle_fu_769_ap_start),
    .ap_done(grp_triangle_fu_769_ap_done),
    .ap_idle(grp_triangle_fu_769_ap_idle),
    .ap_ready(grp_triangle_fu_769_ap_ready),
    .ap_ce(grp_triangle_fu_769_ap_ce),
    .ix_val(ix_reg_5707_pp0_iter9_reg),
    .iy_val(iy_reg_5713_pp0_iter9_reg),
    .test_x_val(test_x_8_reg_5807),
    .test_y_val(test_y_8_reg_5854),
    .x1_val(trunc_ln_reg_5546_pp0_iter9_reg),
    .y1_val(trunc_ln88_1_reg_5551_pp0_iter9_reg),
    .x2_val(trunc_ln3_reg_5566_pp0_iter9_reg),
    .y2_val(trunc_ln89_1_reg_5576_pp0_iter9_reg),
    .x3_val(trunc_ln4_reg_5598_pp0_iter9_reg),
    .y3_val(trunc_ln90_1_reg_5603_pp0_iter9_reg),
    .ap_return(grp_triangle_fu_769_ap_return)
);

main_process_dadd_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_8_full_dsp_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_783_p0),
    .din1(64'd4602678819172646912),
    .ce(grp_fu_783_ce),
    .dout(grp_fu_783_p2)
);

main_process_sitodp_32s_64_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_6_no_dsp_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_788_p0),
    .ce(grp_fu_788_ce),
    .dout(grp_fu_788_p1)
);

main_process_mul_26s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_26s_12ns_35_1_1_U83(
    .din0(grp_fu_791_p0),
    .din1(grp_fu_791_p1),
    .dout(grp_fu_791_p2)
);

main_process_mul_26s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_26s_12ns_35_1_1_U84(
    .din0(grp_fu_795_p0),
    .din1(grp_fu_795_p1),
    .dout(grp_fu_795_p2)
);

main_process_mul_28s_30ns_57_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 57 ))
mul_28s_30ns_57_2_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_799_p0),
    .din1(grp_fu_799_p1),
    .ce(grp_fu_799_ce),
    .dout(grp_fu_799_p2)
);

main_process_mul_28s_30ns_57_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 57 ))
mul_28s_30ns_57_2_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln164_1_reg_5640),
    .din1(grp_fu_804_p1),
    .ce(grp_fu_804_ce),
    .dout(grp_fu_804_p2)
);

main_process_urem_9ns_3ns_2_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_9ns_3ns_2_13_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1439_p0),
    .din1(grp_fu_1439_p1),
    .ce(grp_fu_1439_ce),
    .dout(grp_fu_1439_p2)
);

main_process_urem_9ns_3ns_2_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_9ns_3ns_2_13_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(low_center_y_reg_5727),
    .din1(grp_fu_1449_p1),
    .ce(grp_fu_1449_ce),
    .dout(grp_fu_1449_p2)
);

main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U89(
    .din0(2'd2),
    .din1(2'd0),
    .din2(2'd1),
    .def(x_mod3_fu_1890_p7),
    .sel(center_x_mod3_fu_1882_p1),
    .dout(x_mod3_fu_1890_p9)
);

main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U90(
    .din0(2'd0),
    .din1(2'd1),
    .din2(2'd2),
    .def(zext_ln32_4_cast_fu_1935_p7),
    .sel(center_x_mod3_fu_1882_p1),
    .dout(zext_ln32_4_cast_fu_1935_p9)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U91(
    .din0(sub_ln23_reg_5869),
    .din1(mul_ln23_fu_1983_p1),
    .dout(mul_ln23_fu_1983_p2)
);

main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U92(
    .din0(2'd2),
    .din1(2'd0),
    .din2(2'd1),
    .def(y_mod3_fu_2008_p7),
    .sel(y_mod3_fu_2008_p8),
    .dout(y_mod3_fu_2008_p9)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U93(
    .din0(sub_ln23_1_reg_5885),
    .din1(mul_ln23_1_fu_2053_p1),
    .dout(mul_ln23_1_fu_2053_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U94(
    .din0(sub_ln35_reg_5924),
    .din1(mul_ln35_fu_2138_p1),
    .dout(mul_ln35_fu_2138_p2)
);

main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U95(
    .din0(2'd0),
    .din1(2'd1),
    .din2(2'd2),
    .def(y_mod3_1_fu_2175_p7),
    .sel(center_y_mod3_reg_5901),
    .dout(y_mod3_1_fu_2175_p9)
);

main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U96(
    .din0(2'd1),
    .din1(2'd2),
    .din2(2'd0),
    .def(y_mod3_2_fu_2236_p7),
    .sel(center_y_mod3_reg_5901),
    .dout(y_mod3_2_fu_2236_p9)
);

main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U97(
    .din0(2'd1),
    .din1(2'd2),
    .din2(2'd0),
    .def(x_mod3_1_fu_2351_p7),
    .sel(center_x_mod3_reg_5859),
    .dout(x_mod3_1_fu_2351_p9)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U98(
    .din0(sub_ln35_1_reg_5987),
    .din1(mul_ln35_1_fu_2580_p1),
    .dout(mul_ln35_1_fu_2580_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U99(
    .din0(sub_ln35_2_reg_6010),
    .din1(mul_ln35_2_fu_2603_p1),
    .dout(mul_ln35_2_fu_2603_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U100(
    .din0(sub_ln23_2_reg_6074),
    .din1(mul_ln23_2_fu_2626_p1),
    .dout(mul_ln23_2_fu_2626_p2)
);

main_process_mac_muladd_10s_8ns_14ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 18 ))
mac_muladd_10s_8ns_14ns_18_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_rotate_norm_fu_759_ap_return),
    .din1(grp_fu_5387_p1),
    .din2(grp_fu_5387_p2),
    .ce(grp_fu_5387_ce),
    .dout(grp_fu_5387_p3)
);

main_process_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rotate_norm_fu_759_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_rotate_norm_fu_759_ap_start_reg <= 1'b1;
        end else if ((grp_rotate_norm_fu_759_ap_ready == 1'b1)) begin
            grp_rotate_norm_fu_759_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_triangle_fu_769_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (last_signal_load_reg_5472_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_triangle_fu_769_ap_start_reg <= 1'b1;
        end else if ((grp_triangle_fu_769_ap_ready == 1'b1)) begin
            grp_triangle_fu_769_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln37_fu_5137_p2 == 1'd0) & (icmp_ln32_reg_6979 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln32_reg_6979 == 1'd1)))) begin
        ap_phi_reg_pp0_iter12_p_ph_i_reg_624 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln37_fu_5137_p2 == 1'd1) & (icmp_ln32_reg_6979 == 1'd0))) begin
        ap_phi_reg_pp0_iter12_p_ph_i_reg_624 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter12_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter11_p_ph_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1299)) begin
        if (((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln32_3_reg_7009 == 1'd1))) begin
            ap_phi_reg_pp0_iter13_p_ph77_i_in_reg_662 <= tmp_44_fu_5252_p3;
        end else if ((1'b1 == ap_condition_1363)) begin
            ap_phi_reg_pp0_iter13_p_ph77_i_in_reg_662 <= tmp_45_fu_5244_p3;
        end else if ((1'b1 == ap_condition_1360)) begin
            ap_phi_reg_pp0_iter13_p_ph77_i_in_reg_662 <= tmp_46_fu_5236_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter13_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter12_p_ph77_i_in_reg_662;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln37_7_reg_7104 == 1'd1) & (icmp_ln32_7_reg_7049 == 1'd0) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter13_p_ph80_i_reg_706 <= tmp_57_fu_5298_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln32_7_reg_7049 == 1'd1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln37_7_reg_7104 == 1'd0) & (icmp_ln32_7_reg_7049 == 1'd0) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter13_p_ph80_i_reg_706 <= grp_fu_929_p4;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter13_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter12_p_ph80_i_reg_706;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln162_1_reg_5608 <= add_ln162_1_fu_1094_p2;
        add_ln162_1_reg_5608_pp0_iter10_reg <= add_ln162_1_reg_5608_pp0_iter9_reg;
        add_ln162_1_reg_5608_pp0_iter3_reg <= add_ln162_1_reg_5608;
        add_ln162_1_reg_5608_pp0_iter4_reg <= add_ln162_1_reg_5608_pp0_iter3_reg;
        add_ln162_1_reg_5608_pp0_iter5_reg <= add_ln162_1_reg_5608_pp0_iter4_reg;
        add_ln162_1_reg_5608_pp0_iter6_reg <= add_ln162_1_reg_5608_pp0_iter5_reg;
        add_ln162_1_reg_5608_pp0_iter7_reg <= add_ln162_1_reg_5608_pp0_iter6_reg;
        add_ln162_1_reg_5608_pp0_iter8_reg <= add_ln162_1_reg_5608_pp0_iter7_reg;
        add_ln162_1_reg_5608_pp0_iter9_reg <= add_ln162_1_reg_5608_pp0_iter8_reg;
        add_ln163_reg_5619 <= add_ln163_fu_1115_p2;
        add_ln164_reg_5624 <= add_ln164_fu_1128_p2;
        center_x_mod3_reg_5859 <= center_x_mod3_fu_1882_p1;
        face_reg_7069 <= face_fu_5132_p2;
        icmp_ln169_1_reg_5829 <= icmp_ln169_1_fu_1746_p2;
        icmp_ln169_2_reg_5842 <= icmp_ln169_2_fu_1772_p2;
        icmp_ln169_reg_5822 <= icmp_ln169_fu_1730_p2;
        icmp_ln37_10_reg_6312 <= icmp_ln37_10_fu_2651_p2;
        icmp_ln37_11_reg_6319 <= icmp_ln37_11_fu_2656_p2;
        icmp_ln37_12_reg_6326 <= icmp_ln37_12_fu_2661_p2;
        icmp_ln37_13_reg_6331 <= icmp_ln37_13_fu_2666_p2;
        icmp_ln37_17_reg_6343 <= icmp_ln37_17_fu_2710_p2;
        icmp_ln37_18_reg_6352 <= icmp_ln37_18_fu_2715_p2;
        icmp_ln37_19_reg_6361 <= icmp_ln37_19_fu_2720_p2;
        icmp_ln37_1_reg_7080 <= icmp_ln37_1_fu_5142_p2;
        icmp_ln37_20_reg_6370 <= icmp_ln37_20_fu_2725_p2;
        icmp_ln37_21_reg_6378 <= icmp_ln37_21_fu_2730_p2;
        icmp_ln37_25_reg_6386 <= icmp_ln37_25_fu_2735_p2;
        icmp_ln37_26_reg_6393 <= icmp_ln37_26_fu_2740_p2;
        icmp_ln37_27_reg_6400 <= icmp_ln37_27_fu_2745_p2;
        icmp_ln37_28_reg_6407 <= icmp_ln37_28_fu_2750_p2;
        icmp_ln37_29_reg_6412 <= icmp_ln37_29_fu_2755_p2;
        icmp_ln37_2_reg_7084 <= icmp_ln37_2_fu_5147_p2;
        icmp_ln37_33_reg_6424 <= icmp_ln37_33_fu_2799_p2;
        icmp_ln37_34_reg_6433 <= icmp_ln37_34_fu_2804_p2;
        icmp_ln37_35_reg_6442 <= icmp_ln37_35_fu_2809_p2;
        icmp_ln37_36_reg_6451 <= icmp_ln37_36_fu_2814_p2;
        icmp_ln37_37_reg_6460 <= icmp_ln37_37_fu_2819_p2;
        icmp_ln37_3_reg_7088 <= icmp_ln37_3_fu_5152_p2;
        icmp_ln37_41_reg_6469 <= icmp_ln37_41_fu_2824_p2;
        icmp_ln37_42_reg_6476 <= icmp_ln37_42_fu_2829_p2;
        icmp_ln37_43_reg_6483 <= icmp_ln37_43_fu_2834_p2;
        icmp_ln37_44_reg_6490 <= icmp_ln37_44_fu_2839_p2;
        icmp_ln37_45_reg_6495 <= icmp_ln37_45_fu_2844_p2;
        icmp_ln37_49_reg_6507 <= icmp_ln37_49_fu_2888_p2;
        icmp_ln37_4_reg_7092 <= icmp_ln37_4_fu_5157_p2;
        icmp_ln37_50_reg_6516 <= icmp_ln37_50_fu_2893_p2;
        icmp_ln37_51_reg_6525 <= icmp_ln37_51_fu_2898_p2;
        icmp_ln37_52_reg_6534 <= icmp_ln37_52_fu_2903_p2;
        icmp_ln37_53_reg_6542 <= icmp_ln37_53_fu_2908_p2;
        icmp_ln37_5_reg_7096 <= icmp_ln37_5_fu_5162_p2;
        icmp_ln37_6_reg_7100 <= icmp_ln37_6_fu_5167_p2;
        icmp_ln37_7_reg_7104 <= icmp_ln37_7_fu_5172_p2;
        icmp_ln37_8_reg_7108 <= icmp_ln37_8_fu_5177_p2;
        icmp_ln37_9_reg_6305 <= icmp_ln37_9_fu_2646_p2;
        icmp_ln37_reg_7076 <= icmp_ln37_fu_5137_p2;
        icmp_ln38_10_reg_6654 <= icmp_ln38_10_fu_3059_p2;
        icmp_ln38_11_reg_6662 <= icmp_ln38_11_fu_3064_p2;
        icmp_ln38_12_reg_6670 <= icmp_ln38_12_fu_3069_p2;
        icmp_ln38_13_reg_6678 <= icmp_ln38_13_fu_3074_p2;
        icmp_ln38_14_reg_6684 <= icmp_ln38_14_fu_3079_p2;
        icmp_ln38_15_reg_6690 <= icmp_ln38_15_fu_3084_p2;
        icmp_ln38_1_reg_6610 <= icmp_ln38_1_fu_2972_p2;
        icmp_ln38_2_reg_6616 <= icmp_ln38_2_fu_2977_p2;
        icmp_ln38_3_reg_6622 <= icmp_ln38_3_fu_2982_p2;
        icmp_ln38_4_reg_6627 <= icmp_ln38_4_fu_2987_p2;
        icmp_ln38_8_reg_6638 <= icmp_ln38_8_fu_3049_p2;
        icmp_ln38_9_reg_6646 <= icmp_ln38_9_fu_3054_p2;
        icmp_ln38_reg_6604 <= icmp_ln38_fu_2967_p2;
        internal_y_reg_6241 <= internal_y_fu_2571_p3;
        mul_ln164_reg_5674 <= grp_fu_804_p2;
        n2_bits_reg_5511 <= n2_bits_fu_1003_p1;
        or_ln37_20_reg_6417 <= or_ln37_20_fu_2793_p2;
        or_ln37_34_reg_6500 <= or_ln37_34_fu_2882_p2;
        or_ln37_42_reg_6550 <= or_ln37_42_fu_2913_p2;
        or_ln37_44_reg_6556 <= or_ln37_44_fu_2921_p2;
        or_ln37_45_reg_6562 <= or_ln37_45_fu_2925_p2;
        or_ln37_46_reg_6568 <= or_ln37_46_fu_2931_p2;
        or_ln37_48_reg_6574 <= or_ln37_48_fu_2939_p2;
        or_ln37_49_reg_6580 <= or_ln37_49_fu_2943_p2;
        or_ln37_50_reg_6586 <= or_ln37_50_fu_2949_p2;
        or_ln37_52_reg_6592 <= or_ln37_52_fu_2957_p2;
        or_ln37_53_reg_6598 <= or_ln37_53_fu_2961_p2;
        or_ln37_6_reg_6336 <= or_ln37_6_fu_2704_p2;
        or_ln38_16_reg_6696 <= or_ln38_16_fu_3101_p2;
        or_ln38_19_reg_6701 <= or_ln38_19_fu_3119_p2;
        or_ln38_22_reg_6706 <= or_ln38_22_fu_3137_p2;
        or_ln38_6_reg_6632 <= or_ln38_6_fu_3043_p2;
        select_ln169_1_reg_5834 <= select_ln169_1_fu_1764_p3;
        select_ln169_reg_5817 <= select_ln169_fu_1722_p3;
        shl_ln32_5_reg_6721 <= shl_ln32_5_fu_3362_p2;
        shl_ln32_6_reg_6726 <= shl_ln32_6_fu_3372_p2;
        shl_ln32_7_reg_6731 <= shl_ln32_7_fu_3382_p2;
        sub_ln23_1_reg_5885 <= sub_ln23_1_fu_1959_p2;
        sub_ln23_reg_5869 <= sub_ln23_fu_1918_p2;
        test_x_8_reg_5807 <= test_x_8_fu_1662_p3;
        test_y_2_reg_5812 <= bitcast_ln724_1_fu_1670_p1[32'd63];
        test_y_reg_5848 <= test_y_fu_1778_p1;
        tmp_31_reg_5613 <= add_ln162_1_fu_1094_p2[32'd27];
        tmp_31_reg_5613_pp0_iter10_reg <= tmp_31_reg_5613_pp0_iter9_reg;
        tmp_31_reg_5613_pp0_iter11_reg <= tmp_31_reg_5613_pp0_iter10_reg;
        tmp_31_reg_5613_pp0_iter3_reg <= tmp_31_reg_5613;
        tmp_31_reg_5613_pp0_iter4_reg <= tmp_31_reg_5613_pp0_iter3_reg;
        tmp_31_reg_5613_pp0_iter5_reg <= tmp_31_reg_5613_pp0_iter4_reg;
        tmp_31_reg_5613_pp0_iter6_reg <= tmp_31_reg_5613_pp0_iter5_reg;
        tmp_31_reg_5613_pp0_iter7_reg <= tmp_31_reg_5613_pp0_iter6_reg;
        tmp_31_reg_5613_pp0_iter8_reg <= tmp_31_reg_5613_pp0_iter7_reg;
        tmp_31_reg_5613_pp0_iter9_reg <= tmp_31_reg_5613_pp0_iter8_reg;
        tmp_33_cast_reg_5668 <= {{grp_fu_799_p2[55:30]}};
        tmp_35_cast_reg_5679 <= {{grp_fu_804_p2[55:30]}};
        tmp_38_reg_5874 <= sub_ln23_fu_1918_p2[32'd9];
        tmp_3_reg_6711 <= {{sub_ln162_1_fu_2538_p2[22:5]}};
        tmp_42_reg_5890 <= sub_ln23_1_fu_1959_p2[32'd9];
        tmp_45_cast_reg_6277 <= {{mul_ln35_1_fu_2580_p2[18:12]}};
        tmp_49_cast_reg_6288 <= {{mul_ln35_2_fu_2603_p2[18:12]}};
        tmp_57_cast_reg_6299 <= {{mul_ln23_2_fu_2626_p2[18:12]}};
        tmp_5_reg_6716 <= {{select_ln162_fu_2532_p3[22:5]}};
        trunc_ln23_2_reg_6294 <= trunc_ln23_2_fu_2632_p1;
        trunc_ln35_1_reg_6272 <= trunc_ln35_1_fu_2586_p1;
        trunc_ln35_2_reg_6283 <= trunc_ln35_2_fu_2609_p1;
        trunc_ln4_reg_5598_pp0_iter3_reg <= trunc_ln4_reg_5598;
        trunc_ln4_reg_5598_pp0_iter4_reg <= trunc_ln4_reg_5598_pp0_iter3_reg;
        trunc_ln4_reg_5598_pp0_iter5_reg <= trunc_ln4_reg_5598_pp0_iter4_reg;
        trunc_ln4_reg_5598_pp0_iter6_reg <= trunc_ln4_reg_5598_pp0_iter5_reg;
        trunc_ln4_reg_5598_pp0_iter7_reg <= trunc_ln4_reg_5598_pp0_iter6_reg;
        trunc_ln4_reg_5598_pp0_iter8_reg <= trunc_ln4_reg_5598_pp0_iter7_reg;
        trunc_ln4_reg_5598_pp0_iter9_reg <= trunc_ln4_reg_5598_pp0_iter8_reg;
        trunc_ln90_1_reg_5603_pp0_iter3_reg <= trunc_ln90_1_reg_5603;
        trunc_ln90_1_reg_5603_pp0_iter4_reg <= trunc_ln90_1_reg_5603_pp0_iter3_reg;
        trunc_ln90_1_reg_5603_pp0_iter5_reg <= trunc_ln90_1_reg_5603_pp0_iter4_reg;
        trunc_ln90_1_reg_5603_pp0_iter6_reg <= trunc_ln90_1_reg_5603_pp0_iter5_reg;
        trunc_ln90_1_reg_5603_pp0_iter7_reg <= trunc_ln90_1_reg_5603_pp0_iter6_reg;
        trunc_ln90_1_reg_5603_pp0_iter8_reg <= trunc_ln90_1_reg_5603_pp0_iter7_reg;
        trunc_ln90_1_reg_5603_pp0_iter9_reg <= trunc_ln90_1_reg_5603_pp0_iter8_reg;
        urem_ln17_reg_5760 <= grp_fu_1449_p2;
        urem_ln17_reg_5760_pp0_iter10_reg <= urem_ln17_reg_5760_pp0_iter9_reg;
        urem_ln17_reg_5760_pp0_iter9_reg <= urem_ln17_reg_5760;
        x_mod3_reg_5864 <= x_mod3_fu_1890_p9;
        zext_ln32_4_cast_reg_5880 <= zext_ln32_4_cast_fu_1935_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln162_reg_5593 <= add_ln162_fu_1068_p2;
        add_ln32_1_reg_5998 <= add_ln32_1_fu_2273_p2;
        add_ln32_2_reg_6047 <= add_ln32_2_fu_2333_p2;
        add_ln32_3_reg_6056 <= add_ln32_3_fu_2339_p2;
        add_ln32_4_reg_6065 <= add_ln32_4_fu_2345_p2;
        add_ln32_reg_5975 <= add_ln32_fu_2212_p2;
        bram_index_1_reg_6094 <= bram_index_1_fu_2402_p2;
        bram_index_2_reg_6103 <= bram_index_2_fu_2408_p2;
        bram_index_reg_6085 <= bram_index_fu_2396_p2;
        color_reg_5651 <= color_fu_1240_p3;
        color_reg_5651_pp0_iter10_reg <= color_reg_5651_pp0_iter9_reg;
        color_reg_5651_pp0_iter11_reg <= color_reg_5651_pp0_iter10_reg;
        color_reg_5651_pp0_iter12_reg <= color_reg_5651_pp0_iter11_reg;
        color_reg_5651_pp0_iter13_reg <= color_reg_5651_pp0_iter12_reg;
        color_reg_5651_pp0_iter4_reg <= color_reg_5651;
        color_reg_5651_pp0_iter5_reg <= color_reg_5651_pp0_iter4_reg;
        color_reg_5651_pp0_iter6_reg <= color_reg_5651_pp0_iter5_reg;
        color_reg_5651_pp0_iter7_reg <= color_reg_5651_pp0_iter6_reg;
        color_reg_5651_pp0_iter8_reg <= color_reg_5651_pp0_iter7_reg;
        color_reg_5651_pp0_iter9_reg <= color_reg_5651_pp0_iter8_reg;
        icmp_ln168_1_reg_5782 <= icmp_ln168_1_fu_1534_p2;
        icmp_ln168_2_reg_5795 <= icmp_ln168_2_fu_1560_p2;
        icmp_ln168_reg_5775 <= icmp_ln168_fu_1518_p2;
        icmp_ln32_1_reg_6989 <= icmp_ln32_1_fu_4913_p2;
        icmp_ln32_2_reg_6999 <= icmp_ln32_2_fu_4947_p2;
        icmp_ln32_3_reg_7009 <= icmp_ln32_3_fu_4982_p2;
        icmp_ln32_4_reg_7019 <= icmp_ln32_4_fu_5017_p2;
        icmp_ln32_5_reg_7029 <= icmp_ln32_5_fu_5041_p2;
        icmp_ln32_6_reg_7039 <= icmp_ln32_6_fu_5065_p2;
        icmp_ln32_7_reg_7049 <= icmp_ln32_7_fu_5089_p2;
        icmp_ln32_8_reg_7059 <= icmp_ln32_8_fu_5113_p2;
        icmp_ln32_8_reg_7059_pp0_iter13_reg <= icmp_ln32_8_reg_7059;
        icmp_ln32_reg_6979 <= icmp_ln32_fu_4879_p2;
        icmp_ln37_14_reg_6112 <= icmp_ln37_14_fu_2414_p2;
        icmp_ln37_15_reg_6118 <= icmp_ln37_15_fu_2420_p2;
        icmp_ln37_16_reg_6124 <= icmp_ln37_16_fu_2426_p2;
        icmp_ln37_22_reg_6130 <= icmp_ln37_22_fu_2432_p2;
        icmp_ln37_23_reg_6138 <= icmp_ln37_23_fu_2438_p2;
        icmp_ln37_24_reg_6146 <= icmp_ln37_24_fu_2444_p2;
        icmp_ln37_30_reg_6154 <= icmp_ln37_30_fu_2450_p2;
        icmp_ln37_31_reg_6160 <= icmp_ln37_31_fu_2456_p2;
        icmp_ln37_32_reg_6166 <= icmp_ln37_32_fu_2462_p2;
        icmp_ln37_38_reg_6172 <= icmp_ln37_38_fu_2468_p2;
        icmp_ln37_39_reg_6181 <= icmp_ln37_39_fu_2474_p2;
        icmp_ln37_40_reg_6190 <= icmp_ln37_40_fu_2480_p2;
        icmp_ln37_46_reg_6199 <= icmp_ln37_46_fu_2486_p2;
        icmp_ln37_47_reg_6205 <= icmp_ln37_47_fu_2492_p2;
        icmp_ln37_48_reg_6211 <= icmp_ln37_48_fu_2498_p2;
        icmp_ln37_54_reg_6217 <= icmp_ln37_54_fu_2504_p2;
        icmp_ln37_55_reg_6225 <= icmp_ln37_55_fu_2510_p2;
        icmp_ln37_56_reg_6233 <= icmp_ln37_56_fu_2516_p2;
        ix_reg_5707 <= ix_fu_1374_p3;
        ix_reg_5707_pp0_iter5_reg <= ix_reg_5707;
        ix_reg_5707_pp0_iter6_reg <= ix_reg_5707_pp0_iter5_reg;
        ix_reg_5707_pp0_iter7_reg <= ix_reg_5707_pp0_iter6_reg;
        ix_reg_5707_pp0_iter8_reg <= ix_reg_5707_pp0_iter7_reg;
        ix_reg_5707_pp0_iter9_reg <= ix_reg_5707_pp0_iter8_reg;
        iy_reg_5713 <= iy_fu_1423_p3;
        iy_reg_5713_pp0_iter5_reg <= iy_reg_5713;
        iy_reg_5713_pp0_iter6_reg <= iy_reg_5713_pp0_iter5_reg;
        iy_reg_5713_pp0_iter7_reg <= iy_reg_5713_pp0_iter6_reg;
        iy_reg_5713_pp0_iter8_reg <= iy_reg_5713_pp0_iter7_reg;
        iy_reg_5713_pp0_iter9_reg <= iy_reg_5713_pp0_iter8_reg;
        last_signal_load_reg_5472 <= last_signal_i;
        last_signal_load_reg_5472_pp0_iter10_reg <= last_signal_load_reg_5472_pp0_iter9_reg;
        last_signal_load_reg_5472_pp0_iter11_reg <= last_signal_load_reg_5472_pp0_iter10_reg;
        last_signal_load_reg_5472_pp0_iter12_reg <= last_signal_load_reg_5472_pp0_iter11_reg;
        last_signal_load_reg_5472_pp0_iter13_reg <= last_signal_load_reg_5472_pp0_iter12_reg;
        last_signal_load_reg_5472_pp0_iter1_reg <= last_signal_load_reg_5472;
        last_signal_load_reg_5472_pp0_iter2_reg <= last_signal_load_reg_5472_pp0_iter1_reg;
        last_signal_load_reg_5472_pp0_iter3_reg <= last_signal_load_reg_5472_pp0_iter2_reg;
        last_signal_load_reg_5472_pp0_iter4_reg <= last_signal_load_reg_5472_pp0_iter3_reg;
        last_signal_load_reg_5472_pp0_iter5_reg <= last_signal_load_reg_5472_pp0_iter4_reg;
        last_signal_load_reg_5472_pp0_iter6_reg <= last_signal_load_reg_5472_pp0_iter5_reg;
        last_signal_load_reg_5472_pp0_iter7_reg <= last_signal_load_reg_5472_pp0_iter6_reg;
        last_signal_load_reg_5472_pp0_iter8_reg <= last_signal_load_reg_5472_pp0_iter7_reg;
        last_signal_load_reg_5472_pp0_iter9_reg <= last_signal_load_reg_5472_pp0_iter8_reg;
        low_center_x_reg_5719 <= low_center_x_fu_1431_p1;
        low_center_x_reg_5719_pp0_iter10_reg <= low_center_x_reg_5719_pp0_iter9_reg;
        low_center_x_reg_5719_pp0_iter5_reg <= low_center_x_reg_5719;
        low_center_x_reg_5719_pp0_iter6_reg <= low_center_x_reg_5719_pp0_iter5_reg;
        low_center_x_reg_5719_pp0_iter7_reg <= low_center_x_reg_5719_pp0_iter6_reg;
        low_center_x_reg_5719_pp0_iter8_reg <= low_center_x_reg_5719_pp0_iter7_reg;
        low_center_x_reg_5719_pp0_iter9_reg <= low_center_x_reg_5719_pp0_iter8_reg;
        low_center_y_reg_5727 <= low_center_y_fu_1435_p1;
        low_center_y_reg_5727_pp0_iter10_reg <= low_center_y_reg_5727_pp0_iter9_reg;
        low_center_y_reg_5727_pp0_iter5_reg <= low_center_y_reg_5727;
        low_center_y_reg_5727_pp0_iter6_reg <= low_center_y_reg_5727_pp0_iter5_reg;
        low_center_y_reg_5727_pp0_iter7_reg <= low_center_y_reg_5727_pp0_iter6_reg;
        low_center_y_reg_5727_pp0_iter8_reg <= low_center_y_reg_5727_pp0_iter7_reg;
        low_center_y_reg_5727_pp0_iter9_reg <= low_center_y_reg_5727_pp0_iter8_reg;
        n1_bits_reg_5491 <= n1_bits_fu_999_p1;
        select_ln168_1_reg_5787 <= select_ln168_1_fu_1552_p3;
        select_ln168_reg_5770 <= select_ln168_fu_1510_p3;
        sub_ln23_2_reg_6074 <= sub_ln23_2_fu_2378_p2;
        sub_ln35_1_reg_5987 <= sub_ln35_1_fu_2222_p2;
        sub_ln35_2_reg_6010 <= sub_ln35_2_fu_2283_p2;
        test_x_2_reg_5765 <= bitcast_ln724_fu_1458_p1[32'd63];
        test_x_reg_5801 <= test_x_fu_1566_p1;
        tmp_12_cast_reg_5946 <= {{grp_fu_799_p2[52:30]}};
        tmp_30_reg_5586 <= tmp_30_fu_1052_p1[32'd9];
        tmp_30_reg_5586_pp0_iter10_reg <= tmp_30_reg_5586_pp0_iter9_reg;
        tmp_30_reg_5586_pp0_iter11_reg <= tmp_30_reg_5586_pp0_iter10_reg;
        tmp_30_reg_5586_pp0_iter12_reg <= tmp_30_reg_5586_pp0_iter11_reg;
        tmp_30_reg_5586_pp0_iter3_reg <= tmp_30_reg_5586;
        tmp_30_reg_5586_pp0_iter4_reg <= tmp_30_reg_5586_pp0_iter3_reg;
        tmp_30_reg_5586_pp0_iter5_reg <= tmp_30_reg_5586_pp0_iter4_reg;
        tmp_30_reg_5586_pp0_iter6_reg <= tmp_30_reg_5586_pp0_iter5_reg;
        tmp_30_reg_5586_pp0_iter7_reg <= tmp_30_reg_5586_pp0_iter6_reg;
        tmp_30_reg_5586_pp0_iter8_reg <= tmp_30_reg_5586_pp0_iter7_reg;
        tmp_30_reg_5586_pp0_iter9_reg <= tmp_30_reg_5586_pp0_iter8_reg;
        tmp_40_reg_5992 <= sub_ln35_1_fu_2222_p2[32'd9];
        tmp_41_cast_reg_5969 <= {{mul_ln35_fu_2138_p2[18:12]}};
        tmp_41_reg_6015 <= sub_ln35_2_fu_2283_p2[32'd9];
        tmp_43_reg_6079 <= sub_ln23_2_fu_2378_p2[32'd9];
        trunc_ln35_reg_5964 <= trunc_ln35_fu_2144_p1;
        trunc_ln3_reg_5566_pp0_iter3_reg <= trunc_ln3_reg_5566;
        trunc_ln3_reg_5566_pp0_iter4_reg <= trunc_ln3_reg_5566_pp0_iter3_reg;
        trunc_ln3_reg_5566_pp0_iter5_reg <= trunc_ln3_reg_5566_pp0_iter4_reg;
        trunc_ln3_reg_5566_pp0_iter6_reg <= trunc_ln3_reg_5566_pp0_iter5_reg;
        trunc_ln3_reg_5566_pp0_iter7_reg <= trunc_ln3_reg_5566_pp0_iter6_reg;
        trunc_ln3_reg_5566_pp0_iter8_reg <= trunc_ln3_reg_5566_pp0_iter7_reg;
        trunc_ln3_reg_5566_pp0_iter9_reg <= trunc_ln3_reg_5566_pp0_iter8_reg;
        trunc_ln89_1_reg_5576_pp0_iter3_reg <= trunc_ln89_1_reg_5576;
        trunc_ln89_1_reg_5576_pp0_iter4_reg <= trunc_ln89_1_reg_5576_pp0_iter3_reg;
        trunc_ln89_1_reg_5576_pp0_iter5_reg <= trunc_ln89_1_reg_5576_pp0_iter4_reg;
        trunc_ln89_1_reg_5576_pp0_iter6_reg <= trunc_ln89_1_reg_5576_pp0_iter5_reg;
        trunc_ln89_1_reg_5576_pp0_iter7_reg <= trunc_ln89_1_reg_5576_pp0_iter6_reg;
        trunc_ln89_1_reg_5576_pp0_iter8_reg <= trunc_ln89_1_reg_5576_pp0_iter7_reg;
        trunc_ln89_1_reg_5576_pp0_iter9_reg <= trunc_ln89_1_reg_5576_pp0_iter8_reg;
        tx_7_reg_6954 <= tx_7_fu_4238_p3;
        tx_7_reg_6954_pp0_iter13_reg <= tx_7_reg_6954;
        tx_8_reg_6949 <= tx_8_fu_4232_p3;
        tx_8_reg_6949_pp0_iter13_reg <= tx_8_reg_6949;
        ty_7_reg_6969 <= ty_7_fu_4643_p3;
        ty_7_reg_6969_pp0_iter13_reg <= ty_7_reg_6969;
        ty_8_reg_6964 <= ty_8_fu_4637_p3;
        ty_8_reg_6964_pp0_iter13_reg <= ty_8_reg_6964;
        urem_ln16_reg_5755 <= grp_fu_1439_p2;
        urem_ln16_reg_5755_pp0_iter10_reg <= urem_ln16_reg_5755_pp0_iter9_reg;
        urem_ln16_reg_5755_pp0_iter9_reg <= urem_ln16_reg_5755;
        x_index_61_reg_5951 <= x_index_61_fu_2110_p3;
        x_index_62_reg_6959 <= x_index_62_fu_4244_p3;
        x_index_62_reg_6959_pp0_iter13_reg <= x_index_62_reg_6959;
        x_index_reg_6021 <= x_index_fu_2324_p3;
        y_index_reg_6974 <= y_index_fu_4649_p3;
        y_index_reg_6974_pp0_iter13_reg <= y_index_reg_6974;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_7063 <= zext_ln34_8_fu_5127_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_7053 <= zext_ln34_7_fu_5103_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_7043 <= zext_ln34_6_fu_5079_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_7033 <= zext_ln34_5_fu_5055_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_7023 <= zext_ln34_4_fu_5031_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_7013 <= zext_ln34_3_fu_4996_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_7003 <= zext_ln34_2_fu_4961_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_6983 <= zext_ln34_fu_4893_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_6993 <= zext_ln34_1_fu_4927_p1;
        zext_ln127_cast_reg_5467[11 : 0] <= zext_ln127_cast_fu_991_p1[11 : 0];
        zext_ln130_cast_reg_5462[11 : 0] <= zext_ln130_cast_fu_987_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln163_1_reg_5629 <= add_ln163_1_fu_1141_p2;
        add_ln164_1_reg_5640 <= add_ln164_1_fu_1162_p2;
        center_x_reg_5685 <= center_x_fu_1298_p3;
        center_y_mod3_reg_5901 <= center_y_mod3_fu_1977_p1;
        internal_x_reg_6790 <= internal_x_fu_3481_p3;
        internal_y_3_reg_6736 <= internal_y_3_fu_3415_p3;
        internal_y_4_reg_6763 <= internal_y_4_fu_3448_p3;
        or_ln37_13_reg_6816 <= or_ln37_13_fu_3515_p2;
        or_ln37_27_reg_6822 <= or_ln37_27_fu_3549_p2;
        or_ln37_41_reg_6828 <= or_ln37_41_fu_3583_p2;
        or_ln37_54_reg_6834 <= or_ln37_54_fu_3589_p2;
        or_ln37_56_reg_6841 <= or_ln37_56_fu_3597_p2;
        or_ln37_57_reg_6849 <= or_ln37_57_fu_3601_p2;
        or_ln37_58_reg_6857 <= or_ln37_58_fu_3607_p2;
        or_ln37_60_reg_6864 <= or_ln37_60_fu_3615_p2;
        or_ln37_61_reg_6872 <= or_ln37_61_fu_3619_p2;
        or_ln39_14_reg_6910 <= or_ln39_14_fu_3972_p2;
        or_ln39_16_reg_6916 <= or_ln39_16_fu_3976_p2;
        shl_ln32_8_reg_6944 <= shl_ln32_8_fu_3989_p2;
        sub_ln164_1_reg_5690 <= sub_ln164_1_fu_1325_p2;
        sub_ln35_reg_5924 <= sub_ln35_fu_2036_p2;
        test_y_8_reg_5854 <= test_y_8_fu_1874_p3;
        tmp_2_reg_5695 <= {{center_x_fu_1298_p3[25:12]}};
        tmp_32_reg_5634 <= add_ln163_1_fu_1141_p2[32'd27];
        tmp_33_reg_5645 <= add_ln164_1_fu_1162_p2[32'd27];
        tmp_33_reg_5645_pp0_iter3_reg <= tmp_33_reg_5645;
        tmp_37_cast_reg_5912 <= {{mul_ln23_fu_1983_p2[18:12]}};
        tmp_39_reg_5929 <= sub_ln35_fu_2036_p2[32'd9];
        tmp_53_cast_reg_5940 <= {{mul_ln23_1_fu_2053_p2[18:12]}};
        trunc_ln165_reg_5702 <= trunc_ln165_fu_1341_p1;
        trunc_ln23_1_reg_5935 <= trunc_ln23_1_fu_2059_p1;
        trunc_ln23_reg_5907 <= trunc_ln23_fu_1989_p1;
        trunc_ln88_1_reg_5551_pp0_iter2_reg <= trunc_ln88_1_reg_5551;
        trunc_ln88_1_reg_5551_pp0_iter3_reg <= trunc_ln88_1_reg_5551_pp0_iter2_reg;
        trunc_ln88_1_reg_5551_pp0_iter4_reg <= trunc_ln88_1_reg_5551_pp0_iter3_reg;
        trunc_ln88_1_reg_5551_pp0_iter5_reg <= trunc_ln88_1_reg_5551_pp0_iter4_reg;
        trunc_ln88_1_reg_5551_pp0_iter6_reg <= trunc_ln88_1_reg_5551_pp0_iter5_reg;
        trunc_ln88_1_reg_5551_pp0_iter7_reg <= trunc_ln88_1_reg_5551_pp0_iter6_reg;
        trunc_ln88_1_reg_5551_pp0_iter8_reg <= trunc_ln88_1_reg_5551_pp0_iter7_reg;
        trunc_ln88_1_reg_5551_pp0_iter9_reg <= trunc_ln88_1_reg_5551_pp0_iter8_reg;
        trunc_ln_reg_5546_pp0_iter2_reg <= trunc_ln_reg_5546;
        trunc_ln_reg_5546_pp0_iter3_reg <= trunc_ln_reg_5546_pp0_iter2_reg;
        trunc_ln_reg_5546_pp0_iter4_reg <= trunc_ln_reg_5546_pp0_iter3_reg;
        trunc_ln_reg_5546_pp0_iter5_reg <= trunc_ln_reg_5546_pp0_iter4_reg;
        trunc_ln_reg_5546_pp0_iter6_reg <= trunc_ln_reg_5546_pp0_iter5_reg;
        trunc_ln_reg_5546_pp0_iter7_reg <= trunc_ln_reg_5546_pp0_iter6_reg;
        trunc_ln_reg_5546_pp0_iter8_reg <= trunc_ln_reg_5546_pp0_iter7_reg;
        trunc_ln_reg_5546_pp0_iter9_reg <= trunc_ln_reg_5546_pp0_iter8_reg;
        valid_index_7_reg_6905 <= valid_index_7_fu_3964_p3;
        valid_index_8_reg_6900 <= valid_index_8_fu_3866_p3;
        y_index_10_reg_6890 <= y_index_10_fu_3698_p3;
        y_index_11_reg_6895 <= y_index_11_fu_3705_p3;
        y_index_8_reg_6880 <= y_index_8_fu_3683_p3;
        y_index_9_reg_6885 <= y_index_9_fu_3691_p3;
        y_mod3_reg_5918 <= y_mod3_fu_2008_p9;
        z_in_reg_6922 <= z_in_fu_3980_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter10_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter9_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter10_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter9_p_ph80_i_reg_706;
        ap_phi_reg_pp0_iter10_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter9_p_ph_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter11_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter10_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter11_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter10_p_ph80_i_reg_706;
        ap_phi_reg_pp0_iter11_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter10_p_ph_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter12_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter11_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter12_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter11_p_ph80_i_reg_706;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter0_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter1_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter0_p_ph80_i_reg_706;
        ap_phi_reg_pp0_iter1_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter0_p_ph_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter2_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter1_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter2_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter1_p_ph80_i_reg_706;
        ap_phi_reg_pp0_iter2_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter1_p_ph_i_reg_624;
        call_ret1_reg_5541_0 <= grp_rotate_move_fu_728_ap_return_0;
        trunc_ln88_1_reg_5551 <= {{grp_fu_795_p2[24:9]}};
        trunc_ln_reg_5546 <= {{grp_fu_791_p2[24:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter3_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter2_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter3_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter2_p_ph80_i_reg_706;
        ap_phi_reg_pp0_iter3_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter2_p_ph_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter4_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter3_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter4_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter3_p_ph80_i_reg_706;
        ap_phi_reg_pp0_iter4_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter3_p_ph_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter5_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter4_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter5_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter4_p_ph80_i_reg_706;
        ap_phi_reg_pp0_iter5_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter4_p_ph_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter6_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter5_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter6_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter5_p_ph80_i_reg_706;
        ap_phi_reg_pp0_iter6_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter5_p_ph_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter7_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter6_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter7_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter6_p_ph80_i_reg_706;
        ap_phi_reg_pp0_iter7_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter6_p_ph_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter8_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter7_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter8_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter7_p_ph80_i_reg_706;
        ap_phi_reg_pp0_iter8_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter7_p_ph_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter9_p_ph77_i_in_reg_662 <= ap_phi_reg_pp0_iter8_p_ph77_i_in_reg_662;
        ap_phi_reg_pp0_iter9_p_ph80_i_reg_706 <= ap_phi_reg_pp0_iter8_p_ph80_i_reg_706;
        ap_phi_reg_pp0_iter9_p_ph_i_reg_624 <= ap_phi_reg_pp0_iter8_p_ph_i_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret2_reg_5556_0 <= grp_rotate_move_fu_728_ap_return_0;
        rotated_y2_reg_5561 <= {{grp_fu_791_p2[34:9]}};
        rotated_z2_reg_5571 <= {{grp_fu_795_p2[34:9]}};
        trunc_ln3_reg_5566 <= {{grp_fu_791_p2[24:9]}};
        trunc_ln89_1_reg_5576 <= {{grp_fu_795_p2[24:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        call_ret_reg_5536_0 <= grp_rotate_move_fu_728_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_i1_reg_5745 <= grp_fu_788_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_i2_reg_5750 <= grp_fu_788_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_951 <= grp_rotate_move_fu_728_ap_return_1;
        reg_955 <= grp_rotate_move_fu_728_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_959 <= {{grp_fu_791_p2[34:9]}};
        reg_963 <= {{grp_fu_795_p2[34:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_967 <= grp_fu_799_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_971 <= grp_fu_783_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln4_reg_5598 <= {{grp_fu_791_p2[24:9]}};
        trunc_ln90_1_reg_5603 <= {{grp_fu_795_p2[24:9]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (last_signal_load_reg_5472 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter12_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter12_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to11 = 1'b1;
    end else begin
        ap_idle_pp0_0to11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to13 = 1'b1;
    end else begin
        ap_idle_pp0_1to13 = 1'b0;
    end
end

always @ (*) begin
    if ((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0)) begin
        if ((icmp_ln32_2_reg_6999 == 1'd1)) begin
            ap_phi_mux_p_ph76_i_in_phi_fu_654_p6 = tmp_10_fu_5227_p3;
        end else if (((icmp_ln37_2_reg_7084 == 1'd1) & (icmp_ln32_2_reg_6999 == 1'd0))) begin
            ap_phi_mux_p_ph76_i_in_phi_fu_654_p6 = tmp_12_fu_5218_p3;
        end else if (((icmp_ln37_2_reg_7084 == 1'd0) & (icmp_ln32_2_reg_6999 == 1'd0))) begin
            ap_phi_mux_p_ph76_i_in_phi_fu_654_p6 = tmp_13_fu_5209_p3;
        end else begin
            ap_phi_mux_p_ph76_i_in_phi_fu_654_p6 = ap_phi_reg_pp0_iter12_p_ph76_i_in_reg_651;
        end
    end else begin
        ap_phi_mux_p_ph76_i_in_phi_fu_654_p6 = ap_phi_reg_pp0_iter12_p_ph76_i_in_reg_651;
    end
end

always @ (*) begin
    if (((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln37_5_reg_7096 == 1'd1) & (icmp_ln32_5_reg_7029 == 1'd0))) begin
        ap_phi_mux_p_ph78_i_phi_fu_687_p6 = tmp_51_fu_5276_p4;
    end else if ((((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln32_5_reg_7029 == 1'd1)) | ((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln37_5_reg_7096 == 1'd0) & (icmp_ln32_5_reg_7029 == 1'd0)))) begin
        ap_phi_mux_p_ph78_i_phi_fu_687_p6 = grp_fu_905_p4;
    end else begin
        ap_phi_mux_p_ph78_i_phi_fu_687_p6 = ap_phi_reg_pp0_iter13_p_ph78_i_reg_684;
    end
end

always @ (*) begin
    if (((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln37_6_reg_7100 == 1'd1) & (icmp_ln32_6_reg_7039 == 1'd0))) begin
        ap_phi_mux_p_ph79_i_phi_fu_698_p6 = tmp_54_fu_5287_p4;
    end else if ((((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln32_6_reg_7039 == 1'd1)) | ((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln37_6_reg_7100 == 1'd0) & (icmp_ln32_6_reg_7039 == 1'd0)))) begin
        ap_phi_mux_p_ph79_i_phi_fu_698_p6 = grp_fu_917_p4;
    end else begin
        ap_phi_mux_p_ph79_i_phi_fu_698_p6 = ap_phi_reg_pp0_iter13_p_ph79_i_reg_695;
    end
end

always @ (*) begin
    if (((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln37_4_reg_7092 == 1'd1) & (icmp_ln32_4_reg_7019 == 1'd0))) begin
        ap_phi_mux_p_ph81_i_phi_fu_676_p6 = tmp_48_fu_5265_p4;
    end else if ((((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln32_4_reg_7019 == 1'd1)) | ((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln37_4_reg_7092 == 1'd0) & (icmp_ln32_4_reg_7019 == 1'd0)))) begin
        ap_phi_mux_p_ph81_i_phi_fu_676_p6 = grp_fu_894_p4;
    end else begin
        ap_phi_mux_p_ph81_i_phi_fu_676_p6 = ap_phi_reg_pp0_iter13_p_ph81_i_reg_673;
    end
end

always @ (*) begin
    if ((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0)) begin
        if ((icmp_ln32_1_reg_6989 == 1'd1)) begin
            ap_phi_mux_p_ph82_i_in_phi_fu_643_p6 = tmp_fu_5200_p3;
        end else if (((icmp_ln37_1_reg_7080 == 1'd1) & (icmp_ln32_1_reg_6989 == 1'd0))) begin
            ap_phi_mux_p_ph82_i_in_phi_fu_643_p6 = tmp_8_fu_5191_p3;
        end else if (((icmp_ln37_1_reg_7080 == 1'd0) & (icmp_ln32_1_reg_6989 == 1'd0))) begin
            ap_phi_mux_p_ph82_i_in_phi_fu_643_p6 = tmp_9_fu_5182_p3;
        end else begin
            ap_phi_mux_p_ph82_i_in_phi_fu_643_p6 = ap_phi_reg_pp0_iter12_p_ph82_i_in_reg_640;
        end
    end else begin
        ap_phi_mux_p_ph82_i_in_phi_fu_643_p6 = ap_phi_reg_pp0_iter12_p_ph82_i_in_reg_640;
    end
end

always @ (*) begin
    if (((last_signal_load_reg_5472_pp0_iter13_reg == 1'd0) & (icmp_ln37_8_reg_7108 == 1'd1) & (icmp_ln32_8_reg_7059_pp0_iter13_reg == 1'd0))) begin
        ap_phi_mux_phi_ln194_phi_fu_720_p6 = tmp_60_fu_5308_p4;
    end else if ((((last_signal_load_reg_5472_pp0_iter13_reg == 1'd0) & (icmp_ln37_8_reg_7108 == 1'd0) & (icmp_ln32_8_reg_7059_pp0_iter13_reg == 1'd0)) | ((last_signal_load_reg_5472_pp0_iter13_reg == 1'd0) & (icmp_ln32_8_reg_7059_pp0_iter13_reg == 1'd1)))) begin
        ap_phi_mux_phi_ln194_phi_fu_720_p6 = grp_fu_939_p4;
    end else begin
        ap_phi_mux_phi_ln194_phi_fu_720_p6 = ap_phi_reg_pp0_iter13_phi_ln194_reg_717;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_stream_TDATA_blk_n = data_stream_TVALID;
    end else begin
        data_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_stream_TREADY = 1'b1;
    end else begin
        data_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1439_ce = 1'b1;
    end else begin
        grp_fu_1439_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1449_ce = 1'b1;
    end else begin
        grp_fu_1449_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_5387_ce = 1'b1;
    end else begin
        grp_fu_5387_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_783_ce = 1'b1;
    end else begin
        grp_fu_783_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_783_p0 = conv_i2_reg_5750;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_783_p0 = conv_i1_reg_5745;
        end else begin
            grp_fu_783_p0 = 'bx;
        end
    end else begin
        grp_fu_783_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_788_ce = 1'b1;
    end else begin
        grp_fu_788_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_788_p0 = sext_ln169_1_fu_1454_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_788_p0 = sext_ln168_1_fu_1445_p1;
        end else begin
            grp_fu_788_p0 = 'bx;
        end
    end else begin
        grp_fu_788_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_791_p0 = sext_ln129_fu_1077_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_791_p0 = sext_ln128_fu_1038_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_791_p0 = sext_ln127_fu_1022_p1;
    end else begin
        grp_fu_791_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_795_p0 = sext_ln132_fu_1082_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_795_p0 = sext_ln131_fu_1043_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_795_p0 = sext_ln130_fu_1027_p1;
    end else begin
        grp_fu_795_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_799_ce = 1'b1;
    end else begin
        grp_fu_799_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_799_p0 = sext_ln162_4_fu_1973_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_799_p0 = sext_ln163_4_fu_1248_p1;
    end else begin
        grp_fu_799_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_804_ce = 1'b1;
    end else begin
        grp_fu_804_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp92) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp82) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp74) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_rotate_move_fu_728_ap_ce = 1'b1;
    end else begin
        grp_rotate_move_fu_728_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_a11_val = i_a11_read_reg_5456;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_a11_val = i_a11;
    end else begin
        grp_rotate_move_fu_728_i_a11_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_a12_val = i_a12_read_reg_5450;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_a12_val = i_a12;
    end else begin
        grp_rotate_move_fu_728_i_a12_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_a13_val = i_a13_read_reg_5444;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_a13_val = i_a13;
    end else begin
        grp_rotate_move_fu_728_i_a13_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_a21_val = i_a21_read_reg_5439;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_a21_val = i_a21;
    end else begin
        grp_rotate_move_fu_728_i_a21_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_a22_val = i_a22_read_reg_5434;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_a22_val = i_a22;
    end else begin
        grp_rotate_move_fu_728_i_a22_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_a23_val = i_a23_read_reg_5429;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_a23_val = i_a23;
    end else begin
        grp_rotate_move_fu_728_i_a23_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_a31_val = i_a31_read_reg_5424;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_a31_val = i_a31;
    end else begin
        grp_rotate_move_fu_728_i_a31_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_a32_val = i_a32_read_reg_5419;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_a32_val = i_a32;
    end else begin
        grp_rotate_move_fu_728_i_a32_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_a33_val = i_a33_read_reg_5414;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_a33_val = i_a33;
    end else begin
        grp_rotate_move_fu_728_i_a33_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_p1_val = i_p1_read_reg_5409;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_p1_val = i_p1;
    end else begin
        grp_rotate_move_fu_728_i_p1_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_p2_val = i_p2_read_reg_5404;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_p2_val = i_p2;
    end else begin
        grp_rotate_move_fu_728_i_p2_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_rotate_move_fu_728_i_p3_val = i_p3_read_reg_5399;
    end else if (((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rotate_move_fu_728_i_p3_val = i_p3;
    end else begin
        grp_rotate_move_fu_728_i_p3_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp105) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp95) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_rotate_norm_fu_759_ap_ce = 1'b1;
    end else begin
        grp_rotate_norm_fu_759_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp361) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp346) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp345) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_triangle_fu_769_ap_ce = 1'b1;
    end else begin
        grp_triangle_fu_769_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        last_signal_o = data_stream_TLAST;
    end else begin
        last_signal_o = last_signal_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (last_signal_load_reg_5472 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        last_signal_o_ap_vld = 1'b1;
    end else begin
        last_signal_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1 = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_1_fu_5336_p2) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1 = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1 = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_fu_5323_p2) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1 = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1 = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_2_fu_5349_p2) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1 = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_8_reg_7108 == 1'd1) & (icmp_ln32_8_reg_7059 == 1'd0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln37_7_reg_7104 == 1'd1) & (icmp_ln32_7_reg_7049 == 1'd0) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_6_reg_7100 == 1'd1) & (icmp_ln32_6_reg_7039 == 1'd0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_5_reg_7096 == 1'd1) & (icmp_ln32_5_reg_7029 == 1'd0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_4_reg_7092 == 1'd1) & (icmp_ln32_4_reg_7019 == 1'd0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_3_reg_7088 == 1'd1) & (icmp_ln32_3_reg_7009 == 1'd0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_2_reg_7084 == 1'd1) & (icmp_ln32_2_reg_6999 == 1'd0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_reg_7076 == 1'd1) & (icmp_ln32_reg_6979 == 1'd0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_1_reg_7080 == 1'd1) & (icmp_ln32_1_reg_6989 == 1'd0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1 = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to13 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln150_fu_1206_p2 = (tmp_cast_fu_1181_p4 + 8'd1);

assign add_ln162_1_fu_1094_p2 = ($signed(sext_ln162_2_fu_1087_p1) + $signed(sext_ln162_3_fu_1090_p1));

assign add_ln162_fu_1068_p2 = ($signed(sext_ln162_1_fu_1064_p1) + $signed(sext_ln162_fu_1060_p1));

assign add_ln163_1_fu_1141_p2 = ($signed(sext_ln163_2_fu_1134_p1) + $signed(sext_ln163_3_fu_1137_p1));

assign add_ln163_fu_1115_p2 = ($signed(sext_ln163_1_fu_1112_p1) + $signed(sext_ln163_fu_1108_p1));

assign add_ln164_1_fu_1162_p2 = ($signed(sext_ln164_2_fu_1155_p1) + $signed(sext_ln164_3_fu_1158_p1));

assign add_ln164_fu_1128_p2 = ($signed(sext_ln164_1_fu_1125_p1) + $signed(sext_ln164_fu_1121_p1));

assign add_ln165_fu_1362_p2 = (tmp_2_reg_5695 + 14'd1);

assign add_ln166_fu_1409_p2 = (tmp_4_fu_1381_p4 + 14'd1);

assign add_ln168_fu_1540_p2 = ($signed(trunc_ln168_2_fu_1530_p1) + $signed(11'd2036));

assign add_ln169_fu_1752_p2 = ($signed(trunc_ln169_2_fu_1742_p1) + $signed(11'd2036));

assign add_ln32_1_fu_2273_p2 = (sub_ln32_2_fu_2267_p2 + zext_ln32_1_fu_2132_p1);

assign add_ln32_2_fu_2333_p2 = (sub_ln32_fu_2126_p2 + zext_ln32_4_fu_2330_p1);

assign add_ln32_3_fu_2339_p2 = (sub_ln32_1_fu_2206_p2 + zext_ln32_4_fu_2330_p1);

assign add_ln32_4_fu_2345_p2 = (sub_ln32_2_fu_2267_p2 + zext_ln32_4_fu_2330_p1);

assign add_ln32_fu_2212_p2 = (sub_ln32_1_fu_2206_p2 + zext_ln32_1_fu_2132_p1);

assign and_ln168_1_fu_1657_p2 = (xor_ln168_1_fu_1651_p2 & icmp_ln168_1_reg_5782);

assign and_ln168_fu_1635_p2 = (xor_ln168_fu_1630_p2 & icmp_ln168_2_reg_5795);

assign and_ln169_1_fu_1869_p2 = (xor_ln169_1_fu_1863_p2 & icmp_ln169_1_reg_5829);

assign and_ln169_fu_1847_p2 = (xor_ln169_fu_1842_p2 & icmp_ln169_2_reg_5842);

assign and_ln194_1_fu_5336_p2 = (tmp_62_fu_5328_p3 & face_reg_7069);

assign and_ln194_2_fu_5349_p2 = (tmp_63_fu_5341_p3 & face_reg_7069);

assign and_ln194_fu_5323_p2 = (trunc_ln194_fu_5319_p1 & face_reg_7069);

assign and_ln32_1_fu_4907_p2 = (shl_ln32_1_fu_4901_p2 & grp_triangle_fu_769_ap_return);

assign and_ln32_2_fu_4941_p2 = (shl_ln32_2_fu_4935_p2 & grp_triangle_fu_769_ap_return);

assign and_ln32_3_fu_4976_p2 = (shl_ln32_3_fu_4970_p2 & grp_triangle_fu_769_ap_return);

assign and_ln32_4_fu_5011_p2 = (shl_ln32_4_fu_5005_p2 & grp_triangle_fu_769_ap_return);

assign and_ln32_5_fu_5036_p2 = (shl_ln32_5_reg_6721 & grp_triangle_fu_769_ap_return);

assign and_ln32_6_fu_5060_p2 = (shl_ln32_6_reg_6726 & grp_triangle_fu_769_ap_return);

assign and_ln32_7_fu_5084_p2 = (shl_ln32_7_reg_6731 & grp_triangle_fu_769_ap_return);

assign and_ln32_8_fu_5108_p2 = (shl_ln32_8_reg_6944 & grp_triangle_fu_769_ap_return);

assign and_ln32_fu_4873_p2 = (shl_ln32_fu_4867_p2 & grp_triangle_fu_769_ap_return);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp345 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call213));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp74 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call22));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp99 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call58));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp105 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_ignore_call58));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp346 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_ignore_call213));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp82 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_ignore_call22));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp361 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_ignore_call213));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp92 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_ignore_call22));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp95 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_ignore_call58));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((data_stream_TVALID == 1'b0) & (last_signal_i == 1'd0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call213 = ((data_stream_TVALID == 1'b0) & (last_signal_i == 1'd0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call22 = ((data_stream_TVALID == 1'b0) & (last_signal_i == 1'd0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call58 = ((data_stream_TVALID == 1'b0) & (last_signal_i == 1'd0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((last_signal_load_reg_5472 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call213 = ((last_signal_load_reg_5472 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call22 = ((last_signal_load_reg_5472 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call58 = ((last_signal_load_reg_5472 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((last_signal_load_reg_5472 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call213 = ((last_signal_load_reg_5472 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call22 = ((last_signal_load_reg_5472 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call58 = ((last_signal_load_reg_5472 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_condition_1299 = ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1360 = ((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln37_3_reg_7088 == 1'd0) & (icmp_ln32_3_reg_7009 == 1'd0));
end

always @ (*) begin
    ap_condition_1363 = ((last_signal_load_reg_5472_pp0_iter12_reg == 1'd0) & (icmp_ln37_3_reg_7088 == 1'd1) & (icmp_ln32_3_reg_7009 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_phi_reg_pp0_iter0_p_ph77_i_in_reg_662 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ph80_i_reg_706 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ph_i_reg_624 = 'bx;

assign ap_phi_reg_pp0_iter12_p_ph76_i_in_reg_651 = 'bx;

assign ap_phi_reg_pp0_iter12_p_ph82_i_in_reg_640 = 'bx;

assign ap_phi_reg_pp0_iter13_p_ph78_i_reg_684 = 'bx;

assign ap_phi_reg_pp0_iter13_p_ph79_i_reg_695 = 'bx;

assign ap_phi_reg_pp0_iter13_p_ph81_i_reg_673 = 'bx;

assign ap_phi_reg_pp0_iter13_phi_ln194_reg_717 = 'bx;

assign ashr_ln168_fu_1578_p2 = $signed(select_ln168_reg_5770) >>> zext_ln168_2_fu_1575_p1;

assign ashr_ln169_fu_1790_p2 = $signed(select_ln169_reg_5817) >>> zext_ln169_2_fu_1787_p1;

assign bitcast_ln724_1_fu_1670_p1 = reg_971;

assign bitcast_ln724_fu_1458_p1 = reg_971;

assign bram_index_1_fu_2402_p2 = (sub_ln32_1_fu_2206_p2 + zext_ln32_5_fu_2392_p1);

assign bram_index_2_fu_2408_p2 = (sub_ln32_2_fu_2267_p2 + zext_ln32_5_fu_2392_p1);

assign bram_index_fu_2396_p2 = (sub_ln32_fu_2126_p2 + zext_ln32_5_fu_2392_p1);

assign center_x_fu_1298_p3 = ((tmp_32_reg_5634[0:0] == 1'b1) ? sub_ln163_1_fu_1292_p2 : tmp_33_cast_reg_5668);

assign center_x_mod3_fu_1882_p1 = urem_ln16_reg_5755_pp0_iter10_reg[1:0];

assign center_y_fu_1345_p3 = ((tmp_33_reg_5645_pp0_iter3_reg[0:0] == 1'b1) ? sub_ln164_1_reg_5690 : tmp_35_cast_reg_5679);

assign center_y_mod3_fu_1977_p1 = urem_ln17_reg_5760_pp0_iter10_reg[1:0];

assign color_fu_1240_p3 = ((or_ln153_fu_1235_p2[0:0] == 1'b1) ? select_ln153_fu_1228_p3 : select_ln150_1_fu_1220_p3);

assign face_fu_5132_p2 = (tmp_30_reg_5586_pp0_iter12_reg ^ 1'd1);

assign grp_fu_1439_p0 = ix_fu_1374_p3[8:0];

assign grp_fu_1439_p1 = 9'd3;

assign grp_fu_1449_p1 = 9'd3;

assign grp_fu_5387_p1 = 18'd215;

assign grp_fu_5387_p2 = 18'd10240;

assign grp_fu_791_p1 = zext_ln127_cast_reg_5467;

assign grp_fu_795_p1 = zext_ln130_cast_reg_5462;

assign grp_fu_799_p1 = 57'd357913942;

assign grp_fu_804_p1 = 57'd357913942;

assign grp_fu_894_p4 = {zext_ln45_fu_5260_p1[9 - 1:5], |(1'd0), zext_ln45_fu_5260_p1[3:0]};

assign grp_fu_905_p4 = {ap_phi_mux_p_ph81_i_phi_fu_676_p6[9 - 1:6], |(1'd0), ap_phi_mux_p_ph81_i_phi_fu_676_p6[4:0]};

assign grp_fu_917_p4 = {ap_phi_mux_p_ph78_i_phi_fu_687_p6[9 - 1:7], |(1'd0), ap_phi_mux_p_ph78_i_phi_fu_687_p6[5:0]};

assign grp_fu_929_p4 = {ap_phi_mux_p_ph79_i_phi_fu_698_p6[9 - 1:8], |(1'd0), ap_phi_mux_p_ph79_i_phi_fu_698_p6[6:0]};

assign grp_fu_939_p4 = {|(1'd0), ap_phi_reg_pp0_iter13_p_ph80_i_reg_706[8 - 1:0]};

assign grp_fu_981_p2 = (57'd0 - reg_967);

assign grp_rotate_move_fu_728_i_x_val = {{data_stream_TDATA[63:46]}};

assign grp_rotate_move_fu_728_i_y_val = {{data_stream_TDATA[45:28]}};

assign grp_rotate_move_fu_728_i_z_val = {{data_stream_TDATA[27:10]}};

assign grp_rotate_norm_fu_759_ap_start = grp_rotate_norm_fu_759_ap_start_reg;

assign grp_rotate_norm_fu_759_i_n_0_2_val = data_stream_TDATA[9:0];

assign grp_triangle_fu_769_ap_start = grp_triangle_fu_769_ap_start_reg;

assign i_a11_read_reg_5456 = i_a11;

assign i_a12_read_reg_5450 = i_a12;

assign i_a13_read_reg_5444 = i_a13;

assign i_a21_read_reg_5439 = i_a21;

assign i_a22_read_reg_5434 = i_a22;

assign i_a23_read_reg_5429 = i_a23;

assign i_a31_read_reg_5424 = i_a31;

assign i_a32_read_reg_5419 = i_a32;

assign i_a33_read_reg_5414 = i_a33;

assign i_p1_read_reg_5409 = i_p1;

assign i_p2_read_reg_5404 = i_p2;

assign i_p3_read_reg_5399 = i_p3;

assign icmp_ln147_fu_1176_p0 = grp_fu_5387_p3;

assign icmp_ln147_fu_1176_p2 = (($signed(icmp_ln147_fu_1176_p0) > $signed(18'd65280)) ? 1'b1 : 1'b0);

assign icmp_ln150_fu_1200_p2 = ((trunc_ln150_fu_1197_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_1357_p2 = ((trunc_ln165_reg_5702 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_1403_p2 = ((trunc_ln166_fu_1399_p1 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln168_1_fu_1534_p2 = (($signed(sub_ln168_1_fu_1524_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln168_2_fu_1560_p2 = ((sub_ln168_1_fu_1524_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln168_3_fu_1570_p2 = ((select_ln168_1_reg_5787 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln168_4_fu_1602_p2 = ((select_ln168_1_reg_5787 < 11'd26) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_1518_p2 = ((trunc_ln168_fu_1462_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_1746_p2 = (($signed(sub_ln169_1_fu_1736_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_1772_p2 = ((sub_ln169_1_fu_1736_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln169_3_fu_1782_p2 = ((select_ln169_1_reg_5834 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln169_4_fu_1814_p2 = ((select_ln169_1_reg_5834 < 11'd26) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_1730_p2 = ((trunc_ln169_fu_1674_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_1_fu_4913_p2 = ((and_ln32_1_fu_4907_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_2_fu_4947_p2 = ((and_ln32_2_fu_4941_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_3_fu_4982_p2 = ((and_ln32_3_fu_4976_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_4_fu_5017_p2 = ((and_ln32_4_fu_5011_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_5_fu_5041_p2 = ((and_ln32_5_fu_5036_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_6_fu_5065_p2 = ((and_ln32_6_fu_5060_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_7_fu_5089_p2 = ((and_ln32_7_fu_5084_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_8_fu_5113_p2 = ((and_ln32_8_fu_5108_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_4879_p2 = ((and_ln32_fu_4873_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_10_fu_2651_p2 = ((add_ln32_2_reg_6047 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_11_fu_2656_p2 = ((add_ln32_2_reg_6047 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_12_fu_2661_p2 = ((add_ln32_2_reg_6047 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_13_fu_2666_p2 = ((add_ln32_2_reg_6047 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_14_fu_2414_p2 = ((add_ln32_2_fu_2333_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_15_fu_2420_p2 = ((add_ln32_2_fu_2333_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_16_fu_2426_p2 = ((add_ln32_2_fu_2333_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_17_fu_2710_p2 = ((add_ln32_3_reg_6056 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_18_fu_2715_p2 = ((add_ln32_3_reg_6056 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_19_fu_2720_p2 = ((add_ln32_3_reg_6056 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_1_fu_5142_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_q0) < $signed(z_in_reg_6922)) ? 1'b1 : 1'b0);

assign icmp_ln37_20_fu_2725_p2 = ((add_ln32_3_reg_6056 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_21_fu_2730_p2 = ((add_ln32_3_reg_6056 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_22_fu_2432_p2 = ((add_ln32_3_fu_2339_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_23_fu_2438_p2 = ((add_ln32_3_fu_2339_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_24_fu_2444_p2 = ((add_ln32_3_fu_2339_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_25_fu_2735_p2 = ((add_ln32_4_reg_6065 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_26_fu_2740_p2 = ((add_ln32_4_reg_6065 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_27_fu_2745_p2 = ((add_ln32_4_reg_6065 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_28_fu_2750_p2 = ((add_ln32_4_reg_6065 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_29_fu_2755_p2 = ((add_ln32_4_reg_6065 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_2_fu_5147_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_q0) < $signed(z_in_reg_6922)) ? 1'b1 : 1'b0);

assign icmp_ln37_30_fu_2450_p2 = ((add_ln32_4_fu_2345_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_31_fu_2456_p2 = ((add_ln32_4_fu_2345_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_32_fu_2462_p2 = ((add_ln32_4_fu_2345_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_33_fu_2799_p2 = ((bram_index_reg_6085 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_34_fu_2804_p2 = ((bram_index_reg_6085 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_35_fu_2809_p2 = ((bram_index_reg_6085 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_36_fu_2814_p2 = ((bram_index_reg_6085 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_37_fu_2819_p2 = ((bram_index_reg_6085 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_38_fu_2468_p2 = ((bram_index_fu_2396_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_39_fu_2474_p2 = ((bram_index_fu_2396_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_3_fu_5152_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_q0) < $signed(z_in_reg_6922)) ? 1'b1 : 1'b0);

assign icmp_ln37_40_fu_2480_p2 = ((bram_index_fu_2396_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_41_fu_2824_p2 = ((bram_index_1_reg_6094 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_42_fu_2829_p2 = ((bram_index_1_reg_6094 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_43_fu_2834_p2 = ((bram_index_1_reg_6094 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_44_fu_2839_p2 = ((bram_index_1_reg_6094 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_45_fu_2844_p2 = ((bram_index_1_reg_6094 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_46_fu_2486_p2 = ((bram_index_1_fu_2402_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_47_fu_2492_p2 = ((bram_index_1_fu_2402_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_48_fu_2498_p2 = ((bram_index_1_fu_2402_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_49_fu_2888_p2 = ((bram_index_2_reg_6103 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_4_fu_5157_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_q0) < $signed(z_in_reg_6922)) ? 1'b1 : 1'b0);

assign icmp_ln37_50_fu_2893_p2 = ((bram_index_2_reg_6103 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_51_fu_2898_p2 = ((bram_index_2_reg_6103 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_52_fu_2903_p2 = ((bram_index_2_reg_6103 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_53_fu_2908_p2 = ((bram_index_2_reg_6103 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_54_fu_2504_p2 = ((bram_index_2_fu_2408_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_55_fu_2510_p2 = ((bram_index_2_fu_2408_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_56_fu_2516_p2 = ((bram_index_2_fu_2408_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_5_fu_5162_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_q0) < $signed(z_in_reg_6922)) ? 1'b1 : 1'b0);

assign icmp_ln37_6_fu_5167_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_q0) < $signed(z_in_reg_6922)) ? 1'b1 : 1'b0);

assign icmp_ln37_7_fu_5172_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_q0) < $signed(z_in_reg_6922)) ? 1'b1 : 1'b0);

assign icmp_ln37_8_fu_5177_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_q0) < $signed(z_in_reg_6922)) ? 1'b1 : 1'b0);

assign icmp_ln37_9_fu_2646_p2 = ((add_ln32_2_reg_6047 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_5137_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_q0) < $signed(z_in_reg_6922)) ? 1'b1 : 1'b0);

assign icmp_ln38_10_fu_3059_p2 = ((add_ln32_1_reg_5998 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln38_11_fu_3064_p2 = ((add_ln32_1_reg_5998 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln38_12_fu_3069_p2 = ((add_ln32_1_reg_5998 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln38_13_fu_3074_p2 = ((add_ln32_1_reg_5998 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln38_14_fu_3079_p2 = ((add_ln32_1_reg_5998 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln38_15_fu_3084_p2 = ((add_ln32_1_reg_5998 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln38_1_fu_2972_p2 = ((add_ln32_reg_5975 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln38_2_fu_2977_p2 = ((add_ln32_reg_5975 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln38_3_fu_2982_p2 = ((add_ln32_reg_5975 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln38_4_fu_2987_p2 = ((add_ln32_reg_5975 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln38_5_fu_2992_p2 = ((add_ln32_reg_5975 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln38_6_fu_2997_p2 = ((add_ln32_reg_5975 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln38_7_fu_3002_p2 = ((add_ln32_reg_5975 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln38_8_fu_3049_p2 = ((add_ln32_1_reg_5998 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln38_9_fu_3054_p2 = ((add_ln32_1_reg_5998 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_2967_p2 = ((add_ln32_reg_5975 == 4'd0) ? 1'b1 : 1'b0);

assign internal_x_fu_3481_p3 = ((tmp_43_reg_6079[0:0] == 1'b1) ? sub_ln23_8_fu_3475_p2 : tmp_57_cast_reg_6299);

assign internal_y_3_fu_3415_p3 = ((tmp_40_reg_5992[0:0] == 1'b1) ? sub_ln35_6_fu_3409_p2 : tmp_45_cast_reg_6277);

assign internal_y_4_fu_3448_p3 = ((tmp_41_reg_6015[0:0] == 1'b1) ? sub_ln35_8_fu_3442_p2 : tmp_49_cast_reg_6288);

assign internal_y_fu_2571_p3 = ((tmp_39_reg_5929[0:0] == 1'b1) ? sub_ln35_4_fu_2565_p2 : tmp_41_cast_reg_5969);

assign ix_fu_1374_p3 = ((tmp_34_fu_1350_p3[0:0] == 1'b1) ? select_ln165_fu_1367_p3 : tmp_2_reg_5695);

assign iy_fu_1423_p3 = ((tmp_35_fu_1391_p3[0:0] == 1'b1) ? select_ln166_fu_1415_p3 : tmp_4_fu_1381_p4);

assign low_center_x_fu_1431_p1 = ix_fu_1374_p3[8:0];

assign low_center_y_fu_1435_p1 = iy_fu_1423_p3[8:0];

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1 = zext_ln208_fu_5371_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1 = color_reg_5651_pp0_iter13_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1 = zext_ln203_fu_5360_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1 = color_reg_5651_pp0_iter13_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1 = zext_ln213_fu_5382_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1 = color_reg_5651_pp0_iter13_reg;

assign mul_ln23_1_fu_2053_p1 = 22'd1366;

assign mul_ln23_2_fu_2626_p1 = 22'd1366;

assign mul_ln23_fu_1983_p1 = 22'd1366;

assign mul_ln35_1_fu_2580_p1 = 22'd1366;

assign mul_ln35_2_fu_2603_p1 = 22'd1366;

assign mul_ln35_fu_2138_p1 = 22'd1366;

assign n1_bits_fu_999_p1 = data_stream_TDATA[9:0];

assign n2_bits_fu_1003_p1 = data_stream_TDATA[9:0];

assign neighbor_x_2_fu_2170_p2 = (low_center_x_reg_5719_pp0_iter10_reg + 9'd1);

assign neighbor_x_fu_1885_p2 = ($signed(low_center_x_reg_5719_pp0_iter10_reg) + $signed(9'd511));

assign neighbor_y_2_fu_2161_p2 = (low_center_y_reg_5727_pp0_iter10_reg + 9'd1);

assign neighbor_y_fu_2003_p2 = ($signed(low_center_y_reg_5727_pp0_iter10_reg) + $signed(9'd511));

assign or_ln153_fu_1235_p2 = (tmp_30_reg_5586 | icmp_ln147_fu_1176_p2);

assign or_ln168_fu_1647_p2 = (icmp_ln168_reg_5775 | icmp_ln168_2_reg_5795);

assign or_ln169_fu_1859_p2 = (icmp_ln169_reg_5822 | icmp_ln169_2_reg_5842);

assign or_ln37_10_fu_3501_p2 = (icmp_ln37_19_reg_6361 | icmp_ln37_17_reg_6343);

assign or_ln37_11_fu_3505_p2 = (icmp_ln37_24_reg_6146 | icmp_ln37_18_reg_6352);

assign or_ln37_12_fu_3509_p2 = (or_ln37_11_fu_3505_p2 | or_ln37_10_fu_3501_p2);

assign or_ln37_13_fu_3515_p2 = (or_ln37_9_fu_3495_p2 | or_ln37_12_fu_3509_p2);

assign or_ln37_14_fu_2760_p2 = (icmp_ln37_31_reg_6160 | icmp_ln37_30_reg_6154);

assign or_ln37_15_fu_2764_p2 = (icmp_ln37_29_fu_2755_p2 | icmp_ln37_28_fu_2750_p2);

assign or_ln37_16_fu_2770_p2 = (or_ln37_15_fu_2764_p2 | or_ln37_14_fu_2760_p2);

assign or_ln37_17_fu_2776_p2 = (icmp_ln37_27_fu_2745_p2 | icmp_ln37_25_fu_2735_p2);

assign or_ln37_18_fu_2782_p2 = (icmp_ln37_32_reg_6166 | icmp_ln37_26_fu_2740_p2);

assign or_ln37_19_fu_2787_p2 = (or_ln37_18_fu_2782_p2 | or_ln37_17_fu_2776_p2);

assign or_ln37_1_fu_2675_p2 = (icmp_ln37_13_fu_2666_p2 | icmp_ln37_12_fu_2661_p2);

assign or_ln37_20_fu_2793_p2 = (or_ln37_19_fu_2787_p2 | or_ln37_16_fu_2770_p2);

assign or_ln37_21_fu_3521_p2 = (icmp_ln37_39_reg_6181 | icmp_ln37_38_reg_6172);

assign or_ln37_22_fu_3525_p2 = (icmp_ln37_37_reg_6460 | icmp_ln37_36_reg_6451);

assign or_ln37_23_fu_3529_p2 = (or_ln37_22_fu_3525_p2 | or_ln37_21_fu_3521_p2);

assign or_ln37_24_fu_3535_p2 = (icmp_ln37_35_reg_6442 | icmp_ln37_33_reg_6424);

assign or_ln37_25_fu_3539_p2 = (icmp_ln37_40_reg_6190 | icmp_ln37_34_reg_6433);

assign or_ln37_26_fu_3543_p2 = (or_ln37_25_fu_3539_p2 | or_ln37_24_fu_3535_p2);

assign or_ln37_27_fu_3549_p2 = (or_ln37_26_fu_3543_p2 | or_ln37_23_fu_3529_p2);

assign or_ln37_28_fu_2849_p2 = (icmp_ln37_47_reg_6205 | icmp_ln37_46_reg_6199);

assign or_ln37_29_fu_2853_p2 = (icmp_ln37_45_fu_2844_p2 | icmp_ln37_44_fu_2839_p2);

assign or_ln37_2_fu_2681_p2 = (or_ln37_fu_2671_p2 | or_ln37_1_fu_2675_p2);

assign or_ln37_30_fu_2859_p2 = (or_ln37_29_fu_2853_p2 | or_ln37_28_fu_2849_p2);

assign or_ln37_31_fu_2865_p2 = (icmp_ln37_43_fu_2834_p2 | icmp_ln37_41_fu_2824_p2);

assign or_ln37_32_fu_2871_p2 = (icmp_ln37_48_reg_6211 | icmp_ln37_42_fu_2829_p2);

assign or_ln37_33_fu_2876_p2 = (or_ln37_32_fu_2871_p2 | or_ln37_31_fu_2865_p2);

assign or_ln37_34_fu_2882_p2 = (or_ln37_33_fu_2876_p2 | or_ln37_30_fu_2859_p2);

assign or_ln37_35_fu_3555_p2 = (icmp_ln37_55_reg_6225 | icmp_ln37_54_reg_6217);

assign or_ln37_36_fu_3559_p2 = (icmp_ln37_53_reg_6542 | icmp_ln37_52_reg_6534);

assign or_ln37_37_fu_3563_p2 = (or_ln37_36_fu_3559_p2 | or_ln37_35_fu_3555_p2);

assign or_ln37_38_fu_3569_p2 = (icmp_ln37_51_reg_6525 | icmp_ln37_49_reg_6507);

assign or_ln37_39_fu_3573_p2 = (icmp_ln37_56_reg_6233 | icmp_ln37_50_reg_6516);

assign or_ln37_3_fu_2687_p2 = (icmp_ln37_9_fu_2646_p2 | icmp_ln37_11_fu_2656_p2);

assign or_ln37_40_fu_3577_p2 = (or_ln37_39_fu_3573_p2 | or_ln37_38_fu_3569_p2);

assign or_ln37_41_fu_3583_p2 = (or_ln37_40_fu_3577_p2 | or_ln37_37_fu_3563_p2);

assign or_ln37_42_fu_2913_p2 = (icmp_ln37_56_reg_6233 | icmp_ln37_48_reg_6211);

assign or_ln37_43_fu_2917_p2 = (icmp_ln37_40_reg_6190 | icmp_ln37_32_reg_6166);

assign or_ln37_44_fu_2921_p2 = (icmp_ln37_24_reg_6146 | icmp_ln37_16_reg_6124);

assign or_ln37_45_fu_2925_p2 = (or_ln37_43_fu_2917_p2 | or_ln37_42_fu_2913_p2);

assign or_ln37_46_fu_2931_p2 = (icmp_ln37_55_reg_6225 | icmp_ln37_47_reg_6205);

assign or_ln37_47_fu_2935_p2 = (icmp_ln37_39_reg_6181 | icmp_ln37_31_reg_6160);

assign or_ln37_48_fu_2939_p2 = (icmp_ln37_23_reg_6138 | icmp_ln37_15_reg_6118);

assign or_ln37_49_fu_2943_p2 = (or_ln37_47_fu_2935_p2 | or_ln37_46_fu_2931_p2);

assign or_ln37_4_fu_2693_p2 = (icmp_ln37_16_reg_6124 | icmp_ln37_10_fu_2651_p2);

assign or_ln37_50_fu_2949_p2 = (icmp_ln37_54_reg_6217 | icmp_ln37_46_reg_6199);

assign or_ln37_51_fu_2953_p2 = (icmp_ln37_38_reg_6172 | icmp_ln37_30_reg_6154);

assign or_ln37_52_fu_2957_p2 = (icmp_ln37_22_reg_6130 | icmp_ln37_14_reg_6112);

assign or_ln37_53_fu_2961_p2 = (or_ln37_51_fu_2953_p2 | or_ln37_50_fu_2949_p2);

assign or_ln37_54_fu_3589_p2 = (icmp_ln37_53_reg_6542 | icmp_ln37_45_reg_6495);

assign or_ln37_55_fu_3593_p2 = (icmp_ln37_37_reg_6460 | icmp_ln37_29_reg_6412);

assign or_ln37_56_fu_3597_p2 = (icmp_ln37_21_reg_6378 | icmp_ln37_13_reg_6331);

assign or_ln37_57_fu_3601_p2 = (or_ln37_55_fu_3593_p2 | or_ln37_54_fu_3589_p2);

assign or_ln37_58_fu_3607_p2 = (icmp_ln37_52_reg_6534 | icmp_ln37_44_reg_6490);

assign or_ln37_59_fu_3611_p2 = (icmp_ln37_36_reg_6451 | icmp_ln37_28_reg_6407);

assign or_ln37_5_fu_2698_p2 = (or_ln37_4_fu_2693_p2 | or_ln37_3_fu_2687_p2);

assign or_ln37_60_fu_3615_p2 = (icmp_ln37_20_reg_6370 | icmp_ln37_12_reg_6326);

assign or_ln37_61_fu_3619_p2 = (or_ln37_59_fu_3611_p2 | or_ln37_58_fu_3607_p2);

assign or_ln37_6_fu_2704_p2 = (or_ln37_5_fu_2698_p2 | or_ln37_2_fu_2681_p2);

assign or_ln37_7_fu_3487_p2 = (icmp_ln37_23_reg_6138 | icmp_ln37_22_reg_6130);

assign or_ln37_8_fu_3491_p2 = (icmp_ln37_21_reg_6378 | icmp_ln37_20_reg_6370);

assign or_ln37_9_fu_3495_p2 = (or_ln37_8_fu_3491_p2 | or_ln37_7_fu_3487_p2);

assign or_ln37_fu_2671_p2 = (icmp_ln37_15_reg_6118 | icmp_ln37_14_reg_6112);

assign or_ln38_10_fu_3663_p2 = (icmp_ln38_8_reg_6638 | icmp_ln38_10_reg_6654);

assign or_ln38_11_fu_3667_p2 = (icmp_ln38_9_reg_6646 | icmp_ln38_15_reg_6690);

assign or_ln38_12_fu_3671_p2 = (or_ln38_11_fu_3667_p2 | or_ln38_10_fu_3663_p2);

assign or_ln38_13_fu_3677_p2 = (or_ln38_9_fu_3657_p2 | or_ln38_12_fu_3671_p2);

assign or_ln38_14_fu_3089_p2 = (icmp_ln38_7_fu_3002_p2 | icmp_ln38_15_fu_3084_p2);

assign or_ln38_15_fu_3095_p2 = (or_ln38_14_fu_3089_p2 | or_ln37_44_fu_2921_p2);

assign or_ln38_16_fu_3101_p2 = (or_ln38_15_fu_3095_p2 | or_ln37_45_fu_2925_p2);

assign or_ln38_17_fu_3107_p2 = (icmp_ln38_6_fu_2997_p2 | icmp_ln38_14_fu_3079_p2);

assign or_ln38_18_fu_3113_p2 = (or_ln38_17_fu_3107_p2 | or_ln37_48_fu_2939_p2);

assign or_ln38_19_fu_3119_p2 = (or_ln38_18_fu_3113_p2 | or_ln37_49_fu_2943_p2);

assign or_ln38_1_fu_3013_p2 = (icmp_ln38_4_fu_2987_p2 | icmp_ln38_3_fu_2982_p2);

assign or_ln38_20_fu_3125_p2 = (icmp_ln38_5_fu_2992_p2 | icmp_ln38_13_fu_3074_p2);

assign or_ln38_21_fu_3131_p2 = (or_ln38_20_fu_3125_p2 | or_ln37_52_fu_2957_p2);

assign or_ln38_22_fu_3137_p2 = (or_ln38_21_fu_3131_p2 | or_ln37_53_fu_2961_p2);

assign or_ln38_23_fu_4533_p2 = (icmp_ln38_4_reg_6627 | icmp_ln38_12_reg_6670);

assign or_ln38_24_fu_4551_p2 = (or_ln38_23_fu_4533_p2 | or_ln37_56_reg_6841);

assign or_ln38_25_fu_4563_p2 = (or_ln38_24_fu_4551_p2 | or_ln37_57_reg_6849);

assign or_ln38_26_fu_4595_p2 = (icmp_ln38_3_reg_6622 | icmp_ln38_11_reg_6662);

assign or_ln38_27_fu_4613_p2 = (or_ln38_26_fu_4595_p2 | or_ln37_60_reg_6864);

assign or_ln38_28_fu_4625_p2 = (or_ln38_27_fu_4613_p2 | or_ln37_61_reg_6872);

assign or_ln38_2_fu_3019_p2 = (or_ln38_fu_3007_p2 | or_ln38_1_fu_3013_p2);

assign or_ln38_3_fu_3025_p2 = (icmp_ln38_fu_2967_p2 | icmp_ln38_2_fu_2977_p2);

assign or_ln38_4_fu_3031_p2 = (icmp_ln38_7_fu_3002_p2 | icmp_ln38_1_fu_2972_p2);

assign or_ln38_5_fu_3037_p2 = (or_ln38_4_fu_3031_p2 | or_ln38_3_fu_3025_p2);

assign or_ln38_6_fu_3043_p2 = (or_ln38_5_fu_3037_p2 | or_ln38_2_fu_3019_p2);

assign or_ln38_7_fu_3649_p2 = (icmp_ln38_14_reg_6684 | icmp_ln38_13_reg_6678);

assign or_ln38_8_fu_3653_p2 = (icmp_ln38_12_reg_6670 | icmp_ln38_11_reg_6662);

assign or_ln38_9_fu_3657_p2 = (or_ln38_8_fu_3653_p2 | or_ln38_7_fu_3649_p2);

assign or_ln38_fu_3007_p2 = (icmp_ln38_6_fu_2997_p2 | icmp_ln38_5_fu_2992_p2);

assign or_ln39_10_fu_3914_p2 = (icmp_ln38_9_reg_6646 | icmp_ln38_1_reg_6610);

assign or_ln39_11_fu_3926_p2 = (or_ln39_8_fu_3892_p2 | or_ln39_7_fu_3881_p2);

assign or_ln39_12_fu_3944_p2 = (or_ln39_9_fu_3903_p2 | or_ln39_10_fu_3914_p2);

assign or_ln39_13_fu_3958_p2 = (or_ln39_12_fu_3944_p2 | or_ln39_11_fu_3926_p2);

assign or_ln39_14_fu_3972_p2 = (icmp_ln37_49_reg_6507 | icmp_ln37_41_reg_6469);

assign or_ln39_15_fu_4791_p2 = (icmp_ln37_33_reg_6424 | icmp_ln37_25_reg_6386);

assign or_ln39_16_fu_3976_p2 = (icmp_ln37_9_reg_6305 | icmp_ln37_17_reg_6343);

assign or_ln39_17_fu_4809_p2 = (icmp_ln38_reg_6604 | icmp_ln38_8_reg_6638);

assign or_ln39_18_fu_4820_p2 = (or_ln39_15_fu_4791_p2 | or_ln39_14_reg_6910);

assign or_ln39_19_fu_4836_p2 = (or_ln39_17_fu_4809_p2 | or_ln39_16_reg_6916);

assign or_ln39_1_fu_3794_p2 = (icmp_ln37_35_reg_6442 | icmp_ln37_27_reg_6400);

assign or_ln39_20_fu_4849_p2 = (or_ln39_19_fu_4836_p2 | or_ln39_18_fu_4820_p2);

assign or_ln39_2_fu_3805_p2 = (icmp_ln37_19_reg_6361 | icmp_ln37_11_reg_6319);

assign or_ln39_3_fu_3816_p2 = (icmp_ln38_2_reg_6616 | icmp_ln38_10_reg_6654);

assign or_ln39_4_fu_3828_p2 = (or_ln39_fu_3783_p2 | or_ln39_1_fu_3794_p2);

assign or_ln39_5_fu_3846_p2 = (or_ln39_3_fu_3816_p2 | or_ln39_2_fu_3805_p2);

assign or_ln39_6_fu_3860_p2 = (or_ln39_5_fu_3846_p2 | or_ln39_4_fu_3828_p2);

assign or_ln39_7_fu_3881_p2 = (icmp_ln37_50_reg_6516 | icmp_ln37_42_reg_6476);

assign or_ln39_8_fu_3892_p2 = (icmp_ln37_34_reg_6433 | icmp_ln37_26_reg_6393);

assign or_ln39_9_fu_3903_p2 = (icmp_ln37_18_reg_6352 | icmp_ln37_10_reg_6312);

assign or_ln39_fu_3783_p2 = (icmp_ln37_51_reg_6525 | icmp_ln37_43_reg_6483);

assign select_ln150_1_fu_1220_p3 = ((tmp_29_fu_1190_p3[0:0] == 1'b1) ? select_ln150_fu_1212_p3 : tmp_cast_fu_1181_p4);

assign select_ln150_fu_1212_p3 = ((icmp_ln150_fu_1200_p2[0:0] == 1'b1) ? tmp_cast_fu_1181_p4 : add_ln150_fu_1206_p2);

assign select_ln153_fu_1228_p3 = ((tmp_30_reg_5586[0:0] == 1'b1) ? 8'd40 : 8'd255);

assign select_ln162_fu_2532_p3 = ((tmp_31_reg_5613_pp0_iter10_reg[0:0] == 1'b1) ? tmp_11_cast_fu_2522_p4 : tmp_12_cast_reg_5946);

assign select_ln163_fu_1286_p3 = ((tmp_32_reg_5634[0:0] == 1'b1) ? tmp_13_cast_fu_1276_p4 : tmp_33_cast_reg_5668);

assign select_ln164_fu_1319_p3 = ((tmp_33_reg_5645[0:0] == 1'b1) ? tmp_34_cast1_fu_1309_p4 : tmp_35_cast_reg_5679);

assign select_ln165_fu_1367_p3 = ((icmp_ln165_fu_1357_p2[0:0] == 1'b1) ? tmp_2_reg_5695 : add_ln165_fu_1362_p2);

assign select_ln166_fu_1415_p3 = ((icmp_ln166_fu_1403_p2[0:0] == 1'b1) ? tmp_4_fu_1381_p4 : add_ln166_fu_1409_p2);

assign select_ln168_1_fu_1552_p3 = ((icmp_ln168_1_fu_1534_p2[0:0] == 1'b1) ? add_ln168_fu_1540_p2 : sub_ln168_2_fu_1546_p2);

assign select_ln168_1cast_fu_1607_p1 = select_ln168_1_reg_5787;

assign select_ln168_2_fu_1587_p3 = ((test_x_2_reg_5765[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln168_fu_1510_p3 = ((test_x_2_fu_1466_p3[0:0] == 1'b1) ? sub_ln168_fu_1504_p2 : zext_ln168_1_fu_1500_p1);

assign select_ln169_1_fu_1764_p3 = ((icmp_ln169_1_fu_1746_p2[0:0] == 1'b1) ? add_ln169_fu_1752_p2 : sub_ln169_2_fu_1758_p2);

assign select_ln169_1cast_fu_1819_p1 = select_ln169_1_reg_5834;

assign select_ln169_2_fu_1799_p3 = ((test_y_2_reg_5812[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln169_fu_1722_p3 = ((test_y_2_fu_1678_p3[0:0] == 1'b1) ? sub_ln169_fu_1716_p2 : zext_ln169_1_fu_1712_p1);

assign select_ln23_2_fu_2312_p3 = ((tmp_42_reg_5890[0:0] == 1'b1) ? tmp_52_cast_fu_2302_p4 : tmp_53_cast_reg_5940);

assign select_ln23_4_fu_3469_p3 = ((tmp_43_reg_6079[0:0] == 1'b1) ? tmp_56_cast_fu_3459_p4 : tmp_57_cast_reg_6299);

assign select_ln23_fu_2098_p3 = ((tmp_38_reg_5874[0:0] == 1'b1) ? tmp_36_cast_fu_2088_p4 : tmp_37_cast_reg_5912);

assign select_ln35_2_fu_3403_p3 = ((tmp_40_reg_5992[0:0] == 1'b1) ? tmp_44_cast_fu_3393_p4 : tmp_45_cast_reg_6277);

assign select_ln35_4_fu_3436_p3 = ((tmp_41_reg_6015[0:0] == 1'b1) ? tmp_48_cast_fu_3426_p4 : tmp_49_cast_reg_6288);

assign select_ln35_fu_2559_p3 = ((tmp_39_reg_5929[0:0] == 1'b1) ? tmp_40_cast_fu_2549_p4 : tmp_41_cast_reg_5969);

assign select_ln37_10_fu_4174_p3 = ((or_ln37_52_reg_6592[0:0] == 1'b1) ? x_index_reg_6021 : x_index_61_reg_5951);

assign select_ln37_12_fu_4186_p3 = ((icmp_ln37_37_reg_6460[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_reg_6021);

assign select_ln37_13_fu_4191_p3 = ((or_ln37_54_reg_6834[0:0] == 1'b1) ? internal_x_reg_6790 : select_ln37_12_fu_4186_p3);

assign select_ln37_14_fu_4197_p3 = ((or_ln37_56_reg_6841[0:0] == 1'b1) ? x_index_reg_6021 : x_index_61_reg_5951);

assign select_ln37_16_fu_4209_p3 = ((icmp_ln37_36_reg_6451[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_reg_6021);

assign select_ln37_17_fu_4214_p3 = ((or_ln37_58_reg_6857[0:0] == 1'b1) ? internal_x_reg_6790 : select_ln37_16_fu_4209_p3);

assign select_ln37_18_fu_4220_p3 = ((or_ln37_60_reg_6864[0:0] == 1'b1) ? x_index_reg_6021 : x_index_61_reg_5951);

assign select_ln37_1_fu_4122_p3 = ((or_ln37_42_reg_6550[0:0] == 1'b1) ? internal_x_reg_6790 : select_ln37_fu_4117_p3);

assign select_ln37_2_fu_4128_p3 = ((or_ln37_44_reg_6556[0:0] == 1'b1) ? x_index_reg_6021 : x_index_61_reg_5951);

assign select_ln37_4_fu_4140_p3 = ((icmp_ln37_39_reg_6181[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_reg_6021);

assign select_ln37_5_fu_4145_p3 = ((or_ln37_46_reg_6568[0:0] == 1'b1) ? internal_x_reg_6790 : select_ln37_4_fu_4140_p3);

assign select_ln37_6_fu_4151_p3 = ((or_ln37_48_reg_6574[0:0] == 1'b1) ? x_index_reg_6021 : x_index_61_reg_5951);

assign select_ln37_8_fu_4163_p3 = ((icmp_ln37_38_reg_6172[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_reg_6021);

assign select_ln37_9_fu_4168_p3 = ((or_ln37_50_reg_6586[0:0] == 1'b1) ? internal_x_reg_6790 : select_ln37_8_fu_4163_p3);

assign select_ln37_fu_4117_p3 = ((icmp_ln37_40_reg_6190[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_reg_6021);

assign select_ln38_10_fu_4429_p3 = ((icmp_ln37_23_reg_6138[0:0] == 1'b1) ? internal_y_3_reg_6736 : internal_y_reg_6241);

assign select_ln38_11_fu_4434_p3 = ((icmp_ln38_14_reg_6684[0:0] == 1'b1) ? internal_y_4_reg_6763 : internal_y_3_reg_6736);

assign select_ln38_12_fu_4439_p3 = ((or_ln37_46_reg_6568[0:0] == 1'b1) ? select_ln38_8_fu_4419_p3 : select_ln38_9_fu_4424_p3);

assign select_ln38_13_fu_4446_p3 = ((or_ln37_48_reg_6574[0:0] == 1'b1) ? select_ln38_10_fu_4429_p3 : select_ln38_11_fu_4434_p3);

assign select_ln38_14_fu_4453_p3 = ((or_ln37_49_reg_6580[0:0] == 1'b1) ? select_ln38_12_fu_4439_p3 : select_ln38_13_fu_4446_p3);

assign select_ln38_16_fu_4466_p3 = ((icmp_ln37_54_reg_6217[0:0] == 1'b1) ? internal_y_4_reg_6763 : internal_y_3_reg_6736);

assign select_ln38_17_fu_4471_p3 = ((icmp_ln37_38_reg_6172[0:0] == 1'b1) ? internal_y_reg_6241 : internal_y_4_reg_6763);

assign select_ln38_18_fu_4476_p3 = ((icmp_ln37_22_reg_6130[0:0] == 1'b1) ? internal_y_3_reg_6736 : internal_y_reg_6241);

assign select_ln38_19_fu_4481_p3 = ((icmp_ln38_13_reg_6678[0:0] == 1'b1) ? internal_y_4_reg_6763 : internal_y_3_reg_6736);

assign select_ln38_1_fu_4377_p3 = ((icmp_ln37_40_reg_6190[0:0] == 1'b1) ? internal_y_reg_6241 : internal_y_4_reg_6763);

assign select_ln38_20_fu_4486_p3 = ((or_ln37_50_reg_6586[0:0] == 1'b1) ? select_ln38_16_fu_4466_p3 : select_ln38_17_fu_4471_p3);

assign select_ln38_21_fu_4493_p3 = ((or_ln37_52_reg_6592[0:0] == 1'b1) ? select_ln38_18_fu_4476_p3 : select_ln38_19_fu_4481_p3);

assign select_ln38_22_fu_4500_p3 = ((or_ln37_53_reg_6598[0:0] == 1'b1) ? select_ln38_20_fu_4486_p3 : select_ln38_21_fu_4493_p3);

assign select_ln38_24_fu_4513_p3 = ((icmp_ln37_53_reg_6542[0:0] == 1'b1) ? internal_y_4_reg_6763 : internal_y_3_reg_6736);

assign select_ln38_25_fu_4518_p3 = ((icmp_ln37_37_reg_6460[0:0] == 1'b1) ? internal_y_reg_6241 : internal_y_4_reg_6763);

assign select_ln38_26_fu_4523_p3 = ((icmp_ln37_21_reg_6378[0:0] == 1'b1) ? internal_y_3_reg_6736 : internal_y_reg_6241);

assign select_ln38_27_fu_4528_p3 = ((icmp_ln38_12_reg_6670[0:0] == 1'b1) ? internal_y_4_reg_6763 : internal_y_3_reg_6736);

assign select_ln38_28_fu_4537_p3 = ((or_ln37_54_reg_6834[0:0] == 1'b1) ? select_ln38_24_fu_4513_p3 : select_ln38_25_fu_4518_p3);

assign select_ln38_29_fu_4544_p3 = ((or_ln37_56_reg_6841[0:0] == 1'b1) ? select_ln38_26_fu_4523_p3 : select_ln38_27_fu_4528_p3);

assign select_ln38_2_fu_4382_p3 = ((icmp_ln37_24_reg_6146[0:0] == 1'b1) ? internal_y_3_reg_6736 : internal_y_reg_6241);

assign select_ln38_30_fu_4556_p3 = ((or_ln37_57_reg_6849[0:0] == 1'b1) ? select_ln38_28_fu_4537_p3 : select_ln38_29_fu_4544_p3);

assign select_ln38_32_fu_4575_p3 = ((icmp_ln37_52_reg_6534[0:0] == 1'b1) ? internal_y_4_reg_6763 : internal_y_3_reg_6736);

assign select_ln38_33_fu_4580_p3 = ((icmp_ln37_36_reg_6451[0:0] == 1'b1) ? internal_y_reg_6241 : internal_y_4_reg_6763);

assign select_ln38_34_fu_4585_p3 = ((icmp_ln37_20_reg_6370[0:0] == 1'b1) ? internal_y_3_reg_6736 : internal_y_reg_6241);

assign select_ln38_35_fu_4590_p3 = ((icmp_ln38_11_reg_6662[0:0] == 1'b1) ? internal_y_4_reg_6763 : internal_y_3_reg_6736);

assign select_ln38_36_fu_4599_p3 = ((or_ln37_58_reg_6857[0:0] == 1'b1) ? select_ln38_32_fu_4575_p3 : select_ln38_33_fu_4580_p3);

assign select_ln38_37_fu_4606_p3 = ((or_ln37_60_reg_6864[0:0] == 1'b1) ? select_ln38_34_fu_4585_p3 : select_ln38_35_fu_4590_p3);

assign select_ln38_38_fu_4618_p3 = ((or_ln37_61_reg_6872[0:0] == 1'b1) ? select_ln38_36_fu_4599_p3 : select_ln38_37_fu_4606_p3);

assign select_ln38_3_fu_4387_p3 = ((icmp_ln38_15_reg_6690[0:0] == 1'b1) ? internal_y_4_reg_6763 : internal_y_3_reg_6736);

assign select_ln38_4_fu_4392_p3 = ((or_ln37_42_reg_6550[0:0] == 1'b1) ? select_ln38_fu_4372_p3 : select_ln38_1_fu_4377_p3);

assign select_ln38_5_fu_4399_p3 = ((or_ln37_44_reg_6556[0:0] == 1'b1) ? select_ln38_2_fu_4382_p3 : select_ln38_3_fu_4387_p3);

assign select_ln38_6_fu_4406_p3 = ((or_ln37_45_reg_6562[0:0] == 1'b1) ? select_ln38_4_fu_4392_p3 : select_ln38_5_fu_4399_p3);

assign select_ln38_8_fu_4419_p3 = ((icmp_ln37_55_reg_6225[0:0] == 1'b1) ? internal_y_4_reg_6763 : internal_y_3_reg_6736);

assign select_ln38_9_fu_4424_p3 = ((icmp_ln37_39_reg_6181[0:0] == 1'b1) ? internal_y_reg_6241 : internal_y_4_reg_6763);

assign select_ln38_fu_4372_p3 = ((icmp_ln37_56_reg_6233[0:0] == 1'b1) ? internal_y_4_reg_6763 : internal_y_3_reg_6736);

assign select_ln39_11_fu_3222_p3 = ((icmp_ln37_23_reg_6138[0:0] == 1'b1) ? 3'd4 : 3'd1);

assign select_ln39_12_fu_3229_p3 = ((icmp_ln38_14_fu_3079_p2[0:0] == 1'b1) ? 3'd6 : 3'd3);

assign select_ln39_13_fu_3237_p3 = ((or_ln37_46_fu_2931_p2[0:0] == 1'b1) ? select_ln39_9_fu_3208_p3 : select_ln39_40_fu_3215_p3);

assign select_ln39_14_fu_3245_p3 = ((or_ln37_48_fu_2939_p2[0:0] == 1'b1) ? select_ln39_11_fu_3222_p3 : select_ln39_12_fu_3229_p3);

assign select_ln39_15_fu_3257_p3 = ((or_ln37_49_fu_2943_p2[0:0] == 1'b1) ? select_ln39_13_fu_3237_p3 : zext_ln39_1_fu_3253_p1);

assign select_ln39_17_fu_3273_p3 = ((icmp_ln37_54_reg_6217[0:0] == 1'b1) ? 4'd8 : 4'd5);

assign select_ln39_19_fu_3287_p3 = ((icmp_ln37_22_reg_6130[0:0] == 1'b1) ? 3'd4 : 3'd1);

assign select_ln39_1_fu_3143_p3 = ((icmp_ln37_56_reg_6233[0:0] == 1'b1) ? 4'd8 : 4'd5);

assign select_ln39_20_fu_3294_p3 = ((icmp_ln38_13_fu_3074_p2[0:0] == 1'b1) ? 3'd6 : 3'd3);

assign select_ln39_21_fu_3302_p3 = ((or_ln37_50_fu_2949_p2[0:0] == 1'b1) ? select_ln39_17_fu_3273_p3 : select_ln39_48_fu_3280_p3);

assign select_ln39_22_fu_3310_p3 = ((or_ln37_52_fu_2957_p2[0:0] == 1'b1) ? select_ln39_19_fu_3287_p3 : select_ln39_20_fu_3294_p3);

assign select_ln39_23_fu_3322_p3 = ((or_ln37_53_fu_2961_p2[0:0] == 1'b1) ? select_ln39_21_fu_3302_p3 : zext_ln39_2_fu_3318_p1);

assign select_ln39_25_fu_4655_p3 = ((icmp_ln37_53_reg_6542[0:0] == 1'b1) ? 4'd8 : 4'd5);

assign select_ln39_27_fu_4669_p3 = ((icmp_ln37_21_reg_6378[0:0] == 1'b1) ? 3'd4 : 3'd1);

assign select_ln39_28_fu_4676_p3 = ((icmp_ln38_12_reg_6670[0:0] == 1'b1) ? 3'd6 : 3'd3);

assign select_ln39_29_fu_4683_p3 = ((or_ln37_54_reg_6834[0:0] == 1'b1) ? select_ln39_25_fu_4655_p3 : select_ln39_56_fu_4662_p3);

assign select_ln39_30_fu_4690_p3 = ((or_ln37_56_reg_6841[0:0] == 1'b1) ? select_ln39_27_fu_4669_p3 : select_ln39_28_fu_4676_p3);

assign select_ln39_31_fu_4701_p3 = ((or_ln37_57_reg_6849[0:0] == 1'b1) ? select_ln39_29_fu_4683_p3 : zext_ln39_3_fu_4697_p1);

assign select_ln39_32_fu_3150_p3 = ((icmp_ln37_40_reg_6190[0:0] == 1'b1) ? 4'd2 : 4'd7);

assign select_ln39_33_fu_4716_p3 = ((icmp_ln37_52_reg_6534[0:0] == 1'b1) ? 4'd8 : 4'd5);

assign select_ln39_35_fu_4730_p3 = ((icmp_ln37_20_reg_6370[0:0] == 1'b1) ? 3'd4 : 3'd1);

assign select_ln39_36_fu_4737_p3 = ((icmp_ln38_11_reg_6662[0:0] == 1'b1) ? 3'd6 : 3'd3);

assign select_ln39_37_fu_4744_p3 = ((or_ln37_58_reg_6857[0:0] == 1'b1) ? select_ln39_33_fu_4716_p3 : select_ln39_64_fu_4723_p3);

assign select_ln39_38_fu_4751_p3 = ((or_ln37_60_reg_6864[0:0] == 1'b1) ? select_ln39_35_fu_4730_p3 : select_ln39_36_fu_4737_p3);

assign select_ln39_39_fu_4762_p3 = ((or_ln37_61_reg_6872[0:0] == 1'b1) ? select_ln39_37_fu_4744_p3 : zext_ln39_4_fu_4758_p1);

assign select_ln39_3_fu_3157_p3 = ((icmp_ln37_24_reg_6146[0:0] == 1'b1) ? 3'd4 : 3'd1);

assign select_ln39_40_fu_3215_p3 = ((icmp_ln37_39_reg_6181[0:0] == 1'b1) ? 4'd2 : 4'd7);

assign select_ln39_41_fu_3776_p3 = ((icmp_ln37_51_reg_6525[0:0] == 1'b1) ? 4'd8 : 4'd5);

assign select_ln39_43_fu_3798_p3 = ((icmp_ln37_19_reg_6361[0:0] == 1'b1) ? 3'd4 : 3'd1);

assign select_ln39_44_fu_3809_p3 = ((icmp_ln38_10_reg_6654[0:0] == 1'b1) ? 3'd6 : 3'd3);

assign select_ln39_45_fu_3820_p3 = ((or_ln39_fu_3783_p2[0:0] == 1'b1) ? select_ln39_41_fu_3776_p3 : select_ln39_66_fu_3787_p3);

assign select_ln39_46_fu_3834_p3 = ((or_ln39_2_fu_3805_p2[0:0] == 1'b1) ? select_ln39_43_fu_3798_p3 : select_ln39_44_fu_3809_p3);

assign select_ln39_47_fu_3852_p3 = ((or_ln39_4_fu_3828_p2[0:0] == 1'b1) ? select_ln39_45_fu_3820_p3 : zext_ln39_5_fu_3842_p1);

assign select_ln39_48_fu_3280_p3 = ((icmp_ln37_38_reg_6172[0:0] == 1'b1) ? 4'd2 : 4'd7);

assign select_ln39_49_fu_3874_p3 = ((icmp_ln37_50_reg_6516[0:0] == 1'b1) ? 4'd8 : 4'd5);

assign select_ln39_4_fu_3164_p3 = ((icmp_ln38_15_fu_3084_p2[0:0] == 1'b1) ? 3'd6 : 3'd3);

assign select_ln39_51_fu_3896_p3 = ((icmp_ln37_18_reg_6352[0:0] == 1'b1) ? 3'd4 : 3'd1);

assign select_ln39_52_fu_3907_p3 = ((icmp_ln38_9_reg_6646[0:0] == 1'b1) ? 3'd6 : 3'd3);

assign select_ln39_53_fu_3918_p3 = ((or_ln39_7_fu_3881_p2[0:0] == 1'b1) ? select_ln39_49_fu_3874_p3 : select_ln39_68_fu_3885_p3);

assign select_ln39_54_fu_3932_p3 = ((or_ln39_9_fu_3903_p2[0:0] == 1'b1) ? select_ln39_51_fu_3896_p3 : select_ln39_52_fu_3907_p3);

assign select_ln39_55_fu_3950_p3 = ((or_ln39_11_fu_3926_p2[0:0] == 1'b1) ? select_ln39_53_fu_3918_p3 : zext_ln39_6_fu_3940_p1);

assign select_ln39_56_fu_4662_p3 = ((icmp_ln37_37_reg_6460[0:0] == 1'b1) ? 4'd2 : 4'd7);

assign select_ln39_57_fu_4777_p3 = ((icmp_ln37_49_reg_6507[0:0] == 1'b1) ? 4'd8 : 4'd5);

assign select_ln39_59_fu_4795_p3 = ((icmp_ln37_17_reg_6343[0:0] == 1'b1) ? 3'd4 : 3'd1);

assign select_ln39_5_fu_3172_p3 = ((or_ln37_42_fu_2913_p2[0:0] == 1'b1) ? select_ln39_1_fu_3143_p3 : select_ln39_32_fu_3150_p3);

assign select_ln39_60_fu_4802_p3 = ((icmp_ln38_8_reg_6638[0:0] == 1'b1) ? 3'd6 : 3'd3);

assign select_ln39_61_fu_4813_p3 = ((or_ln39_14_reg_6910[0:0] == 1'b1) ? select_ln39_57_fu_4777_p3 : select_ln39_70_fu_4784_p3);

assign select_ln39_62_fu_4825_p3 = ((or_ln39_16_reg_6916[0:0] == 1'b1) ? select_ln39_59_fu_4795_p3 : select_ln39_60_fu_4802_p3);

assign select_ln39_63_fu_4841_p3 = ((or_ln39_18_fu_4820_p2[0:0] == 1'b1) ? select_ln39_61_fu_4813_p3 : zext_ln39_7_fu_4832_p1);

assign select_ln39_64_fu_4723_p3 = ((icmp_ln37_36_reg_6451[0:0] == 1'b1) ? 4'd2 : 4'd7);

assign select_ln39_66_fu_3787_p3 = ((icmp_ln37_35_reg_6442[0:0] == 1'b1) ? 4'd2 : 4'd7);

assign select_ln39_68_fu_3885_p3 = ((icmp_ln37_34_reg_6433[0:0] == 1'b1) ? 4'd2 : 4'd7);

assign select_ln39_6_fu_3180_p3 = ((or_ln37_44_fu_2921_p2[0:0] == 1'b1) ? select_ln39_3_fu_3157_p3 : select_ln39_4_fu_3164_p3);

assign select_ln39_70_fu_4784_p3 = ((icmp_ln37_33_reg_6424[0:0] == 1'b1) ? 4'd2 : 4'd7);

assign select_ln39_7_fu_3192_p3 = ((or_ln37_45_fu_2925_p2[0:0] == 1'b1) ? select_ln39_5_fu_3172_p3 : zext_ln39_fu_3188_p1);

assign select_ln39_9_fu_3208_p3 = ((icmp_ln37_55_reg_6225[0:0] == 1'b1) ? 4'd8 : 4'd5);

assign select_ln39_fu_3712_p3 = ((or_ln38_6_reg_6632[0:0] == 1'b1) ? 3'd0 : 3'd3);

assign sext_ln127_fu_1022_p1 = $signed(reg_951);

assign sext_ln128_fu_1038_p1 = $signed(reg_951);

assign sext_ln129_fu_1077_p1 = $signed(reg_951);

assign sext_ln130_fu_1027_p1 = $signed(reg_955);

assign sext_ln131_fu_1043_p1 = $signed(reg_955);

assign sext_ln132_fu_1082_p1 = $signed(reg_955);

assign sext_ln162_1_fu_1064_p1 = $signed(call_ret1_reg_5541_0);

assign sext_ln162_2_fu_1087_p1 = $signed(add_ln162_reg_5593);

assign sext_ln162_3_fu_1090_p1 = $signed(call_ret2_reg_5556_0);

assign sext_ln162_4_fu_1973_p1 = add_ln162_1_reg_5608_pp0_iter10_reg;

assign sext_ln162_fu_1060_p1 = $signed(call_ret_reg_5536_0);

assign sext_ln163_1_fu_1112_p1 = $signed(rotated_y2_reg_5561);

assign sext_ln163_2_fu_1134_p1 = $signed(add_ln163_reg_5619);

assign sext_ln163_3_fu_1137_p1 = $signed(reg_959);

assign sext_ln163_4_fu_1248_p1 = add_ln163_1_reg_5629;

assign sext_ln163_fu_1108_p1 = $signed(reg_959);

assign sext_ln164_1_fu_1125_p1 = $signed(rotated_z2_reg_5571);

assign sext_ln164_2_fu_1155_p1 = $signed(add_ln164_reg_5624);

assign sext_ln164_3_fu_1158_p1 = $signed(reg_963);

assign sext_ln164_fu_1121_p1 = $signed(reg_963);

assign sext_ln168_1_fu_1445_p1 = ix_reg_5707;

assign sext_ln169_1_fu_1454_p1 = iy_reg_5713;

assign shl_ln168_fu_1610_p2 = test_x_reg_5801 << select_ln168_1cast_fu_1607_p1;

assign shl_ln169_fu_1822_p2 = test_y_reg_5848 << select_ln169_1cast_fu_1819_p1;

assign shl_ln32_10_fu_2259_p3 = {{y_mod3_2_fu_2236_p9}, {2'd0}};

assign shl_ln32_1_fu_4901_p2 = 9'd1 << zext_ln32_7_fu_4898_p1;

assign shl_ln32_2_fu_4935_p2 = 9'd1 << zext_ln32_8_fu_4932_p1;

assign shl_ln32_3_fu_4970_p2 = 9'd1 << zext_ln32_9_fu_4966_p1;

assign shl_ln32_4_fu_5005_p2 = 9'd1 << zext_ln32_10_fu_5001_p1;

assign shl_ln32_5_fu_3362_p2 = 9'd1 << zext_ln32_11_fu_3358_p1;

assign shl_ln32_6_fu_3372_p2 = 9'd1 << zext_ln32_12_fu_3368_p1;

assign shl_ln32_7_fu_3382_p2 = 9'd1 << zext_ln32_13_fu_3378_p1;

assign shl_ln32_8_fu_3989_p2 = 9'd1 << zext_ln32_14_fu_3985_p1;

assign shl_ln32_9_fu_2119_p3 = {{y_mod3_reg_5918}, {2'd0}};

assign shl_ln32_fu_4867_p2 = 9'd1 << zext_ln32_6_fu_4863_p1;

assign shl_ln32_s_fu_2198_p3 = {{y_mod3_1_fu_2175_p9}, {2'd0}};

assign sub_ln162_1_fu_2538_p2 = (23'd0 - select_ln162_fu_2532_p3);

assign sub_ln163_1_fu_1292_p2 = (26'd0 - select_ln163_fu_1286_p3);

assign sub_ln164_1_fu_1325_p2 = (26'd0 - select_ln164_fu_1319_p3);

assign sub_ln164_fu_1304_p2 = (57'd0 - mul_ln164_reg_5674);

assign sub_ln168_1_fu_1524_p2 = (12'd1075 - zext_ln168_fu_1484_p1);

assign sub_ln168_2_fu_1546_p2 = (11'd12 - trunc_ln168_2_fu_1530_p1);

assign sub_ln168_fu_1504_p2 = (54'd0 - zext_ln168_1_fu_1500_p1);

assign sub_ln169_1_fu_1736_p2 = (12'd1075 - zext_ln169_fu_1696_p1);

assign sub_ln169_2_fu_1758_p2 = (11'd12 - trunc_ln169_2_fu_1742_p1);

assign sub_ln169_fu_1716_p2 = (54'd0 - zext_ln169_1_fu_1712_p1);

assign sub_ln23_1_fu_1959_p2 = (zext_ln23_2_fu_1932_p1 - zext_ln23_3_fu_1955_p1);

assign sub_ln23_2_fu_2378_p2 = (zext_ln23_4_fu_2370_p1 - zext_ln23_5_fu_2374_p1);

assign sub_ln23_3_fu_2083_p2 = (21'd0 - trunc_ln23_reg_5907);

assign sub_ln23_4_fu_2104_p2 = (7'd0 - select_ln23_fu_2098_p3);

assign sub_ln23_5_fu_2297_p2 = (21'd0 - trunc_ln23_1_reg_5935);

assign sub_ln23_6_fu_2318_p2 = (7'd0 - select_ln23_2_fu_2312_p3);

assign sub_ln23_7_fu_3454_p2 = (21'd0 - trunc_ln23_2_reg_6294);

assign sub_ln23_8_fu_3475_p2 = (7'd0 - select_ln23_4_fu_3469_p3);

assign sub_ln23_fu_1918_p2 = (zext_ln23_fu_1910_p1 - zext_ln23_1_fu_1914_p1);

assign sub_ln32_1_fu_2206_p2 = (shl_ln32_s_fu_2198_p3 - zext_ln32_2_fu_2194_p1);

assign sub_ln32_2_fu_2267_p2 = (shl_ln32_10_fu_2259_p3 - zext_ln32_3_fu_2255_p1);

assign sub_ln32_fu_2126_p2 = (shl_ln32_9_fu_2119_p3 - zext_ln32_fu_2116_p1);

assign sub_ln35_1_fu_2222_p2 = (zext_ln35_2_fu_2158_p1 - zext_ln35_4_fu_2218_p1);

assign sub_ln35_2_fu_2283_p2 = (zext_ln35_3_fu_2166_p1 - zext_ln35_5_fu_2279_p1);

assign sub_ln35_3_fu_2544_p2 = (21'd0 - trunc_ln35_reg_5964);

assign sub_ln35_4_fu_2565_p2 = (7'd0 - select_ln35_fu_2559_p3);

assign sub_ln35_5_fu_3388_p2 = (21'd0 - trunc_ln35_1_reg_6272);

assign sub_ln35_6_fu_3409_p2 = (7'd0 - select_ln35_2_fu_3403_p3);

assign sub_ln35_7_fu_3421_p2 = (21'd0 - trunc_ln35_2_reg_6283);

assign sub_ln35_8_fu_3442_p2 = (7'd0 - select_ln35_4_fu_3436_p3);

assign sub_ln35_fu_2036_p2 = (zext_ln35_fu_2028_p1 - zext_ln35_1_fu_2032_p1);

assign test_x_1_fu_1583_p1 = ashr_ln168_fu_1578_p2[15:0];

assign test_x_2_fu_1466_p3 = bitcast_ln724_fu_1458_p1[32'd63];

assign test_x_3_fu_1594_p3 = ((icmp_ln168_3_fu_1570_p2[0:0] == 1'b1) ? test_x_1_fu_1583_p1 : select_ln168_2_fu_1587_p3);

assign test_x_5_fu_1615_p3 = ((icmp_ln168_4_fu_1602_p2[0:0] == 1'b1) ? shl_ln168_fu_1610_p2 : 16'd0);

assign test_x_6_fu_1623_p3 = ((icmp_ln168_reg_5775[0:0] == 1'b1) ? 16'd0 : test_x_5_fu_1615_p3);

assign test_x_7_fu_1640_p3 = ((and_ln168_fu_1635_p2[0:0] == 1'b1) ? test_x_reg_5801 : test_x_6_fu_1623_p3);

assign test_x_8_fu_1662_p3 = ((and_ln168_1_fu_1657_p2[0:0] == 1'b1) ? test_x_3_fu_1594_p3 : test_x_7_fu_1640_p3);

assign test_x_fu_1566_p1 = select_ln168_fu_1510_p3[15:0];

assign test_y_1_fu_1795_p1 = ashr_ln169_fu_1790_p2[15:0];

assign test_y_2_fu_1678_p3 = bitcast_ln724_1_fu_1670_p1[32'd63];

assign test_y_3_fu_1806_p3 = ((icmp_ln169_3_fu_1782_p2[0:0] == 1'b1) ? test_y_1_fu_1795_p1 : select_ln169_2_fu_1799_p3);

assign test_y_5_fu_1827_p3 = ((icmp_ln169_4_fu_1814_p2[0:0] == 1'b1) ? shl_ln169_fu_1822_p2 : 16'd0);

assign test_y_6_fu_1835_p3 = ((icmp_ln169_reg_5822[0:0] == 1'b1) ? 16'd0 : test_y_5_fu_1827_p3);

assign test_y_7_fu_1852_p3 = ((and_ln169_fu_1847_p2[0:0] == 1'b1) ? test_y_reg_5848 : test_y_6_fu_1835_p3);

assign test_y_8_fu_1874_p3 = ((and_ln169_1_fu_1869_p2[0:0] == 1'b1) ? test_y_3_fu_1806_p3 : test_y_7_fu_1852_p3);

assign test_y_fu_1778_p1 = select_ln169_fu_1722_p3[15:0];

assign tmp_10_fu_5227_p3 = {{1'd0}, {ap_phi_mux_p_ph82_i_in_phi_fu_643_p6}};

assign tmp_11_cast_fu_2522_p4 = {{grp_fu_981_p2[52:30]}};

assign tmp_11_fu_4953_p3 = {{tx_8_fu_4232_p3}, {ty_8_fu_4637_p3}};

assign tmp_12_fu_5218_p3 = {{1'd1}, {ap_phi_mux_p_ph82_i_in_phi_fu_643_p6}};

assign tmp_13_cast_fu_1276_p4 = {{grp_fu_981_p2[55:30]}};

assign tmp_13_fu_5209_p3 = {{1'd0}, {ap_phi_mux_p_ph82_i_in_phi_fu_643_p6}};

assign tmp_14_fu_4988_p3 = {{tx_5_fu_4225_p3}, {ty_5_fu_4630_p3}};

assign tmp_15_fu_5023_p3 = {{tx_4_fu_4202_p3}, {ty_4_fu_4568_p3}};

assign tmp_16_fu_5047_p3 = {{tx_3_fu_4179_p3}, {ty_3_fu_4507_p3}};

assign tmp_17_fu_5071_p3 = {{tx_2_fu_4156_p3}, {ty_2_fu_4460_p3}};

assign tmp_18_fu_5095_p3 = {{tx_1_fu_4133_p3}, {ty_1_fu_4413_p3}};

assign tmp_19_fu_5119_p3 = {{tx_fu_4111_p3}, {ty_fu_4366_p3}};

assign tmp_1_fu_1686_p4 = {{bitcast_ln724_1_fu_1670_p1[62:52]}};

assign tmp_20_fu_5354_p3 = {{x_index_62_reg_6959_pp0_iter13_reg}, {y_index_reg_6974_pp0_iter13_reg}};

assign tmp_21_fu_5365_p3 = {{tx_7_reg_6954_pp0_iter13_reg}, {ty_7_reg_6969_pp0_iter13_reg}};

assign tmp_22_fu_5376_p3 = {{tx_8_reg_6949_pp0_iter13_reg}, {ty_8_reg_6964_pp0_iter13_reg}};

assign tmp_29_fu_1190_p1 = grp_fu_5387_p3;

assign tmp_29_fu_1190_p3 = tmp_29_fu_1190_p1[32'd17];

assign tmp_30_fu_1052_p1 = grp_rotate_norm_fu_759_ap_return;

assign tmp_34_cast1_fu_1309_p4 = {{sub_ln164_fu_1304_p2[55:30]}};

assign tmp_34_fu_1350_p3 = center_x_reg_5685[32'd25];

assign tmp_35_fu_1391_p3 = center_y_fu_1345_p3[32'd25];

assign tmp_36_cast_fu_2088_p4 = {{sub_ln23_3_fu_2083_p2[18:12]}};

assign tmp_40_cast_fu_2549_p4 = {{sub_ln35_3_fu_2544_p2[18:12]}};

assign tmp_44_cast_fu_3393_p4 = {{sub_ln35_5_fu_3388_p2[18:12]}};

assign tmp_44_fu_5252_p3 = {{1'd0}, {ap_phi_mux_p_ph76_i_in_phi_fu_654_p6}};

assign tmp_45_fu_5244_p3 = {{1'd1}, {ap_phi_mux_p_ph76_i_in_phi_fu_654_p6}};

assign tmp_46_fu_5236_p3 = {{1'd0}, {ap_phi_mux_p_ph76_i_in_phi_fu_654_p6}};

assign tmp_48_cast_fu_3426_p4 = {{sub_ln35_7_fu_3421_p2[18:12]}};

assign tmp_48_fu_5265_p4 = {zext_ln45_fu_5260_p1[9 - 1:5], |(1'd1), zext_ln45_fu_5260_p1[3:0]};

assign tmp_4_fu_1381_p4 = {{center_y_fu_1345_p3[25:12]}};

assign tmp_51_fu_5276_p4 = {ap_phi_mux_p_ph81_i_phi_fu_676_p6[9 - 1:6], |(1'd1), ap_phi_mux_p_ph81_i_phi_fu_676_p6[4:0]};

assign tmp_52_cast_fu_2302_p4 = {{sub_ln23_5_fu_2297_p2[18:12]}};

assign tmp_54_fu_5287_p4 = {ap_phi_mux_p_ph78_i_phi_fu_687_p6[9 - 1:7], |(1'd1), ap_phi_mux_p_ph78_i_phi_fu_687_p6[5:0]};

assign tmp_56_cast_fu_3459_p4 = {{sub_ln23_7_fu_3454_p2[18:12]}};

assign tmp_57_fu_5298_p4 = {ap_phi_mux_p_ph79_i_phi_fu_698_p6[9 - 1:8], |(1'd1), ap_phi_mux_p_ph79_i_phi_fu_698_p6[6:0]};

assign tmp_60_fu_5308_p4 = {|(1'd1), ap_phi_reg_pp0_iter13_p_ph80_i_reg_706[8 - 1:0]};

assign tmp_62_fu_5328_p3 = ap_phi_mux_phi_ln194_phi_fu_720_p6[32'd1];

assign tmp_63_fu_5341_p3 = ap_phi_mux_phi_ln194_phi_fu_720_p6[32'd2];

assign tmp_6_fu_4885_p3 = {{x_index_62_fu_4244_p3}, {y_index_fu_4649_p3}};

assign tmp_7_fu_4919_p3 = {{tx_7_fu_4238_p3}, {ty_7_fu_4643_p3}};

assign tmp_8_fu_5191_p3 = {{1'd1}, {ap_phi_reg_pp0_iter12_p_ph_i_reg_624}};

assign tmp_9_fu_5182_p3 = {{1'd0}, {ap_phi_reg_pp0_iter12_p_ph_i_reg_624}};

assign tmp_cast_fu_1181_p1 = grp_fu_5387_p3;

assign tmp_cast_fu_1181_p4 = {{tmp_cast_fu_1181_p1[15:8]}};

assign tmp_fu_5200_p3 = {{1'd0}, {ap_phi_reg_pp0_iter12_p_ph_i_reg_624}};

assign tmp_s_fu_1474_p4 = {{bitcast_ln724_fu_1458_p1[62:52]}};

assign trunc_ln150_fu_1197_p0 = grp_fu_5387_p3;

assign trunc_ln150_fu_1197_p1 = trunc_ln150_fu_1197_p0[7:0];

assign trunc_ln165_fu_1341_p1 = center_x_fu_1298_p3[11:0];

assign trunc_ln166_fu_1399_p1 = center_y_fu_1345_p3[11:0];

assign trunc_ln168_1_fu_1488_p1 = bitcast_ln724_fu_1458_p1[51:0];

assign trunc_ln168_2_fu_1530_p1 = sub_ln168_1_fu_1524_p2[10:0];

assign trunc_ln168_fu_1462_p1 = bitcast_ln724_fu_1458_p1[62:0];

assign trunc_ln169_1_fu_1700_p1 = bitcast_ln724_1_fu_1670_p1[51:0];

assign trunc_ln169_2_fu_1742_p1 = sub_ln169_1_fu_1736_p2[10:0];

assign trunc_ln169_fu_1674_p1 = bitcast_ln724_1_fu_1670_p1[62:0];

assign trunc_ln194_fu_5319_p1 = ap_phi_mux_phi_ln194_phi_fu_720_p6[0:0];

assign trunc_ln23_1_fu_2059_p1 = mul_ln23_1_fu_2053_p2[20:0];

assign trunc_ln23_2_fu_2632_p1 = mul_ln23_2_fu_2626_p2[20:0];

assign trunc_ln23_fu_1989_p1 = mul_ln23_fu_1983_p2[20:0];

assign trunc_ln35_1_fu_2586_p1 = mul_ln35_1_fu_2580_p2[20:0];

assign trunc_ln35_2_fu_2609_p1 = mul_ln35_2_fu_2603_p2[20:0];

assign trunc_ln35_fu_2144_p1 = mul_ln35_fu_2138_p2[20:0];

assign tx_1_fu_4133_p3 = ((or_ln37_45_reg_6562[0:0] == 1'b1) ? select_ln37_1_fu_4122_p3 : select_ln37_2_fu_4128_p3);

assign tx_2_fu_4156_p3 = ((or_ln37_49_reg_6580[0:0] == 1'b1) ? select_ln37_5_fu_4145_p3 : select_ln37_6_fu_4151_p3);

assign tx_3_fu_4179_p3 = ((or_ln37_53_reg_6598[0:0] == 1'b1) ? select_ln37_9_fu_4168_p3 : select_ln37_10_fu_4174_p3);

assign tx_4_fu_4202_p3 = ((or_ln37_57_reg_6849[0:0] == 1'b1) ? select_ln37_13_fu_4191_p3 : select_ln37_14_fu_4197_p3);

assign tx_5_fu_4225_p3 = ((or_ln37_61_reg_6872[0:0] == 1'b1) ? select_ln37_17_fu_4214_p3 : select_ln37_18_fu_4220_p3);

assign tx_7_fu_4238_p3 = ((icmp_ln37_50_reg_6516[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_50_fu_4099_p3);

assign tx_8_fu_4232_p3 = ((icmp_ln37_51_reg_6525[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_49_fu_4093_p3);

assign tx_fu_4111_p3 = ((or_ln37_41_reg_6828[0:0] == 1'b1) ? x_index_48_fu_4087_p3 : internal_x_reg_6790);

assign ty_1_fu_4413_p3 = ((or_ln38_16_reg_6696[0:0] == 1'b1) ? select_ln38_6_fu_4406_p3 : internal_y_reg_6241);

assign ty_2_fu_4460_p3 = ((or_ln38_19_reg_6701[0:0] == 1'b1) ? select_ln38_14_fu_4453_p3 : internal_y_reg_6241);

assign ty_3_fu_4507_p3 = ((or_ln38_22_reg_6706[0:0] == 1'b1) ? select_ln38_22_fu_4500_p3 : internal_y_reg_6241);

assign ty_4_fu_4568_p3 = ((or_ln38_25_fu_4563_p2[0:0] == 1'b1) ? select_ln38_30_fu_4556_p3 : internal_y_reg_6241);

assign ty_5_fu_4630_p3 = ((or_ln38_28_fu_4625_p2[0:0] == 1'b1) ? select_ln38_38_fu_4618_p3 : internal_y_reg_6241);

assign ty_7_fu_4643_p3 = ((icmp_ln37_50_reg_6516[0:0] == 1'b1) ? internal_y_4_reg_6763 : y_index_30_fu_4354_p3);

assign ty_8_fu_4637_p3 = ((icmp_ln37_51_reg_6525[0:0] == 1'b1) ? internal_y_4_reg_6763 : y_index_29_fu_4348_p3);

assign ty_fu_4366_p3 = ((or_ln37_41_reg_6828[0:0] == 1'b1) ? y_index_28_fu_4342_p3 : internal_y_4_reg_6763);

assign valid_index_10_fu_4708_p3 = ((or_ln38_25_fu_4563_p2[0:0] == 1'b1) ? select_ln39_31_fu_4701_p3 : 4'd0);

assign valid_index_11_fu_3330_p3 = ((or_ln38_22_fu_3137_p2[0:0] == 1'b1) ? select_ln39_23_fu_3322_p3 : 4'd0);

assign valid_index_12_fu_3265_p3 = ((or_ln38_19_fu_3119_p2[0:0] == 1'b1) ? select_ln39_15_fu_3257_p3 : 4'd0);

assign valid_index_13_fu_3200_p3 = ((or_ln38_16_fu_3101_p2[0:0] == 1'b1) ? select_ln39_7_fu_3192_p3 : 4'd0);

assign valid_index_14_fu_3768_p3 = ((or_ln37_41_fu_3583_p2[0:0] == 1'b1) ? zext_ln184_fu_3764_p1 : 4'd8);

assign valid_index_1_fu_3727_p3 = ((or_ln37_6_reg_6336[0:0] == 1'b1) ? valid_index_fu_3719_p3 : 3'd1);

assign valid_index_2_fu_3734_p3 = ((or_ln37_13_fu_3515_p2[0:0] == 1'b1) ? valid_index_1_fu_3727_p3 : 3'd4);

assign valid_index_3_fu_3742_p3 = ((or_ln37_20_reg_6417[0:0] == 1'b1) ? valid_index_2_fu_3734_p3 : 3'd7);

assign valid_index_4_fu_3749_p3 = ((or_ln37_27_fu_3549_p2[0:0] == 1'b1) ? valid_index_3_fu_3742_p3 : 3'd2);

assign valid_index_5_fu_3757_p3 = ((or_ln37_34_reg_6500[0:0] == 1'b1) ? valid_index_4_fu_3749_p3 : 3'd5);

assign valid_index_6_fu_4855_p3 = ((or_ln39_20_fu_4849_p2[0:0] == 1'b1) ? select_ln39_63_fu_4841_p3 : 4'd0);

assign valid_index_7_fu_3964_p3 = ((or_ln39_13_fu_3958_p2[0:0] == 1'b1) ? select_ln39_55_fu_3950_p3 : 4'd0);

assign valid_index_8_fu_3866_p3 = ((or_ln39_6_fu_3860_p2[0:0] == 1'b1) ? select_ln39_47_fu_3852_p3 : 4'd0);

assign valid_index_9_fu_4769_p3 = ((or_ln38_28_fu_4625_p2[0:0] == 1'b1) ? select_ln39_39_fu_4762_p3 : 4'd0);

assign valid_index_fu_3719_p3 = ((or_ln38_13_fu_3677_p2[0:0] == 1'b1) ? select_ln39_fu_3712_p3 : 3'd6);

assign x_index_22_fu_3995_p3 = ((or_ln37_6_reg_6336[0:0] == 1'b1) ? x_index_61_reg_5951 : x_index_reg_6021);

assign x_index_23_fu_4000_p3 = ((icmp_ln37_11_reg_6319[0:0] == 1'b1) ? x_index_reg_6021 : x_index_61_reg_5951);

assign x_index_24_fu_4005_p3 = ((icmp_ln37_10_reg_6312[0:0] == 1'b1) ? x_index_reg_6021 : x_index_61_reg_5951);

assign x_index_25_fu_4010_p3 = ((icmp_ln37_9_reg_6305[0:0] == 1'b1) ? x_index_reg_6021 : x_index_61_reg_5951);

assign x_index_26_fu_4015_p3 = ((or_ln37_13_reg_6816[0:0] == 1'b1) ? x_index_22_fu_3995_p3 : x_index_reg_6021);

assign x_index_27_fu_4021_p3 = ((icmp_ln37_19_reg_6361[0:0] == 1'b1) ? x_index_reg_6021 : x_index_23_fu_4000_p3);

assign x_index_28_fu_4027_p3 = ((icmp_ln37_18_reg_6352[0:0] == 1'b1) ? x_index_reg_6021 : x_index_24_fu_4005_p3);

assign x_index_29_fu_4033_p3 = ((icmp_ln37_17_reg_6343[0:0] == 1'b1) ? x_index_reg_6021 : x_index_25_fu_4010_p3);

assign x_index_30_fu_4039_p3 = ((or_ln37_20_reg_6417[0:0] == 1'b1) ? x_index_26_fu_4015_p3 : x_index_reg_6021);

assign x_index_31_fu_4045_p3 = ((icmp_ln37_27_reg_6400[0:0] == 1'b1) ? x_index_reg_6021 : x_index_27_fu_4021_p3);

assign x_index_41_fu_4051_p3 = ((icmp_ln37_26_reg_6393[0:0] == 1'b1) ? x_index_reg_6021 : x_index_28_fu_4027_p3);

assign x_index_42_fu_4057_p3 = ((icmp_ln37_25_reg_6386[0:0] == 1'b1) ? x_index_reg_6021 : x_index_29_fu_4033_p3);

assign x_index_44_fu_4063_p3 = ((or_ln37_27_reg_6822[0:0] == 1'b1) ? x_index_30_fu_4039_p3 : internal_x_reg_6790);

assign x_index_45_fu_4069_p3 = ((icmp_ln37_35_reg_6442[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_31_fu_4045_p3);

assign x_index_46_fu_4075_p3 = ((icmp_ln37_34_reg_6433[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_41_fu_4051_p3);

assign x_index_47_fu_4081_p3 = ((icmp_ln37_33_reg_6424[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_42_fu_4057_p3);

assign x_index_48_fu_4087_p3 = ((or_ln37_34_reg_6500[0:0] == 1'b1) ? x_index_44_fu_4063_p3 : internal_x_reg_6790);

assign x_index_49_fu_4093_p3 = ((icmp_ln37_43_reg_6483[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_45_fu_4069_p3);

assign x_index_50_fu_4099_p3 = ((icmp_ln37_42_reg_6476[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_46_fu_4075_p3);

assign x_index_51_fu_4105_p3 = ((icmp_ln37_41_reg_6469[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_47_fu_4081_p3);

assign x_index_61_fu_2110_p3 = ((tmp_38_reg_5874[0:0] == 1'b1) ? sub_ln23_4_fu_2104_p2 : tmp_37_cast_reg_5912);

assign x_index_62_fu_4244_p3 = ((icmp_ln37_49_reg_6507[0:0] == 1'b1) ? internal_x_reg_6790 : x_index_51_fu_4105_p3);

assign x_index_fu_2324_p3 = ((tmp_42_reg_5890[0:0] == 1'b1) ? sub_ln23_6_fu_2318_p2 : tmp_53_cast_reg_5940);

assign x_mod3_1_fu_2351_p7 = 'bx;

assign x_mod3_fu_1890_p7 = 'bx;

assign xor_ln168_1_fu_1651_p2 = (or_ln168_fu_1647_p2 ^ 1'd1);

assign xor_ln168_fu_1630_p2 = (icmp_ln168_reg_5775 ^ 1'd1);

assign xor_ln169_1_fu_1863_p2 = (or_ln169_fu_1859_p2 ^ 1'd1);

assign xor_ln169_fu_1842_p2 = (icmp_ln169_reg_5822 ^ 1'd1);

assign y_index_10_fu_3698_p3 = ((icmp_ln38_9_reg_6646[0:0] == 1'b1) ? internal_y_4_fu_3448_p3 : y_index_5_fu_3637_p3);

assign y_index_11_fu_3705_p3 = ((icmp_ln38_8_reg_6638[0:0] == 1'b1) ? internal_y_4_fu_3448_p3 : y_index_6_fu_3643_p3);

assign y_index_12_fu_4250_p3 = ((or_ln37_6_reg_6336[0:0] == 1'b1) ? y_index_8_reg_6880 : internal_y_reg_6241);

assign y_index_13_fu_4255_p3 = ((icmp_ln37_11_reg_6319[0:0] == 1'b1) ? internal_y_reg_6241 : y_index_9_reg_6885);

assign y_index_14_fu_4260_p3 = ((icmp_ln37_10_reg_6312[0:0] == 1'b1) ? internal_y_reg_6241 : y_index_10_reg_6890);

assign y_index_15_fu_4265_p3 = ((icmp_ln37_9_reg_6305[0:0] == 1'b1) ? internal_y_reg_6241 : y_index_11_reg_6895);

assign y_index_16_fu_4270_p3 = ((or_ln37_13_reg_6816[0:0] == 1'b1) ? y_index_12_fu_4250_p3 : internal_y_3_reg_6736);

assign y_index_17_fu_4276_p3 = ((icmp_ln37_19_reg_6361[0:0] == 1'b1) ? internal_y_3_reg_6736 : y_index_13_fu_4255_p3);

assign y_index_18_fu_4282_p3 = ((icmp_ln37_18_reg_6352[0:0] == 1'b1) ? internal_y_3_reg_6736 : y_index_14_fu_4260_p3);

assign y_index_19_fu_4288_p3 = ((icmp_ln37_17_reg_6343[0:0] == 1'b1) ? internal_y_3_reg_6736 : y_index_15_fu_4265_p3);

assign y_index_20_fu_4294_p3 = ((or_ln37_20_reg_6417[0:0] == 1'b1) ? y_index_16_fu_4270_p3 : internal_y_4_reg_6763);

assign y_index_21_fu_4300_p3 = ((icmp_ln37_27_reg_6400[0:0] == 1'b1) ? internal_y_4_reg_6763 : y_index_17_fu_4276_p3);

assign y_index_22_fu_4306_p3 = ((icmp_ln37_26_reg_6393[0:0] == 1'b1) ? internal_y_4_reg_6763 : y_index_18_fu_4282_p3);

assign y_index_23_fu_4312_p3 = ((icmp_ln37_25_reg_6386[0:0] == 1'b1) ? internal_y_4_reg_6763 : y_index_19_fu_4288_p3);

assign y_index_24_fu_4318_p3 = ((or_ln37_27_reg_6822[0:0] == 1'b1) ? y_index_20_fu_4294_p3 : internal_y_reg_6241);

assign y_index_25_fu_4324_p3 = ((icmp_ln37_35_reg_6442[0:0] == 1'b1) ? internal_y_reg_6241 : y_index_21_fu_4300_p3);

assign y_index_26_fu_4330_p3 = ((icmp_ln37_34_reg_6433[0:0] == 1'b1) ? internal_y_reg_6241 : y_index_22_fu_4306_p3);

assign y_index_27_fu_4336_p3 = ((icmp_ln37_33_reg_6424[0:0] == 1'b1) ? internal_y_reg_6241 : y_index_23_fu_4312_p3);

assign y_index_28_fu_4342_p3 = ((or_ln37_34_reg_6500[0:0] == 1'b1) ? y_index_24_fu_4318_p3 : internal_y_3_reg_6736);

assign y_index_29_fu_4348_p3 = ((icmp_ln37_43_reg_6483[0:0] == 1'b1) ? internal_y_3_reg_6736 : y_index_25_fu_4324_p3);

assign y_index_30_fu_4354_p3 = ((icmp_ln37_42_reg_6476[0:0] == 1'b1) ? internal_y_3_reg_6736 : y_index_26_fu_4330_p3);

assign y_index_31_fu_4360_p3 = ((icmp_ln37_41_reg_6469[0:0] == 1'b1) ? internal_y_3_reg_6736 : y_index_27_fu_4336_p3);

assign y_index_3_fu_3625_p3 = ((or_ln38_6_reg_6632[0:0] == 1'b1) ? internal_y_reg_6241 : internal_y_3_fu_3415_p3);

assign y_index_4_fu_3631_p3 = ((icmp_ln38_2_reg_6616[0:0] == 1'b1) ? internal_y_3_fu_3415_p3 : internal_y_reg_6241);

assign y_index_5_fu_3637_p3 = ((icmp_ln38_1_reg_6610[0:0] == 1'b1) ? internal_y_3_fu_3415_p3 : internal_y_reg_6241);

assign y_index_6_fu_3643_p3 = ((icmp_ln38_reg_6604[0:0] == 1'b1) ? internal_y_3_fu_3415_p3 : internal_y_reg_6241);

assign y_index_8_fu_3683_p3 = ((or_ln38_13_fu_3677_p2[0:0] == 1'b1) ? y_index_3_fu_3625_p3 : internal_y_4_fu_3448_p3);

assign y_index_9_fu_3691_p3 = ((icmp_ln38_10_reg_6654[0:0] == 1'b1) ? internal_y_4_fu_3448_p3 : y_index_4_fu_3631_p3);

assign y_index_fu_4649_p3 = ((icmp_ln37_49_reg_6507[0:0] == 1'b1) ? internal_y_4_reg_6763 : y_index_31_fu_4360_p3);

assign y_mod3_1_fu_2175_p7 = 'bx;

assign y_mod3_2_fu_2236_p7 = 'bx;

assign y_mod3_fu_2008_p7 = 'bx;

assign y_mod3_fu_2008_p8 = urem_ln17_reg_5760_pp0_iter10_reg[1:0];

assign z_in_fu_3980_p3 = ((tmp_31_reg_5613_pp0_iter11_reg[0:0] == 1'b1) ? tmp_3_reg_6711 : tmp_5_reg_6716);

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address0 = zext_ln34_8_fu_5127_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_7063;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1 = z_in_reg_6922;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address0 = zext_ln34_7_fu_5103_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_7053;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1 = z_in_reg_6922;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address0 = zext_ln34_6_fu_5079_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_7043;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1 = z_in_reg_6922;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address0 = zext_ln34_5_fu_5055_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_7033;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1 = z_in_reg_6922;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address0 = zext_ln34_4_fu_5031_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_7023;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1 = z_in_reg_6922;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address0 = zext_ln34_3_fu_4996_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_7013;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1 = z_in_reg_6922;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address0 = zext_ln34_2_fu_4961_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_7003;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1 = z_in_reg_6922;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address0 = zext_ln34_fu_4893_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_6983;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1 = z_in_reg_6922;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address0 = zext_ln34_1_fu_4927_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_6993;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1 = z_in_reg_6922;

assign zext_ln127_cast_fu_991_p1 = zext_ln127;

assign zext_ln130_cast_fu_987_p1 = zext_ln130;

assign zext_ln168_1_cast_fu_1492_p3 = {{1'd1}, {trunc_ln168_1_fu_1488_p1}};

assign zext_ln168_1_fu_1500_p1 = zext_ln168_1_cast_fu_1492_p3;

assign zext_ln168_2_fu_1575_p1 = select_ln168_1_reg_5787;

assign zext_ln168_fu_1484_p1 = tmp_s_fu_1474_p4;

assign zext_ln169_1_cast_fu_1704_p3 = {{1'd1}, {trunc_ln169_1_fu_1700_p1}};

assign zext_ln169_1_fu_1712_p1 = zext_ln169_1_cast_fu_1704_p3;

assign zext_ln169_2_fu_1787_p1 = select_ln169_1_reg_5834;

assign zext_ln169_fu_1696_p1 = tmp_1_fu_1686_p4;

assign zext_ln184_fu_3764_p1 = valid_index_5_fu_3757_p3;

assign zext_ln203_fu_5360_p1 = tmp_20_fu_5354_p3;

assign zext_ln208_fu_5371_p1 = tmp_21_fu_5365_p3;

assign zext_ln213_fu_5382_p1 = tmp_22_fu_5376_p3;

assign zext_ln23_1_fu_1914_p1 = x_mod3_fu_1890_p9;

assign zext_ln23_2_fu_1932_p1 = low_center_x_reg_5719_pp0_iter10_reg;

assign zext_ln23_3_fu_1955_p1 = zext_ln32_4_cast_fu_1935_p9;

assign zext_ln23_4_fu_2370_p1 = neighbor_x_2_fu_2170_p2;

assign zext_ln23_5_fu_2374_p1 = x_mod3_1_fu_2351_p9;

assign zext_ln23_fu_1910_p1 = neighbor_x_fu_1885_p2;

assign zext_ln32_10_fu_5001_p1 = valid_index_10_fu_4708_p3;

assign zext_ln32_11_fu_3358_p1 = valid_index_11_fu_3330_p3;

assign zext_ln32_12_fu_3368_p1 = valid_index_12_fu_3265_p3;

assign zext_ln32_13_fu_3378_p1 = valid_index_13_fu_3200_p3;

assign zext_ln32_14_fu_3985_p1 = valid_index_14_fu_3768_p3;

assign zext_ln32_1_fu_2132_p1 = x_mod3_reg_5864;

assign zext_ln32_2_fu_2194_p1 = y_mod3_1_fu_2175_p9;

assign zext_ln32_3_fu_2255_p1 = y_mod3_2_fu_2236_p9;

assign zext_ln32_4_cast_fu_1935_p7 = 'bx;

assign zext_ln32_4_fu_2330_p1 = zext_ln32_4_cast_reg_5880;

assign zext_ln32_5_fu_2392_p1 = x_mod3_1_fu_2351_p9;

assign zext_ln32_6_fu_4863_p1 = valid_index_6_fu_4855_p3;

assign zext_ln32_7_fu_4898_p1 = valid_index_7_reg_6905;

assign zext_ln32_8_fu_4932_p1 = valid_index_8_reg_6900;

assign zext_ln32_9_fu_4966_p1 = valid_index_9_fu_4769_p3;

assign zext_ln32_fu_2116_p1 = y_mod3_reg_5918;

assign zext_ln34_1_fu_4927_p1 = tmp_7_fu_4919_p3;

assign zext_ln34_2_fu_4961_p1 = tmp_11_fu_4953_p3;

assign zext_ln34_3_fu_4996_p1 = tmp_14_fu_4988_p3;

assign zext_ln34_4_fu_5031_p1 = tmp_15_fu_5023_p3;

assign zext_ln34_5_fu_5055_p1 = tmp_16_fu_5047_p3;

assign zext_ln34_6_fu_5079_p1 = tmp_17_fu_5071_p3;

assign zext_ln34_7_fu_5103_p1 = tmp_18_fu_5095_p3;

assign zext_ln34_8_fu_5127_p1 = tmp_19_fu_5119_p3;

assign zext_ln34_fu_4893_p1 = tmp_6_fu_4885_p3;

assign zext_ln35_1_fu_2032_p1 = y_mod3_fu_2008_p9;

assign zext_ln35_2_fu_2158_p1 = low_center_y_reg_5727_pp0_iter10_reg;

assign zext_ln35_3_fu_2166_p1 = neighbor_y_2_fu_2161_p2;

assign zext_ln35_4_fu_2218_p1 = y_mod3_1_fu_2175_p9;

assign zext_ln35_5_fu_2279_p1 = y_mod3_2_fu_2236_p9;

assign zext_ln35_fu_2028_p1 = neighbor_y_fu_2003_p2;

assign zext_ln39_1_fu_3253_p1 = select_ln39_14_fu_3245_p3;

assign zext_ln39_2_fu_3318_p1 = select_ln39_22_fu_3310_p3;

assign zext_ln39_3_fu_4697_p1 = select_ln39_30_fu_4690_p3;

assign zext_ln39_4_fu_4758_p1 = select_ln39_38_fu_4751_p3;

assign zext_ln39_5_fu_3842_p1 = select_ln39_46_fu_3834_p3;

assign zext_ln39_6_fu_3940_p1 = select_ln39_54_fu_3932_p3;

assign zext_ln39_7_fu_4832_p1 = select_ln39_62_fu_4825_p3;

assign zext_ln39_fu_3188_p1 = select_ln39_6_fu_3180_p3;

assign zext_ln45_fu_5260_p1 = ap_phi_reg_pp0_iter13_p_ph77_i_in_reg_662;

always @ (posedge ap_clk) begin
    zext_ln130_cast_reg_5462[34:12] <= 23'b00000000000000000000000;
    zext_ln127_cast_reg_5467[34:12] <= 23'b00000000000000000000000;
end

endmodule //main_process_main_process_Pipeline_process_loop
