Analysis & Synthesis report for Neander
Sat Jul 05 23:39:15 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Jul 05 23:39:15 2025          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Neander                                    ;
; Top-level Entity Name              ; Neander                                    ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Neander            ; Neander            ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Jul 05 23:39:14 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Neander -c Neander
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file elementoscontrole/unidade_controle.bdf
    Info (12023): Found entity 1: unidade_controle
Info (12021): Found 1 design units, including 1 entities, in source file elementoscontrole/temporizador.bdf
    Info (12023): Found entity 1: temporizador
Info (12021): Found 1 design units, including 1 entities, in source file elementoscontrole/mux2x1_1b.bdf
    Info (12023): Found entity 1: mux2x1_1b
Info (12021): Found 1 design units, including 1 entities, in source file elementoscontrole/mux_temporizador.bdf
    Info (12023): Found entity 1: mux_temporizador
Info (12021): Found 1 design units, including 1 entities, in source file elementoscontrole/decod3x8.bdf
    Info (12023): Found entity 1: DECOD3X8
Info (12021): Found 1 design units, including 1 entities, in source file elementoscontrole/contador3b.bdf
    Info (12023): Found entity 1: contador3b
Info (12021): Found 1 design units, including 1 entities, in source file nz.bdf
    Info (12023): Found entity 1: NZ
Info (12021): Found 1 design units, including 1 entities, in source file divisorfreq.bdf
    Info (12023): Found entity 1: divisorFreq
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1_8b.bdf
    Info (12023): Found entity 1: MUX2X1_8b
Info (12021): Found 1 design units, including 1 entities, in source file blocomux.bdf
    Info (12023): Found entity 1: BlocoMux
Info (12021): Found 1 design units, including 1 entities, in source file decod416.bdf
    Info (12023): Found entity 1: DECOD416
Info (12021): Found 1 design units, including 1 entities, in source file neander.bdf
    Info (12023): Found entity 1: Neander
Warning (12019): Can't analyze file -- file AC.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file ula.bdf
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file elementosula/rca4.bdf
    Info (12023): Found entity 1: RCA4
Info (12021): Found 1 design units, including 1 entities, in source file elementosula/or4b.bdf
    Info (12023): Found entity 1: OR4b
Info (12021): Found 1 design units, including 1 entities, in source file elementosula/not4b.bdf
    Info (12023): Found entity 1: NOT4b
Info (12021): Found 1 design units, including 1 entities, in source file elementosula/ha.bdf
    Info (12023): Found entity 1: HA
Info (12021): Found 1 design units, including 1 entities, in source file elementosula/fa.bdf
    Info (12023): Found entity 1: FA
Info (12021): Found 1 design units, including 1 entities, in source file elementosula/and4b.bdf
    Info (12023): Found entity 1: AND4b
Info (12021): Found 1 design units, including 1 entities, in source file reg8b.bdf
    Info (12023): Found entity 1: Reg8b
Info (12021): Found 1 design units, including 1 entities, in source file encod_ula.bdf
    Info (12023): Found entity 1: ENCOD_ULA
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-arch
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file pc.bdf
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file incrementador_8b.bdf
    Info (12023): Found entity 1: Incrementador_8b
Info (12021): Found 1 design units, including 1 entities, in source file rca8b.bdf
    Info (12023): Found entity 1: RCA8b
Info (12021): Found 1 design units, including 1 entities, in source file not8b.bdf
    Info (12023): Found entity 1: NOT8b
Info (12021): Found 1 design units, including 1 entities, in source file or8b.bdf
    Info (12023): Found entity 1: OR8b
Info (12021): Found 1 design units, including 1 entities, in source file and8b.bdf
    Info (12023): Found entity 1: AND8b
Info (12127): Elaborating entity "Neander" for the top level hierarchy
Info (12128): Elaborating entity "Reg8b" for hierarchy "Reg8b:AC"
Info (12128): Elaborating entity "BlocoMux" for hierarchy "Reg8b:AC|BlocoMux:inst1"
Info (12128): Elaborating entity "unidade_controle" for hierarchy "unidade_controle:inst"
Info (12128): Elaborating entity "NZ" for hierarchy "NZ:NZ"
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:inst4"
Info (12128): Elaborating entity "MUX2X1_8b" for hierarchy "ULA:inst4|MUX2X1_8b:inst5"
Info (12128): Elaborating entity "RCA8b" for hierarchy "ULA:inst4|RCA8b:inst"
Info (12128): Elaborating entity "HA" for hierarchy "ULA:inst4|RCA8b:inst|HA:inst"
Info (12128): Elaborating entity "FA" for hierarchy "ULA:inst4|RCA8b:inst|FA:inst1"
Info (12128): Elaborating entity "AND8b" for hierarchy "ULA:inst4|AND8b:inst10"
Info (12128): Elaborating entity "OR8b" for hierarchy "ULA:inst4|OR8b:inst9"
Info (12128): Elaborating entity "NOT8b" for hierarchy "ULA:inst4|NOT8b:inst8"
Info (12128): Elaborating entity "ENCOD_ULA" for hierarchy "ENCOD_ULA:Codificador_ULA"
Warning (275009): Pin "ADD" not connected
Info (12128): Elaborating entity "divisorFreq" for hierarchy "divisorFreq:DF"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst2"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst3"
Info (12128): Elaborating entity "Incrementador_8b" for hierarchy "PC:inst3|Incrementador_8b:inst31"
Info (12128): Elaborating entity "DECOD416" for hierarchy "DECOD416:DECOD"
Info (12128): Elaborating entity "temporizador" for hierarchy "temporizador:inst1"
Info (12128): Elaborating entity "DECOD3X8" for hierarchy "temporizador:inst1|DECOD3X8:inst1"
Info (12128): Elaborating entity "contador3b" for hierarchy "temporizador:inst1|contador3b:inst"
Info (12128): Elaborating entity "mux_temporizador" for hierarchy "temporizador:inst1|contador3b:inst|mux_temporizador:inst"
Info (12128): Elaborating entity "mux2x1_1b" for hierarchy "temporizador:inst1|contador3b:inst|mux_temporizador:inst|mux2x1_1b:inst2"
Error (12006): Node instance "Run_Step_Mode" instantiates undefined entity "RunStep"
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings
    Error: Peak virtual memory: 4709 megabytes
    Error: Processing ended: Sat Jul 05 23:39:16 2025
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


