<div id="pf53" class="pf w0 h0" data-page-no="53"><div class="pc pc53 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg53.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">is provided from the LPTMR. The LPTMR triggering output is always enabled when the</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">LPTMR is enabled. The first signal is supplied to enable the CMP and DAC and is</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">asserted at the same time as the TCF flag is set. The delay to the second signal that</div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">triggers the CMP to capture the result of the compare operation is dependent on the</div><div class="t m0 x9 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">LPTMR configuration. In Time Counter mode with prescaler enabled, the delay is 1/2</div><div class="t m0 x9 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">Prescaler output period. In Time Counter mode with prescaler bypassed, the delay is 1/2</div><div class="t m0 x9 hf yfc ff3 fs5 fc0 sc0 ls0 ws0">Prescaler clock period.</div><div class="t m0 x9 hf y644 ff3 fs5 fc0 sc0 ls0 ws0">The delay between the first signal from LPTMR and the second signal from LPTMR</div><div class="t m0 x9 hf y645 ff3 fs5 fc0 sc0 ls0 ws0">must be greater than the Analog comparator initialization delay as defined in the device</div><div class="t m0 x9 hf y646 ff3 fs5 fc0 sc0 ls0">datasheet.</div><div class="t m0 x9 he y647 ff1 fs1 fc0 sc0 ls0 ws0">3.7.3<span class="_ _b"> </span>12-bit DAC Configuration</div><div class="t m0 x9 hf y648 ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y649 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="c x2b y64a w16 h20"><div class="t m2 x77 h1a y5c2 ff2 fsb fc0 sc0 ls0 ws0">Signal multiplexing</div><div class="t m0 x18 h1a y5c3 ff2 fsb fc0 sc0 ls0 ws0">Module signals</div><div class="t m0 x8 h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 x8 h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xd6 h19 y61a ff2 fsa fc0 sc0 ls0 ws0">12-bit DAC</div><div class="t m0 xd3 h1a y37e ff2 fsb fc0 sc0 ls0 ws0">Peripheral bus</div><div class="t m0 xd4 h1a y37f ff2 fsb fc0 sc0 ls0 ws0">controller 0</div><div class="t m0 x35 h1a y5c5 ff2 fsb fc0 sc0 ls0 ws0">Other peripherals</div></div><div class="t m0 x2a h9 y64b ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-23. 12-bit DAC configuration</div><div class="t m0 x8 h9 y64c ff1 fs2 fc0 sc0 ls0 ws0">Table 3-35.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y64d ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y64e ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _60"> </span>12-bit DAC<span class="_ _f8"> </span><span class="fc1">12-bit DAC</span></div><div class="t m0 x4b h7 y64f ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y650 ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y651 ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x33 h7 y652 ff2 fs4 fc0 sc0 ls0 ws0">Signal multiplexing<span class="_ _50"> </span>Port control<span class="_ _c4"> </span><span class="fc1">Signal multiplexing</span></div><div class="t m0 x9 h1b y653 ff1 fsc fc0 sc0 ls0 ws0">3.7.3.1<span class="_ _b"> </span>12-bit DAC Instantiation Information</div><div class="t m0 x9 hf y654 ff3 fs5 fc0 sc0 ls0 ws0">This device contains one 12-bit digital-to-analog converter (DAC) with programmable</div><div class="t m0 x9 hf y655 ff3 fs5 fc0 sc0 ls0 ws0">reference generator output. The DAC includes a two word FIFO for DMA support.</div><div class="t m0 x79 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>83</div><a class="l" href="#pf219" data-dest-detail='[537,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:384.795000px;bottom:242.339000px;width:44.010000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:226.839000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:211.339000px;width:68.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:195.839000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf9f" data-dest-detail='[159,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.288000px;bottom:180.339000px;width:75.024000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
