// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module gzipcMulticoreStreaming_hlsStream2axiu_64_32_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        outStream_dout,
        outStream_num_data_valid,
        outStream_fifo_cap,
        outStream_empty_n,
        outStream_read,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        outStream_TKEEP,
        outStream_TSTRB,
        outStream_TUSER,
        outStream_TLAST
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [67:0] outStream_dout;
input  [2:0] outStream_num_data_valid;
input  [2:0] outStream_fifo_cap;
input   outStream_empty_n;
output   outStream_read;
output  [63:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
output  [7:0] outStream_TKEEP;
output  [7:0] outStream_TSTRB;
output  [31:0] outStream_TUSER;
output  [0:0] outStream_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg outStream_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    outStream_blk_n;
reg    outStream_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln110_fu_261_p2;
wire    ap_CS_fsm_state3;
reg   [3:0] inVal_strobe_reg_266;
reg    ap_block_state1;
wire   [63:0] tmpVal_fu_175_p1;
reg   [63:0] tmpVal_reg_277;
wire   [0:0] icmp_ln104_1_fu_189_p2;
reg   [0:0] icmp_ln104_1_reg_283;
wire   [0:0] icmp_ln104_3_fu_205_p2;
reg   [0:0] icmp_ln104_3_reg_288;
reg   [0:0] tmp_293_reg_293;
wire   [7:0] cntr_fu_244_p9;
reg   [7:0] cntr_reg_298;
reg    ap_block_state2;
reg    ap_block_state2_io;
wire    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start;
wire    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_done;
wire    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_idle;
wire    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_ready;
wire    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_read;
wire    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TREADY;
wire   [63:0] grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TDATA;
wire    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID;
wire   [7:0] grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TKEEP;
wire   [7:0] grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TSTRB;
wire   [31:0] grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TUSER;
wire   [0:0] grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TLAST;
reg   [0:0] t1_last_ph_reg_117;
reg   [3:0] strb_1_ph_reg_131;
reg    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    outStream_read_local;
wire   [2:0] tmp_fu_179_p4;
wire   [1:0] tmp_292_fu_195_p4;
wire   [0:0] icmp_ln104_6_fu_239_p2;
wire   [0:0] icmp_ln104_5_fu_234_p2;
wire   [0:0] icmp_ln104_4_fu_229_p2;
wire   [0:0] icmp_ln104_2_fu_224_p2;
wire   [0:0] icmp_ln104_fu_219_p2;
wire    ap_CS_fsm_state6;
wire    regslice_both_outStream_V_data_V_U_apdone_blk;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg   [63:0] outStream_TDATA_int_regslice;
reg    outStream_TVALID_int_regslice;
wire    outStream_TREADY_int_regslice;
wire    regslice_both_outStream_V_data_V_U_vld_out;
wire    regslice_both_outStream_V_keep_V_U_apdone_blk;
reg   [7:0] outStream_TKEEP_int_regslice;
wire    regslice_both_outStream_V_keep_V_U_ack_in_dummy;
wire    regslice_both_outStream_V_keep_V_U_vld_out;
wire    regslice_both_outStream_V_strb_V_U_apdone_blk;
reg   [7:0] outStream_TSTRB_int_regslice;
wire    regslice_both_outStream_V_strb_V_U_ack_in_dummy;
wire    regslice_both_outStream_V_strb_V_U_vld_out;
wire    regslice_both_outStream_V_user_V_U_apdone_blk;
reg   [31:0] outStream_TUSER_int_regslice;
wire    regslice_both_outStream_V_user_V_U_ack_in_dummy;
wire    regslice_both_outStream_V_user_V_U_vld_out;
wire    regslice_both_outStream_V_last_V_U_apdone_blk;
reg   [0:0] outStream_TLAST_int_regslice;
wire    regslice_both_outStream_V_last_V_U_ack_in_dummy;
wire    regslice_both_outStream_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg = 1'b0;
end

gzipcMulticoreStreaming_hlsStream2axiu_64_32_Pipeline_HLS2AXIS grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start),
    .ap_done(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_done),
    .ap_idle(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_idle),
    .ap_ready(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_ready),
    .outStream_dout(outStream_dout),
    .outStream_num_data_valid(3'd0),
    .outStream_fifo_cap(3'd0),
    .outStream_empty_n(outStream_empty_n),
    .outStream_read(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_read),
    .outStream_TREADY(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TREADY),
    .t1_last_ph(t1_last_ph_reg_117),
    .cntr(cntr_reg_298),
    .empty(tmpVal_reg_277),
    .strb_1_ph(strb_1_ph_reg_131),
    .outStream_TDATA(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TDATA),
    .outStream_TVALID(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID),
    .outStream_TKEEP(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TKEEP),
    .outStream_TSTRB(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TSTRB),
    .outStream_TUSER(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TUSER),
    .outStream_TLAST(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TLAST)
);

gzipcMulticoreStreaming_regslice_both #(
    .DataWidth( 64 ))
regslice_both_outStream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(outStream_TDATA_int_regslice),
    .vld_in(outStream_TVALID_int_regslice),
    .ack_in(outStream_TREADY_int_regslice),
    .data_out(outStream_TDATA),
    .vld_out(regslice_both_outStream_V_data_V_U_vld_out),
    .ack_out(outStream_TREADY),
    .apdone_blk(regslice_both_outStream_V_data_V_U_apdone_blk)
);

gzipcMulticoreStreaming_regslice_both #(
    .DataWidth( 8 ))
regslice_both_outStream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(outStream_TKEEP_int_regslice),
    .vld_in(outStream_TVALID_int_regslice),
    .ack_in(regslice_both_outStream_V_keep_V_U_ack_in_dummy),
    .data_out(outStream_TKEEP),
    .vld_out(regslice_both_outStream_V_keep_V_U_vld_out),
    .ack_out(outStream_TREADY),
    .apdone_blk(regslice_both_outStream_V_keep_V_U_apdone_blk)
);

gzipcMulticoreStreaming_regslice_both #(
    .DataWidth( 8 ))
regslice_both_outStream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(outStream_TSTRB_int_regslice),
    .vld_in(outStream_TVALID_int_regslice),
    .ack_in(regslice_both_outStream_V_strb_V_U_ack_in_dummy),
    .data_out(outStream_TSTRB),
    .vld_out(regslice_both_outStream_V_strb_V_U_vld_out),
    .ack_out(outStream_TREADY),
    .apdone_blk(regslice_both_outStream_V_strb_V_U_apdone_blk)
);

gzipcMulticoreStreaming_regslice_both #(
    .DataWidth( 32 ))
regslice_both_outStream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(outStream_TUSER_int_regslice),
    .vld_in(outStream_TVALID_int_regslice),
    .ack_in(regslice_both_outStream_V_user_V_U_ack_in_dummy),
    .data_out(outStream_TUSER),
    .vld_out(regslice_both_outStream_V_user_V_U_vld_out),
    .ack_out(outStream_TREADY),
    .apdone_blk(regslice_both_outStream_V_user_V_U_apdone_blk)
);

gzipcMulticoreStreaming_regslice_both #(
    .DataWidth( 1 ))
regslice_both_outStream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(outStream_TLAST_int_regslice),
    .vld_in(outStream_TVALID_int_regslice),
    .ack_in(regslice_both_outStream_V_last_V_U_ack_in_dummy),
    .data_out(outStream_TLAST),
    .vld_out(regslice_both_outStream_V_last_V_U_vld_out),
    .ack_out(outStream_TREADY),
    .apdone_blk(regslice_both_outStream_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((regslice_both_outStream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg <= 1'b1;
        end else if ((grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_ready == 1'b1)) begin
            grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2)) & (icmp_ln110_fu_261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        strb_1_ph_reg_131 <= inVal_strobe_reg_266;
    end else if (((outStream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        strb_1_ph_reg_131 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2)) & (icmp_ln110_fu_261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t1_last_ph_reg_117 <= 1'd0;
    end else if (((outStream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        t1_last_ph_reg_117 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2))) begin
        cntr_reg_298 <= cntr_fu_244_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln104_1_reg_283 <= icmp_ln104_1_fu_189_p2;
        icmp_ln104_3_reg_288 <= icmp_ln104_3_fu_205_p2;
        inVal_strobe_reg_266 <= {{outStream_dout[67:64]}};
        tmpVal_reg_277 <= tmpVal_fu_175_p1;
        tmp_293_reg_293 <= outStream_dout[32'd67];
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((outStream_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_outStream_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_outStream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_outStream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln110_fu_261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        outStream_TDATA_blk_n = outStream_TREADY_int_regslice;
    end else begin
        outStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2) & (icmp_ln110_fu_261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        outStream_TDATA_int_regslice = tmpVal_reg_277;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID == 1'b1))) begin
        outStream_TDATA_int_regslice = grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TDATA;
    end else begin
        outStream_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2) & (icmp_ln110_fu_261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        outStream_TKEEP_int_regslice = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID == 1'b1))) begin
        outStream_TKEEP_int_regslice = grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TKEEP;
    end else begin
        outStream_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2) & (icmp_ln110_fu_261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        outStream_TLAST_int_regslice = 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID == 1'b1))) begin
        outStream_TLAST_int_regslice = grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TLAST;
    end else begin
        outStream_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2) & (icmp_ln110_fu_261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        outStream_TSTRB_int_regslice = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID == 1'b1))) begin
        outStream_TSTRB_int_regslice = grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TSTRB;
    end else begin
        outStream_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2) & (icmp_ln110_fu_261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        outStream_TUSER_int_regslice = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID == 1'b1))) begin
        outStream_TUSER_int_regslice = grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TUSER;
    end else begin
        outStream_TUSER_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2)) & (icmp_ln110_fu_261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        outStream_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        outStream_TVALID_int_regslice = grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID;
    end else begin
        outStream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        outStream_blk_n = outStream_empty_n;
    end else begin
        outStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        outStream_read = grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_read;
    end else begin
        outStream_read = outStream_read_local;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        outStream_read_local = 1'b1;
    end else begin
        outStream_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2)) & (icmp_ln110_fu_261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2)) & (icmp_ln110_fu_261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((outStream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((regslice_both_outStream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((outStream_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((icmp_ln110_fu_261_p2 == 1'd1) & (outStream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = ((icmp_ln110_fu_261_p2 == 1'd1) & (outStream_TREADY_int_regslice == 1'b0));
end

assign cntr_fu_244_p9 = {{{{{{{{tmp_293_reg_293}, {icmp_ln104_6_fu_239_p2}}, {icmp_ln104_5_fu_234_p2}}, {icmp_ln104_4_fu_229_p2}}, {icmp_ln104_3_reg_288}}, {icmp_ln104_2_fu_224_p2}}, {icmp_ln104_1_reg_283}}, {icmp_ln104_fu_219_p2}};

assign grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start = grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg;

assign grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TREADY = (outStream_TREADY_int_regslice & ap_CS_fsm_state5);

assign icmp_ln104_1_fu_189_p2 = ((tmp_fu_179_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln104_2_fu_224_p2 = ((inVal_strobe_reg_266 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln104_3_fu_205_p2 = ((tmp_292_fu_195_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln104_4_fu_229_p2 = ((inVal_strobe_reg_266 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln104_5_fu_234_p2 = ((inVal_strobe_reg_266 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln104_6_fu_239_p2 = ((inVal_strobe_reg_266 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_219_p2 = ((inVal_strobe_reg_266 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_261_p2 = ((inVal_strobe_reg_266 == 4'd0) ? 1'b1 : 1'b0);

assign outStream_TVALID = regslice_both_outStream_V_data_V_U_vld_out;

assign tmpVal_fu_175_p1 = outStream_dout[63:0];

assign tmp_292_fu_195_p4 = {{outStream_dout[67:66]}};

assign tmp_fu_179_p4 = {{outStream_dout[67:65]}};

endmodule //gzipcMulticoreStreaming_hlsStream2axiu_64_32_s
