[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TCA9546APWR production of TEXAS INSTRUMENTS from the text:TCA9546ASlaves A , A ...A 0 1 N\nSlaves B , B ...B 0 1 N\nSlaves C , C ...C 0 1 N\nSlaves D , D ...D 0 1 NI2C or SMBus\nMaster\n(e.g. Processor)SDA\nSCLSD0\nSC0Channel 0\nChannel 1\nChannel 2\nChannel 3RESET SD1\nSC1\nSD2\nSC2\nSD3\nSC3VCC\nA1\nA2\nGNDA0\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019\nTCA9546A LowVoltage 4-Channel I2CandSMBus Switch withReset Function\n11Features\n1•1-of-4 Bidirectional translating switches\n•I2CBus andSMBus compatible\n•Active-low reset input\n•Three address pins, allowing uptoeight\nTCA9546A devices ontheI2Cbus\n•Channel selection viaI2CBus, inanycombination\n•Power-up with allswitch channels deselected\n•Low RONswitches\n•Allows voltage-level translation between\n1.8-V, 2.5-V, 3.3-V, and5-Vbuses\n•Noglitch onpower-up\n•Supports hotinsertion\n•Low standby current\n•Operating power-supply voltage range of1.65 Vto\n5.5V\n•5.5VTolerant inputs\n•0to400-kHz Clock frequency\n•Latch-up performance exceeds 100mAPerJESD\n78\n•ESD Protection exceeds JESD 22\n–4000-V Human-body model (A114-A)\n–1500-V Charged-device model (C101)\n(1) Forallavailable packages, seetheorderable addendum at\ntheendofthedatasheet.2Applications\n•Servers\n•Routers (telecom switching equipment)\n•Factory automation\n•Products with I2Cslave address conflicts (multiple,\nidentical temp sensors)\n3Description\nThe TCA9546A isaquad bidirectional translating\nswitch controlled viathe I2Cbus. The SCL/SDA\nupstream pair fans outtofour downstream pairs, or\nchannels. Any individual SCn/SDn channel or\ncombination ofchannels canbeselected, determined\nbythecontents oftheprogrammable control register.\nAn active-low reset (RESET) input allows the\nTCA9546A torecover from asituation inwhich oneof\nthedownstream I2Cbuses isstuck inalow state.\nPulling RESET lowresets theI2Cstate machine and\ncauses allthechannels tobedeselected, asdoes the\ninternal power-on reset function.\nThe pass gates oftheswitches areconstructed such\nthat theVCC pincan beused tolimit themaximum\nhigh voltage, which willbepassed bytheTCA9546A.\nThis allows theuseofdifferent busvoltages oneach\npair, sothat 1.8-V, 2.5-V, or3.3-V parts can\ncommunicate with 5-V parts without any additional\nprotection. External pull-up resistors pullthebus up\ntothedesired voltage level foreach channel. AllI/O\npins are5.5-V tolerant.\nDevice Information(1)\nDEVICE NAME PACKAGE BODY SIZE (NOM)\nTCA9546ATSSOP (16) 5.00 mmx4.40 mm\nSOIC (16) 9.90 mmx3.91 mm\nSimplified Application Diagram\n2TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings .................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ..................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics .......................................... 5\n6.6 I2CInterface Timing Requirements .......................... 6\n6.7 Switching Characteristics ......................................... 6\n6.8 Interrupt andReset Timing Requirements ............... 7\n6.9 Typical Characteristics .............................................. 7\n7Parameter Measurement Information .................. 8\n8Detailed Description ............................................ 10\n8.1 Overview ................................................................. 10\n8.2 Functional Block Diagram ....................................... 108.3 Feature Description ................................................. 11\n8.4 Device Functional Modes ........................................ 11\n8.5 Programming ........................................................... 11\n8.6 Control Register ...................................................... 14\n9Application andImplementation ........................ 16\n9.1 Application Information ............................................ 16\n9.2 Typical Application .................................................. 16\n10Power Supply Recommendations ..................... 19\n10.1 Power-On Reset Requirements ........................... 19\n11Layout ................................................................... 21\n11.1 Layout Guidelines ................................................. 21\n11.2 Layout Example .................................................... 21\n12Device andDocumentation Support ................. 22\n12.1 Receiving Notification ofDocumentation Updates 22\n12.2 Support Resources ............................................... 22\n12.3 Trademarks ........................................................... 22\n12.4 Electrostatic Discharge Caution ............................ 22\n12.5 Glossary ................................................................ 22\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 22\n4Revision History\nChanges from Revision A(February 2015) toRevision B Page\n•Changed thePinConfiguration image appearance ............................................................................................................... 3\n•Changed VCC=3.3VtoVCC=2.5VinFigure 15................................................................................................................ 16\nChanges from Original (April 2014) toRevision A Page\n•Added Dpackage tothedatasheet. ...................................................................................................................................... 1\n•Changed Handling Ratings table toESD Ratings. ................................................................................................................ 4\n•Added Dpackage totheThermal Information table. ............................................................................................................. 4\n1 A0 16  VCC\n2 A1 15  SDA\n3 RESET 14  SCL\n4 SD0 13  A2\n5 SC0 12  SC3\n6 SD1 11  SD3\n7 SC1 10  SC2\n8 GND 9  SD2\nNot to scale\n3TCA9546A\nwww.ti.com SCPS205B –APRIL 2014 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\n(1) VDPUX isthepull-up reference voltage fortheassociated data line. VDPUM isthemaster I2Cmaster reference voltage andVDPU0-VDPU3\naretheslave channel reference voltages.DorPWPackage\nTSSOP andSOIC 16Pins\nTopView\nPinFunctions\nPIN\nDESCRIPTION\nNAME NO.\nA0 1 Address input 0.Connect directly toVCCorground.\nA1 2 Address input 1.Connect directly toVCCorground.\nRESET 3 Active lowreset input. Connect toVCCorVDPUM(1)through apull-up resistor, ifnotused.\nSD0 4 Serial data 0.Connect toVDPU0(1)through apull-up resistor.\nSC0 5 Serial clock 0.Connect toVDPU0(1)through apull-up resistor.\nSD1 6 Serial data 1.Connect toVDPU1(1)through apull-up resistor.\nSC1 7 Serial clock 1.Connect toVDPU1(1)through apull-up resistor.\nGND 8 Ground\nSD2 9 Serial data 2.Connect toVDPU2(1)through apull-up resistor.\nSC2 10 Serial clock 2.Connect toVDPU2(1)through apull-up resistor.\nSD3 11 Serial data 3.Connect toVDPU3(1)through apull-up resistor.\nSC3 12 Serial clock 3.Connect toVDPU3(1)through apull-up resistor.\nA2 13 Address input 2.Connect directly toVCCorground.\nSCL 14 Serial clock line. Connect toVDPUM(1)through apull-up resistor.\nSDA 15 Serial data line. Connect toVDPUM(1)through apull-up resistor.\nVCC 16 Supply power\n4TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under "absolute maximum ratings "may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under "recommended operating\nconditions "isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) The input negative-voltage andoutput voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.6Specifications\n6.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVCC Supply voltage range –0.5 7 V\nVI Input voltage range(2)–0.5 7 V\nII Input current ±20 mA\nIO Output current ±25 mA\nContinuous current through VCC ±100 mA\nContinuous current through GND ±100 mA\nPtot Total power dissipation 400 mW\nTA Operating free-air temperature range –40 85 °C\nTstg Storage temperature range -65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible with thenecessary precautions.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±4000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±1500\n(1) Allunused inputs ofthedevice must beheld atVCCorGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,literature number SCBA004.6.3 Recommended Operating Conditions(1)\nMIN MAX UNIT\nVCC Supply voltage 1.65 5.5 V\nVIH High-level input voltageSCL, SDA 0.7×VCC 6\nV\nA2–A0,RESET 0.7×VCC VCC+0.5\nVIL Low-level input voltageSCL, SDA –0.5 0.3×VCCV\nA2–A0,RESET –0.5 0.3×VCC\nTA Operating free-air temperature –40 85 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TCA9546A\nUNIT D PW\n16PINS 16PINS\nRθJA Junction-to-ambient thermal resistance 92.3 122.3\n°C/WRθJCtop Junction-to-case (top) thermal resistance 52.3 56.6\nRθJB Junction-to-board thermal resistance 50.1 57.4\nψJT Junction-to-top characterization parameter 17.7 10.9\nψJB Junction-to-board characterization parameter 49.8 66.8\n5TCA9546A\nwww.ti.com SCPS205B –APRIL 2014 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated(1) Foroperation between specified voltage ranges, refer totheworst-case parameter inboth applicable ranges.\n(2) Alltypical values areatnominal supply voltage (1.8-V, 2.5-V, 3.3-V, or5-VVCC),TA=25°C.\n(3) RESET =VCC(held high) when allother input voltages, VI=GND.\n(4) The power-on reset circuit resets theI2Cbuslogic with VCC<VPORF .\n(5) Cio(ON) depends oninternal capacitance andexternal capacitance added totheSCn lines when channels(s) areON.6.5 Electrical Characteristics(1)\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP(2)MAX UNIT\nVPORRPower-on reset voltage, VCC\nrisingNoload,VI=VCCor\nGND(3) 1.2 1.5 V\nVPORFPower-on reset voltage, VCC\nfalling(4) Noload,VI=VCCor\nGND(3) 0.8 1\nVpass Switch output voltage VSWin =VCC, ISWout =–100μA5V 3.6\nV4.5Vto5.5V 2.6 4.5\n3.3V 1.9\n3Vto3.6V 1.6 2.8\n2.5V 1.4\n2.3Vto2.7V 1.0 1.8\n1.8V 0.8\n1.65 Vto1.95 V 0.5 1.1\nIOL SDAVOL=0.4V\n1.65 Vto5.5V3 7\nmA\nVOL=0.6V 6 10\nIISCL, SDA\nVI=VCCorGND(3)1.65 Vto5.5V±1\nμASC3–SC0, SD3–SD0 ±1\nA2–A0 ±1\nRESET ±1\nICCOperating modefSCL=400kHzVI=VCCorGND(3)\nIO=0\ntr,max =300ns5.5V 50\nμA3.6V 20\n2.7V 11\n1.65 V 6\nfSCL=100kHzVI=VCCorGND(3)\nIO=0\ntr,max =1µs5.5V 35\n3.6V 14\n2.7V 5\n1.65 V 2\nStandby modeLow inputsVI=GND(3)\nIO=05.5V 1.6 2\n3.6V 1.0 1.3\n2.7V 0.7 1.1\n1.65 V 0.4 0.55\nHigh inputsVI=VCC\nIO=05.5V 1.6 2\n3.6V 1.0 1.3\n2.7V 0.7 1.1\n1.65 V 0.4 0.55\nΔICCSupply-current\nchangeSCL, SDASCL orSDA input at0.6V,\nOther inputs atVCCorGND(3) 1.65 Vto5.5V 2 15\nμA\nSCL orSDA input atVCC–0.6V,\nOther inputs atVCCorGND(3) 1.65 Vto5.5V 2 15\nCiA2–A0\nVI=VCCorGND(3)1.65 Vto5.5V4.5 6\npF\nRESET 4.5 5.5\nCio(OFF)(5)SCL, SDA\nVI=VCCorGND(3)Switch OFF 1.65 Vto5.5V15 19\npF\nSC3–SC0, SD3–SD0 6 8\n6TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedElectrical Characteristics(1)(continued)\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP(2)MAX UNIT\nRON Switch on-state resistanceVO=0.4V IO=15mA4.5Vto5.5V 4 10 16\nΩ3Vto3.6V 5 13 20\nVO=0.4V IO=10mA2.3Vto2.7V 7 16 45\n1.65 Vto1.95 V 10 25 70\n(1) Adevice internally must provide ahold time ofatleast 300nsfortheSDA signal (referred totheVIHminoftheSCL signal), inorder to\nbridge theundefined region ofthefalling edge ofSCL.\n(2) Cb=total buscapacitance ofonebuslineinpF\n(3) Data taken using a1-kΩpullup resistor and50-pF load (see Figure 5)6.6 I2CInterface Timing Requirements\nover recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)\nSTANDARD MODE\nI2CBUSFAST MODE\nI2CBUS UNIT\nMIN MAX MIN MAX\nfscl I2Cclock frequency 0 100 0 400 kHz\ntsch I2Cclock high time 4 0.6 μs\ntscl I2Cclock lowtime 4.7 1.3 μs\ntsp I2Cspike time 50 50 ns\ntsds I2Cserial-data setup time 250 100 ns\ntsdh I2Cserial-data hold time 0(1)0(1)μs\nticr I2Cinput risetime 1000 20+0.1C b(2)300 ns\nticf I2Cinput falltime 300 20+0.1C b(2)300 ns\ntocf I2Coutput falltime 10-pF to400-pF bus 300 20+0.1C b(2)300 ns\ntbuf I2Cbusfree time between stop andstart 4.7 1.3 μs\ntsts I2Cstart orrepeated start condition setup 4.7 0.6 μs\ntsth I2Cstart orrepeated start condition hold 4 0.6 μs\ntsps I2Cstop condition setup 4 0.6 μs\ntvdL(Data) Valid-data time (high tolow)(3)SCL lowtoSDA output lowvalid 1 1μs\ntvdH(Data) Valid-data time (low tohigh)(3)SCL lowtoSDA output high valid 0.6 0.6μs\ntvd(ack) Valid-data time ofACK conditionACK signal from SCL low\ntoSDA output low1 1μs\nCb I2Cbuscapacitive load 400 400 pF\n(1) The propagation delay isthecalculated RCtime constant ofthetypical ON-state resistance oftheswitch andthespecified load\ncapacitance, when driven byanideal voltage source (zero output impedance).6.7 Switching Characteristics\nover recommended operating free-air temperature range, CL≤100pF(unless otherwise noted) (see Figure 5)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)MIN MAX UNIT\ntpd(1)Propagation delay timeRON=20Ω,CL=15pF\nSDA orSCL SDn orSCn0.3\nns\nRON=20Ω,CL=50pF 1\nVCC (V)CIO(OFF)  (pF)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.544.24.44.64.855.25.45.65.86\nD00625ºC (Room Temperature)\n85ºC\n-40º\nVCC (V)RON (Ohm)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5051015202530\nD00125ºC (Room Temperature)\n85ºC\n-40ºC\nIOL (mA)VOL (mV)\n0 2 4 6 8 10 120100200300400500600700800\nD003VCC = 5.5V\nVCC = 3.3V\nVCC = 1.65V\nVCC (V)ICC, Standby Mode (µA)\n1.5 2 2.5 3 3.5 4 4.5 5 5.50.20.40.60.811.21.41.61.8\nD00425ºC (Room Temperature)\n85ºC\n-40ºC\n7TCA9546A\nwww.ti.com SCPS205B –APRIL 2014 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated(1) trstisthepropagation delay measured from thetime theRESET pinisfirstasserted lowtothetime theSDA pinisasserted high,\nsignaling astop condition. Itmust beaminimum oftWL.6.8 Interrupt andReset Timing Requirements\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER MIN MAX UNIT\ntWL Pulse duration, RESET low 6 ns\ntrst(1)RESET time (SDA clear) 500 ns\ntREC(STA) Recovery time from RESET tostart 0 ns\n6.9 Typical Characteristics\nFigure 1.SDA Output Low Voltage (VOL)vsLoad Current\n(IOL)atThree VCCLevelsFigure 2.Standby Current (ICC)vsSupply Voltage (VCC)at\nThree Temperature Points\nFigure 3.Slave channel (SCn/SDn) capacitance (Cio(OFF) )vs.\nSupply Voltage (VCC)atThree Temperature PointsFigure 4.ON-Resistance (RON)vsSupply Voltage (VCC)at\nThree Temperatures\nRL= 1 k ΩVCC\nCL= 50 pF\n(See Note 1)\ntbuf\nticr\ntsth tsdstsdhticfticrtscl tsch\ntststvd(ACK)\nor tvdL\ntvdH0.3/c215VCC\nStop\nConditiontsps\nRepeat\nStart\nConditionStart or Repeat\nStart ConditionSCL\nSDAStart\nCondition\n(S)Address\nBit 7\n(MSB)Data\nBit 0\n(LSB)Stop\nCondition\n(P)Two Bytes for Complete\nDevice ProgrammingI2C PORT LOAD CONFIGURATION\nVOLTAGE WAVEFORMSticfStop\nCondition\n(P)\ntspDUTSDn, SCn\n0.7/c215VCC\n0.3/c215VCC0.7/c215VCCR/W\nBit 0\n(LSB)ACK\n(A)Data\nBit 7\n(MSB)Address\nBit 1Address\nBit 6ACK\n(A)\nBYTE DESCRIPTION\nI2C address + R/W\nControl register data1\n2Copyright © 2016, Texas Instruments Incorporated\n8TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated7Parameter Measurement Information\nA. CLincludes probe andjigcapacitance.\nB. Allinput pulses aresupplied bygenerators having thefollowing characteristics: PRR≤10MHz, ZO=50Ω,\ntr/tf≤30ns.\nC. The outputs aremeasured oneatatime, with onetransition permeasurement.\nFigure 5.I2CInterface Load Circuit, Byte Descriptions, andVoltage Waveforms\nSCL\nSDA\nRESET30%\n50%ACK or Read Cycle Start\ntREC\ntWLtrst\n9TCA9546A\nwww.ti.com SCPS205B –APRIL 2014 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 6.Reset Timing\nSwitch Control Logic\nI2C Bus ControlInput FilterPower-On ResetTCA9546A\nSC0\nSDASCLRESETGNDSD3SD2SD1SD0SC3SC2SC1\nVCC\nA1A0\nA25\n1431681196412107\n151\n2\n13\n10TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TCA9546A isa4-channel, bidirectional translating I2Cswitch. The master SCL/SDA signal pairisdirected to\nfour channels ofslave devices, SC0/SD0-SC3/SD3. Any individual downstream channel canbeselected aswell\nasanycombination ofthefour channels.\nThe device offers anactive-low RESET input which resets thestate machine and allows theTCA9546A to\nrecover should one ofthedownstream I2Cbuses getstuck inalowstate. The state machine ofthedevice can\nalso bereset bycycling thepower supply, VCC,also known asapower-on reset (POR). Both theRESET function\nandaPOR willcause allchannels tobedeselected.\nThe connections oftheI2Cdata path are controlled bythesame I2Cmaster device that isswitched to\ncommunicate with multiple I2Cslaves. After thesuccessful acknowledgment oftheslave address (hardware\nselectable byA0andA1pins), asingle 8-bit control register iswritten toorread from todetermine theselected\nchannels.\nThe TCA9546A may also beused forvoltage translation, allowing theuse ofdifferent bus voltages oneach\nSCn/SDn pair such that 1.8-V, 2.5-V, or3.3-V parts cancommunicate with 5-Vparts. This isachieved byusing\nexternal pull-up resistors topullthebusuptothedesired voltage forthemaster andeach slave channel.\n8.2 Functional Block Diagram\nSDA\nSCL\nData Line\nStable;\nData V alidChange\nof Data\nAllowed\n11TCA9546A\nwww.ti.com SCPS205B –APRIL 2014 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated8.3 Feature Description\nThe TCA9546A isa4-channel, bidirectional translating switch forI2Cbuses that supports Standard-Mode (100\nkHz) andFast-Mode (400 kHz) operation. The TCA9546A features I2Ccontrol using asingle 8-bit control register\ninwhich thefour least significant bitscontrol theenabling anddisabling ofthe4switch channels ofI2Cdata flow.\nDepending ontheapplication, voltage translation oftheI2Cbuscan also beachieved using theTCA9546A to\nallow 1.8-V, 2.5-V, or3.3-V parts tocommunicate with 5-Vparts. Additionally, intheevent thatcommunication on\ntheI2Cbusenters afault state, theTCA9546A canbereset toresume normal operation using theRESET pin\nfeature orbyapower-on reset which results from cycling power tothedevice.\n8.4 Device Functional Modes\n8.4.1 RESET Input\nTheRESET input isanactive-low signal thatmay beused torecover from abus-fault condition. When thissignal\nisasserted lowforaminimum oftWL,theTCA9546A resets itsregisters andI2Cstate machine anddeselects all\nchannels. The RESET input must beconnected toVCCthrough apull-up resistor.\n8.4.2 Power-On Reset\nWhen power isapplied toVCC,aninternal power-on reset holds theTCA9546A inareset condition until VCChas\nreached VPOR.Atthispoint, thereset condition isreleased, and theTCA9546A registers and I2Cstate machine\nareinitialized totheir default states, allzeroes, causing allthechannels tobedeselected. Thereafter, VCCmust\nbelowered below VPORtoreset thedevice.\n8.5 Programming\n8.5.1 I2CInterface\nThe I2Cbusisfortwo-way two-line communication between different ICsormodules. The twolines areaserial\ndata line(SDA) and aserial clock line(SCL). Both lines must beconnected toapositive supply viaapullup\nresistor when connected totheoutput stages ofadevice. Data transfer canbeinitiated only when thebusisnot\nbusy.\nOne data bitistransferred during each clock pulse. The data ontheSDA linemust remain stable during thehigh\nperiod oftheclock pulse, aschanges inthedata lineatthistime areinterpreted ascontrol signals (see Figure 7).\nFigure 7.BitTransfer\nBoth data andclock lines remain high when thebusisnotbusy. Ahigh-to-low transition ofthedata linewhile the\nclock ishigh isdefined asthestart condition (S).Alow-to-high transition ofthedata linewhile theclock ishigh is\ndefined asthestop condition (P)(see Figure 8).\nSCL\nMaster\nTransmitter/\nReceiverSlave\nReceiverSlave\nTransmitter/\nReceiverMaster\nTransmitterMaster\nTransmitter/\nReceiverI2C\nMultiplexer\nSlaveSDA\nSDA\nSCL\nStart ConditionS\nStop ConditionP\n12TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedProgramming (continued)\nFigure 8.Definition ofStart andStop Conditions\nAdevice generating amessage isatransmitter; adevice receiving isthereceiver. The device that controls the\nmessage isthemaster, andthedevices thatarecontrolled bythemaster aretheslaves (see Figure 9).\nFigure 9.System Configuration\nThe number ofdata bytes transferred between thestart andthestop conditions from transmitter toreceiver isnot\nlimited. Each byte ofeight bitsisfollowed byoneacknowledge (ACK) bit.The transmitter must release theSDA\nlinebefore thereceiver cansend anACK bit.\nWhen aslave receiver isaddressed, itmust generate anACK after thereception ofeach byte. Also, amaster\nmust generate anACK after thereception ofeach byte that hasbeen clocked outoftheslave transmitter. The\ndevice thatacknowledges must pulldown theSDA lineduring theACK clock pulse sothattheSDA lineisstable\nlowduring thehigh pulse oftheACK-related clock period (see Figure 10).Setup and hold times must betaken\nintoaccount.\nA NA S 1 1 1 0A2A1 A0 1 SDA P B3 B2 B1 B0\nStart Condition R/W ACK From Slave NACK From Master Stop ConditionSlave Address Control Register\n0 0 0 0\nA A S 1 1 1 0A2 A1 A0 0\nStart ConditionSDA\nR/W ACK From Slave ACK From SlaveP B0 B1 B2 B3X X X X\nStop ConditionSlave Address Control Register\nData Output\nby Transmitter\nSCL From\nMaster\nStart\nConditionS1 2 8 9Data Output\nby Receiver\nClock Pulse for ACKNACK\nACK\n13TCA9546A\nwww.ti.com SCPS205B –APRIL 2014 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedProgramming (continued)\nFigure 10.Acknowledgment ontheI2CBus\nData istransmitted totheTCA9546A control register using thewrite mode shown inFigure 11.\nFigure 11.Write Control Register\nData isread from theTCA9546A control register using theread mode shown inFigure 12.\nFigure 12.Read Control Register\nChannel Selection Bits\n(Read/Write)\nChannel 0\nChannel 1\nChannel 2\nChannel 3B3 B2 B1 B03 2 1 0\nX X X X4 5 6 7\n1 1 1 0 A1 A2 A0Slave Address\nR/W\nFixed Hardware\nSelectable\n14TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated8.6 Control Register\n8.6.1 Device Address\nFollowing astart condition, thebusmaster must output theaddress oftheslave itisaccessing. The address of\ntheTCA9546A isshown inFigure 13.Toconserve power, nointernal pullup resistors areincorporated onthe\nhardware-selectable address pins, andthey must bepulled high orlow.\nFigure 13.TCA9546A Address\nThe lastbitoftheslave address defines theoperation tobeperformed. When settoalogic 1,aread isselected,\nwhile alogic 0selects awrite operation.\n8.6.2 Control Register Description\nFollowing thesuccessful acknowledgment oftheslave address, thebusmaster sends abyte totheTCA9546A,\nwhich isstored inthecontrol register (see Figure 14).Ifmultiple bytes arereceived bytheTCA9546A, itwillsave\nthelastbyte received. This register canbewritten andread viatheI2Cbus.\nFigure 14.Control Register\n8.6.3 Control Register Definition\nOne orseveral SCn/SDn downstream pairs, orchannels, areselected bythecontents ofthecontrol register (see\nTable 1).This register iswritten after theTCA9546A hasbeen addressed. The four LSBs ofthecontrol byte are\nused todetermine which channel orchannels aretobeselected. When achannel isselected, thechannel\nbecomes active after astop condition hasbeen placed ontheI2Cbus. This ensures thatallSCn/SDn lines arein\nahigh state when thechannel ismade active, sothat nofalse conditions are generated atthetime of\nconnection. Astop condition always must occur right after theacknowledge cycle.\n15TCA9546A\nwww.ti.com SCPS205B –APRIL 2014 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedControl Register (continued)\n(1) Several channels canbeenabled atthesame time. Forexample, B3=0,B2=1,B1=1,B0=0means thatchannels 0and3are\ndisabled, andchannels 1and2areenabled. Care should betaken nottoexceed themaximum buscapacity.Table 1.Control Register Write (Channel Selection), Control Register Read (Channel Status)(1)\nB7 B6 B5 B4 B3 B2 B1 B0 COMMAND\nX X X X X X X0 Channel 0disabled\n1 Channel 0enabled\nX X X X X X0\nXChannel 1disabled\n1 Channel 1enabled\nX X X X X0\nX XChannel 2disabled\n1 Channel 2enabled\nX X X X0\nX X XChannel 3disabled\n1 Channel 3enabled\n0 0 0 0 0 0 0 0Nochannel selected,\npower-up/reset default state\nTCA9546ASD1SDAChannel 0\nChannel 1\nChannel 2\nChannel 3I2C/SMBus\nMasterSCL\nRESET\nSC1\nSD2\nSC2\nSD3\nSC3SD0\nSC0V = 1.65 V to 5.5 VDPUMVCC= 2.5 V\nV = 1.65 V to 5.5 VDPU0\nV = 1.65 V to 5.5 VDPU1\nV = 1.65 V to 5.5 VDPU2\nV = 1.65 V to 5.5 VDPU3SDA\nSCL\nA2\nA1\nA0\nGND15\n14\n3\n8121316\n12111097654VCC\n16TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated9Application andImplementation\n9.1 Application Information\nApplications oftheTCA9546A contains anI2C(orSMBus) master device and uptofour I2Cslave devices. The\ndownstream channels areideally used toresolve I2Cslave address conflicts. Forexample, iffour identical digital\ntemperature sensors areneeded intheapplication, onesensor canbeconnected ateach channel: 0,1,2,and3.\nWhen thetemperature ataspecific location needs toberead, theappropriate channel canbeenabled and all\nother channels switched off,thedata can beretrieved, and theI2Cmaster can move onand read thenext\nchannel.\nInanapplication where theI2Cbuscontain many additional slave devices thatdonotresult inI2Cslave address\nconflicts, these slave devices can beconnected toany desired channel todistribute thetotal bus capacitance\nacross multiple channels. Ifmultiple switches willbeenabled simultaneously, additional design requirements\nmust beconsidered (See Design Requirements andDetailed Design Procedure ).\n9.2 Typical Application\nAtypical application oftheTCA9546A contains anywhere from 1to5separate data pull-up voltages, VDPUX ,one\nforthemaster device (VDPUM )and one foreach oftheselectable slave channels (VDPU0 –VDPU3).Intheevent\nwhere themaster device andallslave devices operate atthesame voltage, then thepass voltage, Vpass=VDPUX.\nOnce themaximum Vpassisknown, Vcccanbeselected easily using Figure 16.Inanapplication where voltage\ntranslation isnecessary, additional design requirements must beconsidered (See Design Requirements ).\nFigure 15shows anapplication inwhich theTCA9546A canbeused.\nFigure 15.TCA9546A Typical Application Schematic\nr\np(max)\nbtR0.8473 C/c61/c180\nDPUX OL(max)\np(min)\nOLV VRI/c45/c61\n17TCA9546A\nwww.ti.com SCPS205B –APRIL 2014 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTypical Application (continued)\n9.2.1 Design Requirements\nThe A0,A1,andA2pins arehardware selectable tocontrol theslave address oftheTCA9546A. These pins may\nbetieddirectly toGND orVCCintheapplication.\nIfmultiple slave channels willbeactivated simultaneously intheapplication, then thetotal IOLfrom SCL/SDA to\nGND onthemaster side willbethesum ofthecurrents through allpull-up resistors, Rp.\nThe pass-gate transistors oftheTCA9546A areconstructed such that theVCCvoltage canbeused tolimit the\nmaximum voltage thatispassed from oneI2Cbustoanother.\nFigure 16shows thevoltage characteristics ofthepass-gate transistors (note thatthegraph was generated using\ndata specified intheElectrical Characteristics section ofthisdata sheet). Inorder fortheTCA9546A toactasa\nvoltage translator, theVpassvoltage must beequal toorlower than thelowest busvoltage. Forexample, ifthe\nmain busisrunning at5Vandthedownstream buses are3.3Vand2.7V,Vpassmust beequal toorbelow 2.7V\ntoeffectively clamp thedownstream busvoltages. Asshown inFigure 16,Vpass(max) is2.7Vwhen theTCA9546A\nsupply voltage is4Vorlower, sotheTCA9546A supply voltage could besetto3.3V.Pull-up resistors then can\nbeused tobring thebusvoltages totheir appropriate levels (see Figure 15).\n9.2.2 Detailed Design Procedure\nOnce alltheslaves areassigned totheappropriate slave channels and busvoltages areidentified, thepull-up\nresistors, Rp,foreach ofthebuses need tobeselected appropriately. The minimum pull-up resistance isa\nfunction ofVDPUX,VOL,(max) ,andIOL:\n(1)\nThe maximum pull-up resistance isafunction ofthemaximum risetime, tr(300 nsforfast-mode operation, fSCL=\n400kHz) andbuscapacitance, Cb:\n(2)\nThe maximum bus capacitance foranI2Cbus must notexceed 400 pFforfast-mode operation. The bus\ncapacitance can beapproximated byadding thecapacitance oftheTCA9546A, Cio(OFF) ,thecapacitance of\nwires/connections/traces, and thecapacitance ofeach individual slave onagiven channel. Ifmultiple channels\nwillbeactivated simultaneously, each oftheslaves onallchannels willcontribute tototal buscapacitance.\nVDPUX  (V)Rp(min) (kOhm)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.500.20.40.60.811.21.41.61.8\nD009VDPUX  > 2V\nVDPUX  <= 2\nVCC (V)Vpass (V)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5012345\nD00725ºC (Room Temperature)\n85ºC\n-40ºC\nCb (pF)Rp(max)  (kOhm)\n0 50 100 150 200 250 300 350 400 4500510152025\nD008Standard-mode\nFast-mode\n18TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTypical Application (continued)\n9.2.3 TCA9546A Application Curves\nStandard-mode\n(fSCLkHz, trSPACE\n(fSCLkHz, tr)\nFigure 16.Pass-Gate Voltage (Vpass)vsSupply Voltage\n(VCC)atThree Temperature PointsStandard-mode\n(fSCL=100kHz, tr=1µs)Fast-mode\n(fSCL=400kHz, tr=300ns)\nFigure 17.Maximum Pull-Up resistance (Rp(max) )vsBus\nCapacitance (Cb)\nVOL=0.2*V DPUX ,IOL=2mAwhen VDPUX≤2V\nVOL=0.4V,IOL=3mAwhen VDPUX >2V\nFigure 18.Minimum Pull-Up Resistance (Rp(min) )vsPull-Up Reference Voltage (VDPUX)\nVCC\nRamp-Up\nTime to Re-RampTimeRamp-Down\nVCCdrops below V 50 mVPORF –\nVCC_RTVCC_FTVCC_TRR\n19TCA9546A\nwww.ti.com SCPS205B –APRIL 2014 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated(1) Allsupply sequencing andramp rate values aremeasured atTA=25°C10Power Supply Recommendations\nThe operating power-supply voltage range oftheTCA9546A is1.65 Vto5.5Vapplied attheVCC pin.When the\nTCA9546A ispowered onforthefirsttime oranytime thedevice needs tobereset bycycling thepower supply,\nthepower-on reset requirements must befollowed toensure theI2Cbuslogic isinitialized properly.\n10.1 Power-On Reset Requirements\nIntheevent ofaglitch ordata corruption, TCA9546A canbereset toitsdefault conditions byusing thepower-on\nreset feature. Power-on reset requires that thedevice gothrough apower cycle tobecompletely reset. This\nreset also happens when thedevice ispowered onforthefirsttime inanapplication.\nApower-on reset isshown inFigure 19.\nFigure 19.VCCisLowered Below thePOR Threshold, Then Ramped Back UptoVCC\nTable 2specifies theperformance ofthepower-on reset feature forTCA9546A forboth types ofpower-on reset.\nTable 2.Recommended Supply Sequencing And Ramp Rates(1)\nPARAMETER MIN TYP MAX UNIT\nVCC_FT Falltime See Figure 19 1 100 ms\nVCC_RT Rise time See Figure 19 0.1 100 ms\nVCC_TRRTime tore-ramp (when VCCdrops below VPORF(min) –50mVor\nwhen VCCdrops toGND)See Figure 19 40 μs\nVCC_GHLevel thatVCCcanglitch down to,butnotcause afunctional\ndisruption when VCC_GW =1μsSee Figure 20 1.2 V\nVCC_GWGlitch width thatwillnotcause afunctional disruption when\nVCC_GH =0.5×VCCSee Figure 20 10μs\nVPORF Voltage trippoint ofPOR onfalling VCC See Figure 21 0.8 1.25 V\nVPORR Voltage trippoint ofPOR onrising VCC See Figure 21 1.05 1.5 V\nVCC\nVPORR\nVPORF\nTime\nPOR\nTime\nVCC\nTimeVCC_GH\nVCC_GW\n20TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedGlitches inthepower supply can also affect thepower-on reset performance ofthisdevice. The glitch width\n(VCC_GW )and height (VCC_GH )aredependent oneach other. The bypass capacitance, source impedance, and\ndevice impedance arefactors that affect power-on reset performance. Figure 20and Table 2provide more\ninformation onhow tomeasure these specifications.\nFigure 20.Glitch Width andGlitch Height\nVPORiscritical tothepower-on reset. VPORisthevoltage level atwhich thereset condition isreleased andallthe\nregisters andtheI2C/SMBus state machine areinitialized totheir default states. The value ofVPORdiffers based\nontheVCCbeing lowered toorfrom 0.Figure 21andTable 2provide more details onthisspecification.\nFigure 21.VPOR\nA0\nA1\nRESET\nSD0\nSC0\nSD1\nSC1\nGNDVCC\nSDA\nSCL\nA2\nSC3\nSD3\nSC2\nSD2\nVDPU1VDPU0VIA to Power PlanePartial Power Plane\nVDPU3VDPUMVIA to GND Plane (Inner Layer)Polygonal\nCopper Pour\nVCC\nGNDBy-pass/De-coupling\ncapacitors\nTCA9546AGND\nVDPU2To I2C MasterTo Slave Channel 3 To Slave Channel 2To Slave Channel 1 To Slave Channel 0LEGEND\n21TCA9546A\nwww.ti.com SCPS205B –APRIL 2014 –REVISED NOVEMBER 2019\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nForPCB layout oftheTCA9546A, common PCB layout practices should befollowed butadditional concerns\nrelated tohigh-speed data transfer such asmatched impedances anddifferential pairs arenotaconcern forI2C\nsignal speeds. Itiscommon tohave adedicated ground plane onaninner layer oftheboard and pins that are\nconnected toground should have alow-impedance path totheground plane intheform ofwide polygon pours\nandmultiple vias. By-pass andde-coupling capacitors arecommonly used tocontrol thevoltage ontheVCC pin,\nusing alarger capacitor toprovide additional power intheevent ofashort power supply glitch and asmaller\ncapacitor tofilter outhigh-frequency ripple.\nInanapplication where voltage translation isnotrequired, allVDPUX voltages and VCCcould beatthesame\npotential andasingle copper plane could connect allofpull-up resistors totheappropriate reference voltage. In\nanapplication where voltage translation isrequired, VDPUM ,VDPU0,VDPU1,VDPU2,and VDPU3 may allbeonthe\nsame layer oftheboard with split planes toisolate different voltage potentials.\nToreduce thetotal I2Cbuscapacitance added byPCB parasitics, data lines (SCn andSDn) should beashort as\npossible andthewidths ofthetraces should also beminimized (e.g. 5-10 mils depending oncopper weight).\n11.2 Layout Example\n22TCA9546A\nSCPS205B –APRIL 2014 –REVISED NOVEMBER 2019 www.ti.com\nProduct Folder Links: TCA9546ASubmit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com .Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.2 Support Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n12.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, andorderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTCA9546ADR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TCA9546A\nTCA9546APWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 PW546A\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTCA9546ADR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nTCA9546APWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTCA9546ADR SOIC D 162500 356.0 356.0 35.0\nTCA9546APWR TSSOP PW 162000 356.0 356.0 35.0\nPack Materials-Page 2\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TCA9546APWR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VCC): 1.65 V to 5.5 V
  - Input Voltage Range: -0.5 V to 7 V

- **Current Ratings:**
  - Input Current (II): ±20 mA
  - Output Current (IO): ±25 mA
  - Continuous Current through VCC: ±100 mA
  - Continuous Current through GND: ±100 mA

- **Power Consumption:**
  - Operating Mode Current (ICC): Varies with VCC (e.g., 50 µA at 5.5 V, 6 µA at 1.65 V)
  - Standby Current: Low standby current, typically around 1.6 µA at 5.5 V

- **Operating Temperature Range:**
  - -40 °C to 85 °C

- **Package Type:**
  - TSSOP (16 pins) and SOIC (16 pins)

- **Special Features or Notes:**
  - 1-of-4 bidirectional translating switches
  - I2C and SMBus compatible
  - Active-low reset input
  - Supports hot insertion
  - Low RON switches for minimal voltage drop
  - Allows voltage-level translation between 1.8 V, 2.5 V, 3.3 V, and 5 V buses
  - No glitch on power-up
  - ESD protection exceeds JESD 22 standards (4000 V HBM, 1500 V CDM)

- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

**Description:**
The TCA9546A is a low-voltage, 4-channel I2C and SMBus switch that allows for bidirectional data flow between a master device and multiple slave devices. It is designed to resolve I2C slave address conflicts by enabling communication with multiple identical devices, such as temperature sensors, without interference. The device features a programmable control register that allows any combination of the four channels to be selected.

**Typical Applications:**
- **I2C Bus Multiplexing:** The TCA9546A is commonly used in applications where multiple I2C devices share the same bus but have identical addresses. It allows for the selection of specific devices for communication.
- **Voltage Level Translation:** It can facilitate communication between devices operating at different voltage levels, making it suitable for mixed-voltage systems.
- **Telecom Switching Equipment:** Used in routers and servers to manage multiple I2C devices efficiently.
- **Factory Automation:** Helps in connecting various sensors and actuators that communicate over I2C.

This component is ideal for applications requiring flexible I2C communication management and voltage translation, ensuring reliable operation across a range of devices and conditions.