
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13932 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 797.199 ; gain = 234.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.runs/synth_1/.Xil/Vivado-14104-Takudzwa-Shumba/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.runs/synth_1/.Xil/Vivado-14104-Takudzwa-Shumba/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'SS_Driver' [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/sources_1/new/SS_Driver.v:2]
INFO: [Synth 8-6157] synthesizing module 'BCD_Decoder' [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/sources_1/new/BCD_Decoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'BCD_Decoder' (2#1) [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/sources_1/new/BCD_Decoder.v:2]
WARNING: [Synth 8-6014] Unused sequential element clock_reg was removed.  [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/sources_1/new/SS_Driver.v:32]
INFO: [Synth 8-6155] done synthesizing module 'SS_Driver' (3#1) [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/sources_1/new/SS_Driver.v:2]
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/sources_1/new/top.v:54]
WARNING: [Synth 8-3848] Net clka in module/entity top does not have driver. [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/sources_1/new/top.v:20]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3917] design top has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[0] driven by constant 1
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[15]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[14]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[13]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[12]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[11]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[10]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[9]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[8]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[7]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[6]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[5]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[4]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[3]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[2]
WARNING: [Synth 8-3331] design SS_Driver has unconnected port Reset[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 873.180 ; gain = 310.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 873.180 ; gain = 310.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 873.180 ; gain = 310.883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 873.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [c:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 955.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 955.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 955.957 ; gain = 393.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 955.957 ; gain = 393.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 955.957 ; gain = 393.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 955.957 ; gain = 393.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
Module SS_Driver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port SS_CAT[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[0] driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port SW[15]
WARNING: [Synth 8-3331] design top has unconnected port SW[14]
WARNING: [Synth 8-3331] design top has unconnected port SW[13]
WARNING: [Synth 8-3331] design top has unconnected port SW[12]
WARNING: [Synth 8-3331] design top has unconnected port SW[11]
WARNING: [Synth 8-3331] design top has unconnected port SW[10]
WARNING: [Synth 8-3331] design top has unconnected port SW[9]
WARNING: [Synth 8-3331] design top has unconnected port SW[8]
WARNING: [Synth 8-3331] design top has unconnected port SW[7]
WARNING: [Synth 8-3331] design top has unconnected port SW[6]
WARNING: [Synth 8-3331] design top has unconnected port SW[5]
WARNING: [Synth 8-3331] design top has unconnected port SW[4]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
WARNING: [Synth 8-3331] design top has unconnected port SW[2]
WARNING: [Synth 8-3331] design top has unconnected port SW[1]
INFO: [Synth 8-3886] merging instance 'eight_reg[0]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'eight_reg[1]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'eight_reg[2]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'eight_reg[3]' (FD) to 'two_reg[1]'
INFO: [Synth 8-3886] merging instance 'seven_reg[0]' (FD) to 'two_reg[1]'
INFO: [Synth 8-3886] merging instance 'seven_reg[1]' (FD) to 'two_reg[1]'
INFO: [Synth 8-3886] merging instance 'seven_reg[2]' (FD) to 'two_reg[1]'
INFO: [Synth 8-3886] merging instance 'seven_reg[3]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'six_reg[0]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'six_reg[1]' (FD) to 'two_reg[1]'
INFO: [Synth 8-3886] merging instance 'six_reg[2]' (FD) to 'two_reg[1]'
INFO: [Synth 8-3886] merging instance 'six_reg[3]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'five_reg[0]' (FD) to 'two_reg[1]'
INFO: [Synth 8-3886] merging instance 'five_reg[1]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'five_reg[2]' (FD) to 'two_reg[1]'
INFO: [Synth 8-3886] merging instance 'five_reg[3]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'four_reg[0]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'four_reg[1]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'four_reg[2]' (FD) to 'two_reg[1]'
INFO: [Synth 8-3886] merging instance 'four_reg[3]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'three_reg[0]' (FD) to 'two_reg[1]'
INFO: [Synth 8-3886] merging instance 'three_reg[1]' (FD) to 'two_reg[1]'
INFO: [Synth 8-3886] merging instance 'three_reg[2]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'three_reg[3]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'two_reg[0]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'two_reg[1]' (FD) to 'one_reg[0]'
INFO: [Synth 8-3886] merging instance 'two_reg[2]' (FD) to 'two_reg[3]'
INFO: [Synth 8-3886] merging instance 'two_reg[3]' (FD) to 'one_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\one_reg[0] )
INFO: [Synth 8-3886] merging instance 'one_reg[1]' (FD) to 'one_reg[2]'
INFO: [Synth 8-3886] merging instance 'one_reg[2]' (FD) to 'one_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 955.957 ; gain = 393.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 955.957 ; gain = 393.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 967.785 ; gain = 405.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 967.785 ; gain = 405.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module your_instance_name has unconnected pin clka
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 975.328 ; gain = 413.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 975.328 ; gain = 413.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 975.328 ; gain = 413.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 975.328 ; gain = 413.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 975.328 ; gain = 413.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 975.328 ; gain = 413.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |     5|
|4     |LUT1          |     1|
|5     |LUT2          |     1|
|6     |LUT3          |     2|
|7     |LUT4          |     8|
|8     |LUT5          |     2|
|9     |LUT6          |     4|
|10    |FDRE          |    18|
|11    |FDSE          |     7|
|12    |IBUF          |     2|
|13    |OBUF          |    18|
+------+--------------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |    80|
|2     |  SS_Driver1 |SS_Driver |    48|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 975.328 ; gain = 413.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 975.328 ; gain = 330.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 975.328 ; gain = 413.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 987.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 988.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 38 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 988.395 ; gain = 690.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 988.395 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/fsg/fsg.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 14 17:32:51 2020...
