// Seed: 1590471578
module module_0 (
    input  uwire id_0,
    output tri   id_1
);
  initial id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    input  tri0 id_2,
    output tri1 id_3
);
  supply0 id_5;
  tri1 id_6, id_7;
  module_0(
      id_0, id_5
  ); id_8(
      id_5, id_3, 1'd0
  );
  assign id_6 = 1'b0;
endmodule
module module_2 (
    output tri id_0,
    inout uwire id_1
    , id_17,
    output wand id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri1 id_5,
    input tri id_6,
    output uwire id_7,
    input wand id_8,
    input supply1 id_9,
    output supply0 id_10,
    output wor id_11,
    input wor id_12,
    input wand id_13,
    input wire id_14,
    input tri0 id_15
);
  assign id_4 = id_6.id_9;
  and (id_11, id_5, id_17, id_8, id_14, id_3, id_1, id_13, id_9, id_12, id_6, id_15);
  module_0(
      id_6, id_11
  );
endmodule
