INFO: [HLS 200-10] Running 'E:/vivado174/Vivado/2017.4/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'yan' on host 'yan-pc' (Windows NT_amd64 version 6.1) on Sat Dec 28 23:23:46 +0800 2019
INFO: [HLS 200-10] In directory 'F:/0yan/fpga/HLS/Sobel_HLS'
INFO: [HLS 200-10] Opening project 'F:/0yan/fpga/HLS/Sobel_HLS/edge_prj'.
INFO: [HLS 200-10] Opening solution 'F:/0yan/fpga/HLS/Sobel_HLS/edge_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.125ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: `csim.exe' is up to date.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
