{"vcs1":{"timestamp_begin":1769499163.930361261, "rt":6.71, "ut":6.37, "st":0.22}}
{"vcselab":{"timestamp_begin":1769499170.686938177, "rt":0.31, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769499171.034196712, "rt":0.22, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769499163.670951021}
{"VCS_COMP_START_TIME": 1769499163.670951021}
{"VCS_COMP_END_TIME": 1769499171.330444860}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350952}}
{"vcselab": {"peak_mem": 173712}}
