/*
 * Copyright (c) 2017 MediaTek Inc.
 * Author: Andrew-sh.Cheng, MediaTek
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __MFD_MT6355_REGISTERS_H__
#define __MFD_MT6355_REGISTERS_H__


#define MT6355_HWCID					0x0000
#define MT6355_TOP_CKPDN_CON0				0x0400
#define MT6355_INT_CON0					0x0800
#define MT6355_INT_CON0_SET				0x0802
#define MT6355_INT_CON0_CLR				0x0804
#define MT6355_INT_CON1					0x0806
#define MT6355_INT_CON1_SET				0x0808
#define MT6355_INT_CON1_CLR				0x080a
#define MT6355_INT_CON2					0x080c
#define MT6355_INT_CON2_SET				0x080e
#define MT6355_INT_CON2_CLR				0x0810
#define MT6355_INT_CON3					0x0812
#define MT6355_INT_CON3_SET				0x0814
#define MT6355_INT_CON3_CLR				0x0816
#define MT6355_INT_CON4					0x0818
#define MT6355_INT_CON4_SET				0x081a
#define MT6355_INT_CON4_CLR				0x081c
#define MT6355_INT_CON5					0x081e
#define MT6355_INT_CON5_SET				0x0820
#define MT6355_INT_CON5_CLR				0x0822
#define MT6355_INT_CON6					0x0824
#define MT6355_INT_CON6_SET				0x0826
#define MT6355_INT_CON6_CLR				0x0828
#define MT6355_INT_STATUS0				0x0854
#define MT6355_INT_STATUS1				0x0856
#define MT6355_INT_STATUS2				0x0858
#define MT6355_INT_STATUS3				0x085a
#define MT6355_INT_STATUS4				0x085c
#define MT6355_INT_STATUS5				0x085e
#define MT6355_INT_STATUS6				0x0860
#define MT6355_BUCK_VCORE_CON0				0x105e
#define MT6355_BUCK_VCORE_CON1				0x1060
#define MT6355_BUCK_VPA_CON1				0x1168
#define MT6355_BUCK_VGPU_CON0				0x1082
#define MT6355_BUCK_VGPU_CON1				0x1084
#define MT6355_BUCK_VDRAM1_CON0				0x10a4
#define MT6355_BUCK_VDRAM1_CON1				0x10a6
#define MT6355_BUCK_VDRAM2_CON0				0x10c6
#define MT6355_BUCK_VDRAM2_CON1				0x10c8
#define MT6355_BUCK_VPROC11_CON0			0x101a
#define MT6355_BUCK_VPROC11_CON1			0x101c
#define MT6355_BUCK_VPROC12_CON0			0x103c
#define MT6355_BUCK_VPROC12_CON1			0x103e
#define MT6355_BUCK_VMODEM_CON0				0x10e8
#define MT6355_BUCK_VMODEM_CON1				0x10Ea
#define MT6355_BUCK_VS1_CON0				0x1112
#define MT6355_BUCK_VS1_CON1				0x1114
#define MT6355_BUCK_VS2_CON0				0x113c
#define MT6355_BUCK_VS2_CON1				0x113e
#define MT6355_BUCK_VPA_CON0				0x1166
#define MT6355_LDO_VIO28_CON0				0x1600
#define MT6355_LDO_VIO28_CON1				0x160e
#define MT6355_LDO_VIO18_CON0				0x1614
#define MT6355_LDO_VIO18_CON1				0x1622
#define MT6355_LDO_VUFS18_CON0				0x1628
#define MT6355_LDO_VUFS18_CON1				0x1636
#define MT6355_LDO_VA10_CON0				0x163c
#define MT6355_LDO_VA10_CON1				0x163e
#define MT6355_LDO_VA10_CON2				0x164c
#define MT6355_LDO_VA12_CON0				0x1652
#define MT6355_LDO_VA12_CON1				0x1660
#define MT6355_LDO_VA18_CON0				0x1666
#define MT6355_LDO_VA18_CON1				0x1674
#define MT6355_LDO_VUSB33_CON0_0			0x167a
#define MT6355_LDO_VUSB33_CON1				0x168a
#define MT6355_LDO_VEMC_CON0				0x1690
#define MT6355_LDO_VEMC_CON1				0x169e
#define MT6355_LDO_VXO22_CON0				0x16a4
#define MT6355_LDO_VXO22_CON1				0x16b2
#define MT6355_LDO_VXO18_CON0				0x16b8
#define MT6355_LDO_VXO18_CON1				0x16c6
#define MT6355_LDO_VSIM1_CON0				0x16cc
#define MT6355_LDO_VSIM1_CON1				0x16da
#define MT6355_LDO_VSIM2_CON0				0x16e0
#define MT6355_LDO_VSIM2_CON1				0x16ee
#define MT6355_LDO_VCAMD1_CON0				0x16f4
#define MT6355_LDO_VCAMD1_CON1				0x1702
#define MT6355_LDO_VCAMD2_CON0				0x1708
#define MT6355_LDO_VCAMD2_CON1				0x1716
#define MT6355_LDO_VCAMIO_CON0				0x171c
#define MT6355_LDO_VCAMIO_CON1				0x172a
#define MT6355_LDO_VMIPI_CON0				0x1730
#define MT6355_LDO_VMIPI_CON1				0x173e
#define MT6355_LDO_VGP_CON0				0x1744
#define MT6355_LDO_VGP_CON1				0x1752
#define MT6355_LDO_VCN33_CON0_BT			0x1758
#define MT6355_LDO_VCN33_CON0_WIFI			0x1766
#define MT6355_LDO_VCN33_CON1				0x1768
#define MT6355_LDO_VCN18_CON0				0x176e
#define MT6355_LDO_VCN18_CON1				0x177c
#define MT6355_LDO_VCN28_CON0				0x1782
#define MT6355_LDO_VCN28_CON1				0x1790
#define MT6355_LDO_VBIF28_CON0				0x1796
#define MT6355_LDO_VBIF28_CON1				0x17a4
#define MT6355_LDO_VTCXO24_CON0				0x17aa
#define MT6355_LDO_VTCXO24_CON1				0x17b8
#define MT6355_LDO_VLDO28_CON0_AF			0x17be
#define MT6355_LDO_VLDO28_CON1				0x17ce
#define MT6355_LDO_VGP2_CON0				0x17d4
#define MT6355_LDO_VGP2_CON1				0x17e2
#define MT6355_LDO_VFE28_CON0				0x1800
#define MT6355_LDO_VFE28_CON1				0x180e
#define MT6355_LDO_VMCH_CON0				0x1814
#define MT6355_LDO_VMCH_CON1				0x1822
#define MT6355_LDO_VMC_CON0				0x1828
#define MT6355_LDO_VMC_CON1				0x1836
#define MT6355_LDO_VRF18_1_CON0				0x183c
#define MT6355_LDO_VRF18_1_CON1				0x184a
#define MT6355_LDO_VRF18_2_CON0				0x1850
#define MT6355_LDO_VRF18_2_CON1				0x185e
#define MT6355_LDO_VRF12_CON0				0x1864
#define MT6355_LDO_VRF12_CON1				0x1872
#define MT6355_LDO_VCAMA1_CON0				0x1878
#define MT6355_LDO_VCAMA1_CON1				0x1886
#define MT6355_LDO_VCAMA2_CON0				0x188c
#define MT6355_LDO_VCAMA2_CON1				0x189a
#define MT6355_LDO_VSRAM_PROC_CON0			0x18a8
#define MT6355_LDO_VSRAM_PROC_DBG1			0x18c6
#define MT6355_LDO_VSRAM_CORE_CON0			0x18c8
#define MT6355_LDO_VSRAM_CORE_CON1			0x18ca
#define MT6355_LDO_VSRAM_PROC_CON1			0x18aa
#define MT6355_LDO_VSRAM_CORE_DBG1			0x18e6
#define MT6355_LDO_VSRAM_GPU_CON0			0x18e8
#define MT6355_LDO_VSRAM_GPU_CON1			0x18ea
#define MT6355_LDO_VSRAM_GPU_DBG1			0x1906
#define MT6355_LDO_VSRAM_MD_CON0			0x1908
#define MT6355_LDO_VSRAM_MD_CON1			0x190a
#define MT6355_LDO_VSRAM_MD_DBG1			0x1926
#define MT6355_ALDO_ANA_CON8				0x1a10
#define MT6355_ALDO_ANA_CON10				0x1a14
#define MT6355_ALDO_ANA_CON18				0x1a24
#define MT6355_DLDO_ANA_CON2				0x1a2c
#define MT6355_DLDO_ANA_CON4				0x1a30
#define MT6355_DLDO_ANA_CON6				0x1a34
#define MT6355_DLDO_ANA_CON10				0x1a3c
#define MT6355_DLDO_ANA_CON12				0x1a40
#define MT6355_DLDO_ANA_CON14				0x1a44
#define MT6355_DLDO_ANA_CON16				0x1a48
#define MT6355_SLDO20_ANA_CON8				0x1a5c
#define MT6355_SLDO14_ANA_CON2				0x1a70
#define MT6355_SLDO14_ANA_CON4				0x1a74

#define PMIC_HWCID_ADDR					MT6355_HWCID
#define PMIC_HWCID_MASK					0xffff
#define PMIC_HWCID_SHIFT				0
#define PMIC_RG_INTRP_CK_PDN_ADDR			MT6355_TOP_CKPDN_CON0
#define PMIC_RG_INTRP_CK_PDN_MASK			0x1
#define PMIC_RG_INTRP_CK_PDN_SHIFT			2


#endif /* __MFD_MT6355_REGISTERS_H__ */
