vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/1-small8/ALU.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/tristate.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/bus_8source.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/reg.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/PC.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/Alu_tb.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/adder.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/mux.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/CPU.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/controller.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/Opcode_fetch_tb.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/top_level.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/decoder7seg.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/RAM.qip
source_file = 1, C:/Users/User/Desktop/1-small8/RAM.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/decoder.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/mux_1bit.vhd
source_file = 1, C:/Users/User/Desktop/1-small8/db/small8.cbx.xml
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/aglobal91.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/altqpram.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/User/Desktop/1-small8/db/altsyncram_s2m1.tdf
source_file = 1, C:/Users/User/Desktop/1-small8/tests/testcase2.mif
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/User/Desktop/1-small8/db/mult_19t.tdf
design_name = top_level
instance = comp, \U_cpu|U_RAM|altsyncram_component|auto_generated|ram_block1a0\, U_cpu|U_RAM|altsyncram_component|auto_generated|ram_block1a0, top_level, 1
instance = comp, \U_cpu|U_ALU|Add0~6\, U_cpu|U_ALU|Add0~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Add0~8\, U_cpu|U_ALU|Add0~8, top_level, 1
instance = comp, \U_cpu|U_ALU|Add0~14\, U_cpu|U_ALU|Add0~14, top_level, 1
instance = comp, \U_cpu|U_ALU|Add2~4\, U_cpu|U_ALU|Add2~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Add2~6\, U_cpu|U_ALU|Add2~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Add2~10\, U_cpu|U_ALU|Add2~10, top_level, 1
instance = comp, \U_cpu|U_ALU|Add2~14\, U_cpu|U_ALU|Add2~14, top_level, 1
instance = comp, \U_cpu|U_ALU|Add2~16\, U_cpu|U_ALU|Add2~16, top_level, 1
instance = comp, \U_cpu|U_ALU|Add3~2\, U_cpu|U_ALU|Add3~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Add3~4\, U_cpu|U_ALU|Add3~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Add3~6\, U_cpu|U_ALU|Add3~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Add4~4\, U_cpu|U_ALU|Add4~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Add4~6\, U_cpu|U_ALU|Add4~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Add4~8\, U_cpu|U_ALU|Add4~8, top_level, 1
instance = comp, \U_cpu|U_ALU|Mult0|auto_generated|mac_out2\, U_cpu|U_ALU|Mult0|auto_generated|mac_out2, top_level, 1
instance = comp, \U_cpu|U_ALU|Add5~0\, U_cpu|U_ALU|Add5~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Add6~0\, U_cpu|U_ALU|Add6~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Add6~2\, U_cpu|U_ALU|Add6~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Add5~2\, U_cpu|U_ALU|Add5~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Add6~4\, U_cpu|U_ALU|Add6~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Add5~4\, U_cpu|U_ALU|Add5~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Add6~6\, U_cpu|U_ALU|Add6~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Add5~6\, U_cpu|U_ALU|Add5~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Add6~8\, U_cpu|U_ALU|Add6~8, top_level, 1
instance = comp, \U_cpu|U_ALU|Add5~8\, U_cpu|U_ALU|Add5~8, top_level, 1
instance = comp, \U_cpu|U_ALU|Add6~12\, U_cpu|U_ALU|Add6~12, top_level, 1
instance = comp, \U_cpu|U_ALU|Add5~12\, U_cpu|U_ALU|Add5~12, top_level, 1
instance = comp, \U_cpu|U_ALU|Add5~14\, U_cpu|U_ALU|Add5~14, top_level, 1
instance = comp, \U_cpu|U_ALU|Add6~14\, U_cpu|U_ALU|Add6~14, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[13]\, U_cpu|U_ADDRESS_REG|output[13], top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[8]\, U_cpu|U_ADDRESS_REG|output[8], top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[4]\, U_cpu|U_internal_reg|output[4], top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[5]\, U_cpu|U_internal_reg|output[5], top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[6]\, U_cpu|U_internal_reg|output[6], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal4~0\, U_cpu|U_INTERNAL_BUS|Equal4~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector7~1\, U_cpu|U_INTERNAL_BUS|Selector7~1, top_level, 1
instance = comp, \U_cpu|U_external_reg|output[0]\, U_cpu|U_external_reg|output[0], top_level, 1
instance = comp, \U_cpu|U_ALU_REG|output[0]\, U_cpu|U_ALU_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_controller|WideOr1~0\, U_cpu|U_controller|WideOr1~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr3~0\, U_cpu|U_controller|WideOr3~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr3~2\, U_cpu|U_controller|WideOr3~2, top_level, 1
instance = comp, \U_cpu|U_ARH_REG|output[7]\, U_cpu|U_ARH_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_PCH|output[7]\, U_cpu|U_PCH|output[7], top_level, 1
instance = comp, \U_cpu|U_PCH|output[6]\, U_cpu|U_PCH|output[6], top_level, 1
instance = comp, \U_cpu|U_ARH_REG|output[5]\, U_cpu|U_ARH_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux2~0\, U_cpu|U_MUX_adress_sel|Mux2~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux2~1\, U_cpu|U_MUX_adress_sel|Mux2~1, top_level, 1
instance = comp, \U_cpu|U_ARH_REG|output[3]\, U_cpu|U_ARH_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_ARH_REG|output[0]\, U_cpu|U_ARH_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux7~0\, U_cpu|U_MUX_adress_sel|Mux7~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux7~1\, U_cpu|U_MUX_adress_sel|Mux7~1, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux11~0\, U_cpu|U_MUX_adress_sel|Mux11~0, top_level, 1
instance = comp, \U_cpu|U_XL_REG|output[3]\, U_cpu|U_XL_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector6~1\, U_cpu|U_INTERNAL_BUS|Selector6~1, top_level, 1
instance = comp, \U_cpu|U_external_reg|output[1]\, U_cpu|U_external_reg|output[1], top_level, 1
instance = comp, \U_cpu|U_D_REG|output[2]\, U_cpu|U_D_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_ALU_REG|output[2]\, U_cpu|U_ALU_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector5~3\, U_cpu|U_INTERNAL_BUS|Selector5~3, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector4~1\, U_cpu|U_INTERNAL_BUS|Selector4~1, top_level, 1
instance = comp, \U_cpu|U_external_reg|output[3]\, U_cpu|U_external_reg|output[3], top_level, 1
instance = comp, \U_cpu|U_ALU_REG|output[3]\, U_cpu|U_ALU_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_inport0_reg|output[3]\, U_cpu|U_inport0_reg|output[3], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[3]~9\, U_cpu|U_DECODER|output[3]~9, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector3~1\, U_cpu|U_INTERNAL_BUS|Selector3~1, top_level, 1
instance = comp, \U_cpu|U_external_reg|output[4]\, U_cpu|U_external_reg|output[4], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector2~1\, U_cpu|U_INTERNAL_BUS|Selector2~1, top_level, 1
instance = comp, \U_cpu|U_external_reg|output[5]\, U_cpu|U_external_reg|output[5], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector1~1\, U_cpu|U_INTERNAL_BUS|Selector1~1, top_level, 1
instance = comp, \U_cpu|U_inport0_reg|output[6]\, U_cpu|U_inport0_reg|output[6], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[6]~15\, U_cpu|U_DECODER|output[6]~15, top_level, 1
instance = comp, \U_cpu|U_D_REG|output[7]\, U_cpu|U_D_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_external_reg|output[7]\, U_cpu|U_external_reg|output[7], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector0~2\, U_cpu|U_INTERNAL_BUS|Selector0~2, top_level, 1
instance = comp, \U_cpu|U_inport0_reg|output[7]\, U_cpu|U_inport0_reg|output[7], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[7]~17\, U_cpu|U_DECODER|output[7]~17, top_level, 1
instance = comp, \U_cpu|U_inport1_reg|output[7]\, U_cpu|U_inport1_reg|output[7], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[7]~18\, U_cpu|U_DECODER|output[7]~18, top_level, 1
instance = comp, \U_cpu|U_controller|state.BMIA\, U_cpu|U_controller|state.BMIA, top_level, 1
instance = comp, \U_cpu|U_Status_REG|output[1]\, U_cpu|U_Status_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_controller|state.BVSA\, U_cpu|U_controller|state.BVSA, top_level, 1
instance = comp, \U_cpu|U_controller|state.BVCA\, U_cpu|U_controller|state.BVCA, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_call_inc_pc\, U_cpu|U_controller|state.s_call_inc_pc, top_level, 1
instance = comp, \U_cpu|U_controller|Selector140~0\, U_cpu|U_controller|Selector140~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.DECA\, U_cpu|U_controller|state.DECA, top_level, 1
instance = comp, \U_cpu|U_CFlag_MUX|Mux0~5\, U_cpu|U_CFlag_MUX|Mux0~5, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~5\, U_cpu|U_pc_adder|carry~5, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr95~2\, U_cpu|U_controller|WideOr95~2, top_level, 1
instance = comp, \U_cpu|U_controller|Selector9~0\, U_cpu|U_controller|Selector9~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr94~2\, U_cpu|U_controller|WideOr94~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux7~0\, U_cpu|U_ALU|Mux7~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux7~1\, U_cpu|U_ALU|Mux7~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux17~0\, U_cpu|U_ALU|Mux17~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux17~1\, U_cpu|U_ALU|Mux17~1, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~0\, U_cpu|U_controller|Mux15~0, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~1\, U_cpu|U_controller|Mux15~1, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~2\, U_cpu|U_controller|Mux15~2, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~3\, U_cpu|U_controller|Mux15~3, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~4\, U_cpu|U_controller|Mux15~4, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~5\, U_cpu|U_controller|Mux15~5, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~10\, U_cpu|U_controller|Mux15~10, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~11\, U_cpu|U_controller|Mux15~11, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~12\, U_cpu|U_controller|Mux15~12, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~13\, U_cpu|U_controller|Mux15~13, top_level, 1
instance = comp, \U_cpu|U_DECODER|Ram_wr_en\, U_cpu|U_DECODER|Ram_wr_en, top_level, 1
instance = comp, \U_cpu|U_controller|Selector65~0\, U_cpu|U_controller|Selector65~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector65~1\, U_cpu|U_controller|Selector65~1, top_level, 1
instance = comp, \U_cpu|U_X_adder|p_ands~0\, U_cpu|U_X_adder|p_ands~0, top_level, 1
instance = comp, \U_cpu|U_ADDER_X_MUX|Mux13~0\, U_cpu|U_ADDER_X_MUX|Mux13~0, top_level, 1
instance = comp, \U_cpu|U_X_adder|g[6]\, U_cpu|U_X_adder|g[6], top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~35\, U_cpu|U_X_adder|carry~35, top_level, 1
instance = comp, \U_cpu|U_pc_adder|p_ands~0\, U_cpu|U_pc_adder|p_ands~0, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~15\, U_cpu|U_pc_adder|carry~15, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~17\, U_cpu|U_pc_adder|carry~17, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~34\, U_cpu|U_pc_adder|carry~34, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~40\, U_cpu|U_pc_adder|carry~40, top_level, 1
instance = comp, \U_cpu|U_MuxToPch|Mux0~0\, U_cpu|U_MuxToPch|Mux0~0, top_level, 1
instance = comp, \U_cpu|U_MuxToPch|Mux0~1\, U_cpu|U_MuxToPch|Mux0~1, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~12\, U_cpu|U_SP_adder|carry~12, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~19\, U_cpu|U_SP_adder|carry~19, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~35\, U_cpu|U_SP_adder|carry~35, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~36\, U_cpu|U_SP_adder|carry~36, top_level, 1
instance = comp, \U_cpu|U_MuxToPch|Mux1~0\, U_cpu|U_MuxToPch|Mux1~0, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~54\, U_cpu|U_X_adder|carry~54, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~60\, U_cpu|U_SP_adder|carry~60, top_level, 1
instance = comp, \U_cpu|U_MuxToXL|Mux4~0\, U_cpu|U_MuxToXL|Mux4~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux6~0\, U_cpu|U_ALU|Mux6~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux6~1\, U_cpu|U_ALU|Mux6~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux5~0\, U_cpu|U_ALU|Mux5~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~6\, U_cpu|U_ALU|Mux8~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux5~1\, U_cpu|U_ALU|Mux5~1, top_level, 1
instance = comp, \U_cpu|U_ALU|RESULT~2\, U_cpu|U_ALU|RESULT~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux5~2\, U_cpu|U_ALU|Mux5~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux5~3\, U_cpu|U_ALU|Mux5~3, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux5~4\, U_cpu|U_ALU|Mux5~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux5~5\, U_cpu|U_ALU|Mux5~5, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux15~0\, U_cpu|U_ALU|Mux15~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux15~1\, U_cpu|U_ALU|Mux15~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux4~0\, U_cpu|U_ALU|Mux4~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~7\, U_cpu|U_ALU|Mux8~7, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux4~1\, U_cpu|U_ALU|Mux4~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~8\, U_cpu|U_ALU|Mux8~8, top_level, 1
instance = comp, \U_cpu|U_ALU|RESULT~3\, U_cpu|U_ALU|RESULT~3, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux4~2\, U_cpu|U_ALU|Mux4~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux4~3\, U_cpu|U_ALU|Mux4~3, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux4~4\, U_cpu|U_ALU|Mux4~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux4~5\, U_cpu|U_ALU|Mux4~5, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux4~6\, U_cpu|U_ALU|Mux4~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux14~0\, U_cpu|U_ALU|Mux14~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux14~1\, U_cpu|U_ALU|Mux14~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux3~0\, U_cpu|U_ALU|Mux3~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~10\, U_cpu|U_ALU|Mux8~10, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux3~1\, U_cpu|U_ALU|Mux3~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~12\, U_cpu|U_ALU|Mux8~12, top_level, 1
instance = comp, \U_cpu|U_ALU|RESULT~6\, U_cpu|U_ALU|RESULT~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux1~12\, U_cpu|U_ALU|Mux1~12, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux0~2\, U_cpu|U_ALU|Mux0~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux0~3\, U_cpu|U_ALU|Mux0~3, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux0~9\, U_cpu|U_ALU|Mux0~9, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr123~2\, U_cpu|U_controller|WideOr123~2, top_level, 1
instance = comp, \U_cpu|U_controller|Selector28~0\, U_cpu|U_controller|Selector28~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Equal0~2\, U_cpu|U_ALU|Equal0~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Equal0~3\, U_cpu|U_ALU|Equal0~3, top_level, 1
instance = comp, \U_cpu|U_ALU|Equal0~5\, U_cpu|U_ALU|Equal0~5, top_level, 1
instance = comp, \U_cpu|U_ALU|Equal0~6\, U_cpu|U_ALU|Equal0~6, top_level, 1
instance = comp, \U_cpu|U_ALU|temp3~2\, U_cpu|U_ALU|temp3~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux9~0\, U_cpu|U_ALU|Mux9~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux9~1\, U_cpu|U_ALU|Mux9~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux9~2\, U_cpu|U_ALU|Mux9~2, top_level, 1
instance = comp, \U_cpu|U_controller|Selector34~1\, U_cpu|U_controller|Selector34~1, top_level, 1
instance = comp, \U_cpu|U_controller|Selector33~0\, U_cpu|U_controller|Selector33~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector35~0\, U_cpu|U_controller|Selector35~0, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~42\, U_cpu|U_pc_adder|carry~42, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~43\, U_cpu|U_pc_adder|carry~43, top_level, 1
instance = comp, \switch[7]~input\, switch[7]~input, top_level, 1
instance = comp, \U_cpu|U_external_reg|output[0]~feeder\, U_cpu|U_external_reg|output[0]~feeder, top_level, 1
instance = comp, \U_cpu|U_external_reg|output[1]~feeder\, U_cpu|U_external_reg|output[1]~feeder, top_level, 1
instance = comp, \U_cpu|U_external_reg|output[4]~feeder\, U_cpu|U_external_reg|output[4]~feeder, top_level, 1
instance = comp, \U_cpu|U_external_reg|output[5]~feeder\, U_cpu|U_external_reg|output[5]~feeder, top_level, 1
instance = comp, \U_cpu|U_D_REG|output[2]~feeder\, U_cpu|U_D_REG|output[2]~feeder, top_level, 1
instance = comp, \U_cpu|U_ARH_REG|output[5]~feeder\, U_cpu|U_ARH_REG|output[5]~feeder, top_level, 1
instance = comp, \led0[0]~output\, led0[0]~output, top_level, 1
instance = comp, \led0[1]~output\, led0[1]~output, top_level, 1
instance = comp, \led0[2]~output\, led0[2]~output, top_level, 1
instance = comp, \led0[3]~output\, led0[3]~output, top_level, 1
instance = comp, \led0[4]~output\, led0[4]~output, top_level, 1
instance = comp, \led0[5]~output\, led0[5]~output, top_level, 1
instance = comp, \led0[6]~output\, led0[6]~output, top_level, 1
instance = comp, \led0_dp~output\, led0_dp~output, top_level, 1
instance = comp, \led1[0]~output\, led1[0]~output, top_level, 1
instance = comp, \led1[1]~output\, led1[1]~output, top_level, 1
instance = comp, \led1[2]~output\, led1[2]~output, top_level, 1
instance = comp, \led1[3]~output\, led1[3]~output, top_level, 1
instance = comp, \led1[4]~output\, led1[4]~output, top_level, 1
instance = comp, \led1[5]~output\, led1[5]~output, top_level, 1
instance = comp, \led1[6]~output\, led1[6]~output, top_level, 1
instance = comp, \led1_dp~output\, led1_dp~output, top_level, 1
instance = comp, \led2[0]~output\, led2[0]~output, top_level, 1
instance = comp, \led2[1]~output\, led2[1]~output, top_level, 1
instance = comp, \led2[2]~output\, led2[2]~output, top_level, 1
instance = comp, \led2[3]~output\, led2[3]~output, top_level, 1
instance = comp, \led2[4]~output\, led2[4]~output, top_level, 1
instance = comp, \led2[5]~output\, led2[5]~output, top_level, 1
instance = comp, \led2[6]~output\, led2[6]~output, top_level, 1
instance = comp, \led2_dp~output\, led2_dp~output, top_level, 1
instance = comp, \led3[0]~output\, led3[0]~output, top_level, 1
instance = comp, \led3[1]~output\, led3[1]~output, top_level, 1
instance = comp, \led3[2]~output\, led3[2]~output, top_level, 1
instance = comp, \led3[3]~output\, led3[3]~output, top_level, 1
instance = comp, \led3[4]~output\, led3[4]~output, top_level, 1
instance = comp, \led3[5]~output\, led3[5]~output, top_level, 1
instance = comp, \led3[6]~output\, led3[6]~output, top_level, 1
instance = comp, \led3_dp~output\, led3_dp~output, top_level, 1
instance = comp, \button[2]~input\, button[2]~input, top_level, 1
instance = comp, \U_cpu|U_temp_REG|output[3]\, U_cpu|U_temp_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_temp_REG|output[2]\, U_cpu|U_temp_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_MuxToPch|Mux5~0\, U_cpu|U_MuxToPch|Mux5~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr95~1\, U_cpu|U_controller|WideOr95~1, top_level, 1
instance = comp, \U_cpu|U_D_REG|output[6]~feeder\, U_cpu|U_D_REG|output[6]~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.getHigher_prod\, U_cpu|U_controller|state.getHigher_prod, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_stor_TO_A\, U_cpu|U_controller|state.S_stor_TO_A, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_get_arl_to_D\, U_cpu|U_controller|state.S_get_arl_to_D, top_level, 1
instance = comp, \U_cpu|U_controller|Selector29~0\, U_cpu|U_controller|Selector29~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector15~0\, U_cpu|U_controller|Selector15~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.STAR_D\, U_cpu|U_controller|state.STAR_D, top_level, 1
instance = comp, \U_cpu|U_controller|D_en~0\, U_cpu|U_controller|D_en~0, top_level, 1
instance = comp, \U_cpu|U_D_REG|output[6]\, U_cpu|U_D_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_controller|Selector37~1\, U_cpu|U_controller|Selector37~1, top_level, 1
instance = comp, \U_cpu|U_controller|Selector80~0\, U_cpu|U_controller|Selector80~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.CALL\, U_cpu|U_controller|state.CALL, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_CALL_sp_TO_EXTE_BUS~feeder\, U_cpu|U_controller|state.S_CALL_sp_TO_EXTE_BUS~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_CALL_sp_TO_EXTE_BUS\, U_cpu|U_controller|state.S_CALL_sp_TO_EXTE_BUS, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_13\, U_cpu|U_controller|state.ADDR_13, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_CALL_FIRST_SP_DECREMENT\, U_cpu|U_controller|state.s_CALL_FIRST_SP_DECREMENT, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_CALL_spPlus_TO_EXTE_BUS\, U_cpu|U_controller|state.S_CALL_spPlus_TO_EXTE_BUS, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_CALL_spPlus_TO_RAM\, U_cpu|U_controller|state.S_CALL_spPlus_TO_RAM, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_14\, U_cpu|U_controller|state.ADDR_14, top_level, 1
instance = comp, \U_cpu|U_controller|Selector27~1\, U_cpu|U_controller|Selector27~1, top_level, 1
instance = comp, \U_cpu|U_controller|Selector83~0\, U_cpu|U_controller|Selector83~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector84~0\, U_cpu|U_controller|Selector84~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.STAABX\, U_cpu|U_controller|state.STAABX, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_21\, U_cpu|U_controller|state.ADDR_21, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_STAABX_READ_FROM_MEMORY~feeder\, U_cpu|U_controller|state.S_STAABX_READ_FROM_MEMORY~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_STAABX_READ_FROM_MEMORY\, U_cpu|U_controller|state.S_STAABX_READ_FROM_MEMORY, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_STAABX_read_from_the_external_bus_to_reg_A~feeder\, U_cpu|U_controller|state.s_STAABX_read_from_the_external_bus_to_reg_A~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_STAABX_read_from_the_external_bus_to_reg_A\, U_cpu|U_controller|state.s_STAABX_read_from_the_external_bus_to_reg_A, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_STAABX_ADD_X_A\, U_cpu|U_controller|state.s_STAABX_ADD_X_A, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_STAABX_Store\, U_cpu|U_controller|state.S_STAABX_Store, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_22\, U_cpu|U_controller|state.ADDR_22, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr93~0\, U_cpu|U_controller|WideOr93~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector83~1\, U_cpu|U_controller|Selector83~1, top_level, 1
instance = comp, \U_cpu|U_controller|state.LDAABX\, U_cpu|U_controller|state.LDAABX, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_19~feeder\, U_cpu|U_controller|state.ADDR_19~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_19\, U_cpu|U_controller|state.ADDR_19, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_LDAABX_READ_FROM_MEMORY~feeder\, U_cpu|U_controller|state.S_LDAABX_READ_FROM_MEMORY~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_LDAABX_READ_FROM_MEMORY\, U_cpu|U_controller|state.S_LDAABX_READ_FROM_MEMORY, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LDAABX_read_from_the_external_bus_to_reg_A~feeder\, U_cpu|U_controller|state.s_LDAABX_read_from_the_external_bus_to_reg_A~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LDAABX_read_from_the_external_bus_to_reg_A\, U_cpu|U_controller|state.s_LDAABX_read_from_the_external_bus_to_reg_A, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LDAABX_ADD_X_A\, U_cpu|U_controller|state.s_LDAABX_ADD_X_A, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr132~0\, U_cpu|U_controller|WideOr132~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector12~0\, U_cpu|U_controller|Selector12~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.LDAA\, U_cpu|U_controller|state.LDAA, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_3~feeder\, U_cpu|U_controller|state.ADDR_3~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_3\, U_cpu|U_controller|state.ADDR_3, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_LDAA2_READ_FROM_MEMORY\, U_cpu|U_controller|state.S_LDAA2_READ_FROM_MEMORY, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_read_from_the_external_bus_to_ARL\, U_cpu|U_controller|state.s_read_from_the_external_bus_to_ARL, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr116~0\, U_cpu|U_controller|WideOr116~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr116~1\, U_cpu|U_controller|WideOr116~1, top_level, 1
instance = comp, \U_cpu|U_ARL_REG|output[2]\, U_cpu|U_ARL_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_X_adder|p[2]~10\, U_cpu|U_X_adder|p[2]~10, top_level, 1
instance = comp, \U_cpu|U_MuxToXL|Mux5~0\, U_cpu|U_MuxToXL|Mux5~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector36~0\, U_cpu|U_controller|Selector36~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector36~1\, U_cpu|U_controller|Selector36~1, top_level, 1
instance = comp, \U_cpu|U_controller|Selector82~0\, U_cpu|U_controller|Selector82~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.LDXI\, U_cpu|U_controller|state.LDXI, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_17~feeder\, U_cpu|U_controller|state.ADDR_17~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_17\, U_cpu|U_controller|state.ADDR_17, top_level, 1
instance = comp, \U_cpu|U_controller|state.LXDI_GET_LOW_BITS~feeder\, U_cpu|U_controller|state.LXDI_GET_LOW_BITS~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.LXDI_GET_LOW_BITS\, U_cpu|U_controller|state.LXDI_GET_LOW_BITS, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LDXI_low_addr_to_int_bus\, U_cpu|U_controller|state.s_LDXI_low_addr_to_int_bus, top_level, 1
instance = comp, \U_cpu|U_controller|Selector85~0\, U_cpu|U_controller|Selector85~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.INCX\, U_cpu|U_controller|state.INCX, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr131\, U_cpu|U_controller|WideOr131, top_level, 1
instance = comp, \U_cpu|U_XL_REG|output[2]\, U_cpu|U_XL_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_SP_adder|s[2]~0\, U_cpu|U_SP_adder|s[2]~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr127~0\, U_cpu|U_controller|WideOr127~0, top_level, 1
instance = comp, \U_cpu|U_MuxToSPL|Mux5~0\, U_cpu|U_MuxToSPL|Mux5~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_lDSI_low_addr_to_int_bus\, U_cpu|U_controller|state.s_lDSI_low_addr_to_int_bus, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr127\, U_cpu|U_controller|WideOr127, top_level, 1
instance = comp, \U_cpu|U_SPL_REG|output[2]\, U_cpu|U_SPL_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_controller|state.s_get_ARH~feeder\, U_cpu|U_controller|state.s_get_ARH~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_get_ARH\, U_cpu|U_controller|state.s_get_ARH, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_4\, U_cpu|U_controller|state.ADDR_4, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_read_arH_from_memory~feeder\, U_cpu|U_controller|state.s_read_arH_from_memory~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_read_arH_from_memory\, U_cpu|U_controller|state.s_read_arH_from_memory, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_address_to_arh\, U_cpu|U_controller|state.s_address_to_arh, top_level, 1
instance = comp, \U_cpu|U_controller|state.get_ADAA\, U_cpu|U_controller|state.get_ADAA, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr2~0\, U_cpu|U_controller|WideOr2~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr2\, U_cpu|U_controller|WideOr2, top_level, 1
instance = comp, \U_cpu|U_controller|wen[12]\, U_cpu|U_controller|wen[12], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal1~0\, U_cpu|U_INTERNAL_BUS|Equal1~0, top_level, 1
instance = comp, \U_cpu|U_controller|wen[3]\, U_cpu|U_controller|wen[3], top_level, 1
instance = comp, \U_cpu|U_controller|wen[10]\, U_cpu|U_controller|wen[10], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal0~0\, U_cpu|U_INTERNAL_BUS|Equal0~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal1~1\, U_cpu|U_INTERNAL_BUS|Equal1~1, top_level, 1
instance = comp, \U_cpu|U_controller|wen[4]\, U_cpu|U_controller|wen[4], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal3~1\, U_cpu|U_INTERNAL_BUS|Equal3~1, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr106\, U_cpu|U_controller|WideOr106, top_level, 1
instance = comp, \U_cpu|U_controller|wen[1]\, U_cpu|U_controller|wen[1], top_level, 1
instance = comp, \U_cpu|U_controller|Selector16~0\, U_cpu|U_controller|Selector16~0, top_level, 1
instance = comp, \U_cpu|U_IR_REG|output[7]\, U_cpu|U_IR_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_controller|Selector13~0\, U_cpu|U_controller|Selector13~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.LDAD\, U_cpu|U_controller|state.LDAD, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr119~1\, U_cpu|U_controller|WideOr119~1, top_level, 1
instance = comp, \U_cpu|U_controller|Selector21~0\, U_cpu|U_controller|Selector21~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.XORR_D\, U_cpu|U_controller|state.XORR_D, top_level, 1
instance = comp, \U_cpu|U_controller|Selector20~0\, U_cpu|U_controller|Selector20~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.ORR_D\, U_cpu|U_controller|state.ORR_D, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr100~1\, U_cpu|U_controller|WideOr100~1, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr104\, U_cpu|U_controller|WideOr104, top_level, 1
instance = comp, \U_cpu|U_controller|wen[2]\, U_cpu|U_controller|wen[2], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal3~0\, U_cpu|U_INTERNAL_BUS|Equal3~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal3~2\, U_cpu|U_INTERNAL_BUS|Equal3~2, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector0~1\, U_cpu|U_INTERNAL_BUS|Selector0~1, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal12~0\, U_cpu|U_INTERNAL_BUS|Equal12~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal12~1\, U_cpu|U_INTERNAL_BUS|Equal12~1, top_level, 1
instance = comp, \U_cpu|U_temp_REG|output[7]\, U_cpu|U_temp_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector0~0\, U_cpu|U_INTERNAL_BUS|Selector0~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal2~0\, U_cpu|U_INTERNAL_BUS|Equal2~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal2~1\, U_cpu|U_INTERNAL_BUS|Equal2~1, top_level, 1
instance = comp, \U_cpu|U_D_REG|output[5]\, U_cpu|U_D_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal9~0\, U_cpu|U_INTERNAL_BUS|Equal9~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal9~1\, U_cpu|U_INTERNAL_BUS|Equal9~1, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector2~2\, U_cpu|U_INTERNAL_BUS|Selector2~2, top_level, 1
instance = comp, \U_cpu|U_ARL_REG|output[5]\, U_cpu|U_ARL_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal0~1\, U_cpu|U_INTERNAL_BUS|Equal0~1, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal0~2\, U_cpu|U_INTERNAL_BUS|Equal0~2, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LDAABX_GET_MEM_X_A\, U_cpu|U_controller|state.s_LDAABX_GET_MEM_X_A, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_20~feeder\, U_cpu|U_controller|state.ADDR_20~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_20\, U_cpu|U_controller|state.ADDR_20, top_level, 1
instance = comp, \U_cpu|U_controller|state.LDAABX_GET_A\, U_cpu|U_controller|state.LDAABX_GET_A, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LDAABX_RAM_TO_A\, U_cpu|U_controller|state.s_LDAABX_RAM_TO_A, top_level, 1
instance = comp, \U_cpu|U_controller|Selector11~0\, U_cpu|U_controller|Selector11~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.LDAI\, U_cpu|U_controller|state.LDAI, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_2~feeder\, U_cpu|U_controller|state.ADDR_2~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_2\, U_cpu|U_controller|state.ADDR_2, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_LDAI2_READ_FROM_MEMORY~feeder\, U_cpu|U_controller|state.S_LDAI2_READ_FROM_MEMORY~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_LDAI2_READ_FROM_MEMORY\, U_cpu|U_controller|state.S_LDAI2_READ_FROM_MEMORY, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_read_from_the_external_bus_to_reg_A\, U_cpu|U_controller|state.s_read_from_the_external_bus_to_reg_A, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_5\, U_cpu|U_controller|state.ADDR_5, top_level, 1
instance = comp, \U_cpu|U_controller|state.getADAA_from_memory\, U_cpu|U_controller|state.getADAA_from_memory, top_level, 1
instance = comp, \U_cpu|U_controller|state.getADAA_to_A\, U_cpu|U_controller|state.getADAA_to_A, top_level, 1
instance = comp, \U_cpu|U_controller|Selector17~0\, U_cpu|U_controller|Selector17~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.SBCR_D\, U_cpu|U_controller|state.SBCR_D, top_level, 1
instance = comp, \U_cpu|U_controller|Selector16~1\, U_cpu|U_controller|Selector16~1, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADCR_D\, U_cpu|U_controller|state.ADCR_D, top_level, 1
instance = comp, \U_cpu|U_controller|Selector19~0\, U_cpu|U_controller|Selector19~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.ANDR_D\, U_cpu|U_controller|state.ANDR_D, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr100~0\, U_cpu|U_controller|WideOr100~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr34~0\, U_cpu|U_controller|WideOr34~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_ALU_TO_A\, U_cpu|U_controller|state.S_ALU_TO_A, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr115~0\, U_cpu|U_controller|WideOr115~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr115\, U_cpu|U_controller|WideOr115, top_level, 1
instance = comp, \U_cpu|U_A_REG|output[4]\, U_cpu|U_A_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_A_REG|output[3]\, U_cpu|U_A_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_A_REG|output[2]\, U_cpu|U_A_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_A_REG|output[0]\, U_cpu|U_A_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_ALU|Add6~10\, U_cpu|U_ALU|Add6~10, top_level, 1
instance = comp, \U_cpu|U_ALU|Add5~10\, U_cpu|U_ALU|Add5~10, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux2~0\, U_cpu|U_ALU|Mux2~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux2~1\, U_cpu|U_ALU|Mux2~1, top_level, 1
instance = comp, \U_cpu|U_controller|Selector29~1\, U_cpu|U_controller|Selector29~1, top_level, 1
instance = comp, \U_cpu|U_controller|state.SRRL\, U_cpu|U_controller|state.SRRL, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr120~0\, U_cpu|U_controller|WideOr120~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr120\, U_cpu|U_controller|WideOr120, top_level, 1
instance = comp, \U_cpu|U_controller|Selector36~2\, U_cpu|U_controller|Selector36~2, top_level, 1
instance = comp, \U_cpu|U_controller|state.INCA\, U_cpu|U_controller|state.INCA, top_level, 1
instance = comp, \U_cpu|U_controller|Selector27~0\, U_cpu|U_controller|Selector27~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector23~0\, U_cpu|U_controller|Selector23~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.ROLC\, U_cpu|U_controller|state.ROLC, top_level, 1
instance = comp, \U_cpu|U_controller|Selector24~0\, U_cpu|U_controller|Selector24~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.RORC\, U_cpu|U_controller|state.RORC, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr119~0\, U_cpu|U_controller|WideOr119~0, top_level, 1
instance = comp, \U_cpu|U_ALU_REG|output[6]~3\, U_cpu|U_ALU_REG|output[6]~3, top_level, 1
instance = comp, \U_cpu|U_A_REG|output[5]\, U_cpu|U_A_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_ALU|RESULT~5\, U_cpu|U_ALU|RESULT~5, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr122~0\, U_cpu|U_controller|WideOr122~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr122~1\, U_cpu|U_controller|WideOr122~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~11\, U_cpu|U_ALU|Mux8~11, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux0~11\, U_cpu|U_ALU|Mux0~11, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux2~2\, U_cpu|U_ALU|Mux2~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux1~16\, U_cpu|U_ALU|Mux1~16, top_level, 1
instance = comp, \U_cpu|U_ALU|Add3~0\, U_cpu|U_ALU|Add3~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Add3~8\, U_cpu|U_ALU|Add3~8, top_level, 1
instance = comp, \U_cpu|U_ALU|Add3~10\, U_cpu|U_ALU|Add3~10, top_level, 1
instance = comp, \U_cpu|U_A_REG|output[1]\, U_cpu|U_A_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_ALU|Add4~0\, U_cpu|U_ALU|Add4~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Add4~2\, U_cpu|U_ALU|Add4~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Add4~10\, U_cpu|U_ALU|Add4~10, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux1~17\, U_cpu|U_ALU|Mux1~17, top_level, 1
instance = comp, \U_cpu|U_controller|Selector38~0\, U_cpu|U_controller|Selector38~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.CLRC\, U_cpu|U_controller|state.CLRC, top_level, 1
instance = comp, \U_cpu|U_controller|Selector37~2\, U_cpu|U_controller|Selector37~2, top_level, 1
instance = comp, \U_cpu|U_controller|state.SETC\, U_cpu|U_controller|state.SETC, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr123~1\, U_cpu|U_controller|WideOr123~1, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr123~1clkctrl\, U_cpu|U_controller|WideOr123~1clkctrl, top_level, 1
instance = comp, \U_cpu|U_controller|C_sel[0]\, U_cpu|U_controller|C_sel[0], top_level, 1
instance = comp, \U_cpu|U_controller|WideOr122\, U_cpu|U_controller|WideOr122, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~1\, U_cpu|U_ALU|Mux8~1, top_level, 1
instance = comp, \U_cpu|U_CFlag_MUX|Mux0~1\, U_cpu|U_CFlag_MUX|Mux0~1, top_level, 1
instance = comp, \U_cpu|U_CFlag_MUX|Mux0~2\, U_cpu|U_CFlag_MUX|Mux0~2, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr119\, U_cpu|U_controller|WideOr119, top_level, 1
instance = comp, \U_cpu|U_CFlag_MUX|Mux0~3\, U_cpu|U_CFlag_MUX|Mux0~3, top_level, 1
instance = comp, \U_cpu|U_controller|C_sel[1]\, U_cpu|U_controller|C_sel[1], top_level, 1
instance = comp, \U_cpu|U_CFlag_MUX|Mux0~4\, U_cpu|U_CFlag_MUX|Mux0~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Add3~12\, U_cpu|U_ALU|Add3~12, top_level, 1
instance = comp, \U_cpu|U_ALU|Add3~14\, U_cpu|U_ALU|Add3~14, top_level, 1
instance = comp, \U_cpu|U_ALU|Add3~16\, U_cpu|U_ALU|Add3~16, top_level, 1
instance = comp, \U_cpu|U_ALU|Add4~12\, U_cpu|U_ALU|Add4~12, top_level, 1
instance = comp, \U_cpu|U_ALU|Add4~14\, U_cpu|U_ALU|Add4~14, top_level, 1
instance = comp, \U_cpu|U_ALU|Add4~16\, U_cpu|U_ALU|Add4~16, top_level, 1
instance = comp, \U_cpu|U_CFlag_MUX|Mux0~6\, U_cpu|U_CFlag_MUX|Mux0~6, top_level, 1
instance = comp, \U_cpu|U_CFlag_MUX|Mux0~7\, U_cpu|U_CFlag_MUX|Mux0~7, top_level, 1
instance = comp, \U_cpu|U_CFlag_MUX|Mux0~8\, U_cpu|U_CFlag_MUX|Mux0~8, top_level, 1
instance = comp, \U_cpu|U_CFlag_MUX|Mux0~9\, U_cpu|U_CFlag_MUX|Mux0~9, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr123~3\, U_cpu|U_controller|WideOr123~3, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr123\, U_cpu|U_controller|WideOr123, top_level, 1
instance = comp, \U_cpu|U_Status_REG|output[0]\, U_cpu|U_Status_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_ALU|Add0~1\, U_cpu|U_ALU|Add0~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Add0~2\, U_cpu|U_ALU|Add0~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Add0~4\, U_cpu|U_ALU|Add0~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Add0~10\, U_cpu|U_ALU|Add0~10, top_level, 1
instance = comp, \U_cpu|U_ALU|Add0~12\, U_cpu|U_ALU|Add0~12, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux2~3\, U_cpu|U_ALU|Mux2~3, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux2~4\, U_cpu|U_ALU|Mux2~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux2~5\, U_cpu|U_ALU|Mux2~5, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux2~6\, U_cpu|U_ALU|Mux2~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux12~0\, U_cpu|U_ALU|Mux12~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux12~1\, U_cpu|U_ALU|Mux12~1, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr123~0\, U_cpu|U_controller|WideOr123~0, top_level, 1
instance = comp, \U_cpu|U_ALU_REG|output[5]\, U_cpu|U_ALU_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector2~3\, U_cpu|U_INTERNAL_BUS|Selector2~3, top_level, 1
instance = comp, \U_cpu|U_MuxToPch|Mux6~0\, U_cpu|U_MuxToPch|Mux6~0, top_level, 1
instance = comp, \U_cpu|U_PCH|output[1]\, U_cpu|U_PCH|output[1], top_level, 1
instance = comp, \U_cpu|U_pc_adder|p_ands~1\, U_cpu|U_pc_adder|p_ands~1, top_level, 1
instance = comp, \U_cpu|U_controller|Selector26~0\, U_cpu|U_controller|Selector26~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.BCSA\, U_cpu|U_controller|state.BCSA, top_level, 1
instance = comp, \U_cpu|U_A_REG|output[6]\, U_cpu|U_A_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_ALU|Mux0~6\, U_cpu|U_ALU|Mux0~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux0~7\, U_cpu|U_ALU|Mux0~7, top_level, 1
instance = comp, \U_cpu|U_ALU|Add2~0\, U_cpu|U_ALU|Add2~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Add2~2\, U_cpu|U_ALU|Add2~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Add2~8\, U_cpu|U_ALU|Add2~8, top_level, 1
instance = comp, \U_cpu|U_ALU|Add2~12\, U_cpu|U_ALU|Add2~12, top_level, 1
instance = comp, \U_cpu|U_ALU|temp3~1\, U_cpu|U_ALU|temp3~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Add0~16\, U_cpu|U_ALU|Add0~16, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux0~4\, U_cpu|U_ALU|Mux0~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux0~5\, U_cpu|U_ALU|Mux0~5, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux0~8\, U_cpu|U_ALU|Mux0~8, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux0~10\, U_cpu|U_ALU|Mux0~10, top_level, 1
instance = comp, \U_cpu|U_Status_REG|output[2]\, U_cpu|U_Status_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_controller|Selector27~2\, U_cpu|U_controller|Selector27~2, top_level, 1
instance = comp, \U_cpu|U_controller|state.BEQA\, U_cpu|U_controller|state.BEQA, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux7~2\, U_cpu|U_ALU|Mux7~2, top_level, 1
instance = comp, \U_cpu|U_ALU|RESULT~0\, U_cpu|U_ALU|RESULT~0, top_level, 1
instance = comp, \U_cpu|U_ALU|temp3~0\, U_cpu|U_ALU|temp3~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux7~3\, U_cpu|U_ALU|Mux7~3, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux7~4\, U_cpu|U_ALU|Mux7~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux7~5\, U_cpu|U_ALU|Mux7~5, top_level, 1
instance = comp, \U_cpu|U_ALU|Mult0|auto_generated|mac_mult1\, U_cpu|U_ALU|Mult0|auto_generated|mac_mult1, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~9\, U_cpu|U_ALU|Mux8~9, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~13\, U_cpu|U_ALU|Mux8~13, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~4\, U_cpu|U_ALU|Mux8~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~5\, U_cpu|U_ALU|Mux8~5, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~2\, U_cpu|U_ALU|Mux8~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Equal0~0\, U_cpu|U_ALU|Equal0~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Equal0~1\, U_cpu|U_ALU|Equal0~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Equal0~4\, U_cpu|U_ALU|Equal0~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Equal0~7\, U_cpu|U_ALU|Equal0~7, top_level, 1
instance = comp, \U_cpu|U_ALU|Equal0~8\, U_cpu|U_ALU|Equal0~8, top_level, 1
instance = comp, \U_cpu|U_Status_REG|output[3]\, U_cpu|U_Status_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_controller|Selector140~1\, U_cpu|U_controller|Selector140~1, top_level, 1
instance = comp, \U_cpu|U_controller|Selector32~0\, U_cpu|U_controller|Selector32~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.BPLA\, U_cpu|U_controller|state.BPLA, top_level, 1
instance = comp, \U_cpu|U_controller|Selector140~2\, U_cpu|U_controller|Selector140~2, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~3\, U_cpu|U_pc_adder|carry~3, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~4\, U_cpu|U_pc_adder|carry~4, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~10\, U_cpu|U_pc_adder|carry~10, top_level, 1
instance = comp, \U_cpu|U_MuxToPcL|Mux3~0\, U_cpu|U_MuxToPcL|Mux3~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector143~0\, U_cpu|U_controller|Selector143~0, top_level, 1
instance = comp, \U_cpu|U_PCL|output[4]\, U_cpu|U_PCL|output[4], top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~11\, U_cpu|U_pc_adder|carry~11, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~12\, U_cpu|U_pc_adder|carry~12, top_level, 1
instance = comp, \U_cpu|U_pc_adder|p_ands~2\, U_cpu|U_pc_adder|p_ands~2, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~14\, U_cpu|U_pc_adder|carry~14, top_level, 1
instance = comp, \U_cpu|U_MuxToPcL|Mux0~0\, U_cpu|U_MuxToPcL|Mux0~0, top_level, 1
instance = comp, \U_cpu|U_PCL|output[7]\, U_cpu|U_PCL|output[7], top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~6\, U_cpu|U_pc_adder|carry~6, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~21\, U_cpu|U_pc_adder|carry~21, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~35\, U_cpu|U_pc_adder|carry~35, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~36\, U_cpu|U_pc_adder|carry~36, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~37\, U_cpu|U_pc_adder|carry~37, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~38\, U_cpu|U_pc_adder|carry~38, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~39\, U_cpu|U_pc_adder|carry~39, top_level, 1
instance = comp, \U_cpu|U_MuxToPch|Mux2~0\, U_cpu|U_MuxToPch|Mux2~0, top_level, 1
instance = comp, \U_cpu|U_PCH|output[5]\, U_cpu|U_PCH|output[5], top_level, 1
instance = comp, \U_cpu|U_temp_REG|output[5]\, U_cpu|U_temp_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector2~0\, U_cpu|U_INTERNAL_BUS|Selector2~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector2~4\, U_cpu|U_INTERNAL_BUS|Selector2~4, top_level, 1
instance = comp, \U_cpu|U_IR_REG|output[5]\, U_cpu|U_IR_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_controller|Selector22~1\, U_cpu|U_controller|Selector22~1, top_level, 1
instance = comp, \U_cpu|U_controller|state.SLRL\, U_cpu|U_controller|state.SLRL, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr121~0\, U_cpu|U_controller|WideOr121~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector18~0\, U_cpu|U_controller|Selector18~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.CMPR_D\, U_cpu|U_controller|state.CMPR_D, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr121\, U_cpu|U_controller|WideOr121, top_level, 1
instance = comp, \U_cpu|U_ALU_REG|output[6]~2\, U_cpu|U_ALU_REG|output[6]~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~15\, U_cpu|U_ALU|Mux8~15, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux10~0\, U_cpu|U_ALU|Mux10~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux10~1\, U_cpu|U_ALU|Mux10~1, top_level, 1
instance = comp, \U_cpu|U_ALU_REG|output[7]\, U_cpu|U_ALU_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector0~3\, U_cpu|U_INTERNAL_BUS|Selector0~3, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector0~4\, U_cpu|U_INTERNAL_BUS|Selector0~4, top_level, 1
instance = comp, \U_cpu|U_A_REG|output[7]\, U_cpu|U_A_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_ALU|Add0~18\, U_cpu|U_ALU|Add0~18, top_level, 1
instance = comp, \U_cpu|U_controller|Selector139~0\, U_cpu|U_controller|Selector139~0, top_level, 1
instance = comp, \U_cpu|U_MuxToPcL|Mux7~2\, U_cpu|U_MuxToPcL|Mux7~2, top_level, 1
instance = comp, \U_cpu|U_MuxToPcL|Mux7~3\, U_cpu|U_MuxToPcL|Mux7~3, top_level, 1
instance = comp, \U_cpu|U_PCL|output[0]\, U_cpu|U_PCL|output[0], top_level, 1
instance = comp, \U_cpu|U_controller|Selector140~3\, U_cpu|U_controller|Selector140~3, top_level, 1
instance = comp, \U_cpu|U_pc_adder|s[1]\, U_cpu|U_pc_adder|s[1], top_level, 1
instance = comp, \U_cpu|U_MuxToPcL|Mux6~2\, U_cpu|U_MuxToPcL|Mux6~2, top_level, 1
instance = comp, \U_cpu|U_PCL|output[1]\, U_cpu|U_PCL|output[1], top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~2\, U_cpu|U_pc_adder|carry~2, top_level, 1
instance = comp, \U_cpu|U_MuxToPcL|Mux5~0\, U_cpu|U_MuxToPcL|Mux5~0, top_level, 1
instance = comp, \U_cpu|U_PCL|output[2]\, U_cpu|U_PCL|output[2], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux13~0\, U_cpu|U_MUX_adress_sel|Mux13~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux13~1\, U_cpu|U_MUX_adress_sel|Mux13~1, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr3~1\, U_cpu|U_controller|WideOr3~1, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr1~1\, U_cpu|U_controller|WideOr1~1, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LDSI_get_h_addr\, U_cpu|U_controller|state.s_LDSI_get_h_addr, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr3~3\, U_cpu|U_controller|WideOr3~3, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr3\, U_cpu|U_controller|WideOr3, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[2]\, U_cpu|U_ADDRESS_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux12~0\, U_cpu|U_MUX_adress_sel|Mux12~0, top_level, 1
instance = comp, \U_cpu|U_ARL_REG|output[3]\, U_cpu|U_ARL_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux12~1\, U_cpu|U_MUX_adress_sel|Mux12~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[3]\, U_cpu|U_ADDRESS_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_ARL_REG|output[6]\, U_cpu|U_ARL_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux9~0\, U_cpu|U_MUX_adress_sel|Mux9~0, top_level, 1
instance = comp, \U_cpu|U_X_adder|g[5]\, U_cpu|U_X_adder|g[5], top_level, 1
instance = comp, \U_cpu|U_ARL_REG|output[4]\, U_cpu|U_ARL_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_ADDER_X_MUX|Mux11~0\, U_cpu|U_ADDER_X_MUX|Mux11~0, top_level, 1
instance = comp, \U_cpu|U_X_adder|p[5]~3\, U_cpu|U_X_adder|p[5]~3, top_level, 1
instance = comp, \U_cpu|U_X_adder|p[4]~4\, U_cpu|U_X_adder|p[4]~4, top_level, 1
instance = comp, \U_cpu|U_ARL_REG|output[0]\, U_cpu|U_ARL_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_ADDER_X_MUX|Mux15~0\, U_cpu|U_ADDER_X_MUX|Mux15~0, top_level, 1
instance = comp, \U_cpu|U_MuxToXL|Mux7~0\, U_cpu|U_MuxToXL|Mux7~0, top_level, 1
instance = comp, \U_cpu|U_XL_REG|output[0]\, U_cpu|U_XL_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_ARL_REG|output[1]\, U_cpu|U_ARL_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_ADDER_X_MUX|Mux14~0\, U_cpu|U_ADDER_X_MUX|Mux14~0, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~1\, U_cpu|U_X_adder|carry~1, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~2\, U_cpu|U_X_adder|carry~2, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~3\, U_cpu|U_X_adder|carry~3, top_level, 1
instance = comp, \U_cpu|U_ADDER_X_MUX|Mux12~0\, U_cpu|U_ADDER_X_MUX|Mux12~0, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~4\, U_cpu|U_X_adder|carry~4, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~5\, U_cpu|U_X_adder|carry~5, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~13\, U_cpu|U_X_adder|carry~13, top_level, 1
instance = comp, \U_cpu|U_MuxToXL|Mux1~0\, U_cpu|U_MuxToXL|Mux1~0, top_level, 1
instance = comp, \U_cpu|U_XL_REG|output[6]\, U_cpu|U_XL_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux9~1\, U_cpu|U_MUX_adress_sel|Mux9~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[6]\, U_cpu|U_ADDRESS_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[5]~4\, U_cpu|U_SP_adder|p[5]~4, top_level, 1
instance = comp, \U_cpu|U_MuxToSPL|Mux2~0\, U_cpu|U_MuxToSPL|Mux2~0, top_level, 1
instance = comp, \U_cpu|U_SPL_REG|output[5]\, U_cpu|U_SPL_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_MuxToSPL|Mux7~0\, U_cpu|U_MuxToSPL|Mux7~0, top_level, 1
instance = comp, \U_cpu|U_SPL_REG|output[0]\, U_cpu|U_SPL_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_MuxToSPL|Mux6~0\, U_cpu|U_MuxToSPL|Mux6~0, top_level, 1
instance = comp, \U_cpu|U_SPL_REG|output[1]\, U_cpu|U_SPL_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~3\, U_cpu|U_SP_adder|carry~3, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~4\, U_cpu|U_SP_adder|carry~4, top_level, 1
instance = comp, \U_cpu|U_controller|Incrememt_SP_sel[0]~0\, U_cpu|U_controller|Incrememt_SP_sel[0]~0, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~2\, U_cpu|U_SP_adder|carry~2, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~18\, U_cpu|U_SP_adder|carry~18, top_level, 1
instance = comp, \U_cpu|U_MuxToSPL|Mux3~0\, U_cpu|U_MuxToSPL|Mux3~0, top_level, 1
instance = comp, \U_cpu|U_SPL_REG|output[4]\, U_cpu|U_SPL_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[3]~8\, U_cpu|U_SP_adder|p[3]~8, top_level, 1
instance = comp, \U_cpu|U_MuxToSPL|Mux4~0\, U_cpu|U_MuxToSPL|Mux4~0, top_level, 1
instance = comp, \U_cpu|U_SPL_REG|output[3]\, U_cpu|U_SPL_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~5\, U_cpu|U_SP_adder|carry~5, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~6\, U_cpu|U_SP_adder|carry~6, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~61\, U_cpu|U_SP_adder|carry~61, top_level, 1
instance = comp, \U_cpu|U_MuxToSPL|Mux1~0\, U_cpu|U_MuxToSPL|Mux1~0, top_level, 1
instance = comp, \U_cpu|U_SPL_REG|output[6]\, U_cpu|U_SPL_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~13\, U_cpu|U_SP_adder|carry~13, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~14\, U_cpu|U_SP_adder|carry~14, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~15\, U_cpu|U_SP_adder|carry~15, top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[7]~6\, U_cpu|U_SP_adder|p[7]~6, top_level, 1
instance = comp, \U_cpu|U_MuxToSPL|Mux0~0\, U_cpu|U_MuxToSPL|Mux0~0, top_level, 1
instance = comp, \U_cpu|U_SPL_REG|output[7]\, U_cpu|U_SPL_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_ARL_REG|output[7]\, U_cpu|U_ARL_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_X_adder|p[6]~2\, U_cpu|U_X_adder|p[6]~2, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~11\, U_cpu|U_X_adder|carry~11, top_level, 1
instance = comp, \U_cpu|U_MuxToXL|Mux0~0\, U_cpu|U_MuxToXL|Mux0~0, top_level, 1
instance = comp, \U_cpu|U_XL_REG|output[7]\, U_cpu|U_XL_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux8~0\, U_cpu|U_MUX_adress_sel|Mux8~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux8~1\, U_cpu|U_MUX_adress_sel|Mux8~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[7]\, U_cpu|U_ADDRESS_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~7\, U_cpu|U_X_adder|carry~7, top_level, 1
instance = comp, \U_cpu|U_MuxToXL|Mux2~0\, U_cpu|U_MuxToXL|Mux2~0, top_level, 1
instance = comp, \U_cpu|U_XL_REG|output[5]\, U_cpu|U_XL_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_MuxToPcL|Mux2~0\, U_cpu|U_MuxToPcL|Mux2~0, top_level, 1
instance = comp, \U_cpu|U_PCL|output[5]\, U_cpu|U_PCL|output[5], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux10~0\, U_cpu|U_MUX_adress_sel|Mux10~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux10~1\, U_cpu|U_MUX_adress_sel|Mux10~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[5]\, U_cpu|U_ADDRESS_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_DECODER|Equal1~3\, U_cpu|U_DECODER|Equal1~3, top_level, 1
instance = comp, \U_cpu|U_DECODER|Equal1~4\, U_cpu|U_DECODER|Equal1~4, top_level, 1
instance = comp, \U_cpu|U_SP_adder|s[15]~1\, U_cpu|U_SP_adder|s[15]~1, top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[12]~11\, U_cpu|U_SP_adder|p[12]~11, top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[9]~2\, U_cpu|U_SP_adder|p[9]~2, top_level, 1
instance = comp, \U_cpu|U_MuxToSPH|Mux6~0\, U_cpu|U_MuxToSPH|Mux6~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_12\, U_cpu|U_controller|state.ADDR_12, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LDSI_H_addr_to_int_bus\, U_cpu|U_controller|state.s_LDSI_H_addr_to_int_bus, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LDSI_address_to_SPH\, U_cpu|U_controller|state.s_LDSI_address_to_SPH, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr129\, U_cpu|U_controller|WideOr129, top_level, 1
instance = comp, \U_cpu|U_SPH_REG|output[1]\, U_cpu|U_SPH_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[4]~9\, U_cpu|U_SP_adder|p[4]~9, top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[8]~7\, U_cpu|U_SP_adder|p[8]~7, top_level, 1
instance = comp, \U_cpu|U_MuxToSPH|Mux7~0\, U_cpu|U_MuxToSPH|Mux7~0, top_level, 1
instance = comp, \U_cpu|U_SPH_REG|output[0]\, U_cpu|U_SPH_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~7\, U_cpu|U_SP_adder|carry~7, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~23\, U_cpu|U_SP_adder|carry~23, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~39\, U_cpu|U_SP_adder|carry~39, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~40\, U_cpu|U_SP_adder|carry~40, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~11\, U_cpu|U_SP_adder|carry~11, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~16\, U_cpu|U_SP_adder|carry~16, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~37\, U_cpu|U_SP_adder|carry~37, top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[6]~5\, U_cpu|U_SP_adder|p[6]~5, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~20\, U_cpu|U_SP_adder|carry~20, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~21\, U_cpu|U_SP_adder|carry~21, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~22\, U_cpu|U_SP_adder|carry~22, top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[1]~1\, U_cpu|U_SP_adder|p[1]~1, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~24\, U_cpu|U_SP_adder|carry~24, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~25\, U_cpu|U_SP_adder|carry~25, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~26\, U_cpu|U_SP_adder|carry~26, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~32\, U_cpu|U_SP_adder|carry~32, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~28\, U_cpu|U_SP_adder|carry~28, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~29\, U_cpu|U_SP_adder|carry~29, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~30\, U_cpu|U_SP_adder|carry~30, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~31\, U_cpu|U_SP_adder|carry~31, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~33\, U_cpu|U_SP_adder|carry~33, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~38\, U_cpu|U_SP_adder|carry~38, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~58\, U_cpu|U_SP_adder|carry~58, top_level, 1
instance = comp, \U_cpu|U_MuxToSPH|Mux4~0\, U_cpu|U_MuxToSPH|Mux4~0, top_level, 1
instance = comp, \U_cpu|U_SPH_REG|output[3]\, U_cpu|U_SPH_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~46\, U_cpu|U_SP_adder|carry~46, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~42\, U_cpu|U_SP_adder|carry~42, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~43\, U_cpu|U_SP_adder|carry~43, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~44\, U_cpu|U_SP_adder|carry~44, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~41\, U_cpu|U_SP_adder|carry~41, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~45\, U_cpu|U_SP_adder|carry~45, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~57\, U_cpu|U_SP_adder|carry~57, top_level, 1
instance = comp, \U_cpu|U_MuxToSPH|Mux3~0\, U_cpu|U_MuxToSPH|Mux3~0, top_level, 1
instance = comp, \U_cpu|U_SPH_REG|output[4]\, U_cpu|U_SPH_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~59\, U_cpu|U_SP_adder|carry~59, top_level, 1
instance = comp, \U_cpu|U_MuxToSPH|Mux5~0\, U_cpu|U_MuxToSPH|Mux5~0, top_level, 1
instance = comp, \U_cpu|U_SPH_REG|output[2]\, U_cpu|U_SPH_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[10]~3\, U_cpu|U_SP_adder|p[10]~3, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~17\, U_cpu|U_SP_adder|carry~17, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~27\, U_cpu|U_SP_adder|carry~27, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~34\, U_cpu|U_SP_adder|carry~34, top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[11]~10\, U_cpu|U_SP_adder|p[11]~10, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~47\, U_cpu|U_SP_adder|carry~47, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~48\, U_cpu|U_SP_adder|carry~48, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~49\, U_cpu|U_SP_adder|carry~49, top_level, 1
instance = comp, \U_cpu|U_MuxToSPH|Mux2~0\, U_cpu|U_MuxToSPH|Mux2~0, top_level, 1
instance = comp, \U_cpu|U_SPH_REG|output[5]\, U_cpu|U_SPH_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_SP_adder|p[13]~0\, U_cpu|U_SP_adder|p[13]~0, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~8\, U_cpu|U_SP_adder|carry~8, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~9\, U_cpu|U_SP_adder|carry~9, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~10\, U_cpu|U_SP_adder|carry~10, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~50\, U_cpu|U_SP_adder|carry~50, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~51\, U_cpu|U_SP_adder|carry~51, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~52\, U_cpu|U_SP_adder|carry~52, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~53\, U_cpu|U_SP_adder|carry~53, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~54\, U_cpu|U_SP_adder|carry~54, top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~55\, U_cpu|U_SP_adder|carry~55, top_level, 1
instance = comp, \U_cpu|U_SP_adder|s[14]\, U_cpu|U_SP_adder|s[14], top_level, 1
instance = comp, \U_cpu|U_MuxToSPH|Mux1~0\, U_cpu|U_MuxToSPH|Mux1~0, top_level, 1
instance = comp, \U_cpu|U_SPH_REG|output[6]\, U_cpu|U_SPH_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_SP_adder|carry~56\, U_cpu|U_SP_adder|carry~56, top_level, 1
instance = comp, \U_cpu|U_MuxToSPH|Mux0~0\, U_cpu|U_MuxToSPH|Mux0~0, top_level, 1
instance = comp, \U_cpu|U_SPH_REG|output[7]\, U_cpu|U_SPH_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_X_adder|p[13]~0\, U_cpu|U_X_adder|p[13]~0, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~14\, U_cpu|U_X_adder|carry~14, top_level, 1
instance = comp, \U_cpu|U_X_adder|p[10]~6\, U_cpu|U_X_adder|p[10]~6, top_level, 1
instance = comp, \U_cpu|U_X_adder|p[9]~7\, U_cpu|U_X_adder|p[9]~7, top_level, 1
instance = comp, \U_cpu|U_MuxToXh|Mux6~0\, U_cpu|U_MuxToXh|Mux6~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LDXI_get_h_addr\, U_cpu|U_controller|state.s_LDXI_get_h_addr, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_18~feeder\, U_cpu|U_controller|state.ADDR_18~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_18\, U_cpu|U_controller|state.ADDR_18, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LXSI_H_addr_to_int_bus\, U_cpu|U_controller|state.s_LXSI_H_addr_to_int_bus, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_LXSI_address_to_SPH\, U_cpu|U_controller|state.s_LXSI_address_to_SPH, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr133\, U_cpu|U_controller|WideOr133, top_level, 1
instance = comp, \U_cpu|U_XH_REG|output[1]\, U_cpu|U_XH_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_X_adder|p[3]~9\, U_cpu|U_X_adder|p[3]~9, top_level, 1
instance = comp, \U_cpu|U_X_adder|g[7]\, U_cpu|U_X_adder|g[7], top_level, 1
instance = comp, \U_cpu|U_X_adder|p[7]~1\, U_cpu|U_X_adder|p[7]~1, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~9\, U_cpu|U_X_adder|carry~9, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~10\, U_cpu|U_X_adder|carry~10, top_level, 1
instance = comp, \U_cpu|U_X_adder|p[8]~8\, U_cpu|U_X_adder|p[8]~8, top_level, 1
instance = comp, \U_cpu|U_MuxToXh|Mux7~0\, U_cpu|U_MuxToXh|Mux7~0, top_level, 1
instance = comp, \U_cpu|U_XH_REG|output[0]\, U_cpu|U_XH_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~0\, U_cpu|U_X_adder|carry~0, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~19\, U_cpu|U_X_adder|carry~19, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~26\, U_cpu|U_X_adder|carry~26, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~27\, U_cpu|U_X_adder|carry~27, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~22\, U_cpu|U_X_adder|carry~22, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~23\, U_cpu|U_X_adder|carry~23, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~24\, U_cpu|U_X_adder|carry~24, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~20\, U_cpu|U_X_adder|carry~20, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~15\, U_cpu|U_X_adder|carry~15, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~16\, U_cpu|U_X_adder|carry~16, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~17\, U_cpu|U_X_adder|carry~17, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~18\, U_cpu|U_X_adder|carry~18, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~21\, U_cpu|U_X_adder|carry~21, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~25\, U_cpu|U_X_adder|carry~25, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~53\, U_cpu|U_X_adder|carry~53, top_level, 1
instance = comp, \U_cpu|U_MuxToXh|Mux5~0\, U_cpu|U_MuxToXh|Mux5~0, top_level, 1
instance = comp, \U_cpu|U_XH_REG|output[2]\, U_cpu|U_XH_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~30\, U_cpu|U_X_adder|carry~30, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~31\, U_cpu|U_X_adder|carry~31, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~32\, U_cpu|U_X_adder|carry~32, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~28\, U_cpu|U_X_adder|carry~28, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~33\, U_cpu|U_X_adder|carry~33, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~52\, U_cpu|U_X_adder|carry~52, top_level, 1
instance = comp, \U_cpu|U_MuxToXh|Mux4~0\, U_cpu|U_MuxToXh|Mux4~0, top_level, 1
instance = comp, \U_cpu|U_XH_REG|output[3]\, U_cpu|U_XH_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~34\, U_cpu|U_X_adder|carry~34, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~42\, U_cpu|U_X_adder|carry~42, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~38\, U_cpu|U_X_adder|carry~38, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~39\, U_cpu|U_X_adder|carry~39, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~40\, U_cpu|U_X_adder|carry~40, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~36\, U_cpu|U_X_adder|carry~36, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~41\, U_cpu|U_X_adder|carry~41, top_level, 1
instance = comp, \U_cpu|U_MuxToXh|Mux3~0\, U_cpu|U_MuxToXh|Mux3~0, top_level, 1
instance = comp, \U_cpu|U_MuxToXh|Mux3~1\, U_cpu|U_MuxToXh|Mux3~1, top_level, 1
instance = comp, \U_cpu|U_XH_REG|output[4]\, U_cpu|U_XH_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_X_adder|p_ands~1\, U_cpu|U_X_adder|p_ands~1, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~8\, U_cpu|U_X_adder|carry~8, top_level, 1
instance = comp, \U_cpu|U_X_adder|p[11]~5\, U_cpu|U_X_adder|p[11]~5, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~45\, U_cpu|U_X_adder|carry~45, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~46\, U_cpu|U_X_adder|carry~46, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~47\, U_cpu|U_X_adder|carry~47, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~43\, U_cpu|U_X_adder|carry~43, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~48\, U_cpu|U_X_adder|carry~48, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~49\, U_cpu|U_X_adder|carry~49, top_level, 1
instance = comp, \U_cpu|U_MuxToXh|Mux2~0\, U_cpu|U_MuxToXh|Mux2~0, top_level, 1
instance = comp, \U_cpu|U_XH_REG|output[5]\, U_cpu|U_XH_REG|output[5], top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~51\, U_cpu|U_X_adder|carry~51, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~12\, U_cpu|U_X_adder|carry~12, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~29\, U_cpu|U_X_adder|carry~29, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~37\, U_cpu|U_X_adder|carry~37, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~44\, U_cpu|U_X_adder|carry~44, top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~50\, U_cpu|U_X_adder|carry~50, top_level, 1
instance = comp, \U_cpu|U_X_adder|s[14]\, U_cpu|U_X_adder|s[14], top_level, 1
instance = comp, \U_cpu|U_MuxToXh|Mux1~0\, U_cpu|U_MuxToXh|Mux1~0, top_level, 1
instance = comp, \U_cpu|U_XH_REG|output[6]\, U_cpu|U_XH_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_X_adder|carry~6\, U_cpu|U_X_adder|carry~6, top_level, 1
instance = comp, \U_cpu|U_MuxToXh|Mux0~4\, U_cpu|U_MuxToXh|Mux0~4, top_level, 1
instance = comp, \U_cpu|U_MuxToXh|Mux0~2\, U_cpu|U_MuxToXh|Mux0~2, top_level, 1
instance = comp, \U_cpu|U_MuxToXh|Mux0~3\, U_cpu|U_MuxToXh|Mux0~3, top_level, 1
instance = comp, \U_cpu|U_XH_REG|output[7]\, U_cpu|U_XH_REG|output[7], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux0~0\, U_cpu|U_MUX_adress_sel|Mux0~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux0~1\, U_cpu|U_MUX_adress_sel|Mux0~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[15]\, U_cpu|U_ADDRESS_REG|output[15], top_level, 1
instance = comp, \U_cpu|U_controller|ARH_en~0\, U_cpu|U_controller|ARH_en~0, top_level, 1
instance = comp, \U_cpu|U_ARH_REG|output[4]\, U_cpu|U_ARH_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux3~0\, U_cpu|U_MUX_adress_sel|Mux3~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux3~1\, U_cpu|U_MUX_adress_sel|Mux3~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[12]\, U_cpu|U_ADDRESS_REG|output[12], top_level, 1
instance = comp, \U_cpu|U_ARH_REG|output[6]\, U_cpu|U_ARH_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux1~0\, U_cpu|U_MUX_adress_sel|Mux1~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux1~1\, U_cpu|U_MUX_adress_sel|Mux1~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[14]\, U_cpu|U_ADDRESS_REG|output[14], top_level, 1
instance = comp, \U_cpu|U_DECODER|Equal1~0\, U_cpu|U_DECODER|Equal1~0, top_level, 1
instance = comp, \U_cpu|U_ARH_REG|output[2]\, U_cpu|U_ARH_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux5~0\, U_cpu|U_MUX_adress_sel|Mux5~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux5~1\, U_cpu|U_MUX_adress_sel|Mux5~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[10]\, U_cpu|U_ADDRESS_REG|output[10], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux6~0\, U_cpu|U_MUX_adress_sel|Mux6~0, top_level, 1
instance = comp, \U_cpu|U_ARH_REG|output[1]\, U_cpu|U_ARH_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux6~1\, U_cpu|U_MUX_adress_sel|Mux6~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[9]\, U_cpu|U_ADDRESS_REG|output[9], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux4~0\, U_cpu|U_MUX_adress_sel|Mux4~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux4~1\, U_cpu|U_MUX_adress_sel|Mux4~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[11]\, U_cpu|U_ADDRESS_REG|output[11], top_level, 1
instance = comp, \U_cpu|U_DECODER|Equal1~1\, U_cpu|U_DECODER|Equal1~1, top_level, 1
instance = comp, \U_cpu|U_DECODER|Equal2~2\, U_cpu|U_DECODER|Equal2~2, top_level, 1
instance = comp, \switch[6]~input\, switch[6]~input, top_level, 1
instance = comp, \rst_input~input\, rst_input~input, top_level, 1
instance = comp, \button[1]~input\, button[1]~input, top_level, 1
instance = comp, \U_cpu|U_inport1_reg|output[6]\, U_cpu|U_inport1_reg|output[6], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[6]~16\, U_cpu|U_DECODER|output[6]~16, top_level, 1
instance = comp, \U_cpu|U_DECODER|Equal0~0\, U_cpu|U_DECODER|Equal0~0, top_level, 1
instance = comp, \U_cpu|U_DECODER|Equal0~1\, U_cpu|U_DECODER|Equal0~1, top_level, 1
instance = comp, \U_cpu|U_DECODER|Equal0~2\, U_cpu|U_DECODER|Equal0~2, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[7]~2\, U_cpu|U_DECODER|output[7]~2, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[7]~2clkctrl\, U_cpu|U_DECODER|output[7]~2clkctrl, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[6]\, U_cpu|U_DECODER|output[6], top_level, 1
instance = comp, \U_cpu|U_External_BUS|Selector1~0\, U_cpu|U_External_BUS|Selector1~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr94~1\, U_cpu|U_controller|WideOr94~1, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr94~3\, U_cpu|U_controller|WideOr94~3, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr94~0\, U_cpu|U_controller|WideOr94~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr94~4\, U_cpu|U_controller|WideOr94~4, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr94\, U_cpu|U_controller|WideOr94, top_level, 1
instance = comp, \U_cpu|U_external_reg|output[6]\, U_cpu|U_external_reg|output[6], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector1~2\, U_cpu|U_INTERNAL_BUS|Selector1~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux1~13\, U_cpu|U_ALU|Mux1~13, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux1~8\, U_cpu|U_ALU|Mux1~8, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux1~14\, U_cpu|U_ALU|Mux1~14, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux1~15\, U_cpu|U_ALU|Mux1~15, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~14\, U_cpu|U_ALU|Mux8~14, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux1~10\, U_cpu|U_ALU|Mux1~10, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux1~11\, U_cpu|U_ALU|Mux1~11, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux11~0\, U_cpu|U_ALU|Mux11~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux11~1\, U_cpu|U_ALU|Mux11~1, top_level, 1
instance = comp, \U_cpu|U_ALU_REG|output[6]\, U_cpu|U_ALU_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector1~3\, U_cpu|U_INTERNAL_BUS|Selector1~3, top_level, 1
instance = comp, \U_cpu|U_temp_REG|output[6]\, U_cpu|U_temp_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector1~0\, U_cpu|U_INTERNAL_BUS|Selector1~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector1~4\, U_cpu|U_INTERNAL_BUS|Selector1~4, top_level, 1
instance = comp, \U_cpu|U_IR_REG|output[6]\, U_cpu|U_IR_REG|output[6], top_level, 1
instance = comp, \U_cpu|U_controller|Selector14~0\, U_cpu|U_controller|Selector14~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.STAA\, U_cpu|U_controller|state.STAA, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_6~feeder\, U_cpu|U_controller|state.ADDR_6~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_6\, U_cpu|U_controller|state.ADDR_6, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_STAA_READ_FROM_MEMORY1\, U_cpu|U_controller|state.S_STAA_READ_FROM_MEMORY1, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_STAA_read_from_the_external_bus_to_ARL~feeder\, U_cpu|U_controller|state.s_STAA_read_from_the_external_bus_to_ARL~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_STAA_read_from_the_external_bus_to_ARL\, U_cpu|U_controller|state.s_STAA_read_from_the_external_bus_to_ARL, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_STAA_get_ARH\, U_cpu|U_controller|state.s_STAA_get_ARH, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_7~feeder\, U_cpu|U_controller|state.ADDR_7~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_7\, U_cpu|U_controller|state.ADDR_7, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_STAA_read_arH_from_memory~feeder\, U_cpu|U_controller|state.s_STAA_read_arH_from_memory~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_STAA_read_arH_from_memory\, U_cpu|U_controller|state.s_STAA_read_arH_from_memory, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_STAA_address_to_arh~feeder\, U_cpu|U_controller|state.s_STAA_address_to_arh~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_STAA_address_to_arh\, U_cpu|U_controller|state.s_STAA_address_to_arh, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_STAA_Get_ready_to_Store~feeder\, U_cpu|U_controller|state.S_STAA_Get_ready_to_Store~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_STAA_Get_ready_to_Store\, U_cpu|U_controller|state.S_STAA_Get_ready_to_Store, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_STAA_Store\, U_cpu|U_controller|state.S_STAA_Store, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_8~feeder\, U_cpu|U_controller|state.ADDR_8~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_8\, U_cpu|U_controller|state.ADDR_8, top_level, 1
instance = comp, \U_cpu|U_controller|Selector142~0\, U_cpu|U_controller|Selector142~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector142~1\, U_cpu|U_controller|Selector142~1, top_level, 1
instance = comp, \U_cpu|U_controller|Selector142~2\, U_cpu|U_controller|Selector142~2, top_level, 1
instance = comp, \U_cpu|U_PCH|output[2]\, U_cpu|U_PCH|output[2], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector5~0\, U_cpu|U_INTERNAL_BUS|Selector5~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector5~1\, U_cpu|U_INTERNAL_BUS|Selector5~1, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr117~0\, U_cpu|U_controller|WideOr117~0, top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[2]\, U_cpu|U_internal_reg|output[2], top_level, 1
instance = comp, \switch[2]~input\, switch[2]~input, top_level, 1
instance = comp, \U_cpu|U_inport1_reg|output[2]\, U_cpu|U_inport1_reg|output[2], top_level, 1
instance = comp, \clk~input\, clk~input, top_level, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[0]~feeder\, U_cpu|U_internal_reg|output[0]~feeder, top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[0]\, U_cpu|U_internal_reg|output[0], top_level, 1
instance = comp, \switch[0]~input\, switch[0]~input, top_level, 1
instance = comp, \button[0]~input\, button[0]~input, top_level, 1
instance = comp, \U_cpu|U_inport0_reg|output[0]\, U_cpu|U_inport0_reg|output[0], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux15~0\, U_cpu|U_MUX_adress_sel|Mux15~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux15~1\, U_cpu|U_MUX_adress_sel|Mux15~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[0]\, U_cpu|U_ADDRESS_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_X_adder|s[1]\, U_cpu|U_X_adder|s[1], top_level, 1
instance = comp, \U_cpu|U_MuxToXL|Mux6~0\, U_cpu|U_MuxToXL|Mux6~0, top_level, 1
instance = comp, \U_cpu|U_XL_REG|output[1]\, U_cpu|U_XL_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux14~0\, U_cpu|U_MUX_adress_sel|Mux14~0, top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux14~1\, U_cpu|U_MUX_adress_sel|Mux14~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[1]\, U_cpu|U_ADDRESS_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_MuxToXL|Mux3~0\, U_cpu|U_MuxToXL|Mux3~0, top_level, 1
instance = comp, \U_cpu|U_XL_REG|output[4]\, U_cpu|U_XL_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_MUX_adress_sel|Mux11~1\, U_cpu|U_MUX_adress_sel|Mux11~1, top_level, 1
instance = comp, \U_cpu|U_ADDRESS_REG|output[4]\, U_cpu|U_ADDRESS_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[3]~feeder\, U_cpu|U_internal_reg|output[3]~feeder, top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[3]\, U_cpu|U_internal_reg|output[3], top_level, 1
instance = comp, \switch[3]~input\, switch[3]~input, top_level, 1
instance = comp, \U_cpu|U_inport1_reg|output[3]\, U_cpu|U_inport1_reg|output[3], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[3]~10\, U_cpu|U_DECODER|output[3]~10, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[3]\, U_cpu|U_DECODER|output[3], top_level, 1
instance = comp, \U_cpu|U_External_BUS|Selector4~0\, U_cpu|U_External_BUS|Selector4~0, top_level, 1
instance = comp, \U_cpu|U_DECODER|Equal1~2\, U_cpu|U_DECODER|Equal1~2, top_level, 1
instance = comp, \U_cpu|U_DECODER|process_0~0\, U_cpu|U_DECODER|process_0~0, top_level, 1
instance = comp, \switch[4]~input\, switch[4]~input, top_level, 1
instance = comp, \U_cpu|U_inport0_reg|output[4]\, U_cpu|U_inport0_reg|output[4], top_level, 1
instance = comp, \switch[5]~input\, switch[5]~input, top_level, 1
instance = comp, \U_cpu|U_inport1_reg|output[5]\, U_cpu|U_inport1_reg|output[5], top_level, 1
instance = comp, \U_cpu|U_inport0_reg|output[5]\, U_cpu|U_inport0_reg|output[5], top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[7]~feeder\, U_cpu|U_internal_reg|output[7]~feeder, top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[7]\, U_cpu|U_internal_reg|output[7], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[7]\, U_cpu|U_DECODER|output[7], top_level, 1
instance = comp, \U_cpu|U_External_BUS|Selector0~0\, U_cpu|U_External_BUS|Selector0~0, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[5]~13\, U_cpu|U_DECODER|output[5]~13, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[5]~14\, U_cpu|U_DECODER|output[5]~14, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[5]\, U_cpu|U_DECODER|output[5], top_level, 1
instance = comp, \U_cpu|U_External_BUS|Selector2~0\, U_cpu|U_External_BUS|Selector2~0, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[4]~11\, U_cpu|U_DECODER|output[4]~11, top_level, 1
instance = comp, \U_cpu|U_inport1_reg|output[4]\, U_cpu|U_inport1_reg|output[4], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[4]~12\, U_cpu|U_DECODER|output[4]~12, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[4]\, U_cpu|U_DECODER|output[4], top_level, 1
instance = comp, \U_cpu|U_External_BUS|Selector3~0\, U_cpu|U_External_BUS|Selector3~0, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[0]~0\, U_cpu|U_DECODER|output[0]~0, top_level, 1
instance = comp, \U_cpu|U_inport1_reg|output[0]\, U_cpu|U_inport1_reg|output[0], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[0]~1\, U_cpu|U_DECODER|output[0]~1, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[0]\, U_cpu|U_DECODER|output[0], top_level, 1
instance = comp, \U_cpu|U_External_BUS|Selector7~0\, U_cpu|U_External_BUS|Selector7~0, top_level, 1
instance = comp, \U_cpu|U_inport0_reg|output[2]\, U_cpu|U_inport0_reg|output[2], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[2]~6\, U_cpu|U_DECODER|output[2]~6, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[2]~7\, U_cpu|U_DECODER|output[2]~7, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[2]~8\, U_cpu|U_DECODER|output[2]~8, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[2]\, U_cpu|U_DECODER|output[2], top_level, 1
instance = comp, \U_cpu|U_External_BUS|Selector5~0\, U_cpu|U_External_BUS|Selector5~0, top_level, 1
instance = comp, \U_cpu|U_external_reg|output[2]\, U_cpu|U_external_reg|output[2], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector5~2\, U_cpu|U_INTERNAL_BUS|Selector5~2, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector5~4\, U_cpu|U_INTERNAL_BUS|Selector5~4, top_level, 1
instance = comp, \U_cpu|U_IR_REG|output[2]\, U_cpu|U_IR_REG|output[2], top_level, 1
instance = comp, \U_cpu|U_controller|Selector37~0\, U_cpu|U_controller|Selector37~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector22~0\, U_cpu|U_controller|Selector22~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector81~0\, U_cpu|U_controller|Selector81~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.RET\, U_cpu|U_controller|state.RET, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_RET_GET_PCH~feeder\, U_cpu|U_controller|state.S_RET_GET_PCH~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_RET_GET_PCH\, U_cpu|U_controller|state.S_RET_GET_PCH, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_15\, U_cpu|U_controller|state.ADDR_15, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_REt_to_PCH\, U_cpu|U_controller|state.S_REt_to_PCH, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_REt_to_PCH2\, U_cpu|U_controller|state.S_REt_to_PCH2, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_RET_GET_PCL\, U_cpu|U_controller|state.S_RET_GET_PCL, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_16~feeder\, U_cpu|U_controller|state.ADDR_16~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_16\, U_cpu|U_controller|state.ADDR_16, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_REt_to_PCL~feeder\, U_cpu|U_controller|state.S_REt_to_PCL~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_REt_to_PCL\, U_cpu|U_controller|state.S_REt_to_PCL, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_REt_to_PCL2\, U_cpu|U_controller|state.S_REt_to_PCL2, top_level, 1
instance = comp, \U_cpu|U_pc_adder|s~0\, U_cpu|U_pc_adder|s~0, top_level, 1
instance = comp, \U_cpu|U_MuxToPcL|Mux1~2\, U_cpu|U_MuxToPcL|Mux1~2, top_level, 1
instance = comp, \U_cpu|U_PCL|output[6]\, U_cpu|U_PCL|output[6], top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~7\, U_cpu|U_pc_adder|carry~7, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~8\, U_cpu|U_pc_adder|carry~8, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~9\, U_cpu|U_pc_adder|carry~9, top_level, 1
instance = comp, \U_cpu|U_MuxToPch|Mux7~0\, U_cpu|U_MuxToPch|Mux7~0, top_level, 1
instance = comp, \U_cpu|U_PCH|output[0]\, U_cpu|U_PCH|output[0], top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~13\, U_cpu|U_pc_adder|carry~13, top_level, 1
instance = comp, \U_cpu|U_pc_adder|p_ands~3\, U_cpu|U_pc_adder|p_ands~3, top_level, 1
instance = comp, \U_cpu|U_pc_adder|p_ands~4\, U_cpu|U_pc_adder|p_ands~4, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~18\, U_cpu|U_pc_adder|carry~18, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~19\, U_cpu|U_pc_adder|carry~19, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~20\, U_cpu|U_pc_adder|carry~20, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~27\, U_cpu|U_pc_adder|carry~27, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~28\, U_cpu|U_pc_adder|carry~28, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~24\, U_cpu|U_pc_adder|carry~24, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~25\, U_cpu|U_pc_adder|carry~25, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~23\, U_cpu|U_pc_adder|carry~23, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~31\, U_cpu|U_pc_adder|carry~31, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~41\, U_cpu|U_pc_adder|carry~41, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~30\, U_cpu|U_pc_adder|carry~30, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~32\, U_cpu|U_pc_adder|carry~32, top_level, 1
instance = comp, \U_cpu|U_MuxToPch|Mux4~0\, U_cpu|U_MuxToPch|Mux4~0, top_level, 1
instance = comp, \U_cpu|U_PCH|output[3]\, U_cpu|U_PCH|output[3], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector4~0\, U_cpu|U_INTERNAL_BUS|Selector4~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector4~3\, U_cpu|U_INTERNAL_BUS|Selector4~3, top_level, 1
instance = comp, \U_cpu|U_D_REG|output[3]\, U_cpu|U_D_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector4~2\, U_cpu|U_INTERNAL_BUS|Selector4~2, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector4~4\, U_cpu|U_INTERNAL_BUS|Selector4~4, top_level, 1
instance = comp, \U_cpu|U_IR_REG|output[3]\, U_cpu|U_IR_REG|output[3], top_level, 1
instance = comp, \U_cpu|U_controller|Selector31~0\, U_cpu|U_controller|Selector31~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.BNEA\, U_cpu|U_controller|state.BNEA, top_level, 1
instance = comp, \U_cpu|U_controller|Selector65~2\, U_cpu|U_controller|Selector65~2, top_level, 1
instance = comp, \U_cpu|U_controller|Selector25~0\, U_cpu|U_controller|Selector25~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.BCCA\, U_cpu|U_controller|state.BCCA, top_level, 1
instance = comp, \U_cpu|U_controller|Selector65~3\, U_cpu|U_controller|Selector65~3, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_BRANCH\, U_cpu|U_controller|state.s_BRANCH, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_9~feeder\, U_cpu|U_controller|state.ADDR_9~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_9\, U_cpu|U_controller|state.ADDR_9, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_Branch_get_low_addr\, U_cpu|U_controller|state.S_Branch_get_low_addr, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_low_addr_to_int_bus\, U_cpu|U_controller|state.s_low_addr_to_int_bus, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_Branch_get_h_addr~feeder\, U_cpu|U_controller|state.s_Branch_get_h_addr~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_Branch_get_h_addr\, U_cpu|U_controller|state.s_Branch_get_h_addr, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_10~feeder\, U_cpu|U_controller|state.ADDR_10~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_10\, U_cpu|U_controller|state.ADDR_10, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_H_addr_to_int_bus~feeder\, U_cpu|U_controller|state.s_H_addr_to_int_bus~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_H_addr_to_int_bus\, U_cpu|U_controller|state.s_H_addr_to_int_bus, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_Branch_address_to_arh~feeder\, U_cpu|U_controller|state.s_Branch_address_to_arh~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_Branch_address_to_arh\, U_cpu|U_controller|state.s_Branch_address_to_arh, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_branch_ARL_to_PCL\, U_cpu|U_controller|state.S_branch_ARL_to_PCL, top_level, 1
instance = comp, \U_cpu|U_controller|MuxToPcL_sel~0\, U_cpu|U_controller|MuxToPcL_sel~0, top_level, 1
instance = comp, \U_cpu|U_MuxToPcL|Mux4~0\, U_cpu|U_MuxToPcL|Mux4~0, top_level, 1
instance = comp, \U_cpu|U_PCL|output[3]\, U_cpu|U_PCL|output[3], top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~16\, U_cpu|U_pc_adder|carry~16, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~22\, U_cpu|U_pc_adder|carry~22, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~26\, U_cpu|U_pc_adder|carry~26, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~29\, U_cpu|U_pc_adder|carry~29, top_level, 1
instance = comp, \U_cpu|U_pc_adder|carry~33\, U_cpu|U_pc_adder|carry~33, top_level, 1
instance = comp, \U_cpu|U_MuxToPch|Mux3~0\, U_cpu|U_MuxToPch|Mux3~0, top_level, 1
instance = comp, \U_cpu|U_PCH|output[4]\, U_cpu|U_PCH|output[4], top_level, 1
instance = comp, \U_cpu|U_temp_REG|output[4]\, U_cpu|U_temp_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector3~0\, U_cpu|U_INTERNAL_BUS|Selector3~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux3~4\, U_cpu|U_ALU|Mux3~4, top_level, 1
instance = comp, \U_cpu|U_ALU|RESULT~4\, U_cpu|U_ALU|RESULT~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux3~2\, U_cpu|U_ALU|Mux3~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux3~3\, U_cpu|U_ALU|Mux3~3, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux3~5\, U_cpu|U_ALU|Mux3~5, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux13~0\, U_cpu|U_ALU|Mux13~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux13~1\, U_cpu|U_ALU|Mux13~1, top_level, 1
instance = comp, \U_cpu|U_ALU_REG|output[4]\, U_cpu|U_ALU_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector3~3\, U_cpu|U_INTERNAL_BUS|Selector3~3, top_level, 1
instance = comp, \U_cpu|U_D_REG|output[4]\, U_cpu|U_D_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector3~2\, U_cpu|U_INTERNAL_BUS|Selector3~2, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector3~4\, U_cpu|U_INTERNAL_BUS|Selector3~4, top_level, 1
instance = comp, \U_cpu|U_IR_REG|output[4]\, U_cpu|U_IR_REG|output[4], top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~6\, U_cpu|U_controller|Mux15~6, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~7\, U_cpu|U_controller|Mux15~7, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~8\, U_cpu|U_controller|Mux15~8, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~9\, U_cpu|U_controller|Mux15~9, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~15\, U_cpu|U_controller|Mux15~15, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~14\, U_cpu|U_controller|Mux15~14, top_level, 1
instance = comp, \U_cpu|U_controller|Mux15~16\, U_cpu|U_controller|Mux15~16, top_level, 1
instance = comp, \U_cpu|U_controller|Selector10~0\, U_cpu|U_controller|Selector10~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_opCode_fetch\, U_cpu|U_controller|state.s_opCode_fetch, top_level, 1
instance = comp, \U_cpu|U_controller|Selector34~0\, U_cpu|U_controller|Selector34~0, top_level, 1
instance = comp, \U_cpu|U_controller|Selector86~0\, U_cpu|U_controller|Selector86~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.DECX\, U_cpu|U_controller|state.DECX, top_level, 1
instance = comp, \U_cpu|U_controller|Selector9~1\, U_cpu|U_controller|Selector9~1, top_level, 1
instance = comp, \U_cpu|U_controller|Selector9~2\, U_cpu|U_controller|Selector9~2, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_Init\, U_cpu|U_controller|state.s_Init, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_1~0\, U_cpu|U_controller|state.ADDR_1~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_1\, U_cpu|U_controller|state.ADDR_1, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_read_From_memory_to_external_Bus\, U_cpu|U_controller|state.S_read_From_memory_to_external_Bus, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_read_from_the_external_bus_to_internal_BUS~feeder\, U_cpu|U_controller|state.s_read_from_the_external_bus_to_internal_BUS~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.s_read_from_the_external_bus_to_internal_BUS\, U_cpu|U_controller|state.s_read_from_the_external_bus_to_internal_BUS, top_level, 1
instance = comp, \U_cpu|U_IR_REG|output[1]\, U_cpu|U_IR_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_controller|Selector30~0\, U_cpu|U_controller|Selector30~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.MULT\, U_cpu|U_controller|state.MULT, top_level, 1
instance = comp, \U_cpu|U_controller|state.S_stor_TO_Arl\, U_cpu|U_controller|state.S_stor_TO_Arl, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr108\, U_cpu|U_controller|WideOr108, top_level, 1
instance = comp, \U_cpu|U_controller|wen[0]\, U_cpu|U_controller|wen[0], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal10~1\, U_cpu|U_INTERNAL_BUS|Equal10~1, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal10~0\, U_cpu|U_INTERNAL_BUS|Equal10~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal10~2\, U_cpu|U_INTERNAL_BUS|Equal10~2, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector7~3\, U_cpu|U_INTERNAL_BUS|Selector7~3, top_level, 1
instance = comp, \U_cpu|U_D_REG|output[0]\, U_cpu|U_D_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector7~2\, U_cpu|U_INTERNAL_BUS|Selector7~2, top_level, 1
instance = comp, \U_cpu|U_temp_REG|output[0]\, U_cpu|U_temp_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector7~0\, U_cpu|U_INTERNAL_BUS|Selector7~0, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector7~4\, U_cpu|U_INTERNAL_BUS|Selector7~4, top_level, 1
instance = comp, \U_cpu|U_IR_REG|output[0]\, U_cpu|U_IR_REG|output[0], top_level, 1
instance = comp, \U_cpu|U_controller|Selector79~0\, U_cpu|U_controller|Selector79~0, top_level, 1
instance = comp, \U_cpu|U_controller|state.LDSI\, U_cpu|U_controller|state.LDSI, top_level, 1
instance = comp, \U_cpu|U_controller|state.ADDR_11\, U_cpu|U_controller|state.ADDR_11, top_level, 1
instance = comp, \U_cpu|U_controller|state.LDSI_GET_LOW_BITS~feeder\, U_cpu|U_controller|state.LDSI_GET_LOW_BITS~feeder, top_level, 1
instance = comp, \U_cpu|U_controller|state.LDSI_GET_LOW_BITS\, U_cpu|U_controller|state.LDSI_GET_LOW_BITS, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr95~3\, U_cpu|U_controller|WideOr95~3, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr95~4\, U_cpu|U_controller|WideOr95~4, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr100~2\, U_cpu|U_controller|WideOr100~2, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr100~3\, U_cpu|U_controller|WideOr100~3, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr95~0\, U_cpu|U_controller|WideOr95~0, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr95~5\, U_cpu|U_controller|WideOr95~5, top_level, 1
instance = comp, \U_cpu|U_controller|WideOr95~5clkctrl\, U_cpu|U_controller|WideOr95~5clkctrl, top_level, 1
instance = comp, \U_cpu|U_controller|wen[9]\, U_cpu|U_controller|wen[9], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Equal4~1\, U_cpu|U_INTERNAL_BUS|Equal4~1, top_level, 1
instance = comp, \U_cpu|U_temp_REG|output[1]\, U_cpu|U_temp_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector6~0\, U_cpu|U_INTERNAL_BUS|Selector6~0, top_level, 1
instance = comp, \U_cpu|U_D_REG|output[1]\, U_cpu|U_D_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector6~2\, U_cpu|U_INTERNAL_BUS|Selector6~2, top_level, 1
instance = comp, \U_cpu|U_ALU|RESULT~1\, U_cpu|U_ALU|RESULT~1, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux6~2\, U_cpu|U_ALU|Mux6~2, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux1~9\, U_cpu|U_ALU|Mux1~9, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux6~3\, U_cpu|U_ALU|Mux6~3, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux6~4\, U_cpu|U_ALU|Mux6~4, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux6~5\, U_cpu|U_ALU|Mux6~5, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux8~3\, U_cpu|U_ALU|Mux8~3, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux6~6\, U_cpu|U_ALU|Mux6~6, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux16~0\, U_cpu|U_ALU|Mux16~0, top_level, 1
instance = comp, \U_cpu|U_ALU|Mux16~1\, U_cpu|U_ALU|Mux16~1, top_level, 1
instance = comp, \U_cpu|U_ALU_REG|output[1]\, U_cpu|U_ALU_REG|output[1], top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector6~3\, U_cpu|U_INTERNAL_BUS|Selector6~3, top_level, 1
instance = comp, \U_cpu|U_INTERNAL_BUS|Selector6~4\, U_cpu|U_INTERNAL_BUS|Selector6~4, top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[1]~feeder\, U_cpu|U_internal_reg|output[1]~feeder, top_level, 1
instance = comp, \U_cpu|U_internal_reg|output[1]\, U_cpu|U_internal_reg|output[1], top_level, 1
instance = comp, \switch[1]~input\, switch[1]~input, top_level, 1
instance = comp, \U_cpu|U_inport0_reg|output[1]\, U_cpu|U_inport0_reg|output[1], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[1]~3\, U_cpu|U_DECODER|output[1]~3, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[1]~4\, U_cpu|U_DECODER|output[1]~4, top_level, 1
instance = comp, \U_cpu|U_inport1_reg|output[1]\, U_cpu|U_inport1_reg|output[1], top_level, 1
instance = comp, \U_cpu|U_DECODER|output[1]~5\, U_cpu|U_DECODER|output[1]~5, top_level, 1
instance = comp, \U_cpu|U_DECODER|output[1]\, U_cpu|U_DECODER|output[1], top_level, 1
instance = comp, \U_cpu|U_External_BUS|Selector6~0\, U_cpu|U_External_BUS|Selector6~0, top_level, 1
instance = comp, \U_cpu|U_DECODER|outport1_en~0\, U_cpu|U_DECODER|outport1_en~0, top_level, 1
instance = comp, \U_cpu|U_DECODER|outport1_en~1\, U_cpu|U_DECODER|outport1_en~1, top_level, 1
instance = comp, \U_cpu|U_outport1_reg|output[1]\, U_cpu|U_outport1_reg|output[1], top_level, 1
instance = comp, \U_cpu|U_outport1_reg|output[0]\, U_cpu|U_outport1_reg|output[0], top_level, 1
instance = comp, \U_cpu|U_outport1_reg|output[3]\, U_cpu|U_outport1_reg|output[3], top_level, 1
instance = comp, \U_cpu|U_outport1_reg|output[2]\, U_cpu|U_outport1_reg|output[2], top_level, 1
instance = comp, \U_LED0|Mux6~0\, U_LED0|Mux6~0, top_level, 1
instance = comp, \U_LED0|Mux5~0\, U_LED0|Mux5~0, top_level, 1
instance = comp, \U_LED0|Mux4~0\, U_LED0|Mux4~0, top_level, 1
instance = comp, \U_LED0|Mux3~0\, U_LED0|Mux3~0, top_level, 1
instance = comp, \U_LED0|Mux2~0\, U_LED0|Mux2~0, top_level, 1
instance = comp, \U_LED0|Mux1~0\, U_LED0|Mux1~0, top_level, 1
instance = comp, \U_LED0|Mux0~0\, U_LED0|Mux0~0, top_level, 1
instance = comp, \U_cpu|U_outport1_reg|output[7]\, U_cpu|U_outport1_reg|output[7], top_level, 1
instance = comp, \U_cpu|U_outport1_reg|output[4]\, U_cpu|U_outport1_reg|output[4], top_level, 1
instance = comp, \U_cpu|U_outport1_reg|output[6]\, U_cpu|U_outport1_reg|output[6], top_level, 1
instance = comp, \U_cpu|U_outport1_reg|output[5]\, U_cpu|U_outport1_reg|output[5], top_level, 1
instance = comp, \U_LED1|Mux6~0\, U_LED1|Mux6~0, top_level, 1
instance = comp, \U_LED1|Mux5~0\, U_LED1|Mux5~0, top_level, 1
instance = comp, \U_LED1|Mux4~0\, U_LED1|Mux4~0, top_level, 1
instance = comp, \U_LED1|Mux3~0\, U_LED1|Mux3~0, top_level, 1
instance = comp, \U_LED1|Mux2~0\, U_LED1|Mux2~0, top_level, 1
instance = comp, \U_LED1|Mux1~0\, U_LED1|Mux1~0, top_level, 1
instance = comp, \U_LED1|Mux0~0\, U_LED1|Mux0~0, top_level, 1
instance = comp, \U_cpu|U_DECODER|outport0_en~0\, U_cpu|U_DECODER|outport0_en~0, top_level, 1
instance = comp, \U_cpu|U_outport0_reg|output[1]\, U_cpu|U_outport0_reg|output[1], top_level, 1
instance = comp, \U_cpu|U_outport0_reg|output[3]\, U_cpu|U_outport0_reg|output[3], top_level, 1
instance = comp, \U_cpu|U_outport0_reg|output[2]\, U_cpu|U_outport0_reg|output[2], top_level, 1
instance = comp, \U_cpu|U_outport0_reg|output[0]\, U_cpu|U_outport0_reg|output[0], top_level, 1
instance = comp, \U_LED2|Mux6~0\, U_LED2|Mux6~0, top_level, 1
instance = comp, \U_LED2|Mux5~0\, U_LED2|Mux5~0, top_level, 1
instance = comp, \U_LED2|Mux4~0\, U_LED2|Mux4~0, top_level, 1
instance = comp, \U_LED2|Mux3~0\, U_LED2|Mux3~0, top_level, 1
instance = comp, \U_LED2|Mux2~0\, U_LED2|Mux2~0, top_level, 1
instance = comp, \U_LED2|Mux1~0\, U_LED2|Mux1~0, top_level, 1
instance = comp, \U_LED2|Mux0~0\, U_LED2|Mux0~0, top_level, 1
instance = comp, \U_cpu|U_outport0_reg|output[5]\, U_cpu|U_outport0_reg|output[5], top_level, 1
instance = comp, \U_cpu|U_outport0_reg|output[7]\, U_cpu|U_outport0_reg|output[7], top_level, 1
instance = comp, \U_cpu|U_outport0_reg|output[4]\, U_cpu|U_outport0_reg|output[4], top_level, 1
instance = comp, \U_cpu|U_outport0_reg|output[6]\, U_cpu|U_outport0_reg|output[6], top_level, 1
instance = comp, \U_LED3|Mux6~0\, U_LED3|Mux6~0, top_level, 1
instance = comp, \U_LED3|Mux5~0\, U_LED3|Mux5~0, top_level, 1
instance = comp, \U_LED3|Mux4~0\, U_LED3|Mux4~0, top_level, 1
instance = comp, \U_LED3|Mux3~0\, U_LED3|Mux3~0, top_level, 1
instance = comp, \U_LED3|Mux2~0\, U_LED3|Mux2~0, top_level, 1
instance = comp, \U_LED3|Mux1~0\, U_LED3|Mux1~0, top_level, 1
instance = comp, \U_LED3|Mux0~0\, U_LED3|Mux0~0, top_level, 1
