
App_022_Example_7.2_Counting_Semaphore_Synch_Task_With_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007558  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  080076e8  080076e8  000086e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007864  08007864  00009014  2**0
                  CONTENTS
  4 .ARM          00000008  08007864  08007864  00008864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800786c  0800786c  00009014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800786c  0800786c  0000886c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007870  08007870  00008870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08007874  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009014  2**0
                  CONTENTS
 10 .bss          00019918  20000014  20000014  00009014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2001992c  2001992c  00009014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009014  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018510  00000000  00000000  00009044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000323b  00000000  00000000  00021554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015e8  00000000  00000000  00024790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001108  00000000  00000000  00025d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f07  00000000  00000000  00026e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019c07  00000000  00000000  0004bd87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eba5c  00000000  00000000  0006598e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001513ea  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c34  00000000  00000000  00151430  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000dc  00000000  00000000  00157064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080076d0 	.word	0x080076d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	080076d0 	.word	0x080076d0

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012eb4 	.word	0x20012eb4

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b96a 	b.w	8000550 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	460c      	mov	r4, r1
 800029c:	2b00      	cmp	r3, #0
 800029e:	d14e      	bne.n	800033e <__udivmoddi4+0xaa>
 80002a0:	4694      	mov	ip, r2
 80002a2:	458c      	cmp	ip, r1
 80002a4:	4686      	mov	lr, r0
 80002a6:	fab2 f282 	clz	r2, r2
 80002aa:	d962      	bls.n	8000372 <__udivmoddi4+0xde>
 80002ac:	b14a      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002ae:	f1c2 0320 	rsb	r3, r2, #32
 80002b2:	4091      	lsls	r1, r2
 80002b4:	fa20 f303 	lsr.w	r3, r0, r3
 80002b8:	fa0c fc02 	lsl.w	ip, ip, r2
 80002bc:	4319      	orrs	r1, r3
 80002be:	fa00 fe02 	lsl.w	lr, r0, r2
 80002c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002c6:	fa1f f68c 	uxth.w	r6, ip
 80002ca:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002d2:	fb07 1114 	mls	r1, r7, r4, r1
 80002d6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002da:	fb04 f106 	mul.w	r1, r4, r6
 80002de:	4299      	cmp	r1, r3
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x64>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f104 30ff 	add.w	r0, r4, #4294967295
 80002ea:	f080 8112 	bcs.w	8000512 <__udivmoddi4+0x27e>
 80002ee:	4299      	cmp	r1, r3
 80002f0:	f240 810f 	bls.w	8000512 <__udivmoddi4+0x27e>
 80002f4:	3c02      	subs	r4, #2
 80002f6:	4463      	add	r3, ip
 80002f8:	1a59      	subs	r1, r3, r1
 80002fa:	fa1f f38e 	uxth.w	r3, lr
 80002fe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000302:	fb07 1110 	mls	r1, r7, r0, r1
 8000306:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030a:	fb00 f606 	mul.w	r6, r0, r6
 800030e:	429e      	cmp	r6, r3
 8000310:	d90a      	bls.n	8000328 <__udivmoddi4+0x94>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f100 31ff 	add.w	r1, r0, #4294967295
 800031a:	f080 80fc 	bcs.w	8000516 <__udivmoddi4+0x282>
 800031e:	429e      	cmp	r6, r3
 8000320:	f240 80f9 	bls.w	8000516 <__udivmoddi4+0x282>
 8000324:	4463      	add	r3, ip
 8000326:	3802      	subs	r0, #2
 8000328:	1b9b      	subs	r3, r3, r6
 800032a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800032e:	2100      	movs	r1, #0
 8000330:	b11d      	cbz	r5, 800033a <__udivmoddi4+0xa6>
 8000332:	40d3      	lsrs	r3, r2
 8000334:	2200      	movs	r2, #0
 8000336:	e9c5 3200 	strd	r3, r2, [r5]
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	428b      	cmp	r3, r1
 8000340:	d905      	bls.n	800034e <__udivmoddi4+0xba>
 8000342:	b10d      	cbz	r5, 8000348 <__udivmoddi4+0xb4>
 8000344:	e9c5 0100 	strd	r0, r1, [r5]
 8000348:	2100      	movs	r1, #0
 800034a:	4608      	mov	r0, r1
 800034c:	e7f5      	b.n	800033a <__udivmoddi4+0xa6>
 800034e:	fab3 f183 	clz	r1, r3
 8000352:	2900      	cmp	r1, #0
 8000354:	d146      	bne.n	80003e4 <__udivmoddi4+0x150>
 8000356:	42a3      	cmp	r3, r4
 8000358:	d302      	bcc.n	8000360 <__udivmoddi4+0xcc>
 800035a:	4290      	cmp	r0, r2
 800035c:	f0c0 80f0 	bcc.w	8000540 <__udivmoddi4+0x2ac>
 8000360:	1a86      	subs	r6, r0, r2
 8000362:	eb64 0303 	sbc.w	r3, r4, r3
 8000366:	2001      	movs	r0, #1
 8000368:	2d00      	cmp	r5, #0
 800036a:	d0e6      	beq.n	800033a <__udivmoddi4+0xa6>
 800036c:	e9c5 6300 	strd	r6, r3, [r5]
 8000370:	e7e3      	b.n	800033a <__udivmoddi4+0xa6>
 8000372:	2a00      	cmp	r2, #0
 8000374:	f040 8090 	bne.w	8000498 <__udivmoddi4+0x204>
 8000378:	eba1 040c 	sub.w	r4, r1, ip
 800037c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000380:	fa1f f78c 	uxth.w	r7, ip
 8000384:	2101      	movs	r1, #1
 8000386:	fbb4 f6f8 	udiv	r6, r4, r8
 800038a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800038e:	fb08 4416 	mls	r4, r8, r6, r4
 8000392:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000396:	fb07 f006 	mul.w	r0, r7, r6
 800039a:	4298      	cmp	r0, r3
 800039c:	d908      	bls.n	80003b0 <__udivmoddi4+0x11c>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f106 34ff 	add.w	r4, r6, #4294967295
 80003a6:	d202      	bcs.n	80003ae <__udivmoddi4+0x11a>
 80003a8:	4298      	cmp	r0, r3
 80003aa:	f200 80cd 	bhi.w	8000548 <__udivmoddi4+0x2b4>
 80003ae:	4626      	mov	r6, r4
 80003b0:	1a1c      	subs	r4, r3, r0
 80003b2:	fa1f f38e 	uxth.w	r3, lr
 80003b6:	fbb4 f0f8 	udiv	r0, r4, r8
 80003ba:	fb08 4410 	mls	r4, r8, r0, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb00 f707 	mul.w	r7, r0, r7
 80003c6:	429f      	cmp	r7, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x148>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x146>
 80003d4:	429f      	cmp	r7, r3
 80003d6:	f200 80b0 	bhi.w	800053a <__udivmoddi4+0x2a6>
 80003da:	4620      	mov	r0, r4
 80003dc:	1bdb      	subs	r3, r3, r7
 80003de:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003e2:	e7a5      	b.n	8000330 <__udivmoddi4+0x9c>
 80003e4:	f1c1 0620 	rsb	r6, r1, #32
 80003e8:	408b      	lsls	r3, r1
 80003ea:	fa22 f706 	lsr.w	r7, r2, r6
 80003ee:	431f      	orrs	r7, r3
 80003f0:	fa20 fc06 	lsr.w	ip, r0, r6
 80003f4:	fa04 f301 	lsl.w	r3, r4, r1
 80003f8:	ea43 030c 	orr.w	r3, r3, ip
 80003fc:	40f4      	lsrs	r4, r6
 80003fe:	fa00 f801 	lsl.w	r8, r0, r1
 8000402:	0c38      	lsrs	r0, r7, #16
 8000404:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000408:	fbb4 fef0 	udiv	lr, r4, r0
 800040c:	fa1f fc87 	uxth.w	ip, r7
 8000410:	fb00 441e 	mls	r4, r0, lr, r4
 8000414:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000418:	fb0e f90c 	mul.w	r9, lr, ip
 800041c:	45a1      	cmp	r9, r4
 800041e:	fa02 f201 	lsl.w	r2, r2, r1
 8000422:	d90a      	bls.n	800043a <__udivmoddi4+0x1a6>
 8000424:	193c      	adds	r4, r7, r4
 8000426:	f10e 3aff 	add.w	sl, lr, #4294967295
 800042a:	f080 8084 	bcs.w	8000536 <__udivmoddi4+0x2a2>
 800042e:	45a1      	cmp	r9, r4
 8000430:	f240 8081 	bls.w	8000536 <__udivmoddi4+0x2a2>
 8000434:	f1ae 0e02 	sub.w	lr, lr, #2
 8000438:	443c      	add	r4, r7
 800043a:	eba4 0409 	sub.w	r4, r4, r9
 800043e:	fa1f f983 	uxth.w	r9, r3
 8000442:	fbb4 f3f0 	udiv	r3, r4, r0
 8000446:	fb00 4413 	mls	r4, r0, r3, r4
 800044a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800044e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000452:	45a4      	cmp	ip, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x1d2>
 8000456:	193c      	adds	r4, r7, r4
 8000458:	f103 30ff 	add.w	r0, r3, #4294967295
 800045c:	d267      	bcs.n	800052e <__udivmoddi4+0x29a>
 800045e:	45a4      	cmp	ip, r4
 8000460:	d965      	bls.n	800052e <__udivmoddi4+0x29a>
 8000462:	3b02      	subs	r3, #2
 8000464:	443c      	add	r4, r7
 8000466:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800046a:	fba0 9302 	umull	r9, r3, r0, r2
 800046e:	eba4 040c 	sub.w	r4, r4, ip
 8000472:	429c      	cmp	r4, r3
 8000474:	46ce      	mov	lr, r9
 8000476:	469c      	mov	ip, r3
 8000478:	d351      	bcc.n	800051e <__udivmoddi4+0x28a>
 800047a:	d04e      	beq.n	800051a <__udivmoddi4+0x286>
 800047c:	b155      	cbz	r5, 8000494 <__udivmoddi4+0x200>
 800047e:	ebb8 030e 	subs.w	r3, r8, lr
 8000482:	eb64 040c 	sbc.w	r4, r4, ip
 8000486:	fa04 f606 	lsl.w	r6, r4, r6
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431e      	orrs	r6, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	e9c5 6400 	strd	r6, r4, [r5]
 8000494:	2100      	movs	r1, #0
 8000496:	e750      	b.n	800033a <__udivmoddi4+0xa6>
 8000498:	f1c2 0320 	rsb	r3, r2, #32
 800049c:	fa20 f103 	lsr.w	r1, r0, r3
 80004a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004a4:	fa24 f303 	lsr.w	r3, r4, r3
 80004a8:	4094      	lsls	r4, r2
 80004aa:	430c      	orrs	r4, r1
 80004ac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004b0:	fa00 fe02 	lsl.w	lr, r0, r2
 80004b4:	fa1f f78c 	uxth.w	r7, ip
 80004b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80004bc:	fb08 3110 	mls	r1, r8, r0, r3
 80004c0:	0c23      	lsrs	r3, r4, #16
 80004c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004c6:	fb00 f107 	mul.w	r1, r0, r7
 80004ca:	4299      	cmp	r1, r3
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x24c>
 80004ce:	eb1c 0303 	adds.w	r3, ip, r3
 80004d2:	f100 36ff 	add.w	r6, r0, #4294967295
 80004d6:	d22c      	bcs.n	8000532 <__udivmoddi4+0x29e>
 80004d8:	4299      	cmp	r1, r3
 80004da:	d92a      	bls.n	8000532 <__udivmoddi4+0x29e>
 80004dc:	3802      	subs	r0, #2
 80004de:	4463      	add	r3, ip
 80004e0:	1a5b      	subs	r3, r3, r1
 80004e2:	b2a4      	uxth	r4, r4
 80004e4:	fbb3 f1f8 	udiv	r1, r3, r8
 80004e8:	fb08 3311 	mls	r3, r8, r1, r3
 80004ec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f0:	fb01 f307 	mul.w	r3, r1, r7
 80004f4:	42a3      	cmp	r3, r4
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x276>
 80004f8:	eb1c 0404 	adds.w	r4, ip, r4
 80004fc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000500:	d213      	bcs.n	800052a <__udivmoddi4+0x296>
 8000502:	42a3      	cmp	r3, r4
 8000504:	d911      	bls.n	800052a <__udivmoddi4+0x296>
 8000506:	3902      	subs	r1, #2
 8000508:	4464      	add	r4, ip
 800050a:	1ae4      	subs	r4, r4, r3
 800050c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000510:	e739      	b.n	8000386 <__udivmoddi4+0xf2>
 8000512:	4604      	mov	r4, r0
 8000514:	e6f0      	b.n	80002f8 <__udivmoddi4+0x64>
 8000516:	4608      	mov	r0, r1
 8000518:	e706      	b.n	8000328 <__udivmoddi4+0x94>
 800051a:	45c8      	cmp	r8, r9
 800051c:	d2ae      	bcs.n	800047c <__udivmoddi4+0x1e8>
 800051e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000522:	eb63 0c07 	sbc.w	ip, r3, r7
 8000526:	3801      	subs	r0, #1
 8000528:	e7a8      	b.n	800047c <__udivmoddi4+0x1e8>
 800052a:	4631      	mov	r1, r6
 800052c:	e7ed      	b.n	800050a <__udivmoddi4+0x276>
 800052e:	4603      	mov	r3, r0
 8000530:	e799      	b.n	8000466 <__udivmoddi4+0x1d2>
 8000532:	4630      	mov	r0, r6
 8000534:	e7d4      	b.n	80004e0 <__udivmoddi4+0x24c>
 8000536:	46d6      	mov	lr, sl
 8000538:	e77f      	b.n	800043a <__udivmoddi4+0x1a6>
 800053a:	4463      	add	r3, ip
 800053c:	3802      	subs	r0, #2
 800053e:	e74d      	b.n	80003dc <__udivmoddi4+0x148>
 8000540:	4606      	mov	r6, r0
 8000542:	4623      	mov	r3, r4
 8000544:	4608      	mov	r0, r1
 8000546:	e70f      	b.n	8000368 <__udivmoddi4+0xd4>
 8000548:	3e02      	subs	r6, #2
 800054a:	4463      	add	r3, ip
 800054c:	e730      	b.n	80003b0 <__udivmoddi4+0x11c>
 800054e:	bf00      	nop

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800055a:	f000 fbc9 	bl	8000cf0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800055e:	f000 f839 	bl	80005d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000562:	f000 f919 	bl	8000798 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000566:	f000 f8ed 	bl	8000744 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800056a:	f000 f89d 	bl	80006a8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  /* enable CYCCNT (Cycle Count, needed for SEGGER SystemView) in DWT_CTRL register */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800056e:	4b14      	ldr	r3, [pc, #80]	@ (80005c0 <main+0x6c>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a13      	ldr	r2, [pc, #76]	@ (80005c0 <main+0x6c>)
 8000574:	f043 0301 	orr.w	r3, r3, #1
 8000578:	6013      	str	r3, [r2, #0]

  /* initialize and configure SEGGER SystemView */
  SEGGER_SYSVIEW_Conf();
 800057a:	f005 fb87 	bl	8005c8c <SEGGER_SYSVIEW_Conf>

  /* start recording SEGGER SystemView events */
  SEGGER_SYSVIEW_Start();
 800057e:	f006 f8dd 	bl	800673c <SEGGER_SYSVIEW_Start>
  
  /* Before a semaphore is used it must be explicitly created.
     In this example a counting semaphore is created to have a maximum
     count value of 10, and an initial count value of 0 */
  xCountingSemaphore = xSemaphoreCreateCounting( 10, 0 );
 8000582:	2100      	movs	r1, #0
 8000584:	200a      	movs	r0, #10
 8000586:	f002 fda0 	bl	80030ca <xQueueCreateCountingSemaphore>
 800058a:	4603      	mov	r3, r0
 800058c:	4a0d      	ldr	r2, [pc, #52]	@ (80005c4 <main+0x70>)
 800058e:	6013      	str	r3, [r2, #0]

  /* check the semaphore was created successfully */
  if ( xCountingSemaphore != NULL )
 8000590:	4b0c      	ldr	r3, [pc, #48]	@ (80005c4 <main+0x70>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d010      	beq.n	80005ba <main+0x66>
    /* Create the 'handler' task, which is the task to which interrupt processing
       is deferred. This is the task that will be synchronized with the interrupt.
       (The handler task must be created with a high priority to ensure it runs
       immediately after the interrupt exits. But since this is the only task
       running for this example, then a priority of 1 is chosen) */
    xTaskCreate( vHandlerTask, "Handler", 1000, NULL, 1, NULL );
 8000598:	2300      	movs	r3, #0
 800059a:	9301      	str	r3, [sp, #4]
 800059c:	2301      	movs	r3, #1
 800059e:	9300      	str	r3, [sp, #0]
 80005a0:	2300      	movs	r3, #0
 80005a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80005a6:	4908      	ldr	r1, [pc, #32]	@ (80005c8 <main+0x74>)
 80005a8:	4808      	ldr	r0, [pc, #32]	@ (80005cc <main+0x78>)
 80005aa:	f003 f9d6 	bl	800395a <xTaskCreate>

    /* start the TIM3 in interrupt mode */
    HAL_TIM_Base_Start_IT( &htim3 );
 80005ae:	4808      	ldr	r0, [pc, #32]	@ (80005d0 <main+0x7c>)
 80005b0:	f001 fbac 	bl	8001d0c <HAL_TIM_Base_Start_IT>

    /* start the scheduler */
    vTaskStartScheduler();
 80005b4:	f003 fb8a 	bl	8003ccc <vTaskStartScheduler>

  /* If all is well, main() will not reach here because the scheduler will now
     be running the created tasks.
     If main() does reach here, then there was not enough heap memory to create either
     the idle or timer tasks */
  while (1)
 80005b8:	bf00      	nop
 80005ba:	bf00      	nop
 80005bc:	e7fd      	b.n	80005ba <main+0x66>
 80005be:	bf00      	nop
 80005c0:	e0001000 	.word	0xe0001000
 80005c4:	200000c0 	.word	0x200000c0
 80005c8:	080076e8 	.word	0x080076e8
 80005cc:	080008f5 	.word	0x080008f5
 80005d0:	20000030 	.word	0x20000030

080005d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b094      	sub	sp, #80	@ 0x50
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 0320 	add.w	r3, r7, #32
 80005de:	2230      	movs	r2, #48	@ 0x30
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f007 f839 	bl	800765a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
 80005f2:	609a      	str	r2, [r3, #8]
 80005f4:	60da      	str	r2, [r3, #12]
 80005f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f8:	2300      	movs	r3, #0
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	4b28      	ldr	r3, [pc, #160]	@ (80006a0 <SystemClock_Config+0xcc>)
 80005fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000600:	4a27      	ldr	r2, [pc, #156]	@ (80006a0 <SystemClock_Config+0xcc>)
 8000602:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000606:	6413      	str	r3, [r2, #64]	@ 0x40
 8000608:	4b25      	ldr	r3, [pc, #148]	@ (80006a0 <SystemClock_Config+0xcc>)
 800060a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800060c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000610:	60bb      	str	r3, [r7, #8]
 8000612:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	4b22      	ldr	r3, [pc, #136]	@ (80006a4 <SystemClock_Config+0xd0>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a21      	ldr	r2, [pc, #132]	@ (80006a4 <SystemClock_Config+0xd0>)
 800061e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000622:	6013      	str	r3, [r2, #0]
 8000624:	4b1f      	ldr	r3, [pc, #124]	@ (80006a4 <SystemClock_Config+0xd0>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000630:	2302      	movs	r3, #2
 8000632:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000634:	2301      	movs	r3, #1
 8000636:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000638:	2310      	movs	r3, #16
 800063a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800063c:	2302      	movs	r3, #2
 800063e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000640:	2300      	movs	r3, #0
 8000642:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000644:	2308      	movs	r3, #8
 8000646:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000648:	2332      	movs	r3, #50	@ 0x32
 800064a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800064c:	2304      	movs	r3, #4
 800064e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000650:	2307      	movs	r3, #7
 8000652:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000654:	f107 0320 	add.w	r3, r7, #32
 8000658:	4618      	mov	r0, r3
 800065a:	f000 fe3d 	bl	80012d8 <HAL_RCC_OscConfig>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000664:	f000 f9be 	bl	80009e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000668:	230f      	movs	r3, #15
 800066a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066c:	2302      	movs	r3, #2
 800066e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000674:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000678:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800067a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800067e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000680:	f107 030c 	add.w	r3, r7, #12
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f001 f89e 	bl	80017c8 <HAL_RCC_ClockConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000692:	f000 f9a7 	bl	80009e4 <Error_Handler>
  }
}
 8000696:	bf00      	nop
 8000698:	3750      	adds	r7, #80	@ 0x50
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40023800 	.word	0x40023800
 80006a4:	40007000 	.word	0x40007000

080006a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006ae:	f107 0308 	add.w	r3, r7, #8
 80006b2:	2200      	movs	r2, #0
 80006b4:	601a      	str	r2, [r3, #0]
 80006b6:	605a      	str	r2, [r3, #4]
 80006b8:	609a      	str	r2, [r3, #8]
 80006ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006bc:	463b      	mov	r3, r7
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80006c4:	4b1d      	ldr	r3, [pc, #116]	@ (800073c <MX_TIM3_Init+0x94>)
 80006c6:	4a1e      	ldr	r2, [pc, #120]	@ (8000740 <MX_TIM3_Init+0x98>)
 80006c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 12499;
 80006ca:	4b1c      	ldr	r3, [pc, #112]	@ (800073c <MX_TIM3_Init+0x94>)
 80006cc:	f243 02d3 	movw	r2, #12499	@ 0x30d3
 80006d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006d2:	4b1a      	ldr	r3, [pc, #104]	@ (800073c <MX_TIM3_Init+0x94>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 80006d8:	4b18      	ldr	r3, [pc, #96]	@ (800073c <MX_TIM3_Init+0x94>)
 80006da:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80006de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006e0:	4b16      	ldr	r3, [pc, #88]	@ (800073c <MX_TIM3_Init+0x94>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80006e6:	4b15      	ldr	r3, [pc, #84]	@ (800073c <MX_TIM3_Init+0x94>)
 80006e8:	2280      	movs	r2, #128	@ 0x80
 80006ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80006ec:	4813      	ldr	r0, [pc, #76]	@ (800073c <MX_TIM3_Init+0x94>)
 80006ee:	f001 fabd 	bl	8001c6c <HAL_TIM_Base_Init>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80006f8:	f000 f974 	bl	80009e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000700:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000702:	f107 0308 	add.w	r3, r7, #8
 8000706:	4619      	mov	r1, r3
 8000708:	480c      	ldr	r0, [pc, #48]	@ (800073c <MX_TIM3_Init+0x94>)
 800070a:	f001 fc5f 	bl	8001fcc <HAL_TIM_ConfigClockSource>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000714:	f000 f966 	bl	80009e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000718:	2300      	movs	r3, #0
 800071a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800071c:	2300      	movs	r3, #0
 800071e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000720:	463b      	mov	r3, r7
 8000722:	4619      	mov	r1, r3
 8000724:	4805      	ldr	r0, [pc, #20]	@ (800073c <MX_TIM3_Init+0x94>)
 8000726:	f001 fe87 	bl	8002438 <HAL_TIMEx_MasterConfigSynchronization>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000730:	f000 f958 	bl	80009e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000734:	bf00      	nop
 8000736:	3718      	adds	r7, #24
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	20000030 	.word	0x20000030
 8000740:	40000400 	.word	0x40000400

08000744 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000748:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 800074a:	4a12      	ldr	r2, [pc, #72]	@ (8000794 <MX_USART2_UART_Init+0x50>)
 800074c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800074e:	4b10      	ldr	r3, [pc, #64]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 8000750:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000754:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800075c:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000762:	4b0b      	ldr	r3, [pc, #44]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 8000764:	2200      	movs	r2, #0
 8000766:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000768:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 800076a:	220c      	movs	r2, #12
 800076c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800076e:	4b08      	ldr	r3, [pc, #32]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 8000770:	2200      	movs	r2, #0
 8000772:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000774:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 8000776:	2200      	movs	r2, #0
 8000778:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800077a:	4805      	ldr	r0, [pc, #20]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 800077c:	f001 feec 	bl	8002558 <HAL_UART_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000786:	f000 f92d 	bl	80009e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000078 	.word	0x20000078
 8000794:	40004400 	.word	0x40004400

08000798 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b08a      	sub	sp, #40	@ 0x28
 800079c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079e:	f107 0314 	add.w	r3, r7, #20
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]
 80007ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	613b      	str	r3, [r7, #16]
 80007b2:	4b3b      	ldr	r3, [pc, #236]	@ (80008a0 <MX_GPIO_Init+0x108>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	4a3a      	ldr	r2, [pc, #232]	@ (80008a0 <MX_GPIO_Init+0x108>)
 80007b8:	f043 0301 	orr.w	r3, r3, #1
 80007bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007be:	4b38      	ldr	r3, [pc, #224]	@ (80008a0 <MX_GPIO_Init+0x108>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	613b      	str	r3, [r7, #16]
 80007c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	60fb      	str	r3, [r7, #12]
 80007ce:	4b34      	ldr	r3, [pc, #208]	@ (80008a0 <MX_GPIO_Init+0x108>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	4a33      	ldr	r2, [pc, #204]	@ (80008a0 <MX_GPIO_Init+0x108>)
 80007d4:	f043 0302 	orr.w	r3, r3, #2
 80007d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007da:	4b31      	ldr	r3, [pc, #196]	@ (80008a0 <MX_GPIO_Init+0x108>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	f003 0302 	and.w	r3, r3, #2
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	60bb      	str	r3, [r7, #8]
 80007ea:	4b2d      	ldr	r3, [pc, #180]	@ (80008a0 <MX_GPIO_Init+0x108>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	4a2c      	ldr	r2, [pc, #176]	@ (80008a0 <MX_GPIO_Init+0x108>)
 80007f0:	f043 0308 	orr.w	r3, r3, #8
 80007f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f6:	4b2a      	ldr	r3, [pc, #168]	@ (80008a0 <MX_GPIO_Init+0x108>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	f003 0308 	and.w	r3, r3, #8
 80007fe:	60bb      	str	r3, [r7, #8]
 8000800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	4b26      	ldr	r3, [pc, #152]	@ (80008a0 <MX_GPIO_Init+0x108>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	4a25      	ldr	r2, [pc, #148]	@ (80008a0 <MX_GPIO_Init+0x108>)
 800080c:	f043 0304 	orr.w	r3, r3, #4
 8000810:	6313      	str	r3, [r2, #48]	@ 0x30
 8000812:	4b23      	ldr	r3, [pc, #140]	@ (80008a0 <MX_GPIO_Init+0x108>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	f003 0304 	and.w	r3, r3, #4
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000824:	481f      	ldr	r0, [pc, #124]	@ (80008a4 <MX_GPIO_Init+0x10c>)
 8000826:	f000 fd23 	bl	8001270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800082a:	2301      	movs	r3, #1
 800082c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800082e:	2300      	movs	r3, #0
 8000830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	481a      	ldr	r0, [pc, #104]	@ (80008a8 <MX_GPIO_Init+0x110>)
 800083e:	f000 fb7b 	bl	8000f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000842:	2304      	movs	r3, #4
 8000844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000846:	2300      	movs	r3, #0
 8000848:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	2300      	movs	r3, #0
 800084c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800084e:	f107 0314 	add.w	r3, r7, #20
 8000852:	4619      	mov	r1, r3
 8000854:	4815      	ldr	r0, [pc, #84]	@ (80008ac <MX_GPIO_Init+0x114>)
 8000856:	f000 fb6f 	bl	8000f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 800085a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800085e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000860:	2301      	movs	r3, #1
 8000862:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000868:	2300      	movs	r3, #0
 800086a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	4619      	mov	r1, r3
 8000872:	480c      	ldr	r0, [pc, #48]	@ (80008a4 <MX_GPIO_Init+0x10c>)
 8000874:	f000 fb60 	bl	8000f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_MCK_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin;
 8000878:	2380      	movs	r3, #128	@ 0x80
 800087a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087c:	2302      	movs	r3, #2
 800087e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000880:	2300      	movs	r3, #0
 8000882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000884:	2300      	movs	r3, #0
 8000886:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000888:	2306      	movs	r3, #6
 800088a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(I2S3_MCK_GPIO_Port, &GPIO_InitStruct);
 800088c:	f107 0314 	add.w	r3, r7, #20
 8000890:	4619      	mov	r1, r3
 8000892:	4807      	ldr	r0, [pc, #28]	@ (80008b0 <MX_GPIO_Init+0x118>)
 8000894:	f000 fb50 	bl	8000f38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000898:	bf00      	nop
 800089a:	3728      	adds	r7, #40	@ 0x28
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	40023800 	.word	0x40023800
 80008a4:	40020c00 	.word	0x40020c00
 80008a8:	40020000 	.word	0x40020000
 80008ac:	40020400 	.word	0x40020400
 80008b0:	40020800 	.word	0x40020800

080008b4 <UART2_Print_Text>:

/* USER CODE BEGIN 4 */
void UART2_Print_Text( UART_HandleTypeDef *huart, const char *text )
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	6039      	str	r1, [r7, #0]
  uint8_t character;

  /* loop through the string until null character found */
  for ( character = 0; text[ character ] != '\0'; character++ )
 80008be:	2300      	movs	r3, #0
 80008c0:	73fb      	strb	r3, [r7, #15]
 80008c2:	e00b      	b.n	80008dc <UART2_Print_Text+0x28>
  {
    /* transmit current character over UART */
    HAL_UART_Transmit( huart, ( const uint8_t* ) &text[ character ], 1, 5000 );
 80008c4:	7bfb      	ldrb	r3, [r7, #15]
 80008c6:	683a      	ldr	r2, [r7, #0]
 80008c8:	18d1      	adds	r1, r2, r3
 80008ca:	f241 3388 	movw	r3, #5000	@ 0x1388
 80008ce:	2201      	movs	r2, #1
 80008d0:	6878      	ldr	r0, [r7, #4]
 80008d2:	f001 fe91 	bl	80025f8 <HAL_UART_Transmit>
  for ( character = 0; text[ character ] != '\0'; character++ )
 80008d6:	7bfb      	ldrb	r3, [r7, #15]
 80008d8:	3301      	adds	r3, #1
 80008da:	73fb      	strb	r3, [r7, #15]
 80008dc:	7bfb      	ldrb	r3, [r7, #15]
 80008de:	683a      	ldr	r2, [r7, #0]
 80008e0:	4413      	add	r3, r2
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d1ed      	bne.n	80008c4 <UART2_Print_Text+0x10>
  }
}
 80008e8:	bf00      	nop
 80008ea:	bf00      	nop
 80008ec:	3710      	adds	r7, #16
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
	...

080008f4 <vHandlerTask>:

static void vHandlerTask( void *pvParameters )
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b084      	sub	sp, #16
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  /* xMaxExpectedBlockTime holds the maximum time expected between two interrupts */
  const TickType_t xMaxExpectedBlockTime = pdMS_TO_TICKS( 600 );
 80008fc:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000900:	60fb      	str	r3, [r7, #12]
  {
    /* The semaphore is 'given' by the TIM3 timeout interrupt.
       Wait a maximum of xMaxExpectedBlockTime ticks for the next interrupt.
       Use the semaphore to wait for the event. The semaphore was created before
       the scheduler was started so before this task ran for the first time */
    if ( xSemaphoreTake( xCountingSemaphore, xMaxExpectedBlockTime ) == pdPASS )
 8000902:	4b09      	ldr	r3, [pc, #36]	@ (8000928 <vHandlerTask+0x34>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	68f9      	ldr	r1, [r7, #12]
 8000908:	4618      	mov	r0, r3
 800090a:	f002 fdb1 	bl	8003470 <xQueueSemaphoreTake>
 800090e:	4603      	mov	r3, r0
 8000910:	2b01      	cmp	r3, #1
 8000912:	d104      	bne.n	800091e <vHandlerTask+0x2a>
    {
      /* The semaphore was obtained (the event must have occurred).
         Process the event (in this case, just print out a message) */
      UART2_Print_Text( &huart2, "Handler task - Processing event.\r\n" );
 8000914:	4905      	ldr	r1, [pc, #20]	@ (800092c <vHandlerTask+0x38>)
 8000916:	4806      	ldr	r0, [pc, #24]	@ (8000930 <vHandlerTask+0x3c>)
 8000918:	f7ff ffcc 	bl	80008b4 <UART2_Print_Text>
 800091c:	e7f1      	b.n	8000902 <vHandlerTask+0xe>
    }
    else
    {
      /* An event was not received within the expected time.
         Indicate this by printing out an error message */
      UART2_Print_Text( &huart2, "Handler task - Error.\r\n" );
 800091e:	4905      	ldr	r1, [pc, #20]	@ (8000934 <vHandlerTask+0x40>)
 8000920:	4803      	ldr	r0, [pc, #12]	@ (8000930 <vHandlerTask+0x3c>)
 8000922:	f7ff ffc7 	bl	80008b4 <UART2_Print_Text>
    if ( xSemaphoreTake( xCountingSemaphore, xMaxExpectedBlockTime ) == pdPASS )
 8000926:	e7ec      	b.n	8000902 <vHandlerTask+0xe>
 8000928:	200000c0 	.word	0x200000c0
 800092c:	080076f0 	.word	0x080076f0
 8000930:	20000078 	.word	0x20000078
 8000934:	08007714 	.word	0x08007714

08000938 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  BaseType_t xHigherPriorityTaskWoken;

  /* The xHigherPriorityTaskWoken parameter must be initialized to pdFALSE
     as it will get set to pdTRUE inside the interrupt safe API function
     if a context switch is required */
  xHigherPriorityTaskWoken = pdFALSE;
 8000940:	2300      	movs	r3, #0
 8000942:	60fb      	str	r3, [r7, #12]

  if ( htim->Instance == TIM3 )
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a1f      	ldr	r2, [pc, #124]	@ (80009c8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d130      	bne.n	80009b0 <HAL_TIM_PeriodElapsedCallback+0x78>
  {
    /* used for debugging purposes (check TIM3 period via a logic analyzer) */
    HAL_GPIO_TogglePin( GPIOD, GPIO_PIN_12 );
 800094e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000952:	481e      	ldr	r0, [pc, #120]	@ (80009cc <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000954:	f000 fca5 	bl	80012a2 <HAL_GPIO_TogglePin>

    /* print out a message */
    UART2_Print_Text( &huart2, "\r\nISR Handler - About to give a semaphore(s).\r\n" );
 8000958:	491d      	ldr	r1, [pc, #116]	@ (80009d0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800095a:	481e      	ldr	r0, [pc, #120]	@ (80009d4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800095c:	f7ff ffaa 	bl	80008b4 <UART2_Print_Text>
       semaphore latches the events to allow the task to which interrupts are
       deferred to process them in turn, without events getting lost. This
       simulates multiple interrupts being received by the processor, even
       though in this case the events are simulated within a single interrupt
       occurrence */
    xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000960:	4b1d      	ldr	r3, [pc, #116]	@ (80009d8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f107 020c 	add.w	r2, r7, #12
 8000968:	4611      	mov	r1, r2
 800096a:	4618      	mov	r0, r3
 800096c:	f002 fbe5 	bl	800313a <xQueueGiveFromISR>
    xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000970:	4b19      	ldr	r3, [pc, #100]	@ (80009d8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f107 020c 	add.w	r2, r7, #12
 8000978:	4611      	mov	r1, r2
 800097a:	4618      	mov	r0, r3
 800097c:	f002 fbdd 	bl	800313a <xQueueGiveFromISR>
    xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000980:	4b15      	ldr	r3, [pc, #84]	@ (80009d8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f107 020c 	add.w	r2, r7, #12
 8000988:	4611      	mov	r1, r2
 800098a:	4618      	mov	r0, r3
 800098c:	f002 fbd5 	bl	800313a <xQueueGiveFromISR>
    /* Pass the xHigherPriorityTaskWoken value into portYIELD_FROM_ISR():
       - If xHigherPriorityTaskWoken was set to pdTRUE inside xSemaphoreGiveFromISR(),
         then calling portYIELD_FROM_ISR() will request a context switch.
       - If xHigherPriorityTaskWoken is still pdFALSE then calling portYIELD_FROM_ISR()
         will have no effect */
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d00a      	beq.n	80009ac <HAL_TIM_PeriodElapsedCallback+0x74>
 8000996:	f006 f9f7 	bl	8006d88 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 800099a:	4b10      	ldr	r3, [pc, #64]	@ (80009dc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800099c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	f3bf 8f4f 	dsb	sy
 80009a6:	f3bf 8f6f 	isb	sy
 80009aa:	e001      	b.n	80009b0 <HAL_TIM_PeriodElapsedCallback+0x78>
 80009ac:	f006 f9d0 	bl	8006d50 <SEGGER_SYSVIEW_RecordExitISR>
  }
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a0a      	ldr	r2, [pc, #40]	@ (80009e0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d101      	bne.n	80009be <HAL_TIM_PeriodElapsedCallback+0x86>
    HAL_IncTick();
 80009ba:	f000 f9bb 	bl	8000d34 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009be:	bf00      	nop
 80009c0:	3710      	adds	r7, #16
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40000400 	.word	0x40000400
 80009cc:	40020c00 	.word	0x40020c00
 80009d0:	0800772c 	.word	0x0800772c
 80009d4:	20000078 	.word	0x20000078
 80009d8:	200000c0 	.word	0x200000c0
 80009dc:	e000ed04 	.word	0xe000ed04
 80009e0:	40001000 	.word	0x40001000

080009e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009e8:	b672      	cpsid	i
}
 80009ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009ec:	bf00      	nop
 80009ee:	e7fd      	b.n	80009ec <Error_Handler+0x8>

080009f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	607b      	str	r3, [r7, #4]
 80009fa:	4b10      	ldr	r3, [pc, #64]	@ (8000a3c <HAL_MspInit+0x4c>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009fe:	4a0f      	ldr	r2, [pc, #60]	@ (8000a3c <HAL_MspInit+0x4c>)
 8000a00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a04:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a06:	4b0d      	ldr	r3, [pc, #52]	@ (8000a3c <HAL_MspInit+0x4c>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	603b      	str	r3, [r7, #0]
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <HAL_MspInit+0x4c>)
 8000a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a1a:	4a08      	ldr	r2, [pc, #32]	@ (8000a3c <HAL_MspInit+0x4c>)
 8000a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a22:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <HAL_MspInit+0x4c>)
 8000a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a2a:	603b      	str	r3, [r7, #0]
 8000a2c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  HAL_NVIC_SetPriorityGrouping( 0 );
 8000a2e:	2000      	movs	r0, #0
 8000a30:	f000 fa4d 	bl	8000ece <HAL_NVIC_SetPriorityGrouping>
  /* USER CODE END MspInit 1 */
}
 8000a34:	bf00      	nop
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40023800 	.word	0x40023800

08000a40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a0e      	ldr	r2, [pc, #56]	@ (8000a88 <HAL_TIM_Base_MspInit+0x48>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d115      	bne.n	8000a7e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	4b0d      	ldr	r3, [pc, #52]	@ (8000a8c <HAL_TIM_Base_MspInit+0x4c>)
 8000a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8000a8c <HAL_TIM_Base_MspInit+0x4c>)
 8000a5c:	f043 0302 	orr.w	r3, r3, #2
 8000a60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a62:	4b0a      	ldr	r3, [pc, #40]	@ (8000a8c <HAL_TIM_Base_MspInit+0x4c>)
 8000a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a66:	f003 0302 	and.w	r3, r3, #2
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	2106      	movs	r1, #6
 8000a72:	201d      	movs	r0, #29
 8000a74:	f000 fa36 	bl	8000ee4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000a78:	201d      	movs	r0, #29
 8000a7a:	f000 fa4f 	bl	8000f1c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000a7e:	bf00      	nop
 8000a80:	3710      	adds	r7, #16
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	40000400 	.word	0x40000400
 8000a8c:	40023800 	.word	0x40023800

08000a90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08a      	sub	sp, #40	@ 0x28
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a19      	ldr	r2, [pc, #100]	@ (8000b14 <HAL_UART_MspInit+0x84>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d12b      	bne.n	8000b0a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	613b      	str	r3, [r7, #16]
 8000ab6:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <HAL_UART_MspInit+0x88>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aba:	4a17      	ldr	r2, [pc, #92]	@ (8000b18 <HAL_UART_MspInit+0x88>)
 8000abc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ac2:	4b15      	ldr	r3, [pc, #84]	@ (8000b18 <HAL_UART_MspInit+0x88>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aca:	613b      	str	r3, [r7, #16]
 8000acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60fb      	str	r3, [r7, #12]
 8000ad2:	4b11      	ldr	r3, [pc, #68]	@ (8000b18 <HAL_UART_MspInit+0x88>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	4a10      	ldr	r2, [pc, #64]	@ (8000b18 <HAL_UART_MspInit+0x88>)
 8000ad8:	f043 0301 	orr.w	r3, r3, #1
 8000adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ade:	4b0e      	ldr	r3, [pc, #56]	@ (8000b18 <HAL_UART_MspInit+0x88>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000aea:	230c      	movs	r3, #12
 8000aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aee:	2302      	movs	r3, #2
 8000af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af6:	2303      	movs	r3, #3
 8000af8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000afa:	2307      	movs	r3, #7
 8000afc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afe:	f107 0314 	add.w	r3, r7, #20
 8000b02:	4619      	mov	r1, r3
 8000b04:	4805      	ldr	r0, [pc, #20]	@ (8000b1c <HAL_UART_MspInit+0x8c>)
 8000b06:	f000 fa17 	bl	8000f38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b0a:	bf00      	nop
 8000b0c:	3728      	adds	r7, #40	@ 0x28
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	40004400 	.word	0x40004400
 8000b18:	40023800 	.word	0x40023800
 8000b1c:	40020000 	.word	0x40020000

08000b20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08e      	sub	sp, #56	@ 0x38
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b30:	2300      	movs	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	4b33      	ldr	r3, [pc, #204]	@ (8000c04 <HAL_InitTick+0xe4>)
 8000b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b38:	4a32      	ldr	r2, [pc, #200]	@ (8000c04 <HAL_InitTick+0xe4>)
 8000b3a:	f043 0310 	orr.w	r3, r3, #16
 8000b3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b40:	4b30      	ldr	r3, [pc, #192]	@ (8000c04 <HAL_InitTick+0xe4>)
 8000b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b44:	f003 0310 	and.w	r3, r3, #16
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b4c:	f107 0210 	add.w	r2, r7, #16
 8000b50:	f107 0314 	add.w	r3, r7, #20
 8000b54:	4611      	mov	r1, r2
 8000b56:	4618      	mov	r0, r3
 8000b58:	f001 f856 	bl	8001c08 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b5c:	6a3b      	ldr	r3, [r7, #32]
 8000b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d103      	bne.n	8000b6e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b66:	f001 f827 	bl	8001bb8 <HAL_RCC_GetPCLK1Freq>
 8000b6a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b6c:	e004      	b.n	8000b78 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b6e:	f001 f823 	bl	8001bb8 <HAL_RCC_GetPCLK1Freq>
 8000b72:	4603      	mov	r3, r0
 8000b74:	005b      	lsls	r3, r3, #1
 8000b76:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b7a:	4a23      	ldr	r2, [pc, #140]	@ (8000c08 <HAL_InitTick+0xe8>)
 8000b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b80:	0c9b      	lsrs	r3, r3, #18
 8000b82:	3b01      	subs	r3, #1
 8000b84:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b86:	4b21      	ldr	r3, [pc, #132]	@ (8000c0c <HAL_InitTick+0xec>)
 8000b88:	4a21      	ldr	r2, [pc, #132]	@ (8000c10 <HAL_InitTick+0xf0>)
 8000b8a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000c0c <HAL_InitTick+0xec>)
 8000b8e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b92:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b94:	4a1d      	ldr	r2, [pc, #116]	@ (8000c0c <HAL_InitTick+0xec>)
 8000b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b98:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8000c0c <HAL_InitTick+0xec>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ba0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c0c <HAL_InitTick+0xec>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ba6:	4b19      	ldr	r3, [pc, #100]	@ (8000c0c <HAL_InitTick+0xec>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000bac:	4817      	ldr	r0, [pc, #92]	@ (8000c0c <HAL_InitTick+0xec>)
 8000bae:	f001 f85d 	bl	8001c6c <HAL_TIM_Base_Init>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000bb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d11b      	bne.n	8000bf8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000bc0:	4812      	ldr	r0, [pc, #72]	@ (8000c0c <HAL_InitTick+0xec>)
 8000bc2:	f001 f8a3 	bl	8001d0c <HAL_TIM_Base_Start_IT>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000bcc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d111      	bne.n	8000bf8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000bd4:	2036      	movs	r0, #54	@ 0x36
 8000bd6:	f000 f9a1 	bl	8000f1c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	2b0f      	cmp	r3, #15
 8000bde:	d808      	bhi.n	8000bf2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000be0:	2200      	movs	r2, #0
 8000be2:	6879      	ldr	r1, [r7, #4]
 8000be4:	2036      	movs	r0, #54	@ 0x36
 8000be6:	f000 f97d 	bl	8000ee4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bea:	4a0a      	ldr	r2, [pc, #40]	@ (8000c14 <HAL_InitTick+0xf4>)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	6013      	str	r3, [r2, #0]
 8000bf0:	e002      	b.n	8000bf8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000bf8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3738      	adds	r7, #56	@ 0x38
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	40023800 	.word	0x40023800
 8000c08:	431bde83 	.word	0x431bde83
 8000c0c:	200000c4 	.word	0x200000c4
 8000c10:	40001000 	.word	0x40001000
 8000c14:	20000004 	.word	0x20000004

08000c18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <NMI_Handler+0x4>

08000c20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <HardFault_Handler+0x4>

08000c28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <MemManage_Handler+0x4>

08000c30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <BusFault_Handler+0x4>

08000c38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c3c:	bf00      	nop
 8000c3e:	e7fd      	b.n	8000c3c <UsageFault_Handler+0x4>

08000c40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
	...

08000c50 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000c54:	4802      	ldr	r0, [pc, #8]	@ (8000c60 <TIM3_IRQHandler+0x10>)
 8000c56:	f001 f8c9 	bl	8001dec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	20000030 	.word	0x20000030

08000c64 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c68:	4802      	ldr	r0, [pc, #8]	@ (8000c74 <TIM6_DAC_IRQHandler+0x10>)
 8000c6a:	f001 f8bf 	bl	8001dec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	200000c4 	.word	0x200000c4

08000c78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c7c:	4b06      	ldr	r3, [pc, #24]	@ (8000c98 <SystemInit+0x20>)
 8000c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c82:	4a05      	ldr	r2, [pc, #20]	@ (8000c98 <SystemInit+0x20>)
 8000c84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c8c:	bf00      	nop
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	e000ed00 	.word	0xe000ed00

08000c9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cd4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ca0:	f7ff ffea 	bl	8000c78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ca4:	480c      	ldr	r0, [pc, #48]	@ (8000cd8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ca6:	490d      	ldr	r1, [pc, #52]	@ (8000cdc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ca8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ce0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000caa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cac:	e002      	b.n	8000cb4 <LoopCopyDataInit>

08000cae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cb2:	3304      	adds	r3, #4

08000cb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cb8:	d3f9      	bcc.n	8000cae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cba:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cbc:	4c0a      	ldr	r4, [pc, #40]	@ (8000ce8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cc0:	e001      	b.n	8000cc6 <LoopFillZerobss>

08000cc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cc4:	3204      	adds	r2, #4

08000cc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cc8:	d3fb      	bcc.n	8000cc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cca:	f006 fccf 	bl	800766c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cce:	f7ff fc41 	bl	8000554 <main>
  bx  lr    
 8000cd2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000cd4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cdc:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000ce0:	08007874 	.word	0x08007874
  ldr r2, =_sbss
 8000ce4:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000ce8:	2001992c 	.word	0x2001992c

08000cec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cec:	e7fe      	b.n	8000cec <ADC_IRQHandler>
	...

08000cf0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d30 <HAL_Init+0x40>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a0d      	ldr	r2, [pc, #52]	@ (8000d30 <HAL_Init+0x40>)
 8000cfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cfe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d00:	4b0b      	ldr	r3, [pc, #44]	@ (8000d30 <HAL_Init+0x40>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a0a      	ldr	r2, [pc, #40]	@ (8000d30 <HAL_Init+0x40>)
 8000d06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d0c:	4b08      	ldr	r3, [pc, #32]	@ (8000d30 <HAL_Init+0x40>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a07      	ldr	r2, [pc, #28]	@ (8000d30 <HAL_Init+0x40>)
 8000d12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d18:	2003      	movs	r0, #3
 8000d1a:	f000 f8d8 	bl	8000ece <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d1e:	2000      	movs	r0, #0
 8000d20:	f7ff fefe 	bl	8000b20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d24:	f7ff fe64 	bl	80009f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d28:	2300      	movs	r3, #0
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40023c00 	.word	0x40023c00

08000d34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d38:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <HAL_IncTick+0x20>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <HAL_IncTick+0x24>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4413      	add	r3, r2
 8000d44:	4a04      	ldr	r2, [pc, #16]	@ (8000d58 <HAL_IncTick+0x24>)
 8000d46:	6013      	str	r3, [r2, #0]
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	20000008 	.word	0x20000008
 8000d58:	2000010c 	.word	0x2000010c

08000d5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d60:	4b03      	ldr	r3, [pc, #12]	@ (8000d70 <HAL_GetTick+0x14>)
 8000d62:	681b      	ldr	r3, [r3, #0]
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	2000010c 	.word	0x2000010c

08000d74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f003 0307 	and.w	r3, r3, #7
 8000d82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d84:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <__NVIC_SetPriorityGrouping+0x44>)
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d8a:	68ba      	ldr	r2, [r7, #8]
 8000d8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d90:	4013      	ands	r3, r2
 8000d92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000da0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000da4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000da6:	4a04      	ldr	r2, [pc, #16]	@ (8000db8 <__NVIC_SetPriorityGrouping+0x44>)
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	60d3      	str	r3, [r2, #12]
}
 8000dac:	bf00      	nop
 8000dae:	3714      	adds	r7, #20
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dc0:	4b04      	ldr	r3, [pc, #16]	@ (8000dd4 <__NVIC_GetPriorityGrouping+0x18>)
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	0a1b      	lsrs	r3, r3, #8
 8000dc6:	f003 0307 	and.w	r3, r3, #7
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	db0b      	blt.n	8000e02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	f003 021f 	and.w	r2, r3, #31
 8000df0:	4907      	ldr	r1, [pc, #28]	@ (8000e10 <__NVIC_EnableIRQ+0x38>)
 8000df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df6:	095b      	lsrs	r3, r3, #5
 8000df8:	2001      	movs	r0, #1
 8000dfa:	fa00 f202 	lsl.w	r2, r0, r2
 8000dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e02:	bf00      	nop
 8000e04:	370c      	adds	r7, #12
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	e000e100 	.word	0xe000e100

08000e14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	6039      	str	r1, [r7, #0]
 8000e1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	db0a      	blt.n	8000e3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	490c      	ldr	r1, [pc, #48]	@ (8000e60 <__NVIC_SetPriority+0x4c>)
 8000e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e32:	0112      	lsls	r2, r2, #4
 8000e34:	b2d2      	uxtb	r2, r2
 8000e36:	440b      	add	r3, r1
 8000e38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e3c:	e00a      	b.n	8000e54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	b2da      	uxtb	r2, r3
 8000e42:	4908      	ldr	r1, [pc, #32]	@ (8000e64 <__NVIC_SetPriority+0x50>)
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	f003 030f 	and.w	r3, r3, #15
 8000e4a:	3b04      	subs	r3, #4
 8000e4c:	0112      	lsls	r2, r2, #4
 8000e4e:	b2d2      	uxtb	r2, r2
 8000e50:	440b      	add	r3, r1
 8000e52:	761a      	strb	r2, [r3, #24]
}
 8000e54:	bf00      	nop
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	e000e100 	.word	0xe000e100
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b089      	sub	sp, #36	@ 0x24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	f003 0307 	and.w	r3, r3, #7
 8000e7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	f1c3 0307 	rsb	r3, r3, #7
 8000e82:	2b04      	cmp	r3, #4
 8000e84:	bf28      	it	cs
 8000e86:	2304      	movcs	r3, #4
 8000e88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	3304      	adds	r3, #4
 8000e8e:	2b06      	cmp	r3, #6
 8000e90:	d902      	bls.n	8000e98 <NVIC_EncodePriority+0x30>
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	3b03      	subs	r3, #3
 8000e96:	e000      	b.n	8000e9a <NVIC_EncodePriority+0x32>
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	43da      	mvns	r2, r3
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	401a      	ands	r2, r3
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eba:	43d9      	mvns	r1, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec0:	4313      	orrs	r3, r2
         );
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3724      	adds	r7, #36	@ 0x24
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr

08000ece <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b082      	sub	sp, #8
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f7ff ff4c 	bl	8000d74 <__NVIC_SetPriorityGrouping>
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
 8000ef0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ef6:	f7ff ff61 	bl	8000dbc <__NVIC_GetPriorityGrouping>
 8000efa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	68b9      	ldr	r1, [r7, #8]
 8000f00:	6978      	ldr	r0, [r7, #20]
 8000f02:	f7ff ffb1 	bl	8000e68 <NVIC_EncodePriority>
 8000f06:	4602      	mov	r2, r0
 8000f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f0c:	4611      	mov	r1, r2
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ff80 	bl	8000e14 <__NVIC_SetPriority>
}
 8000f14:	bf00      	nop
 8000f16:	3718      	adds	r7, #24
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff ff54 	bl	8000dd8 <__NVIC_EnableIRQ>
}
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b089      	sub	sp, #36	@ 0x24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f42:	2300      	movs	r3, #0
 8000f44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f46:	2300      	movs	r3, #0
 8000f48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61fb      	str	r3, [r7, #28]
 8000f52:	e16b      	b.n	800122c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f54:	2201      	movs	r2, #1
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	697a      	ldr	r2, [r7, #20]
 8000f64:	4013      	ands	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	f040 815a 	bne.w	8001226 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f003 0303 	and.w	r3, r3, #3
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d005      	beq.n	8000f8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d130      	bne.n	8000fec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	2203      	movs	r2, #3
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	68da      	ldr	r2, [r3, #12]
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	43db      	mvns	r3, r3
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	091b      	lsrs	r3, r3, #4
 8000fd6:	f003 0201 	and.w	r2, r3, #1
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f003 0303 	and.w	r3, r3, #3
 8000ff4:	2b03      	cmp	r3, #3
 8000ff6:	d017      	beq.n	8001028 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	2203      	movs	r2, #3
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	43db      	mvns	r3, r3
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	4013      	ands	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	689a      	ldr	r2, [r3, #8]
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4313      	orrs	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f003 0303 	and.w	r3, r3, #3
 8001030:	2b02      	cmp	r3, #2
 8001032:	d123      	bne.n	800107c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	08da      	lsrs	r2, r3, #3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3208      	adds	r2, #8
 800103c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001040:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	f003 0307 	and.w	r3, r3, #7
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	220f      	movs	r2, #15
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	43db      	mvns	r3, r3
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	4013      	ands	r3, r2
 8001056:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	691a      	ldr	r2, [r3, #16]
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	f003 0307 	and.w	r3, r3, #7
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	4313      	orrs	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	08da      	lsrs	r2, r3, #3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	3208      	adds	r2, #8
 8001076:	69b9      	ldr	r1, [r7, #24]
 8001078:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	2203      	movs	r2, #3
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	43db      	mvns	r3, r3
 800108e:	69ba      	ldr	r2, [r7, #24]
 8001090:	4013      	ands	r3, r2
 8001092:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f003 0203 	and.w	r2, r3, #3
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	f000 80b4 	beq.w	8001226 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
 80010c2:	4b60      	ldr	r3, [pc, #384]	@ (8001244 <HAL_GPIO_Init+0x30c>)
 80010c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010c6:	4a5f      	ldr	r2, [pc, #380]	@ (8001244 <HAL_GPIO_Init+0x30c>)
 80010c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ce:	4b5d      	ldr	r3, [pc, #372]	@ (8001244 <HAL_GPIO_Init+0x30c>)
 80010d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010da:	4a5b      	ldr	r2, [pc, #364]	@ (8001248 <HAL_GPIO_Init+0x310>)
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	089b      	lsrs	r3, r3, #2
 80010e0:	3302      	adds	r3, #2
 80010e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	f003 0303 	and.w	r3, r3, #3
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	220f      	movs	r2, #15
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	43db      	mvns	r3, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4013      	ands	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a52      	ldr	r2, [pc, #328]	@ (800124c <HAL_GPIO_Init+0x314>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d02b      	beq.n	800115e <HAL_GPIO_Init+0x226>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a51      	ldr	r2, [pc, #324]	@ (8001250 <HAL_GPIO_Init+0x318>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d025      	beq.n	800115a <HAL_GPIO_Init+0x222>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a50      	ldr	r2, [pc, #320]	@ (8001254 <HAL_GPIO_Init+0x31c>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d01f      	beq.n	8001156 <HAL_GPIO_Init+0x21e>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a4f      	ldr	r2, [pc, #316]	@ (8001258 <HAL_GPIO_Init+0x320>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d019      	beq.n	8001152 <HAL_GPIO_Init+0x21a>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a4e      	ldr	r2, [pc, #312]	@ (800125c <HAL_GPIO_Init+0x324>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d013      	beq.n	800114e <HAL_GPIO_Init+0x216>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a4d      	ldr	r2, [pc, #308]	@ (8001260 <HAL_GPIO_Init+0x328>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d00d      	beq.n	800114a <HAL_GPIO_Init+0x212>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a4c      	ldr	r2, [pc, #304]	@ (8001264 <HAL_GPIO_Init+0x32c>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d007      	beq.n	8001146 <HAL_GPIO_Init+0x20e>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a4b      	ldr	r2, [pc, #300]	@ (8001268 <HAL_GPIO_Init+0x330>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d101      	bne.n	8001142 <HAL_GPIO_Init+0x20a>
 800113e:	2307      	movs	r3, #7
 8001140:	e00e      	b.n	8001160 <HAL_GPIO_Init+0x228>
 8001142:	2308      	movs	r3, #8
 8001144:	e00c      	b.n	8001160 <HAL_GPIO_Init+0x228>
 8001146:	2306      	movs	r3, #6
 8001148:	e00a      	b.n	8001160 <HAL_GPIO_Init+0x228>
 800114a:	2305      	movs	r3, #5
 800114c:	e008      	b.n	8001160 <HAL_GPIO_Init+0x228>
 800114e:	2304      	movs	r3, #4
 8001150:	e006      	b.n	8001160 <HAL_GPIO_Init+0x228>
 8001152:	2303      	movs	r3, #3
 8001154:	e004      	b.n	8001160 <HAL_GPIO_Init+0x228>
 8001156:	2302      	movs	r3, #2
 8001158:	e002      	b.n	8001160 <HAL_GPIO_Init+0x228>
 800115a:	2301      	movs	r3, #1
 800115c:	e000      	b.n	8001160 <HAL_GPIO_Init+0x228>
 800115e:	2300      	movs	r3, #0
 8001160:	69fa      	ldr	r2, [r7, #28]
 8001162:	f002 0203 	and.w	r2, r2, #3
 8001166:	0092      	lsls	r2, r2, #2
 8001168:	4093      	lsls	r3, r2
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	4313      	orrs	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001170:	4935      	ldr	r1, [pc, #212]	@ (8001248 <HAL_GPIO_Init+0x310>)
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	089b      	lsrs	r3, r3, #2
 8001176:	3302      	adds	r3, #2
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800117e:	4b3b      	ldr	r3, [pc, #236]	@ (800126c <HAL_GPIO_Init+0x334>)
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	43db      	mvns	r3, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4013      	ands	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d003      	beq.n	80011a2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	4313      	orrs	r3, r2
 80011a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011a2:	4a32      	ldr	r2, [pc, #200]	@ (800126c <HAL_GPIO_Init+0x334>)
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011a8:	4b30      	ldr	r3, [pc, #192]	@ (800126c <HAL_GPIO_Init+0x334>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	43db      	mvns	r3, r3
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4013      	ands	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d003      	beq.n	80011cc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011cc:	4a27      	ldr	r2, [pc, #156]	@ (800126c <HAL_GPIO_Init+0x334>)
 80011ce:	69bb      	ldr	r3, [r7, #24]
 80011d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011d2:	4b26      	ldr	r3, [pc, #152]	@ (800126c <HAL_GPIO_Init+0x334>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	43db      	mvns	r3, r3
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	4013      	ands	r3, r2
 80011e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d003      	beq.n	80011f6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011f6:	4a1d      	ldr	r2, [pc, #116]	@ (800126c <HAL_GPIO_Init+0x334>)
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011fc:	4b1b      	ldr	r3, [pc, #108]	@ (800126c <HAL_GPIO_Init+0x334>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	43db      	mvns	r3, r3
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	4013      	ands	r3, r2
 800120a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001214:	2b00      	cmp	r3, #0
 8001216:	d003      	beq.n	8001220 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	4313      	orrs	r3, r2
 800121e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001220:	4a12      	ldr	r2, [pc, #72]	@ (800126c <HAL_GPIO_Init+0x334>)
 8001222:	69bb      	ldr	r3, [r7, #24]
 8001224:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	3301      	adds	r3, #1
 800122a:	61fb      	str	r3, [r7, #28]
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	2b0f      	cmp	r3, #15
 8001230:	f67f ae90 	bls.w	8000f54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001234:	bf00      	nop
 8001236:	bf00      	nop
 8001238:	3724      	adds	r7, #36	@ 0x24
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	40023800 	.word	0x40023800
 8001248:	40013800 	.word	0x40013800
 800124c:	40020000 	.word	0x40020000
 8001250:	40020400 	.word	0x40020400
 8001254:	40020800 	.word	0x40020800
 8001258:	40020c00 	.word	0x40020c00
 800125c:	40021000 	.word	0x40021000
 8001260:	40021400 	.word	0x40021400
 8001264:	40021800 	.word	0x40021800
 8001268:	40021c00 	.word	0x40021c00
 800126c:	40013c00 	.word	0x40013c00

08001270 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	460b      	mov	r3, r1
 800127a:	807b      	strh	r3, [r7, #2]
 800127c:	4613      	mov	r3, r2
 800127e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001280:	787b      	ldrb	r3, [r7, #1]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d003      	beq.n	800128e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001286:	887a      	ldrh	r2, [r7, #2]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800128c:	e003      	b.n	8001296 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800128e:	887b      	ldrh	r3, [r7, #2]
 8001290:	041a      	lsls	r2, r3, #16
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	619a      	str	r2, [r3, #24]
}
 8001296:	bf00      	nop
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012a2:	b480      	push	{r7}
 80012a4:	b085      	sub	sp, #20
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
 80012aa:	460b      	mov	r3, r1
 80012ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	695b      	ldr	r3, [r3, #20]
 80012b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012b4:	887a      	ldrh	r2, [r7, #2]
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	4013      	ands	r3, r2
 80012ba:	041a      	lsls	r2, r3, #16
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	43d9      	mvns	r1, r3
 80012c0:	887b      	ldrh	r3, [r7, #2]
 80012c2:	400b      	ands	r3, r1
 80012c4:	431a      	orrs	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	619a      	str	r2, [r3, #24]
}
 80012ca:	bf00      	nop
 80012cc:	3714      	adds	r7, #20
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
	...

080012d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d101      	bne.n	80012ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e267      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0301 	and.w	r3, r3, #1
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d075      	beq.n	80013e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012f6:	4b88      	ldr	r3, [pc, #544]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f003 030c 	and.w	r3, r3, #12
 80012fe:	2b04      	cmp	r3, #4
 8001300:	d00c      	beq.n	800131c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001302:	4b85      	ldr	r3, [pc, #532]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800130a:	2b08      	cmp	r3, #8
 800130c:	d112      	bne.n	8001334 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800130e:	4b82      	ldr	r3, [pc, #520]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001316:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800131a:	d10b      	bne.n	8001334 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800131c:	4b7e      	ldr	r3, [pc, #504]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d05b      	beq.n	80013e0 <HAL_RCC_OscConfig+0x108>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d157      	bne.n	80013e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e242      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800133c:	d106      	bne.n	800134c <HAL_RCC_OscConfig+0x74>
 800133e:	4b76      	ldr	r3, [pc, #472]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a75      	ldr	r2, [pc, #468]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001344:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001348:	6013      	str	r3, [r2, #0]
 800134a:	e01d      	b.n	8001388 <HAL_RCC_OscConfig+0xb0>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001354:	d10c      	bne.n	8001370 <HAL_RCC_OscConfig+0x98>
 8001356:	4b70      	ldr	r3, [pc, #448]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a6f      	ldr	r2, [pc, #444]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 800135c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001360:	6013      	str	r3, [r2, #0]
 8001362:	4b6d      	ldr	r3, [pc, #436]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a6c      	ldr	r2, [pc, #432]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001368:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800136c:	6013      	str	r3, [r2, #0]
 800136e:	e00b      	b.n	8001388 <HAL_RCC_OscConfig+0xb0>
 8001370:	4b69      	ldr	r3, [pc, #420]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a68      	ldr	r2, [pc, #416]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001376:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800137a:	6013      	str	r3, [r2, #0]
 800137c:	4b66      	ldr	r3, [pc, #408]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a65      	ldr	r2, [pc, #404]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001382:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001386:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d013      	beq.n	80013b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001390:	f7ff fce4 	bl	8000d5c <HAL_GetTick>
 8001394:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001396:	e008      	b.n	80013aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001398:	f7ff fce0 	bl	8000d5c <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b64      	cmp	r3, #100	@ 0x64
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e207      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013aa:	4b5b      	ldr	r3, [pc, #364]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d0f0      	beq.n	8001398 <HAL_RCC_OscConfig+0xc0>
 80013b6:	e014      	b.n	80013e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b8:	f7ff fcd0 	bl	8000d5c <HAL_GetTick>
 80013bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013be:	e008      	b.n	80013d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013c0:	f7ff fccc 	bl	8000d5c <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	2b64      	cmp	r3, #100	@ 0x64
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e1f3      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013d2:	4b51      	ldr	r3, [pc, #324]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d1f0      	bne.n	80013c0 <HAL_RCC_OscConfig+0xe8>
 80013de:	e000      	b.n	80013e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d063      	beq.n	80014b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f003 030c 	and.w	r3, r3, #12
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d00b      	beq.n	8001412 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013fa:	4b47      	ldr	r3, [pc, #284]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001402:	2b08      	cmp	r3, #8
 8001404:	d11c      	bne.n	8001440 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001406:	4b44      	ldr	r3, [pc, #272]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d116      	bne.n	8001440 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001412:	4b41      	ldr	r3, [pc, #260]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	2b00      	cmp	r3, #0
 800141c:	d005      	beq.n	800142a <HAL_RCC_OscConfig+0x152>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	68db      	ldr	r3, [r3, #12]
 8001422:	2b01      	cmp	r3, #1
 8001424:	d001      	beq.n	800142a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e1c7      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800142a:	4b3b      	ldr	r3, [pc, #236]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	691b      	ldr	r3, [r3, #16]
 8001436:	00db      	lsls	r3, r3, #3
 8001438:	4937      	ldr	r1, [pc, #220]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 800143a:	4313      	orrs	r3, r2
 800143c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800143e:	e03a      	b.n	80014b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d020      	beq.n	800148a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001448:	4b34      	ldr	r3, [pc, #208]	@ (800151c <HAL_RCC_OscConfig+0x244>)
 800144a:	2201      	movs	r2, #1
 800144c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800144e:	f7ff fc85 	bl	8000d5c <HAL_GetTick>
 8001452:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001454:	e008      	b.n	8001468 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001456:	f7ff fc81 	bl	8000d5c <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	2b02      	cmp	r3, #2
 8001462:	d901      	bls.n	8001468 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e1a8      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001468:	4b2b      	ldr	r3, [pc, #172]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0302 	and.w	r3, r3, #2
 8001470:	2b00      	cmp	r3, #0
 8001472:	d0f0      	beq.n	8001456 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001474:	4b28      	ldr	r3, [pc, #160]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	00db      	lsls	r3, r3, #3
 8001482:	4925      	ldr	r1, [pc, #148]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 8001484:	4313      	orrs	r3, r2
 8001486:	600b      	str	r3, [r1, #0]
 8001488:	e015      	b.n	80014b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800148a:	4b24      	ldr	r3, [pc, #144]	@ (800151c <HAL_RCC_OscConfig+0x244>)
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001490:	f7ff fc64 	bl	8000d5c <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001498:	f7ff fc60 	bl	8000d5c <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e187      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d1f0      	bne.n	8001498 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0308 	and.w	r3, r3, #8
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d036      	beq.n	8001530 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d016      	beq.n	80014f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <HAL_RCC_OscConfig+0x248>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014d0:	f7ff fc44 	bl	8000d5c <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014d8:	f7ff fc40 	bl	8000d5c <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e167      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001518 <HAL_RCC_OscConfig+0x240>)
 80014ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d0f0      	beq.n	80014d8 <HAL_RCC_OscConfig+0x200>
 80014f6:	e01b      	b.n	8001530 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014f8:	4b09      	ldr	r3, [pc, #36]	@ (8001520 <HAL_RCC_OscConfig+0x248>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014fe:	f7ff fc2d 	bl	8000d5c <HAL_GetTick>
 8001502:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001504:	e00e      	b.n	8001524 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001506:	f7ff fc29 	bl	8000d5c <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b02      	cmp	r3, #2
 8001512:	d907      	bls.n	8001524 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	e150      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
 8001518:	40023800 	.word	0x40023800
 800151c:	42470000 	.word	0x42470000
 8001520:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001524:	4b88      	ldr	r3, [pc, #544]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001526:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001528:	f003 0302 	and.w	r3, r3, #2
 800152c:	2b00      	cmp	r3, #0
 800152e:	d1ea      	bne.n	8001506 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0304 	and.w	r3, r3, #4
 8001538:	2b00      	cmp	r3, #0
 800153a:	f000 8097 	beq.w	800166c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800153e:	2300      	movs	r3, #0
 8001540:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001542:	4b81      	ldr	r3, [pc, #516]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001546:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d10f      	bne.n	800156e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	4b7d      	ldr	r3, [pc, #500]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001556:	4a7c      	ldr	r2, [pc, #496]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001558:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800155c:	6413      	str	r3, [r2, #64]	@ 0x40
 800155e:	4b7a      	ldr	r3, [pc, #488]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800156a:	2301      	movs	r3, #1
 800156c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800156e:	4b77      	ldr	r3, [pc, #476]	@ (800174c <HAL_RCC_OscConfig+0x474>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001576:	2b00      	cmp	r3, #0
 8001578:	d118      	bne.n	80015ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800157a:	4b74      	ldr	r3, [pc, #464]	@ (800174c <HAL_RCC_OscConfig+0x474>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a73      	ldr	r2, [pc, #460]	@ (800174c <HAL_RCC_OscConfig+0x474>)
 8001580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001584:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001586:	f7ff fbe9 	bl	8000d5c <HAL_GetTick>
 800158a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800158c:	e008      	b.n	80015a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800158e:	f7ff fbe5 	bl	8000d5c <HAL_GetTick>
 8001592:	4602      	mov	r2, r0
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	2b02      	cmp	r3, #2
 800159a:	d901      	bls.n	80015a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e10c      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a0:	4b6a      	ldr	r3, [pc, #424]	@ (800174c <HAL_RCC_OscConfig+0x474>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d0f0      	beq.n	800158e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d106      	bne.n	80015c2 <HAL_RCC_OscConfig+0x2ea>
 80015b4:	4b64      	ldr	r3, [pc, #400]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80015b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015b8:	4a63      	ldr	r2, [pc, #396]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80015ba:	f043 0301 	orr.w	r3, r3, #1
 80015be:	6713      	str	r3, [r2, #112]	@ 0x70
 80015c0:	e01c      	b.n	80015fc <HAL_RCC_OscConfig+0x324>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	2b05      	cmp	r3, #5
 80015c8:	d10c      	bne.n	80015e4 <HAL_RCC_OscConfig+0x30c>
 80015ca:	4b5f      	ldr	r3, [pc, #380]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80015cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ce:	4a5e      	ldr	r2, [pc, #376]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80015d0:	f043 0304 	orr.w	r3, r3, #4
 80015d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80015d6:	4b5c      	ldr	r3, [pc, #368]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80015d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015da:	4a5b      	ldr	r2, [pc, #364]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80015e2:	e00b      	b.n	80015fc <HAL_RCC_OscConfig+0x324>
 80015e4:	4b58      	ldr	r3, [pc, #352]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80015e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015e8:	4a57      	ldr	r2, [pc, #348]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80015ea:	f023 0301 	bic.w	r3, r3, #1
 80015ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80015f0:	4b55      	ldr	r3, [pc, #340]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80015f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015f4:	4a54      	ldr	r2, [pc, #336]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80015f6:	f023 0304 	bic.w	r3, r3, #4
 80015fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d015      	beq.n	8001630 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001604:	f7ff fbaa 	bl	8000d5c <HAL_GetTick>
 8001608:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800160a:	e00a      	b.n	8001622 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800160c:	f7ff fba6 	bl	8000d5c <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800161a:	4293      	cmp	r3, r2
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e0cb      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001622:	4b49      	ldr	r3, [pc, #292]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0ee      	beq.n	800160c <HAL_RCC_OscConfig+0x334>
 800162e:	e014      	b.n	800165a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001630:	f7ff fb94 	bl	8000d5c <HAL_GetTick>
 8001634:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001636:	e00a      	b.n	800164e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001638:	f7ff fb90 	bl	8000d5c <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001646:	4293      	cmp	r3, r2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e0b5      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164e:	4b3e      	ldr	r3, [pc, #248]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1ee      	bne.n	8001638 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800165a:	7dfb      	ldrb	r3, [r7, #23]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d105      	bne.n	800166c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001660:	4b39      	ldr	r3, [pc, #228]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001664:	4a38      	ldr	r2, [pc, #224]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001666:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800166a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	2b00      	cmp	r3, #0
 8001672:	f000 80a1 	beq.w	80017b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001676:	4b34      	ldr	r3, [pc, #208]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f003 030c 	and.w	r3, r3, #12
 800167e:	2b08      	cmp	r3, #8
 8001680:	d05c      	beq.n	800173c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	699b      	ldr	r3, [r3, #24]
 8001686:	2b02      	cmp	r3, #2
 8001688:	d141      	bne.n	800170e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800168a:	4b31      	ldr	r3, [pc, #196]	@ (8001750 <HAL_RCC_OscConfig+0x478>)
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001690:	f7ff fb64 	bl	8000d5c <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001698:	f7ff fb60 	bl	8000d5c <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e087      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016aa:	4b27      	ldr	r3, [pc, #156]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d1f0      	bne.n	8001698 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	69da      	ldr	r2, [r3, #28]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a1b      	ldr	r3, [r3, #32]
 80016be:	431a      	orrs	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c4:	019b      	lsls	r3, r3, #6
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016cc:	085b      	lsrs	r3, r3, #1
 80016ce:	3b01      	subs	r3, #1
 80016d0:	041b      	lsls	r3, r3, #16
 80016d2:	431a      	orrs	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d8:	061b      	lsls	r3, r3, #24
 80016da:	491b      	ldr	r1, [pc, #108]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 80016dc:	4313      	orrs	r3, r2
 80016de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001750 <HAL_RCC_OscConfig+0x478>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e6:	f7ff fb39 	bl	8000d5c <HAL_GetTick>
 80016ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ec:	e008      	b.n	8001700 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ee:	f7ff fb35 	bl	8000d5c <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e05c      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001700:	4b11      	ldr	r3, [pc, #68]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0f0      	beq.n	80016ee <HAL_RCC_OscConfig+0x416>
 800170c:	e054      	b.n	80017b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800170e:	4b10      	ldr	r3, [pc, #64]	@ (8001750 <HAL_RCC_OscConfig+0x478>)
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001714:	f7ff fb22 	bl	8000d5c <HAL_GetTick>
 8001718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800171a:	e008      	b.n	800172e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800171c:	f7ff fb1e 	bl	8000d5c <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	2b02      	cmp	r3, #2
 8001728:	d901      	bls.n	800172e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e045      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800172e:	4b06      	ldr	r3, [pc, #24]	@ (8001748 <HAL_RCC_OscConfig+0x470>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d1f0      	bne.n	800171c <HAL_RCC_OscConfig+0x444>
 800173a:	e03d      	b.n	80017b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	2b01      	cmp	r3, #1
 8001742:	d107      	bne.n	8001754 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e038      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
 8001748:	40023800 	.word	0x40023800
 800174c:	40007000 	.word	0x40007000
 8001750:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001754:	4b1b      	ldr	r3, [pc, #108]	@ (80017c4 <HAL_RCC_OscConfig+0x4ec>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d028      	beq.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800176c:	429a      	cmp	r2, r3
 800176e:	d121      	bne.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800177a:	429a      	cmp	r2, r3
 800177c:	d11a      	bne.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001784:	4013      	ands	r3, r2
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800178a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800178c:	4293      	cmp	r3, r2
 800178e:	d111      	bne.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800179a:	085b      	lsrs	r3, r3, #1
 800179c:	3b01      	subs	r3, #1
 800179e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d107      	bne.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d001      	beq.n	80017b8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e000      	b.n	80017ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3718      	adds	r7, #24
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40023800 	.word	0x40023800

080017c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e0cc      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017dc:	4b68      	ldr	r3, [pc, #416]	@ (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0307 	and.w	r3, r3, #7
 80017e4:	683a      	ldr	r2, [r7, #0]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d90c      	bls.n	8001804 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ea:	4b65      	ldr	r3, [pc, #404]	@ (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	b2d2      	uxtb	r2, r2
 80017f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017f2:	4b63      	ldr	r3, [pc, #396]	@ (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0307 	and.w	r3, r3, #7
 80017fa:	683a      	ldr	r2, [r7, #0]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d001      	beq.n	8001804 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e0b8      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0302 	and.w	r3, r3, #2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d020      	beq.n	8001852 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 0304 	and.w	r3, r3, #4
 8001818:	2b00      	cmp	r3, #0
 800181a:	d005      	beq.n	8001828 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800181c:	4b59      	ldr	r3, [pc, #356]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	4a58      	ldr	r2, [pc, #352]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001822:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001826:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0308 	and.w	r3, r3, #8
 8001830:	2b00      	cmp	r3, #0
 8001832:	d005      	beq.n	8001840 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001834:	4b53      	ldr	r3, [pc, #332]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	4a52      	ldr	r2, [pc, #328]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800183a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800183e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001840:	4b50      	ldr	r3, [pc, #320]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	494d      	ldr	r1, [pc, #308]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800184e:	4313      	orrs	r3, r2
 8001850:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	2b00      	cmp	r3, #0
 800185c:	d044      	beq.n	80018e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d107      	bne.n	8001876 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001866:	4b47      	ldr	r3, [pc, #284]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d119      	bne.n	80018a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e07f      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	2b02      	cmp	r3, #2
 800187c:	d003      	beq.n	8001886 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001882:	2b03      	cmp	r3, #3
 8001884:	d107      	bne.n	8001896 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001886:	4b3f      	ldr	r3, [pc, #252]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800188e:	2b00      	cmp	r3, #0
 8001890:	d109      	bne.n	80018a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e06f      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001896:	4b3b      	ldr	r3, [pc, #236]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d101      	bne.n	80018a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e067      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018a6:	4b37      	ldr	r3, [pc, #220]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f023 0203 	bic.w	r2, r3, #3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	4934      	ldr	r1, [pc, #208]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018b8:	f7ff fa50 	bl	8000d5c <HAL_GetTick>
 80018bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018be:	e00a      	b.n	80018d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018c0:	f7ff fa4c 	bl	8000d5c <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e04f      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f003 020c 	and.w	r2, r3, #12
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d1eb      	bne.n	80018c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018e8:	4b25      	ldr	r3, [pc, #148]	@ (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0307 	and.w	r3, r3, #7
 80018f0:	683a      	ldr	r2, [r7, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d20c      	bcs.n	8001910 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f6:	4b22      	ldr	r3, [pc, #136]	@ (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 80018f8:	683a      	ldr	r2, [r7, #0]
 80018fa:	b2d2      	uxtb	r2, r2
 80018fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fe:	4b20      	ldr	r3, [pc, #128]	@ (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0307 	and.w	r3, r3, #7
 8001906:	683a      	ldr	r2, [r7, #0]
 8001908:	429a      	cmp	r2, r3
 800190a:	d001      	beq.n	8001910 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e032      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 0304 	and.w	r3, r3, #4
 8001918:	2b00      	cmp	r3, #0
 800191a:	d008      	beq.n	800192e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800191c:	4b19      	ldr	r3, [pc, #100]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	4916      	ldr	r1, [pc, #88]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800192a:	4313      	orrs	r3, r2
 800192c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 0308 	and.w	r3, r3, #8
 8001936:	2b00      	cmp	r3, #0
 8001938:	d009      	beq.n	800194e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800193a:	4b12      	ldr	r3, [pc, #72]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	00db      	lsls	r3, r3, #3
 8001948:	490e      	ldr	r1, [pc, #56]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800194a:	4313      	orrs	r3, r2
 800194c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800194e:	f000 f821 	bl	8001994 <HAL_RCC_GetSysClockFreq>
 8001952:	4602      	mov	r2, r0
 8001954:	4b0b      	ldr	r3, [pc, #44]	@ (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	091b      	lsrs	r3, r3, #4
 800195a:	f003 030f 	and.w	r3, r3, #15
 800195e:	490a      	ldr	r1, [pc, #40]	@ (8001988 <HAL_RCC_ClockConfig+0x1c0>)
 8001960:	5ccb      	ldrb	r3, [r1, r3]
 8001962:	fa22 f303 	lsr.w	r3, r2, r3
 8001966:	4a09      	ldr	r2, [pc, #36]	@ (800198c <HAL_RCC_ClockConfig+0x1c4>)
 8001968:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800196a:	4b09      	ldr	r3, [pc, #36]	@ (8001990 <HAL_RCC_ClockConfig+0x1c8>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff f8d6 	bl	8000b20 <HAL_InitTick>

  return HAL_OK;
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40023c00 	.word	0x40023c00
 8001984:	40023800 	.word	0x40023800
 8001988:	08007824 	.word	0x08007824
 800198c:	20000000 	.word	0x20000000
 8001990:	20000004 	.word	0x20000004

08001994 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001994:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001998:	b094      	sub	sp, #80	@ 0x50
 800199a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800199c:	2300      	movs	r3, #0
 800199e:	647b      	str	r3, [r7, #68]	@ 0x44
 80019a0:	2300      	movs	r3, #0
 80019a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019a4:	2300      	movs	r3, #0
 80019a6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019ac:	4b79      	ldr	r3, [pc, #484]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0x200>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 030c 	and.w	r3, r3, #12
 80019b4:	2b08      	cmp	r3, #8
 80019b6:	d00d      	beq.n	80019d4 <HAL_RCC_GetSysClockFreq+0x40>
 80019b8:	2b08      	cmp	r3, #8
 80019ba:	f200 80e1 	bhi.w	8001b80 <HAL_RCC_GetSysClockFreq+0x1ec>
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d002      	beq.n	80019c8 <HAL_RCC_GetSysClockFreq+0x34>
 80019c2:	2b04      	cmp	r3, #4
 80019c4:	d003      	beq.n	80019ce <HAL_RCC_GetSysClockFreq+0x3a>
 80019c6:	e0db      	b.n	8001b80 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019c8:	4b73      	ldr	r3, [pc, #460]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x204>)
 80019ca:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80019cc:	e0db      	b.n	8001b86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019ce:	4b73      	ldr	r3, [pc, #460]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x208>)
 80019d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019d2:	e0d8      	b.n	8001b86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019d4:	4b6f      	ldr	r3, [pc, #444]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0x200>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019dc:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019de:	4b6d      	ldr	r3, [pc, #436]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0x200>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d063      	beq.n	8001ab2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019ea:	4b6a      	ldr	r3, [pc, #424]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0x200>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	099b      	lsrs	r3, r3, #6
 80019f0:	2200      	movs	r2, #0
 80019f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80019fe:	2300      	movs	r3, #0
 8001a00:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a02:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a06:	4622      	mov	r2, r4
 8001a08:	462b      	mov	r3, r5
 8001a0a:	f04f 0000 	mov.w	r0, #0
 8001a0e:	f04f 0100 	mov.w	r1, #0
 8001a12:	0159      	lsls	r1, r3, #5
 8001a14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a18:	0150      	lsls	r0, r2, #5
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4621      	mov	r1, r4
 8001a20:	1a51      	subs	r1, r2, r1
 8001a22:	6139      	str	r1, [r7, #16]
 8001a24:	4629      	mov	r1, r5
 8001a26:	eb63 0301 	sbc.w	r3, r3, r1
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f04f 0300 	mov.w	r3, #0
 8001a34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a38:	4659      	mov	r1, fp
 8001a3a:	018b      	lsls	r3, r1, #6
 8001a3c:	4651      	mov	r1, sl
 8001a3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a42:	4651      	mov	r1, sl
 8001a44:	018a      	lsls	r2, r1, #6
 8001a46:	4651      	mov	r1, sl
 8001a48:	ebb2 0801 	subs.w	r8, r2, r1
 8001a4c:	4659      	mov	r1, fp
 8001a4e:	eb63 0901 	sbc.w	r9, r3, r1
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	f04f 0300 	mov.w	r3, #0
 8001a5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a66:	4690      	mov	r8, r2
 8001a68:	4699      	mov	r9, r3
 8001a6a:	4623      	mov	r3, r4
 8001a6c:	eb18 0303 	adds.w	r3, r8, r3
 8001a70:	60bb      	str	r3, [r7, #8]
 8001a72:	462b      	mov	r3, r5
 8001a74:	eb49 0303 	adc.w	r3, r9, r3
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	f04f 0300 	mov.w	r3, #0
 8001a82:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a86:	4629      	mov	r1, r5
 8001a88:	024b      	lsls	r3, r1, #9
 8001a8a:	4621      	mov	r1, r4
 8001a8c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a90:	4621      	mov	r1, r4
 8001a92:	024a      	lsls	r2, r1, #9
 8001a94:	4610      	mov	r0, r2
 8001a96:	4619      	mov	r1, r3
 8001a98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001aa0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001aa4:	f7fe fbde 	bl	8000264 <__aeabi_uldivmod>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	4613      	mov	r3, r2
 8001aae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ab0:	e058      	b.n	8001b64 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ab2:	4b38      	ldr	r3, [pc, #224]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	099b      	lsrs	r3, r3, #6
 8001ab8:	2200      	movs	r2, #0
 8001aba:	4618      	mov	r0, r3
 8001abc:	4611      	mov	r1, r2
 8001abe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ac2:	623b      	str	r3, [r7, #32]
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ac8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001acc:	4642      	mov	r2, r8
 8001ace:	464b      	mov	r3, r9
 8001ad0:	f04f 0000 	mov.w	r0, #0
 8001ad4:	f04f 0100 	mov.w	r1, #0
 8001ad8:	0159      	lsls	r1, r3, #5
 8001ada:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ade:	0150      	lsls	r0, r2, #5
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	4641      	mov	r1, r8
 8001ae6:	ebb2 0a01 	subs.w	sl, r2, r1
 8001aea:	4649      	mov	r1, r9
 8001aec:	eb63 0b01 	sbc.w	fp, r3, r1
 8001af0:	f04f 0200 	mov.w	r2, #0
 8001af4:	f04f 0300 	mov.w	r3, #0
 8001af8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001afc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b04:	ebb2 040a 	subs.w	r4, r2, sl
 8001b08:	eb63 050b 	sbc.w	r5, r3, fp
 8001b0c:	f04f 0200 	mov.w	r2, #0
 8001b10:	f04f 0300 	mov.w	r3, #0
 8001b14:	00eb      	lsls	r3, r5, #3
 8001b16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b1a:	00e2      	lsls	r2, r4, #3
 8001b1c:	4614      	mov	r4, r2
 8001b1e:	461d      	mov	r5, r3
 8001b20:	4643      	mov	r3, r8
 8001b22:	18e3      	adds	r3, r4, r3
 8001b24:	603b      	str	r3, [r7, #0]
 8001b26:	464b      	mov	r3, r9
 8001b28:	eb45 0303 	adc.w	r3, r5, r3
 8001b2c:	607b      	str	r3, [r7, #4]
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	f04f 0300 	mov.w	r3, #0
 8001b36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b3a:	4629      	mov	r1, r5
 8001b3c:	028b      	lsls	r3, r1, #10
 8001b3e:	4621      	mov	r1, r4
 8001b40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b44:	4621      	mov	r1, r4
 8001b46:	028a      	lsls	r2, r1, #10
 8001b48:	4610      	mov	r0, r2
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b4e:	2200      	movs	r2, #0
 8001b50:	61bb      	str	r3, [r7, #24]
 8001b52:	61fa      	str	r2, [r7, #28]
 8001b54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b58:	f7fe fb84 	bl	8000264 <__aeabi_uldivmod>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	4613      	mov	r3, r2
 8001b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b64:	4b0b      	ldr	r3, [pc, #44]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	0c1b      	lsrs	r3, r3, #16
 8001b6a:	f003 0303 	and.w	r3, r3, #3
 8001b6e:	3301      	adds	r3, #1
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001b74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b7e:	e002      	b.n	8001b86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b80:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b82:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3750      	adds	r7, #80	@ 0x50
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b92:	bf00      	nop
 8001b94:	40023800 	.word	0x40023800
 8001b98:	00f42400 	.word	0x00f42400
 8001b9c:	007a1200 	.word	0x007a1200

08001ba0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ba4:	4b03      	ldr	r3, [pc, #12]	@ (8001bb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	20000000 	.word	0x20000000

08001bb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001bbc:	f7ff fff0 	bl	8001ba0 <HAL_RCC_GetHCLKFreq>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	4b05      	ldr	r3, [pc, #20]	@ (8001bd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	0a9b      	lsrs	r3, r3, #10
 8001bc8:	f003 0307 	and.w	r3, r3, #7
 8001bcc:	4903      	ldr	r1, [pc, #12]	@ (8001bdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bce:	5ccb      	ldrb	r3, [r1, r3]
 8001bd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	08007834 	.word	0x08007834

08001be0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001be4:	f7ff ffdc 	bl	8001ba0 <HAL_RCC_GetHCLKFreq>
 8001be8:	4602      	mov	r2, r0
 8001bea:	4b05      	ldr	r3, [pc, #20]	@ (8001c00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	0b5b      	lsrs	r3, r3, #13
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	4903      	ldr	r1, [pc, #12]	@ (8001c04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bf6:	5ccb      	ldrb	r3, [r1, r3]
 8001bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40023800 	.word	0x40023800
 8001c04:	08007834 	.word	0x08007834

08001c08 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	220f      	movs	r2, #15
 8001c16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c18:	4b12      	ldr	r3, [pc, #72]	@ (8001c64 <HAL_RCC_GetClockConfig+0x5c>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f003 0203 	and.w	r2, r3, #3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c24:	4b0f      	ldr	r3, [pc, #60]	@ (8001c64 <HAL_RCC_GetClockConfig+0x5c>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c30:	4b0c      	ldr	r3, [pc, #48]	@ (8001c64 <HAL_RCC_GetClockConfig+0x5c>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c3c:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <HAL_RCC_GetClockConfig+0x5c>)
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	08db      	lsrs	r3, r3, #3
 8001c42:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c4a:	4b07      	ldr	r3, [pc, #28]	@ (8001c68 <HAL_RCC_GetClockConfig+0x60>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0207 	and.w	r2, r3, #7
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	601a      	str	r2, [r3, #0]
}
 8001c56:	bf00      	nop
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40023c00 	.word	0x40023c00

08001c6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d101      	bne.n	8001c7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e041      	b.n	8001d02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d106      	bne.n	8001c98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7fe fed4 	bl	8000a40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2202      	movs	r2, #2
 8001c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	3304      	adds	r3, #4
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4610      	mov	r0, r2
 8001cac:	f000 fa7e 	bl	80021ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
	...

08001d0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d001      	beq.n	8001d24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e04e      	b.n	8001dc2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2202      	movs	r2, #2
 8001d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68da      	ldr	r2, [r3, #12]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f042 0201 	orr.w	r2, r2, #1
 8001d3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a23      	ldr	r2, [pc, #140]	@ (8001dd0 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d022      	beq.n	8001d8c <HAL_TIM_Base_Start_IT+0x80>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d4e:	d01d      	beq.n	8001d8c <HAL_TIM_Base_Start_IT+0x80>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a1f      	ldr	r2, [pc, #124]	@ (8001dd4 <HAL_TIM_Base_Start_IT+0xc8>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d018      	beq.n	8001d8c <HAL_TIM_Base_Start_IT+0x80>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a1e      	ldr	r2, [pc, #120]	@ (8001dd8 <HAL_TIM_Base_Start_IT+0xcc>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d013      	beq.n	8001d8c <HAL_TIM_Base_Start_IT+0x80>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a1c      	ldr	r2, [pc, #112]	@ (8001ddc <HAL_TIM_Base_Start_IT+0xd0>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d00e      	beq.n	8001d8c <HAL_TIM_Base_Start_IT+0x80>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a1b      	ldr	r2, [pc, #108]	@ (8001de0 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d009      	beq.n	8001d8c <HAL_TIM_Base_Start_IT+0x80>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a19      	ldr	r2, [pc, #100]	@ (8001de4 <HAL_TIM_Base_Start_IT+0xd8>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d004      	beq.n	8001d8c <HAL_TIM_Base_Start_IT+0x80>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a18      	ldr	r2, [pc, #96]	@ (8001de8 <HAL_TIM_Base_Start_IT+0xdc>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d111      	bne.n	8001db0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2b06      	cmp	r3, #6
 8001d9c:	d010      	beq.n	8001dc0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f042 0201 	orr.w	r2, r2, #1
 8001dac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dae:	e007      	b.n	8001dc0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f042 0201 	orr.w	r2, r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3714      	adds	r7, #20
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	40010000 	.word	0x40010000
 8001dd4:	40000400 	.word	0x40000400
 8001dd8:	40000800 	.word	0x40000800
 8001ddc:	40000c00 	.word	0x40000c00
 8001de0:	40010400 	.word	0x40010400
 8001de4:	40014000 	.word	0x40014000
 8001de8:	40001800 	.word	0x40001800

08001dec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d020      	beq.n	8001e50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	f003 0302 	and.w	r3, r3, #2
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d01b      	beq.n	8001e50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f06f 0202 	mvn.w	r2, #2
 8001e20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2201      	movs	r2, #1
 8001e26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	699b      	ldr	r3, [r3, #24]
 8001e2e:	f003 0303 	and.w	r3, r3, #3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d003      	beq.n	8001e3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 f999 	bl	800216e <HAL_TIM_IC_CaptureCallback>
 8001e3c:	e005      	b.n	8001e4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f000 f98b 	bl	800215a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 f99c 	bl	8002182 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f003 0304 	and.w	r3, r3, #4
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d020      	beq.n	8001e9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f003 0304 	and.w	r3, r3, #4
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d01b      	beq.n	8001e9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f06f 0204 	mvn.w	r2, #4
 8001e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2202      	movs	r2, #2
 8001e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	699b      	ldr	r3, [r3, #24]
 8001e7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d003      	beq.n	8001e8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f973 	bl	800216e <HAL_TIM_IC_CaptureCallback>
 8001e88:	e005      	b.n	8001e96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 f965 	bl	800215a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f000 f976 	bl	8002182 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	f003 0308 	and.w	r3, r3, #8
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d020      	beq.n	8001ee8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f003 0308 	and.w	r3, r3, #8
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d01b      	beq.n	8001ee8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f06f 0208 	mvn.w	r2, #8
 8001eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2204      	movs	r2, #4
 8001ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	f003 0303 	and.w	r3, r3, #3
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f94d 	bl	800216e <HAL_TIM_IC_CaptureCallback>
 8001ed4:	e005      	b.n	8001ee2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f93f 	bl	800215a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f000 f950 	bl	8002182 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	f003 0310 	and.w	r3, r3, #16
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d020      	beq.n	8001f34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f003 0310 	and.w	r3, r3, #16
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d01b      	beq.n	8001f34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f06f 0210 	mvn.w	r2, #16
 8001f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2208      	movs	r2, #8
 8001f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f927 	bl	800216e <HAL_TIM_IC_CaptureCallback>
 8001f20:	e005      	b.n	8001f2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f919 	bl	800215a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 f92a 	bl	8002182 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d00c      	beq.n	8001f58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f003 0301 	and.w	r3, r3, #1
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d007      	beq.n	8001f58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f06f 0201 	mvn.w	r2, #1
 8001f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f7fe fcf0 	bl	8000938 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00c      	beq.n	8001f7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d007      	beq.n	8001f7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001f74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 fae4 	bl	8002544 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d00c      	beq.n	8001fa0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d007      	beq.n	8001fa0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001f98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 f8fb 	bl	8002196 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	f003 0320 	and.w	r3, r3, #32
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d00c      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f003 0320 	and.w	r3, r3, #32
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d007      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f06f 0220 	mvn.w	r2, #32
 8001fbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 fab6 	bl	8002530 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fc4:	bf00      	nop
 8001fc6:	3710      	adds	r7, #16
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d101      	bne.n	8001fe8 <HAL_TIM_ConfigClockSource+0x1c>
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	e0b4      	b.n	8002152 <HAL_TIM_ConfigClockSource+0x186>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2202      	movs	r2, #2
 8001ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002006:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800200e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	68ba      	ldr	r2, [r7, #8]
 8002016:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002020:	d03e      	beq.n	80020a0 <HAL_TIM_ConfigClockSource+0xd4>
 8002022:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002026:	f200 8087 	bhi.w	8002138 <HAL_TIM_ConfigClockSource+0x16c>
 800202a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800202e:	f000 8086 	beq.w	800213e <HAL_TIM_ConfigClockSource+0x172>
 8002032:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002036:	d87f      	bhi.n	8002138 <HAL_TIM_ConfigClockSource+0x16c>
 8002038:	2b70      	cmp	r3, #112	@ 0x70
 800203a:	d01a      	beq.n	8002072 <HAL_TIM_ConfigClockSource+0xa6>
 800203c:	2b70      	cmp	r3, #112	@ 0x70
 800203e:	d87b      	bhi.n	8002138 <HAL_TIM_ConfigClockSource+0x16c>
 8002040:	2b60      	cmp	r3, #96	@ 0x60
 8002042:	d050      	beq.n	80020e6 <HAL_TIM_ConfigClockSource+0x11a>
 8002044:	2b60      	cmp	r3, #96	@ 0x60
 8002046:	d877      	bhi.n	8002138 <HAL_TIM_ConfigClockSource+0x16c>
 8002048:	2b50      	cmp	r3, #80	@ 0x50
 800204a:	d03c      	beq.n	80020c6 <HAL_TIM_ConfigClockSource+0xfa>
 800204c:	2b50      	cmp	r3, #80	@ 0x50
 800204e:	d873      	bhi.n	8002138 <HAL_TIM_ConfigClockSource+0x16c>
 8002050:	2b40      	cmp	r3, #64	@ 0x40
 8002052:	d058      	beq.n	8002106 <HAL_TIM_ConfigClockSource+0x13a>
 8002054:	2b40      	cmp	r3, #64	@ 0x40
 8002056:	d86f      	bhi.n	8002138 <HAL_TIM_ConfigClockSource+0x16c>
 8002058:	2b30      	cmp	r3, #48	@ 0x30
 800205a:	d064      	beq.n	8002126 <HAL_TIM_ConfigClockSource+0x15a>
 800205c:	2b30      	cmp	r3, #48	@ 0x30
 800205e:	d86b      	bhi.n	8002138 <HAL_TIM_ConfigClockSource+0x16c>
 8002060:	2b20      	cmp	r3, #32
 8002062:	d060      	beq.n	8002126 <HAL_TIM_ConfigClockSource+0x15a>
 8002064:	2b20      	cmp	r3, #32
 8002066:	d867      	bhi.n	8002138 <HAL_TIM_ConfigClockSource+0x16c>
 8002068:	2b00      	cmp	r3, #0
 800206a:	d05c      	beq.n	8002126 <HAL_TIM_ConfigClockSource+0x15a>
 800206c:	2b10      	cmp	r3, #16
 800206e:	d05a      	beq.n	8002126 <HAL_TIM_ConfigClockSource+0x15a>
 8002070:	e062      	b.n	8002138 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002082:	f000 f9b9 	bl	80023f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002094:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68ba      	ldr	r2, [r7, #8]
 800209c:	609a      	str	r2, [r3, #8]
      break;
 800209e:	e04f      	b.n	8002140 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80020b0:	f000 f9a2 	bl	80023f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80020c2:	609a      	str	r2, [r3, #8]
      break;
 80020c4:	e03c      	b.n	8002140 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80020d2:	461a      	mov	r2, r3
 80020d4:	f000 f916 	bl	8002304 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2150      	movs	r1, #80	@ 0x50
 80020de:	4618      	mov	r0, r3
 80020e0:	f000 f96f 	bl	80023c2 <TIM_ITRx_SetConfig>
      break;
 80020e4:	e02c      	b.n	8002140 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80020f2:	461a      	mov	r2, r3
 80020f4:	f000 f935 	bl	8002362 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2160      	movs	r1, #96	@ 0x60
 80020fe:	4618      	mov	r0, r3
 8002100:	f000 f95f 	bl	80023c2 <TIM_ITRx_SetConfig>
      break;
 8002104:	e01c      	b.n	8002140 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002112:	461a      	mov	r2, r3
 8002114:	f000 f8f6 	bl	8002304 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2140      	movs	r1, #64	@ 0x40
 800211e:	4618      	mov	r0, r3
 8002120:	f000 f94f 	bl	80023c2 <TIM_ITRx_SetConfig>
      break;
 8002124:	e00c      	b.n	8002140 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4619      	mov	r1, r3
 8002130:	4610      	mov	r0, r2
 8002132:	f000 f946 	bl	80023c2 <TIM_ITRx_SetConfig>
      break;
 8002136:	e003      	b.n	8002140 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	73fb      	strb	r3, [r7, #15]
      break;
 800213c:	e000      	b.n	8002140 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800213e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002150:	7bfb      	ldrb	r3, [r7, #15]
}
 8002152:	4618      	mov	r0, r3
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800215a:	b480      	push	{r7}
 800215c:	b083      	sub	sp, #12
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002162:	bf00      	nop
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800216e:	b480      	push	{r7}
 8002170:	b083      	sub	sp, #12
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002176:	bf00      	nop
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002182:	b480      	push	{r7}
 8002184:	b083      	sub	sp, #12
 8002186:	af00      	add	r7, sp, #0
 8002188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800218a:	bf00      	nop
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr

08002196 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002196:	b480      	push	{r7}
 8002198:	b083      	sub	sp, #12
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800219e:	bf00      	nop
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
	...

080021ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a46      	ldr	r2, [pc, #280]	@ (80022d8 <TIM_Base_SetConfig+0x12c>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d013      	beq.n	80021ec <TIM_Base_SetConfig+0x40>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021ca:	d00f      	beq.n	80021ec <TIM_Base_SetConfig+0x40>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a43      	ldr	r2, [pc, #268]	@ (80022dc <TIM_Base_SetConfig+0x130>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d00b      	beq.n	80021ec <TIM_Base_SetConfig+0x40>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a42      	ldr	r2, [pc, #264]	@ (80022e0 <TIM_Base_SetConfig+0x134>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d007      	beq.n	80021ec <TIM_Base_SetConfig+0x40>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a41      	ldr	r2, [pc, #260]	@ (80022e4 <TIM_Base_SetConfig+0x138>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d003      	beq.n	80021ec <TIM_Base_SetConfig+0x40>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a40      	ldr	r2, [pc, #256]	@ (80022e8 <TIM_Base_SetConfig+0x13c>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d108      	bne.n	80021fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	68fa      	ldr	r2, [r7, #12]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a35      	ldr	r2, [pc, #212]	@ (80022d8 <TIM_Base_SetConfig+0x12c>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d02b      	beq.n	800225e <TIM_Base_SetConfig+0xb2>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800220c:	d027      	beq.n	800225e <TIM_Base_SetConfig+0xb2>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a32      	ldr	r2, [pc, #200]	@ (80022dc <TIM_Base_SetConfig+0x130>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d023      	beq.n	800225e <TIM_Base_SetConfig+0xb2>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a31      	ldr	r2, [pc, #196]	@ (80022e0 <TIM_Base_SetConfig+0x134>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d01f      	beq.n	800225e <TIM_Base_SetConfig+0xb2>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a30      	ldr	r2, [pc, #192]	@ (80022e4 <TIM_Base_SetConfig+0x138>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d01b      	beq.n	800225e <TIM_Base_SetConfig+0xb2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a2f      	ldr	r2, [pc, #188]	@ (80022e8 <TIM_Base_SetConfig+0x13c>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d017      	beq.n	800225e <TIM_Base_SetConfig+0xb2>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a2e      	ldr	r2, [pc, #184]	@ (80022ec <TIM_Base_SetConfig+0x140>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d013      	beq.n	800225e <TIM_Base_SetConfig+0xb2>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a2d      	ldr	r2, [pc, #180]	@ (80022f0 <TIM_Base_SetConfig+0x144>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d00f      	beq.n	800225e <TIM_Base_SetConfig+0xb2>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a2c      	ldr	r2, [pc, #176]	@ (80022f4 <TIM_Base_SetConfig+0x148>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d00b      	beq.n	800225e <TIM_Base_SetConfig+0xb2>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a2b      	ldr	r2, [pc, #172]	@ (80022f8 <TIM_Base_SetConfig+0x14c>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d007      	beq.n	800225e <TIM_Base_SetConfig+0xb2>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a2a      	ldr	r2, [pc, #168]	@ (80022fc <TIM_Base_SetConfig+0x150>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d003      	beq.n	800225e <TIM_Base_SetConfig+0xb2>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a29      	ldr	r2, [pc, #164]	@ (8002300 <TIM_Base_SetConfig+0x154>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d108      	bne.n	8002270 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002264:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	68fa      	ldr	r2, [r7, #12]
 800226c:	4313      	orrs	r3, r2
 800226e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	695b      	ldr	r3, [r3, #20]
 800227a:	4313      	orrs	r3, r2
 800227c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68fa      	ldr	r2, [r7, #12]
 8002282:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a10      	ldr	r2, [pc, #64]	@ (80022d8 <TIM_Base_SetConfig+0x12c>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d003      	beq.n	80022a4 <TIM_Base_SetConfig+0xf8>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	4a12      	ldr	r2, [pc, #72]	@ (80022e8 <TIM_Base_SetConfig+0x13c>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d103      	bne.n	80022ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	691a      	ldr	r2, [r3, #16]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2201      	movs	r2, #1
 80022b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d105      	bne.n	80022ca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	f023 0201 	bic.w	r2, r3, #1
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	611a      	str	r2, [r3, #16]
  }
}
 80022ca:	bf00      	nop
 80022cc:	3714      	adds	r7, #20
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	40010000 	.word	0x40010000
 80022dc:	40000400 	.word	0x40000400
 80022e0:	40000800 	.word	0x40000800
 80022e4:	40000c00 	.word	0x40000c00
 80022e8:	40010400 	.word	0x40010400
 80022ec:	40014000 	.word	0x40014000
 80022f0:	40014400 	.word	0x40014400
 80022f4:	40014800 	.word	0x40014800
 80022f8:	40001800 	.word	0x40001800
 80022fc:	40001c00 	.word	0x40001c00
 8002300:	40002000 	.word	0x40002000

08002304 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002304:	b480      	push	{r7}
 8002306:	b087      	sub	sp, #28
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	f023 0201 	bic.w	r2, r3, #1
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800232e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	011b      	lsls	r3, r3, #4
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	4313      	orrs	r3, r2
 8002338:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	f023 030a 	bic.w	r3, r3, #10
 8002340:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	4313      	orrs	r3, r2
 8002348:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	621a      	str	r2, [r3, #32]
}
 8002356:	bf00      	nop
 8002358:	371c      	adds	r7, #28
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr

08002362 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002362:	b480      	push	{r7}
 8002364:	b087      	sub	sp, #28
 8002366:	af00      	add	r7, sp, #0
 8002368:	60f8      	str	r0, [r7, #12]
 800236a:	60b9      	str	r1, [r7, #8]
 800236c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	f023 0210 	bic.w	r2, r3, #16
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800238c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	031b      	lsls	r3, r3, #12
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	4313      	orrs	r3, r2
 8002396:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800239e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	011b      	lsls	r3, r3, #4
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	697a      	ldr	r2, [r7, #20]
 80023b4:	621a      	str	r2, [r3, #32]
}
 80023b6:	bf00      	nop
 80023b8:	371c      	adds	r7, #28
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b085      	sub	sp, #20
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
 80023ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023da:	683a      	ldr	r2, [r7, #0]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	4313      	orrs	r3, r2
 80023e0:	f043 0307 	orr.w	r3, r3, #7
 80023e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	609a      	str	r2, [r3, #8]
}
 80023ec:	bf00      	nop
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b087      	sub	sp, #28
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
 8002404:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002412:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	021a      	lsls	r2, r3, #8
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	431a      	orrs	r2, r3
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	4313      	orrs	r3, r2
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	4313      	orrs	r3, r2
 8002424:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	609a      	str	r2, [r3, #8]
}
 800242c:	bf00      	nop
 800242e:	371c      	adds	r7, #28
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002448:	2b01      	cmp	r3, #1
 800244a:	d101      	bne.n	8002450 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800244c:	2302      	movs	r3, #2
 800244e:	e05a      	b.n	8002506 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2202      	movs	r2, #2
 800245c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002476:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68fa      	ldr	r2, [r7, #12]
 800247e:	4313      	orrs	r3, r2
 8002480:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a21      	ldr	r2, [pc, #132]	@ (8002514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d022      	beq.n	80024da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800249c:	d01d      	beq.n	80024da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a1d      	ldr	r2, [pc, #116]	@ (8002518 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d018      	beq.n	80024da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a1b      	ldr	r2, [pc, #108]	@ (800251c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d013      	beq.n	80024da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a1a      	ldr	r2, [pc, #104]	@ (8002520 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d00e      	beq.n	80024da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a18      	ldr	r2, [pc, #96]	@ (8002524 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d009      	beq.n	80024da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a17      	ldr	r2, [pc, #92]	@ (8002528 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d004      	beq.n	80024da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a15      	ldr	r2, [pc, #84]	@ (800252c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d10c      	bne.n	80024f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	68ba      	ldr	r2, [r7, #8]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68ba      	ldr	r2, [r7, #8]
 80024f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3714      	adds	r7, #20
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	40010000 	.word	0x40010000
 8002518:	40000400 	.word	0x40000400
 800251c:	40000800 	.word	0x40000800
 8002520:	40000c00 	.word	0x40000c00
 8002524:	40010400 	.word	0x40010400
 8002528:	40014000 	.word	0x40014000
 800252c:	40001800 	.word	0x40001800

08002530 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800254c:	bf00      	nop
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d101      	bne.n	800256a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e042      	b.n	80025f0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d106      	bne.n	8002584 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f7fe fa86 	bl	8000a90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2224      	movs	r2, #36	@ 0x24
 8002588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800259a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f000 f973 	bl	8002888 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	691a      	ldr	r2, [r3, #16]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	695a      	ldr	r2, [r3, #20]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	68da      	ldr	r2, [r3, #12]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2220      	movs	r2, #32
 80025dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2220      	movs	r2, #32
 80025e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025ee:	2300      	movs	r3, #0
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b08a      	sub	sp, #40	@ 0x28
 80025fc:	af02      	add	r7, sp, #8
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	603b      	str	r3, [r7, #0]
 8002604:	4613      	mov	r3, r2
 8002606:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002612:	b2db      	uxtb	r3, r3
 8002614:	2b20      	cmp	r3, #32
 8002616:	d175      	bne.n	8002704 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d002      	beq.n	8002624 <HAL_UART_Transmit+0x2c>
 800261e:	88fb      	ldrh	r3, [r7, #6]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d101      	bne.n	8002628 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e06e      	b.n	8002706 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2221      	movs	r2, #33	@ 0x21
 8002632:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002636:	f7fe fb91 	bl	8000d5c <HAL_GetTick>
 800263a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	88fa      	ldrh	r2, [r7, #6]
 8002640:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	88fa      	ldrh	r2, [r7, #6]
 8002646:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002650:	d108      	bne.n	8002664 <HAL_UART_Transmit+0x6c>
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d104      	bne.n	8002664 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800265a:	2300      	movs	r3, #0
 800265c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	61bb      	str	r3, [r7, #24]
 8002662:	e003      	b.n	800266c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002668:	2300      	movs	r3, #0
 800266a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800266c:	e02e      	b.n	80026cc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	2200      	movs	r2, #0
 8002676:	2180      	movs	r1, #128	@ 0x80
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f000 f848 	bl	800270e <UART_WaitOnFlagUntilTimeout>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d005      	beq.n	8002690 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2220      	movs	r2, #32
 8002688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e03a      	b.n	8002706 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d10b      	bne.n	80026ae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	881b      	ldrh	r3, [r3, #0]
 800269a:	461a      	mov	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	3302      	adds	r3, #2
 80026aa:	61bb      	str	r3, [r7, #24]
 80026ac:	e007      	b.n	80026be <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	781a      	ldrb	r2, [r3, #0]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	3301      	adds	r3, #1
 80026bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	3b01      	subs	r3, #1
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1cb      	bne.n	800266e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	9300      	str	r3, [sp, #0]
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	2200      	movs	r2, #0
 80026de:	2140      	movs	r1, #64	@ 0x40
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f000 f814 	bl	800270e <UART_WaitOnFlagUntilTimeout>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d005      	beq.n	80026f8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2220      	movs	r2, #32
 80026f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e006      	b.n	8002706 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2220      	movs	r2, #32
 80026fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002700:	2300      	movs	r3, #0
 8002702:	e000      	b.n	8002706 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002704:	2302      	movs	r3, #2
  }
}
 8002706:	4618      	mov	r0, r3
 8002708:	3720      	adds	r7, #32
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	b086      	sub	sp, #24
 8002712:	af00      	add	r7, sp, #0
 8002714:	60f8      	str	r0, [r7, #12]
 8002716:	60b9      	str	r1, [r7, #8]
 8002718:	603b      	str	r3, [r7, #0]
 800271a:	4613      	mov	r3, r2
 800271c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800271e:	e03b      	b.n	8002798 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002720:	6a3b      	ldr	r3, [r7, #32]
 8002722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002726:	d037      	beq.n	8002798 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002728:	f7fe fb18 	bl	8000d5c <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	6a3a      	ldr	r2, [r7, #32]
 8002734:	429a      	cmp	r2, r3
 8002736:	d302      	bcc.n	800273e <UART_WaitOnFlagUntilTimeout+0x30>
 8002738:	6a3b      	ldr	r3, [r7, #32]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e03a      	b.n	80027b8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b00      	cmp	r3, #0
 800274e:	d023      	beq.n	8002798 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	2b80      	cmp	r3, #128	@ 0x80
 8002754:	d020      	beq.n	8002798 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	2b40      	cmp	r3, #64	@ 0x40
 800275a:	d01d      	beq.n	8002798 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	2b08      	cmp	r3, #8
 8002768:	d116      	bne.n	8002798 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800276a:	2300      	movs	r3, #0
 800276c:	617b      	str	r3, [r7, #20]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	617b      	str	r3, [r7, #20]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	617b      	str	r3, [r7, #20]
 800277e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002780:	68f8      	ldr	r0, [r7, #12]
 8002782:	f000 f81d 	bl	80027c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2208      	movs	r2, #8
 800278a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e00f      	b.n	80027b8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	4013      	ands	r3, r2
 80027a2:	68ba      	ldr	r2, [r7, #8]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	bf0c      	ite	eq
 80027a8:	2301      	moveq	r3, #1
 80027aa:	2300      	movne	r3, #0
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	461a      	mov	r2, r3
 80027b0:	79fb      	ldrb	r3, [r7, #7]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d0b4      	beq.n	8002720 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b095      	sub	sp, #84	@ 0x54
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	330c      	adds	r3, #12
 80027ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027d2:	e853 3f00 	ldrex	r3, [r3]
 80027d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80027d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80027de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	330c      	adds	r3, #12
 80027e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80027e8:	643a      	str	r2, [r7, #64]	@ 0x40
 80027ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80027ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80027f0:	e841 2300 	strex	r3, r2, [r1]
 80027f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80027f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1e5      	bne.n	80027c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	3314      	adds	r3, #20
 8002802:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	e853 3f00 	ldrex	r3, [r3]
 800280a:	61fb      	str	r3, [r7, #28]
   return(result);
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f023 0301 	bic.w	r3, r3, #1
 8002812:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	3314      	adds	r3, #20
 800281a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800281c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800281e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002820:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002822:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002824:	e841 2300 	strex	r3, r2, [r1]
 8002828:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800282a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1e5      	bne.n	80027fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002834:	2b01      	cmp	r3, #1
 8002836:	d119      	bne.n	800286c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	330c      	adds	r3, #12
 800283e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	e853 3f00 	ldrex	r3, [r3]
 8002846:	60bb      	str	r3, [r7, #8]
   return(result);
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	f023 0310 	bic.w	r3, r3, #16
 800284e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	330c      	adds	r3, #12
 8002856:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002858:	61ba      	str	r2, [r7, #24]
 800285a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800285c:	6979      	ldr	r1, [r7, #20]
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	e841 2300 	strex	r3, r2, [r1]
 8002864:	613b      	str	r3, [r7, #16]
   return(result);
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1e5      	bne.n	8002838 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2220      	movs	r2, #32
 8002870:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800287a:	bf00      	nop
 800287c:	3754      	adds	r7, #84	@ 0x54
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
	...

08002888 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002888:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800288c:	b0c0      	sub	sp, #256	@ 0x100
 800288e:	af00      	add	r7, sp, #0
 8002890:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80028a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a4:	68d9      	ldr	r1, [r3, #12]
 80028a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	ea40 0301 	orr.w	r3, r0, r1
 80028b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80028b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	431a      	orrs	r2, r3
 80028c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028c4:	695b      	ldr	r3, [r3, #20]
 80028c6:	431a      	orrs	r2, r3
 80028c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80028d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80028e0:	f021 010c 	bic.w	r1, r1, #12
 80028e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80028ee:	430b      	orrs	r3, r1
 80028f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80028f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80028fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002902:	6999      	ldr	r1, [r3, #24]
 8002904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	ea40 0301 	orr.w	r3, r0, r1
 800290e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	4b8f      	ldr	r3, [pc, #572]	@ (8002b54 <UART_SetConfig+0x2cc>)
 8002918:	429a      	cmp	r2, r3
 800291a:	d005      	beq.n	8002928 <UART_SetConfig+0xa0>
 800291c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	4b8d      	ldr	r3, [pc, #564]	@ (8002b58 <UART_SetConfig+0x2d0>)
 8002924:	429a      	cmp	r2, r3
 8002926:	d104      	bne.n	8002932 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002928:	f7ff f95a 	bl	8001be0 <HAL_RCC_GetPCLK2Freq>
 800292c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002930:	e003      	b.n	800293a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002932:	f7ff f941 	bl	8001bb8 <HAL_RCC_GetPCLK1Freq>
 8002936:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800293a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800293e:	69db      	ldr	r3, [r3, #28]
 8002940:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002944:	f040 810c 	bne.w	8002b60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002948:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800294c:	2200      	movs	r2, #0
 800294e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002952:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002956:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800295a:	4622      	mov	r2, r4
 800295c:	462b      	mov	r3, r5
 800295e:	1891      	adds	r1, r2, r2
 8002960:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002962:	415b      	adcs	r3, r3
 8002964:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002966:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800296a:	4621      	mov	r1, r4
 800296c:	eb12 0801 	adds.w	r8, r2, r1
 8002970:	4629      	mov	r1, r5
 8002972:	eb43 0901 	adc.w	r9, r3, r1
 8002976:	f04f 0200 	mov.w	r2, #0
 800297a:	f04f 0300 	mov.w	r3, #0
 800297e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002982:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002986:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800298a:	4690      	mov	r8, r2
 800298c:	4699      	mov	r9, r3
 800298e:	4623      	mov	r3, r4
 8002990:	eb18 0303 	adds.w	r3, r8, r3
 8002994:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002998:	462b      	mov	r3, r5
 800299a:	eb49 0303 	adc.w	r3, r9, r3
 800299e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80029a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80029ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80029b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80029b6:	460b      	mov	r3, r1
 80029b8:	18db      	adds	r3, r3, r3
 80029ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80029bc:	4613      	mov	r3, r2
 80029be:	eb42 0303 	adc.w	r3, r2, r3
 80029c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80029c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80029c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80029cc:	f7fd fc4a 	bl	8000264 <__aeabi_uldivmod>
 80029d0:	4602      	mov	r2, r0
 80029d2:	460b      	mov	r3, r1
 80029d4:	4b61      	ldr	r3, [pc, #388]	@ (8002b5c <UART_SetConfig+0x2d4>)
 80029d6:	fba3 2302 	umull	r2, r3, r3, r2
 80029da:	095b      	lsrs	r3, r3, #5
 80029dc:	011c      	lsls	r4, r3, #4
 80029de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80029e2:	2200      	movs	r2, #0
 80029e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80029e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80029ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80029f0:	4642      	mov	r2, r8
 80029f2:	464b      	mov	r3, r9
 80029f4:	1891      	adds	r1, r2, r2
 80029f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80029f8:	415b      	adcs	r3, r3
 80029fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002a00:	4641      	mov	r1, r8
 8002a02:	eb12 0a01 	adds.w	sl, r2, r1
 8002a06:	4649      	mov	r1, r9
 8002a08:	eb43 0b01 	adc.w	fp, r3, r1
 8002a0c:	f04f 0200 	mov.w	r2, #0
 8002a10:	f04f 0300 	mov.w	r3, #0
 8002a14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002a18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002a1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a20:	4692      	mov	sl, r2
 8002a22:	469b      	mov	fp, r3
 8002a24:	4643      	mov	r3, r8
 8002a26:	eb1a 0303 	adds.w	r3, sl, r3
 8002a2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a2e:	464b      	mov	r3, r9
 8002a30:	eb4b 0303 	adc.w	r3, fp, r3
 8002a34:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002a44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002a48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	18db      	adds	r3, r3, r3
 8002a50:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a52:	4613      	mov	r3, r2
 8002a54:	eb42 0303 	adc.w	r3, r2, r3
 8002a58:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002a5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002a62:	f7fd fbff 	bl	8000264 <__aeabi_uldivmod>
 8002a66:	4602      	mov	r2, r0
 8002a68:	460b      	mov	r3, r1
 8002a6a:	4611      	mov	r1, r2
 8002a6c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b5c <UART_SetConfig+0x2d4>)
 8002a6e:	fba3 2301 	umull	r2, r3, r3, r1
 8002a72:	095b      	lsrs	r3, r3, #5
 8002a74:	2264      	movs	r2, #100	@ 0x64
 8002a76:	fb02 f303 	mul.w	r3, r2, r3
 8002a7a:	1acb      	subs	r3, r1, r3
 8002a7c:	00db      	lsls	r3, r3, #3
 8002a7e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002a82:	4b36      	ldr	r3, [pc, #216]	@ (8002b5c <UART_SetConfig+0x2d4>)
 8002a84:	fba3 2302 	umull	r2, r3, r3, r2
 8002a88:	095b      	lsrs	r3, r3, #5
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002a90:	441c      	add	r4, r3
 8002a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a96:	2200      	movs	r2, #0
 8002a98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a9c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002aa0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002aa4:	4642      	mov	r2, r8
 8002aa6:	464b      	mov	r3, r9
 8002aa8:	1891      	adds	r1, r2, r2
 8002aaa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002aac:	415b      	adcs	r3, r3
 8002aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ab0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002ab4:	4641      	mov	r1, r8
 8002ab6:	1851      	adds	r1, r2, r1
 8002ab8:	6339      	str	r1, [r7, #48]	@ 0x30
 8002aba:	4649      	mov	r1, r9
 8002abc:	414b      	adcs	r3, r1
 8002abe:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ac0:	f04f 0200 	mov.w	r2, #0
 8002ac4:	f04f 0300 	mov.w	r3, #0
 8002ac8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002acc:	4659      	mov	r1, fp
 8002ace:	00cb      	lsls	r3, r1, #3
 8002ad0:	4651      	mov	r1, sl
 8002ad2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ad6:	4651      	mov	r1, sl
 8002ad8:	00ca      	lsls	r2, r1, #3
 8002ada:	4610      	mov	r0, r2
 8002adc:	4619      	mov	r1, r3
 8002ade:	4603      	mov	r3, r0
 8002ae0:	4642      	mov	r2, r8
 8002ae2:	189b      	adds	r3, r3, r2
 8002ae4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ae8:	464b      	mov	r3, r9
 8002aea:	460a      	mov	r2, r1
 8002aec:	eb42 0303 	adc.w	r3, r2, r3
 8002af0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002b00:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002b04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002b08:	460b      	mov	r3, r1
 8002b0a:	18db      	adds	r3, r3, r3
 8002b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b0e:	4613      	mov	r3, r2
 8002b10:	eb42 0303 	adc.w	r3, r2, r3
 8002b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002b1e:	f7fd fba1 	bl	8000264 <__aeabi_uldivmod>
 8002b22:	4602      	mov	r2, r0
 8002b24:	460b      	mov	r3, r1
 8002b26:	4b0d      	ldr	r3, [pc, #52]	@ (8002b5c <UART_SetConfig+0x2d4>)
 8002b28:	fba3 1302 	umull	r1, r3, r3, r2
 8002b2c:	095b      	lsrs	r3, r3, #5
 8002b2e:	2164      	movs	r1, #100	@ 0x64
 8002b30:	fb01 f303 	mul.w	r3, r1, r3
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	3332      	adds	r3, #50	@ 0x32
 8002b3a:	4a08      	ldr	r2, [pc, #32]	@ (8002b5c <UART_SetConfig+0x2d4>)
 8002b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b40:	095b      	lsrs	r3, r3, #5
 8002b42:	f003 0207 	and.w	r2, r3, #7
 8002b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4422      	add	r2, r4
 8002b4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002b50:	e106      	b.n	8002d60 <UART_SetConfig+0x4d8>
 8002b52:	bf00      	nop
 8002b54:	40011000 	.word	0x40011000
 8002b58:	40011400 	.word	0x40011400
 8002b5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b64:	2200      	movs	r2, #0
 8002b66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002b6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002b6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002b72:	4642      	mov	r2, r8
 8002b74:	464b      	mov	r3, r9
 8002b76:	1891      	adds	r1, r2, r2
 8002b78:	6239      	str	r1, [r7, #32]
 8002b7a:	415b      	adcs	r3, r3
 8002b7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b82:	4641      	mov	r1, r8
 8002b84:	1854      	adds	r4, r2, r1
 8002b86:	4649      	mov	r1, r9
 8002b88:	eb43 0501 	adc.w	r5, r3, r1
 8002b8c:	f04f 0200 	mov.w	r2, #0
 8002b90:	f04f 0300 	mov.w	r3, #0
 8002b94:	00eb      	lsls	r3, r5, #3
 8002b96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b9a:	00e2      	lsls	r2, r4, #3
 8002b9c:	4614      	mov	r4, r2
 8002b9e:	461d      	mov	r5, r3
 8002ba0:	4643      	mov	r3, r8
 8002ba2:	18e3      	adds	r3, r4, r3
 8002ba4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ba8:	464b      	mov	r3, r9
 8002baa:	eb45 0303 	adc.w	r3, r5, r3
 8002bae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002bbe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002bc2:	f04f 0200 	mov.w	r2, #0
 8002bc6:	f04f 0300 	mov.w	r3, #0
 8002bca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002bce:	4629      	mov	r1, r5
 8002bd0:	008b      	lsls	r3, r1, #2
 8002bd2:	4621      	mov	r1, r4
 8002bd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bd8:	4621      	mov	r1, r4
 8002bda:	008a      	lsls	r2, r1, #2
 8002bdc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002be0:	f7fd fb40 	bl	8000264 <__aeabi_uldivmod>
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	4b60      	ldr	r3, [pc, #384]	@ (8002d6c <UART_SetConfig+0x4e4>)
 8002bea:	fba3 2302 	umull	r2, r3, r3, r2
 8002bee:	095b      	lsrs	r3, r3, #5
 8002bf0:	011c      	lsls	r4, r3, #4
 8002bf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002bfc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002c00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002c04:	4642      	mov	r2, r8
 8002c06:	464b      	mov	r3, r9
 8002c08:	1891      	adds	r1, r2, r2
 8002c0a:	61b9      	str	r1, [r7, #24]
 8002c0c:	415b      	adcs	r3, r3
 8002c0e:	61fb      	str	r3, [r7, #28]
 8002c10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c14:	4641      	mov	r1, r8
 8002c16:	1851      	adds	r1, r2, r1
 8002c18:	6139      	str	r1, [r7, #16]
 8002c1a:	4649      	mov	r1, r9
 8002c1c:	414b      	adcs	r3, r1
 8002c1e:	617b      	str	r3, [r7, #20]
 8002c20:	f04f 0200 	mov.w	r2, #0
 8002c24:	f04f 0300 	mov.w	r3, #0
 8002c28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c2c:	4659      	mov	r1, fp
 8002c2e:	00cb      	lsls	r3, r1, #3
 8002c30:	4651      	mov	r1, sl
 8002c32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c36:	4651      	mov	r1, sl
 8002c38:	00ca      	lsls	r2, r1, #3
 8002c3a:	4610      	mov	r0, r2
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4603      	mov	r3, r0
 8002c40:	4642      	mov	r2, r8
 8002c42:	189b      	adds	r3, r3, r2
 8002c44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002c48:	464b      	mov	r3, r9
 8002c4a:	460a      	mov	r2, r1
 8002c4c:	eb42 0303 	adc.w	r3, r2, r3
 8002c50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002c60:	f04f 0200 	mov.w	r2, #0
 8002c64:	f04f 0300 	mov.w	r3, #0
 8002c68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002c6c:	4649      	mov	r1, r9
 8002c6e:	008b      	lsls	r3, r1, #2
 8002c70:	4641      	mov	r1, r8
 8002c72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c76:	4641      	mov	r1, r8
 8002c78:	008a      	lsls	r2, r1, #2
 8002c7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002c7e:	f7fd faf1 	bl	8000264 <__aeabi_uldivmod>
 8002c82:	4602      	mov	r2, r0
 8002c84:	460b      	mov	r3, r1
 8002c86:	4611      	mov	r1, r2
 8002c88:	4b38      	ldr	r3, [pc, #224]	@ (8002d6c <UART_SetConfig+0x4e4>)
 8002c8a:	fba3 2301 	umull	r2, r3, r3, r1
 8002c8e:	095b      	lsrs	r3, r3, #5
 8002c90:	2264      	movs	r2, #100	@ 0x64
 8002c92:	fb02 f303 	mul.w	r3, r2, r3
 8002c96:	1acb      	subs	r3, r1, r3
 8002c98:	011b      	lsls	r3, r3, #4
 8002c9a:	3332      	adds	r3, #50	@ 0x32
 8002c9c:	4a33      	ldr	r2, [pc, #204]	@ (8002d6c <UART_SetConfig+0x4e4>)
 8002c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca2:	095b      	lsrs	r3, r3, #5
 8002ca4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ca8:	441c      	add	r4, r3
 8002caa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cae:	2200      	movs	r2, #0
 8002cb0:	673b      	str	r3, [r7, #112]	@ 0x70
 8002cb2:	677a      	str	r2, [r7, #116]	@ 0x74
 8002cb4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002cb8:	4642      	mov	r2, r8
 8002cba:	464b      	mov	r3, r9
 8002cbc:	1891      	adds	r1, r2, r2
 8002cbe:	60b9      	str	r1, [r7, #8]
 8002cc0:	415b      	adcs	r3, r3
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002cc8:	4641      	mov	r1, r8
 8002cca:	1851      	adds	r1, r2, r1
 8002ccc:	6039      	str	r1, [r7, #0]
 8002cce:	4649      	mov	r1, r9
 8002cd0:	414b      	adcs	r3, r1
 8002cd2:	607b      	str	r3, [r7, #4]
 8002cd4:	f04f 0200 	mov.w	r2, #0
 8002cd8:	f04f 0300 	mov.w	r3, #0
 8002cdc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002ce0:	4659      	mov	r1, fp
 8002ce2:	00cb      	lsls	r3, r1, #3
 8002ce4:	4651      	mov	r1, sl
 8002ce6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cea:	4651      	mov	r1, sl
 8002cec:	00ca      	lsls	r2, r1, #3
 8002cee:	4610      	mov	r0, r2
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	4642      	mov	r2, r8
 8002cf6:	189b      	adds	r3, r3, r2
 8002cf8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002cfa:	464b      	mov	r3, r9
 8002cfc:	460a      	mov	r2, r1
 8002cfe:	eb42 0303 	adc.w	r3, r2, r3
 8002d02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d0e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002d10:	f04f 0200 	mov.w	r2, #0
 8002d14:	f04f 0300 	mov.w	r3, #0
 8002d18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002d1c:	4649      	mov	r1, r9
 8002d1e:	008b      	lsls	r3, r1, #2
 8002d20:	4641      	mov	r1, r8
 8002d22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d26:	4641      	mov	r1, r8
 8002d28:	008a      	lsls	r2, r1, #2
 8002d2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002d2e:	f7fd fa99 	bl	8000264 <__aeabi_uldivmod>
 8002d32:	4602      	mov	r2, r0
 8002d34:	460b      	mov	r3, r1
 8002d36:	4b0d      	ldr	r3, [pc, #52]	@ (8002d6c <UART_SetConfig+0x4e4>)
 8002d38:	fba3 1302 	umull	r1, r3, r3, r2
 8002d3c:	095b      	lsrs	r3, r3, #5
 8002d3e:	2164      	movs	r1, #100	@ 0x64
 8002d40:	fb01 f303 	mul.w	r3, r1, r3
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	011b      	lsls	r3, r3, #4
 8002d48:	3332      	adds	r3, #50	@ 0x32
 8002d4a:	4a08      	ldr	r2, [pc, #32]	@ (8002d6c <UART_SetConfig+0x4e4>)
 8002d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d50:	095b      	lsrs	r3, r3, #5
 8002d52:	f003 020f 	and.w	r2, r3, #15
 8002d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4422      	add	r2, r4
 8002d5e:	609a      	str	r2, [r3, #8]
}
 8002d60:	bf00      	nop
 8002d62:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002d66:	46bd      	mov	sp, r7
 8002d68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d6c:	51eb851f 	.word	0x51eb851f

08002d70 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f103 0208 	add.w	r2, r3, #8
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f04f 32ff 	mov.w	r2, #4294967295
 8002d88:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f103 0208 	add.w	r2, r3, #8
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f103 0208 	add.w	r2, r3, #8
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8002da4:	f240 1019 	movw	r0, #281	@ 0x119
 8002da8:	f004 f80a 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002dac:	bf00      	nop
 8002dae:	3708      	adds	r7, #8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8002dc2:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8002dc6:	f003 fffb 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b084      	sub	sp, #16
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
 8002dda:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de8:	d103      	bne.n	8002df2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	60fb      	str	r3, [r7, #12]
 8002df0:	e00c      	b.n	8002e0c <vListInsert+0x3a>
        *   6) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	3308      	adds	r3, #8
 8002df6:	60fb      	str	r3, [r7, #12]
 8002df8:	e002      	b.n	8002e00 <vListInsert+0x2e>
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d2f6      	bcs.n	8002dfa <vListInsert+0x28>
             * IF YOU FIND YOUR CODE STUCK HERE, SEE THE NOTE JUST ABOVE.
             */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	68fa      	ldr	r2, [r7, #12]
 8002e20:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	1c5a      	adds	r2, r3, #1
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8002e38:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8002e3c:	f003 ffc0 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002e40:	bf00      	nop
 8002e42:	3710      	adds	r7, #16
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	6892      	ldr	r2, [r2, #8]
 8002e5e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6852      	ldr	r2, [r2, #4]
 8002e68:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d103      	bne.n	8002e7c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	1e5a      	subs	r2, r3, #1
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4619      	mov	r1, r3
 8002e92:	f240 101d 	movw	r0, #285	@ 0x11d
 8002e96:	f003 ffcf 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
	...

08002ea8 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b086      	sub	sp, #24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d10b      	bne.n	8002ed8 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8002ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ec4:	f383 8811 	msr	BASEPRI, r3
 8002ec8:	f3bf 8f6f 	isb	sy
 8002ecc:	f3bf 8f4f 	dsb	sy
 8002ed0:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8002ed2:	bf00      	nop
 8002ed4:	bf00      	nop
 8002ed6:	e7fd      	b.n	8002ed4 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d05d      	beq.n	8002f9a <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d059      	beq.n	8002f9a <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eee:	2100      	movs	r1, #0
 8002ef0:	fba3 2302 	umull	r2, r3, r3, r2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d000      	beq.n	8002efa <xQueueGenericReset+0x52>
 8002ef8:	2101      	movs	r1, #1
 8002efa:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d14c      	bne.n	8002f9a <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8002f00:	f002 fb08 	bl	8005514 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f0c:	6939      	ldr	r1, [r7, #16]
 8002f0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002f10:	fb01 f303 	mul.w	r3, r1, r3
 8002f14:	441a      	add	r2, r3
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f30:	3b01      	subs	r3, #1
 8002f32:	6939      	ldr	r1, [r7, #16]
 8002f34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002f36:	fb01 f303 	mul.w	r3, r1, r3
 8002f3a:	441a      	add	r2, r3
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	22ff      	movs	r2, #255	@ 0xff
 8002f44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	22ff      	movs	r2, #255	@ 0xff
 8002f4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d114      	bne.n	8002f80 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d01a      	beq.n	8002f94 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	3310      	adds	r3, #16
 8002f62:	4618      	mov	r0, r3
 8002f64:	f001 fa62 	bl	800442c <xTaskRemoveFromEventList>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d012      	beq.n	8002f94 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002f6e:	4b18      	ldr	r3, [pc, #96]	@ (8002fd0 <xQueueGenericReset+0x128>)
 8002f70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	f3bf 8f4f 	dsb	sy
 8002f7a:	f3bf 8f6f 	isb	sy
 8002f7e:	e009      	b.n	8002f94 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	3310      	adds	r3, #16
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff fef3 	bl	8002d70 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	3324      	adds	r3, #36	@ 0x24
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff feee 	bl	8002d70 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002f94:	f002 faf0 	bl	8005578 <vPortExitCritical>
 8002f98:	e001      	b.n	8002f9e <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d10b      	bne.n	8002fbc <xQueueGenericReset+0x114>
    __asm volatile
 8002fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fa8:	f383 8811 	msr	BASEPRI, r3
 8002fac:	f3bf 8f6f 	isb	sy
 8002fb0:	f3bf 8f4f 	dsb	sy
 8002fb4:	60bb      	str	r3, [r7, #8]
}
 8002fb6:	bf00      	nop
 8002fb8:	bf00      	nop
 8002fba:	e7fd      	b.n	8002fb8 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	2096      	movs	r0, #150	@ 0x96
 8002fc2:	f003 ff39 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8002fc6:	697b      	ldr	r3, [r7, #20]
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3718      	adds	r7, #24
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	e000ed04 	.word	0xe000ed04

08002fd4 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08a      	sub	sp, #40	@ 0x28
 8002fd8:	af02      	add	r7, sp, #8
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d02e      	beq.n	800304a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002fec:	2100      	movs	r1, #0
 8002fee:	68ba      	ldr	r2, [r7, #8]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	fba3 2302 	umull	r2, r3, r3, r2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d000      	beq.n	8002ffc <xQueueGenericCreate+0x28>
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d123      	bne.n	800304a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800300a:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800300e:	d81c      	bhi.n	800304a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	fb02 f303 	mul.w	r3, r2, r3
 8003018:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	3350      	adds	r3, #80	@ 0x50
 800301e:	4618      	mov	r0, r3
 8003020:	f002 fba6 	bl	8005770 <pvPortMalloc>
 8003024:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d01d      	beq.n	8003068 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	3350      	adds	r3, #80	@ 0x50
 8003034:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003036:	79fa      	ldrb	r2, [r7, #7]
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	4613      	mov	r3, r2
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	68b9      	ldr	r1, [r7, #8]
 8003042:	68f8      	ldr	r0, [r7, #12]
 8003044:	f000 f81e 	bl	8003084 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003048:	e00e      	b.n	8003068 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d10b      	bne.n	8003068 <xQueueGenericCreate+0x94>
    __asm volatile
 8003050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003054:	f383 8811 	msr	BASEPRI, r3
 8003058:	f3bf 8f6f 	isb	sy
 800305c:	f3bf 8f4f 	dsb	sy
 8003060:	613b      	str	r3, [r7, #16]
}
 8003062:	bf00      	nop
 8003064:	bf00      	nop
 8003066:	e7fd      	b.n	8003064 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	4618      	mov	r0, r3
 800306c:	f004 f87e 	bl	800716c <SEGGER_SYSVIEW_ShrinkId>
 8003070:	4603      	mov	r3, r0
 8003072:	4619      	mov	r1, r3
 8003074:	2098      	movs	r0, #152	@ 0x98
 8003076:	f003 fedf 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 800307a:	69fb      	ldr	r3, [r7, #28]
    }
 800307c:	4618      	mov	r0, r3
 800307e:	3720      	adds	r7, #32
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	607a      	str	r2, [r7, #4]
 8003090:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d103      	bne.n	80030a0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	e002      	b.n	80030a6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	68ba      	ldr	r2, [r7, #8]
 80030b0:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80030b2:	2101      	movs	r1, #1
 80030b4:	69b8      	ldr	r0, [r7, #24]
 80030b6:	f7ff fef7 	bl	8002ea8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	78fa      	ldrb	r2, [r7, #3]
 80030be:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80030c2:	bf00      	nop
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <xQueueCreateCountingSemaphore>:

#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                 const UBaseType_t uxInitialCount )
    {
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b084      	sub	sp, #16
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
 80030d2:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle = NULL;
 80030d4:	2300      	movs	r3, #0
 80030d6:	60fb      	str	r3, [r7, #12]

        traceENTER_xQueueCreateCountingSemaphore( uxMaxCount, uxInitialCount );

        if( ( uxMaxCount != 0U ) &&
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d010      	beq.n	8003100 <xQueueCreateCountingSemaphore+0x36>
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d80c      	bhi.n	8003100 <xQueueCreateCountingSemaphore+0x36>
            ( uxInitialCount <= uxMaxCount ) )
        {
            xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80030e6:	2202      	movs	r2, #2
 80030e8:	2100      	movs	r1, #0
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7ff ff72 	bl	8002fd4 <xQueueGenericCreate>
 80030f0:	60f8      	str	r0, [r7, #12]

            if( xHandle != NULL )
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d012      	beq.n	800311e <xQueueCreateCountingSemaphore+0x54>
            {
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	639a      	str	r2, [r3, #56]	@ 0x38
            if( xHandle != NULL )
 80030fe:	e00e      	b.n	800311e <xQueueCreateCountingSemaphore+0x54>
                traceCREATE_COUNTING_SEMAPHORE_FAILED();
            }
        }
        else
        {
            configASSERT( xHandle );
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10b      	bne.n	800311e <xQueueCreateCountingSemaphore+0x54>
    __asm volatile
 8003106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800310a:	f383 8811 	msr	BASEPRI, r3
 800310e:	f3bf 8f6f 	isb	sy
 8003112:	f3bf 8f4f 	dsb	sy
 8003116:	60bb      	str	r3, [r7, #8]
}
 8003118:	bf00      	nop
 800311a:	bf00      	nop
 800311c:	e7fd      	b.n	800311a <xQueueCreateCountingSemaphore+0x50>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueCreateCountingSemaphore( xHandle );
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	4618      	mov	r0, r3
 8003122:	f004 f823 	bl	800716c <SEGGER_SYSVIEW_ShrinkId>
 8003126:	4603      	mov	r3, r0
 8003128:	4619      	mov	r1, r3
 800312a:	20a0      	movs	r0, #160	@ 0xa0
 800312c:	f003 fe84 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xHandle;
 8003130:	68fb      	ldr	r3, [r7, #12]
    }
 8003132:	4618      	mov	r0, r3
 8003134:	3710      	adds	r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b090      	sub	sp, #64	@ 0x40
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
 8003142:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	63bb      	str	r3, [r7, #56]	@ 0x38
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8003148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10b      	bne.n	8003166 <xQueueGiveFromISR+0x2c>
    __asm volatile
 800314e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003152:	f383 8811 	msr	BASEPRI, r3
 8003156:	f3bf 8f6f 	isb	sy
 800315a:	f3bf 8f4f 	dsb	sy
 800315e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003160:	bf00      	nop
 8003162:	bf00      	nop
 8003164:	e7fd      	b.n	8003162 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8003166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00b      	beq.n	8003186 <xQueueGiveFromISR+0x4c>
    __asm volatile
 800316e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003172:	f383 8811 	msr	BASEPRI, r3
 8003176:	f3bf 8f6f 	isb	sy
 800317a:	f3bf 8f4f 	dsb	sy
 800317e:	623b      	str	r3, [r7, #32]
}
 8003180:	bf00      	nop
 8003182:	bf00      	nop
 8003184:	e7fd      	b.n	8003182 <xQueueGiveFromISR+0x48>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d103      	bne.n	8003196 <xQueueGiveFromISR+0x5c>
 800318e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <xQueueGiveFromISR+0x60>
 8003196:	2301      	movs	r3, #1
 8003198:	e000      	b.n	800319c <xQueueGiveFromISR+0x62>
 800319a:	2300      	movs	r3, #0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10b      	bne.n	80031b8 <xQueueGiveFromISR+0x7e>
    __asm volatile
 80031a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a4:	f383 8811 	msr	BASEPRI, r3
 80031a8:	f3bf 8f6f 	isb	sy
 80031ac:	f3bf 8f4f 	dsb	sy
 80031b0:	61fb      	str	r3, [r7, #28]
}
 80031b2:	bf00      	nop
 80031b4:	bf00      	nop
 80031b6:	e7fd      	b.n	80031b4 <xQueueGiveFromISR+0x7a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80031b8:	f002 fa98 	bl	80056ec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 80031bc:	f3ef 8211 	mrs	r2, BASEPRI
 80031c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031c4:	f383 8811 	msr	BASEPRI, r3
 80031c8:	f3bf 8f6f 	isb	sy
 80031cc:	f3bf 8f4f 	dsb	sy
 80031d0:	61ba      	str	r2, [r7, #24]
 80031d2:	617b      	str	r3, [r7, #20]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 80031d4:	69bb      	ldr	r3, [r7, #24]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 80031d6:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031dc:	633b      	str	r3, [r7, #48]	@ 0x30

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 80031de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d243      	bcs.n	8003270 <xQueueGiveFromISR+0x136>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80031e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 80031f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031f4:	1c5a      	adds	r2, r3, #1
 80031f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031f8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80031fa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80031fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003202:	d112      	bne.n	800322a <xQueueGiveFromISR+0xf0>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003208:	2b00      	cmp	r3, #0
 800320a:	d02e      	beq.n	800326a <xQueueGiveFromISR+0x130>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800320c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800320e:	3324      	adds	r3, #36	@ 0x24
 8003210:	4618      	mov	r0, r3
 8003212:	f001 f90b 	bl	800442c <xTaskRemoveFromEventList>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d026      	beq.n	800326a <xQueueGiveFromISR+0x130>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d023      	beq.n	800326a <xQueueGiveFromISR+0x130>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	2201      	movs	r2, #1
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	e01f      	b.n	800326a <xQueueGiveFromISR+0x130>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 800322a:	f000 fef1 	bl	8004010 <uxTaskGetNumberOfTasks>
 800322e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8003230:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003234:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003236:	429a      	cmp	r2, r3
 8003238:	d917      	bls.n	800326a <xQueueGiveFromISR+0x130>
 800323a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800323e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003240:	d10b      	bne.n	800325a <xQueueGiveFromISR+0x120>
    __asm volatile
 8003242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003246:	f383 8811 	msr	BASEPRI, r3
 800324a:	f3bf 8f6f 	isb	sy
 800324e:	f3bf 8f4f 	dsb	sy
 8003252:	613b      	str	r3, [r7, #16]
}
 8003254:	bf00      	nop
 8003256:	bf00      	nop
 8003258:	e7fd      	b.n	8003256 <xQueueGiveFromISR+0x11c>
 800325a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800325e:	3301      	adds	r3, #1
 8003260:	b2db      	uxtb	r3, r3
 8003262:	b25a      	sxtb	r2, r3
 8003264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003266:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 800326a:	2301      	movs	r3, #1
 800326c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800326e:	e001      	b.n	8003274 <xQueueGiveFromISR+0x13a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8003270:	2300      	movs	r3, #0
 8003272:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003276:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800327e:	bf00      	nop
        }
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGiveFromISR( xReturn );
 8003280:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003282:	4619      	mov	r1, r3
 8003284:	20a3      	movs	r0, #163	@ 0xa3
 8003286:	f003 fdd7 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800328a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800328c:	4618      	mov	r0, r3
 800328e:	3740      	adds	r7, #64	@ 0x40
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b08c      	sub	sp, #48	@ 0x30
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80032a0:	2300      	movs	r3, #0
 80032a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80032a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10b      	bne.n	80032c6 <xQueueReceive+0x32>
    __asm volatile
 80032ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b2:	f383 8811 	msr	BASEPRI, r3
 80032b6:	f3bf 8f6f 	isb	sy
 80032ba:	f3bf 8f4f 	dsb	sy
 80032be:	623b      	str	r3, [r7, #32]
}
 80032c0:	bf00      	nop
 80032c2:	bf00      	nop
 80032c4:	e7fd      	b.n	80032c2 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d103      	bne.n	80032d4 <xQueueReceive+0x40>
 80032cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d101      	bne.n	80032d8 <xQueueReceive+0x44>
 80032d4:	2301      	movs	r3, #1
 80032d6:	e000      	b.n	80032da <xQueueReceive+0x46>
 80032d8:	2300      	movs	r3, #0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10b      	bne.n	80032f6 <xQueueReceive+0x62>
    __asm volatile
 80032de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032e2:	f383 8811 	msr	BASEPRI, r3
 80032e6:	f3bf 8f6f 	isb	sy
 80032ea:	f3bf 8f4f 	dsb	sy
 80032ee:	61fb      	str	r3, [r7, #28]
}
 80032f0:	bf00      	nop
 80032f2:	bf00      	nop
 80032f4:	e7fd      	b.n	80032f2 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80032f6:	f001 fabb 	bl	8004870 <xTaskGetSchedulerState>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d102      	bne.n	8003306 <xQueueReceive+0x72>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <xQueueReceive+0x76>
 8003306:	2301      	movs	r3, #1
 8003308:	e000      	b.n	800330c <xQueueReceive+0x78>
 800330a:	2300      	movs	r3, #0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10b      	bne.n	8003328 <xQueueReceive+0x94>
    __asm volatile
 8003310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003314:	f383 8811 	msr	BASEPRI, r3
 8003318:	f3bf 8f6f 	isb	sy
 800331c:	f3bf 8f4f 	dsb	sy
 8003320:	61bb      	str	r3, [r7, #24]
}
 8003322:	bf00      	nop
 8003324:	bf00      	nop
 8003326:	e7fd      	b.n	8003324 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003328:	f002 f8f4 	bl	8005514 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800332c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800332e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003330:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003334:	2b00      	cmp	r3, #0
 8003336:	d023      	beq.n	8003380 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003338:	68b9      	ldr	r1, [r7, #8]
 800333a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800333c:	f000 f9bc 	bl	80036b8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8003340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003342:	1e5a      	subs	r2, r3, #1
 8003344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003346:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00f      	beq.n	8003370 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003352:	3310      	adds	r3, #16
 8003354:	4618      	mov	r0, r3
 8003356:	f001 f869 	bl	800442c <xTaskRemoveFromEventList>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d007      	beq.n	8003370 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003360:	4b42      	ldr	r3, [pc, #264]	@ (800346c <xQueueReceive+0x1d8>)
 8003362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003366:	601a      	str	r2, [r3, #0]
 8003368:	f3bf 8f4f 	dsb	sy
 800336c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003370:	f002 f902 	bl	8005578 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 8003374:	2101      	movs	r1, #1
 8003376:	20a4      	movs	r0, #164	@ 0xa4
 8003378:	f003 fd5e 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 800337c:	2301      	movs	r3, #1
 800337e:	e071      	b.n	8003464 <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d107      	bne.n	8003396 <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003386:	f002 f8f7 	bl	8005578 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 800338a:	2100      	movs	r1, #0
 800338c:	20a4      	movs	r0, #164	@ 0xa4
 800338e:	f003 fd53 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 8003392:	2300      	movs	r3, #0
 8003394:	e066      	b.n	8003464 <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003398:	2b00      	cmp	r3, #0
 800339a:	d106      	bne.n	80033aa <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800339c:	f107 0310 	add.w	r3, r7, #16
 80033a0:	4618      	mov	r0, r3
 80033a2:	f001 f923 	bl	80045ec <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80033a6:	2301      	movs	r3, #1
 80033a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80033aa:	f002 f8e5 	bl	8005578 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80033ae:	f000 fce7 	bl	8003d80 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80033b2:	f002 f8af 	bl	8005514 <vPortEnterCritical>
 80033b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80033bc:	b25b      	sxtb	r3, r3
 80033be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c2:	d103      	bne.n	80033cc <xQueueReceive+0x138>
 80033c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033d2:	b25b      	sxtb	r3, r3
 80033d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d8:	d103      	bne.n	80033e2 <xQueueReceive+0x14e>
 80033da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80033e2:	f002 f8c9 	bl	8005578 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80033e6:	1d3a      	adds	r2, r7, #4
 80033e8:	f107 0310 	add.w	r3, r7, #16
 80033ec:	4611      	mov	r1, r2
 80033ee:	4618      	mov	r0, r3
 80033f0:	f001 f914 	bl	800461c <xTaskCheckForTimeOut>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d123      	bne.n	8003442 <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033fc:	f000 f9d4 	bl	80037a8 <prvIsQueueEmpty>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d017      	beq.n	8003436 <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003408:	3324      	adds	r3, #36	@ 0x24
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	4611      	mov	r1, r2
 800340e:	4618      	mov	r0, r3
 8003410:	f000 ff9a 	bl	8004348 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003414:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003416:	f000 f975 	bl	8003704 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800341a:	f000 fcbf 	bl	8003d9c <xTaskResumeAll>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d181      	bne.n	8003328 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 8003424:	4b11      	ldr	r3, [pc, #68]	@ (800346c <xQueueReceive+0x1d8>)
 8003426:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	f3bf 8f4f 	dsb	sy
 8003430:	f3bf 8f6f 	isb	sy
 8003434:	e778      	b.n	8003328 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003436:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003438:	f000 f964 	bl	8003704 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800343c:	f000 fcae 	bl	8003d9c <xTaskResumeAll>
 8003440:	e772      	b.n	8003328 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003442:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003444:	f000 f95e 	bl	8003704 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003448:	f000 fca8 	bl	8003d9c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800344c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800344e:	f000 f9ab 	bl	80037a8 <prvIsQueueEmpty>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	f43f af67 	beq.w	8003328 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 800345a:	2100      	movs	r1, #0
 800345c:	20a4      	movs	r0, #164	@ 0xa4
 800345e:	f003 fceb 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 8003462:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8003464:	4618      	mov	r0, r3
 8003466:	3730      	adds	r7, #48	@ 0x30
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	e000ed04 	.word	0xe000ed04

08003470 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b08c      	sub	sp, #48	@ 0x30
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 800347a:	2300      	movs	r3, #0
 800347c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8003482:	2300      	movs	r3, #0
 8003484:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003488:	2b00      	cmp	r3, #0
 800348a:	d10b      	bne.n	80034a4 <xQueueSemaphoreTake+0x34>
    __asm volatile
 800348c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003490:	f383 8811 	msr	BASEPRI, r3
 8003494:	f3bf 8f6f 	isb	sy
 8003498:	f3bf 8f4f 	dsb	sy
 800349c:	61bb      	str	r3, [r7, #24]
}
 800349e:	bf00      	nop
 80034a0:	bf00      	nop
 80034a2:	e7fd      	b.n	80034a0 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80034a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00b      	beq.n	80034c4 <xQueueSemaphoreTake+0x54>
    __asm volatile
 80034ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034b0:	f383 8811 	msr	BASEPRI, r3
 80034b4:	f3bf 8f6f 	isb	sy
 80034b8:	f3bf 8f4f 	dsb	sy
 80034bc:	617b      	str	r3, [r7, #20]
}
 80034be:	bf00      	nop
 80034c0:	bf00      	nop
 80034c2:	e7fd      	b.n	80034c0 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80034c4:	f001 f9d4 	bl	8004870 <xTaskGetSchedulerState>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d102      	bne.n	80034d4 <xQueueSemaphoreTake+0x64>
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d101      	bne.n	80034d8 <xQueueSemaphoreTake+0x68>
 80034d4:	2301      	movs	r3, #1
 80034d6:	e000      	b.n	80034da <xQueueSemaphoreTake+0x6a>
 80034d8:	2300      	movs	r3, #0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d10b      	bne.n	80034f6 <xQueueSemaphoreTake+0x86>
    __asm volatile
 80034de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034e2:	f383 8811 	msr	BASEPRI, r3
 80034e6:	f3bf 8f6f 	isb	sy
 80034ea:	f3bf 8f4f 	dsb	sy
 80034ee:	613b      	str	r3, [r7, #16]
}
 80034f0:	bf00      	nop
 80034f2:	bf00      	nop
 80034f4:	e7fd      	b.n	80034f2 <xQueueSemaphoreTake+0x82>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80034f6:	f002 f80d 	bl	8005514 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80034fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034fe:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d028      	beq.n	8003558 <xQueueSemaphoreTake+0xe8>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8003506:	6a3b      	ldr	r3, [r7, #32]
 8003508:	1e5a      	subs	r2, r3, #1
 800350a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350c:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800350e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d104      	bne.n	8003520 <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003516:	f001 fb3b 	bl	8004b90 <pvTaskIncrementMutexHeldCount>
 800351a:	4602      	mov	r2, r0
 800351c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351e:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d00f      	beq.n	8003548 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352a:	3310      	adds	r3, #16
 800352c:	4618      	mov	r0, r3
 800352e:	f000 ff7d 	bl	800442c <xTaskRemoveFromEventList>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d007      	beq.n	8003548 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003538:	4b52      	ldr	r3, [pc, #328]	@ (8003684 <xQueueSemaphoreTake+0x214>)
 800353a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800353e:	601a      	str	r2, [r3, #0]
 8003540:	f3bf 8f4f 	dsb	sy
 8003544:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003548:	f002 f816 	bl	8005578 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );
 800354c:	2101      	movs	r1, #1
 800354e:	20a5      	movs	r0, #165	@ 0xa5
 8003550:	f003 fc72 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8003554:	2301      	movs	r3, #1
 8003556:	e091      	b.n	800367c <xQueueSemaphoreTake+0x20c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d107      	bne.n	800356e <xQueueSemaphoreTake+0xfe>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 800355e:	f002 f80b 	bl	8005578 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 8003562:	2100      	movs	r1, #0
 8003564:	20a5      	movs	r0, #165	@ 0xa5
 8003566:	f003 fc67 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 800356a:	2300      	movs	r3, #0
 800356c:	e086      	b.n	800367c <xQueueSemaphoreTake+0x20c>
                }
                else if( xEntryTimeSet == pdFALSE )
 800356e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003570:	2b00      	cmp	r3, #0
 8003572:	d106      	bne.n	8003582 <xQueueSemaphoreTake+0x112>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003574:	f107 0308 	add.w	r3, r7, #8
 8003578:	4618      	mov	r0, r3
 800357a:	f001 f837 	bl	80045ec <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800357e:	2301      	movs	r3, #1
 8003580:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003582:	f001 fff9 	bl	8005578 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003586:	f000 fbfb 	bl	8003d80 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800358a:	f001 ffc3 	bl	8005514 <vPortEnterCritical>
 800358e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003590:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003594:	b25b      	sxtb	r3, r3
 8003596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800359a:	d103      	bne.n	80035a4 <xQueueSemaphoreTake+0x134>
 800359c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80035aa:	b25b      	sxtb	r3, r3
 80035ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b0:	d103      	bne.n	80035ba <xQueueSemaphoreTake+0x14a>
 80035b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80035ba:	f001 ffdd 	bl	8005578 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80035be:	463a      	mov	r2, r7
 80035c0:	f107 0308 	add.w	r3, r7, #8
 80035c4:	4611      	mov	r1, r2
 80035c6:	4618      	mov	r0, r3
 80035c8:	f001 f828 	bl	800461c <xTaskCheckForTimeOut>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d132      	bne.n	8003638 <xQueueSemaphoreTake+0x1c8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80035d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80035d4:	f000 f8e8 	bl	80037a8 <prvIsQueueEmpty>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d026      	beq.n	800362c <xQueueSemaphoreTake+0x1bc>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80035de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d109      	bne.n	80035fa <xQueueSemaphoreTake+0x18a>
                    {
                        taskENTER_CRITICAL();
 80035e6:	f001 ff95 	bl	8005514 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80035ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f001 f960 	bl	80048b4 <xTaskPriorityInherit>
 80035f4:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 80035f6:	f001 ffbf 	bl	8005578 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80035fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fc:	3324      	adds	r3, #36	@ 0x24
 80035fe:	683a      	ldr	r2, [r7, #0]
 8003600:	4611      	mov	r1, r2
 8003602:	4618      	mov	r0, r3
 8003604:	f000 fea0 	bl	8004348 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003608:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800360a:	f000 f87b 	bl	8003704 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800360e:	f000 fbc5 	bl	8003d9c <xTaskResumeAll>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	f47f af6e 	bne.w	80034f6 <xQueueSemaphoreTake+0x86>
                {
                    taskYIELD_WITHIN_API();
 800361a:	4b1a      	ldr	r3, [pc, #104]	@ (8003684 <xQueueSemaphoreTake+0x214>)
 800361c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003620:	601a      	str	r2, [r3, #0]
 8003622:	f3bf 8f4f 	dsb	sy
 8003626:	f3bf 8f6f 	isb	sy
 800362a:	e764      	b.n	80034f6 <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 800362c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800362e:	f000 f869 	bl	8003704 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003632:	f000 fbb3 	bl	8003d9c <xTaskResumeAll>
 8003636:	e75e      	b.n	80034f6 <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8003638:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800363a:	f000 f863 	bl	8003704 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800363e:	f000 fbad 	bl	8003d9c <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003642:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003644:	f000 f8b0 	bl	80037a8 <prvIsQueueEmpty>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	f43f af53 	beq.w	80034f6 <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8003650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00d      	beq.n	8003672 <xQueueSemaphoreTake+0x202>
                    {
                        taskENTER_CRITICAL();
 8003656:	f001 ff5d 	bl	8005514 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800365a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800365c:	f000 f814 	bl	8003688 <prvGetDisinheritPriorityAfterTimeout>
 8003660:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	69f9      	ldr	r1, [r7, #28]
 8003668:	4618      	mov	r0, r3
 800366a:	f001 f9cd 	bl	8004a08 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 800366e:	f001 ff83 	bl	8005578 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 8003672:	2100      	movs	r1, #0
 8003674:	20a5      	movs	r0, #165	@ 0xa5
 8003676:	f003 fbdf 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 800367a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 800367c:	4618      	mov	r0, r3
 800367e:	3730      	adds	r7, #48	@ 0x30
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	e000ed04 	.word	0xe000ed04

08003688 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003694:	2b00      	cmp	r3, #0
 8003696:	d006      	beq.n	80036a6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f1c3 0305 	rsb	r3, r3, #5
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	e001      	b.n	80036aa <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80036a6:	2300      	movs	r3, #0
 80036a8:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 80036aa:	68fb      	ldr	r3, [r7, #12]
    }
 80036ac:	4618      	mov	r0, r3
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d018      	beq.n	80036fc <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68da      	ldr	r2, [r3, #12]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d2:	441a      	add	r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68da      	ldr	r2, [r3, #12]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d303      	bcc.n	80036ec <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68d9      	ldr	r1, [r3, #12]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f4:	461a      	mov	r2, r3
 80036f6:	6838      	ldr	r0, [r7, #0]
 80036f8:	f003 ffdc 	bl	80076b4 <memcpy>
    }
}
 80036fc:	bf00      	nop
 80036fe:	3708      	adds	r7, #8
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800370c:	f001 ff02 	bl	8005514 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003716:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003718:	e011      	b.n	800373e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371e:	2b00      	cmp	r3, #0
 8003720:	d012      	beq.n	8003748 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	3324      	adds	r3, #36	@ 0x24
 8003726:	4618      	mov	r0, r3
 8003728:	f000 fe80 	bl	800442c <xTaskRemoveFromEventList>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8003732:	f000 ffdf 	bl	80046f4 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003736:	7bfb      	ldrb	r3, [r7, #15]
 8003738:	3b01      	subs	r3, #1
 800373a:	b2db      	uxtb	r3, r3
 800373c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800373e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003742:	2b00      	cmp	r3, #0
 8003744:	dce9      	bgt.n	800371a <prvUnlockQueue+0x16>
 8003746:	e000      	b.n	800374a <prvUnlockQueue+0x46>
                    break;
 8003748:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	22ff      	movs	r2, #255	@ 0xff
 800374e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8003752:	f001 ff11 	bl	8005578 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003756:	f001 fedd 	bl	8005514 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003760:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003762:	e011      	b.n	8003788 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d012      	beq.n	8003792 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	3310      	adds	r3, #16
 8003770:	4618      	mov	r0, r3
 8003772:	f000 fe5b 	bl	800442c <xTaskRemoveFromEventList>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d001      	beq.n	8003780 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800377c:	f000 ffba 	bl	80046f4 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003780:	7bbb      	ldrb	r3, [r7, #14]
 8003782:	3b01      	subs	r3, #1
 8003784:	b2db      	uxtb	r3, r3
 8003786:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003788:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800378c:	2b00      	cmp	r3, #0
 800378e:	dce9      	bgt.n	8003764 <prvUnlockQueue+0x60>
 8003790:	e000      	b.n	8003794 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8003792:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	22ff      	movs	r2, #255	@ 0xff
 8003798:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 800379c:	f001 feec 	bl	8005578 <vPortExitCritical>
}
 80037a0:	bf00      	nop
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80037b0:	f001 feb0 	bl	8005514 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d102      	bne.n	80037c2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80037bc:	2301      	movs	r3, #1
 80037be:	60fb      	str	r3, [r7, #12]
 80037c0:	e001      	b.n	80037c6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80037c2:	2300      	movs	r3, #0
 80037c4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80037c6:	f001 fed7 	bl	8005578 <vPortExitCritical>

    return xReturn;
 80037ca:	68fb      	ldr	r3, [r7, #12]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3710      	adds	r7, #16
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b086      	sub	sp, #24
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80037de:	2300      	movs	r3, #0
 80037e0:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d10b      	bne.n	8003800 <vQueueAddToRegistry+0x2c>
    __asm volatile
 80037e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037ec:	f383 8811 	msr	BASEPRI, r3
 80037f0:	f3bf 8f6f 	isb	sy
 80037f4:	f3bf 8f4f 	dsb	sy
 80037f8:	60fb      	str	r3, [r7, #12]
}
 80037fa:	bf00      	nop
 80037fc:	bf00      	nop
 80037fe:	e7fd      	b.n	80037fc <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d024      	beq.n	8003850 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003806:	2300      	movs	r3, #0
 8003808:	617b      	str	r3, [r7, #20]
 800380a:	e01e      	b.n	800384a <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800380c:	4a18      	ldr	r2, [pc, #96]	@ (8003870 <vQueueAddToRegistry+0x9c>)
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	00db      	lsls	r3, r3, #3
 8003812:	4413      	add	r3, r2
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	429a      	cmp	r2, r3
 800381a:	d105      	bne.n	8003828 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	00db      	lsls	r3, r3, #3
 8003820:	4a13      	ldr	r2, [pc, #76]	@ (8003870 <vQueueAddToRegistry+0x9c>)
 8003822:	4413      	add	r3, r2
 8003824:	613b      	str	r3, [r7, #16]
                    break;
 8003826:	e013      	b.n	8003850 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10a      	bne.n	8003844 <vQueueAddToRegistry+0x70>
 800382e:	4a10      	ldr	r2, [pc, #64]	@ (8003870 <vQueueAddToRegistry+0x9c>)
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d104      	bne.n	8003844 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	00db      	lsls	r3, r3, #3
 800383e:	4a0c      	ldr	r2, [pc, #48]	@ (8003870 <vQueueAddToRegistry+0x9c>)
 8003840:	4413      	add	r3, r2
 8003842:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	3301      	adds	r3, #1
 8003848:	617b      	str	r3, [r7, #20]
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	2b07      	cmp	r3, #7
 800384e:	d9dd      	bls.n	800380c <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d005      	beq.n	8003862 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	683a      	ldr	r2, [r7, #0]
 800385a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 8003862:	20b6      	movs	r0, #182	@ 0xb6
 8003864:	f003 faac 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8003868:	bf00      	nop
 800386a:	3718      	adds	r7, #24
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	20000110 	.word	0x20000110

08003874 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003874:	b580      	push	{r7, lr}
 8003876:	b086      	sub	sp, #24
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003884:	f001 fe46 	bl	8005514 <vPortEnterCritical>
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800388e:	b25b      	sxtb	r3, r3
 8003890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003894:	d103      	bne.n	800389e <vQueueWaitForMessageRestricted+0x2a>
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80038a4:	b25b      	sxtb	r3, r3
 80038a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038aa:	d103      	bne.n	80038b4 <vQueueWaitForMessageRestricted+0x40>
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80038b4:	f001 fe60 	bl	8005578 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d106      	bne.n	80038ce <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	3324      	adds	r3, #36	@ 0x24
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	68b9      	ldr	r1, [r7, #8]
 80038c8:	4618      	mov	r0, r3
 80038ca:	f000 fd65 	bl	8004398 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80038ce:	6978      	ldr	r0, [r7, #20]
 80038d0:	f7ff ff18 	bl	8003704 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 80038d4:	20b9      	movs	r0, #185	@ 0xb9
 80038d6:	f003 fa73 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80038da:	bf00      	nop
 80038dc:	3718      	adds	r7, #24
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b08a      	sub	sp, #40	@ 0x28
 80038e6:	af04      	add	r7, sp, #16
 80038e8:	60f8      	str	r0, [r7, #12]
 80038ea:	60b9      	str	r1, [r7, #8]
 80038ec:	607a      	str	r2, [r7, #4]
 80038ee:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4618      	mov	r0, r3
 80038f6:	f001 ff3b 	bl	8005770 <pvPortMalloc>
 80038fa:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d013      	beq.n	800392a <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8003902:	2058      	movs	r0, #88	@ 0x58
 8003904:	f001 ff34 	bl	8005770 <pvPortMalloc>
 8003908:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d008      	beq.n	8003922 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8003910:	2258      	movs	r2, #88	@ 0x58
 8003912:	2100      	movs	r1, #0
 8003914:	6978      	ldr	r0, [r7, #20]
 8003916:	f003 fea0 	bl	800765a <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	693a      	ldr	r2, [r7, #16]
 800391e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003920:	e005      	b.n	800392e <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8003922:	6938      	ldr	r0, [r7, #16]
 8003924:	f002 f856 	bl	80059d4 <vPortFree>
 8003928:	e001      	b.n	800392e <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800392a:	2300      	movs	r3, #0
 800392c:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00d      	beq.n	8003950 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003934:	2300      	movs	r3, #0
 8003936:	9303      	str	r3, [sp, #12]
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	9302      	str	r3, [sp, #8]
 800393c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393e:	9301      	str	r3, [sp, #4]
 8003940:	6a3b      	ldr	r3, [r7, #32]
 8003942:	9300      	str	r3, [sp, #0]
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	687a      	ldr	r2, [r7, #4]
 8003948:	68b9      	ldr	r1, [r7, #8]
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 f82d 	bl	80039aa <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8003950:	697b      	ldr	r3, [r7, #20]
    }
 8003952:	4618      	mov	r0, r3
 8003954:	3718      	adds	r7, #24
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800395a:	b580      	push	{r7, lr}
 800395c:	b088      	sub	sp, #32
 800395e:	af02      	add	r7, sp, #8
 8003960:	60f8      	str	r0, [r7, #12]
 8003962:	60b9      	str	r1, [r7, #8]
 8003964:	607a      	str	r2, [r7, #4]
 8003966:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8003968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396a:	9301      	str	r3, [sp, #4]
 800396c:	6a3b      	ldr	r3, [r7, #32]
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	68b9      	ldr	r1, [r7, #8]
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f7ff ffb3 	bl	80038e2 <prvCreateTask>
 800397c:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d005      	beq.n	8003990 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8003984:	6938      	ldr	r0, [r7, #16]
 8003986:	f000 f8a1 	bl	8003acc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800398a:	2301      	movs	r3, #1
 800398c:	617b      	str	r3, [r7, #20]
 800398e:	e002      	b.n	8003996 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003990:	f04f 33ff 	mov.w	r3, #4294967295
 8003994:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	4619      	mov	r1, r3
 800399a:	20c2      	movs	r0, #194	@ 0xc2
 800399c:	f003 fa4c 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80039a0:	697b      	ldr	r3, [r7, #20]
    }
 80039a2:	4618      	mov	r0, r3
 80039a4:	3718      	adds	r7, #24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b088      	sub	sp, #32
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	60f8      	str	r0, [r7, #12]
 80039b2:	60b9      	str	r1, [r7, #8]
 80039b4:	607a      	str	r2, [r7, #4]
 80039b6:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80039b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ba:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	461a      	mov	r2, r3
 80039c2:	21a5      	movs	r1, #165	@ 0xa5
 80039c4:	f003 fe49 	bl	800765a <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80039c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80039d2:	3b01      	subs	r3, #1
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	4413      	add	r3, r2
 80039d8:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	f023 0307 	bic.w	r3, r3, #7
 80039e0:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00b      	beq.n	8003a04 <prvInitialiseNewTask+0x5a>
    __asm volatile
 80039ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039f0:	f383 8811 	msr	BASEPRI, r3
 80039f4:	f3bf 8f6f 	isb	sy
 80039f8:	f3bf 8f4f 	dsb	sy
 80039fc:	617b      	str	r3, [r7, #20]
}
 80039fe:	bf00      	nop
 8003a00:	bf00      	nop
 8003a02:	e7fd      	b.n	8003a00 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d01e      	beq.n	8003a48 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61fb      	str	r3, [r7, #28]
 8003a0e:	e012      	b.n	8003a36 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a10:	68ba      	ldr	r2, [r7, #8]
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	4413      	add	r3, r2
 8003a16:	7819      	ldrb	r1, [r3, #0]
 8003a18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	3334      	adds	r3, #52	@ 0x34
 8003a20:	460a      	mov	r2, r1
 8003a22:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003a24:	68ba      	ldr	r2, [r7, #8]
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	4413      	add	r3, r2
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d006      	beq.n	8003a3e <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	3301      	adds	r3, #1
 8003a34:	61fb      	str	r3, [r7, #28]
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	2b09      	cmp	r3, #9
 8003a3a:	d9e9      	bls.n	8003a10 <prvInitialiseNewTask+0x66>
 8003a3c:	e000      	b.n	8003a40 <prvInitialiseNewTask+0x96>
            {
                break;
 8003a3e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8003a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8003a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a4a:	2b04      	cmp	r3, #4
 8003a4c:	d90b      	bls.n	8003a66 <prvInitialiseNewTask+0xbc>
    __asm volatile
 8003a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a52:	f383 8811 	msr	BASEPRI, r3
 8003a56:	f3bf 8f6f 	isb	sy
 8003a5a:	f3bf 8f4f 	dsb	sy
 8003a5e:	613b      	str	r3, [r7, #16]
}
 8003a60:	bf00      	nop
 8003a62:	bf00      	nop
 8003a64:	e7fd      	b.n	8003a62 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a68:	2b04      	cmp	r3, #4
 8003a6a:	d901      	bls.n	8003a70 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003a6c:	2304      	movs	r3, #4
 8003a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a74:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8003a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a7a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a7e:	3304      	adds	r3, #4
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7ff f997 	bl	8002db4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a88:	3318      	adds	r3, #24
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7ff f992 	bl	8002db4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a94:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8003a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a98:	f1c3 0205 	rsb	r2, r3, #5
 8003a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a9e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003aa4:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003aa6:	683a      	ldr	r2, [r7, #0]
 8003aa8:	68f9      	ldr	r1, [r7, #12]
 8003aaa:	69b8      	ldr	r0, [r7, #24]
 8003aac:	f001 fbb4 	bl	8005218 <pxPortInitialiseStack>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab4:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8003ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d002      	beq.n	8003ac2 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003abe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ac0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003ac2:	bf00      	nop
 8003ac4:	3720      	adds	r7, #32
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
	...

08003acc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8003acc:	b5b0      	push	{r4, r5, r7, lr}
 8003ace:	b086      	sub	sp, #24
 8003ad0:	af02      	add	r7, sp, #8
 8003ad2:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8003ad4:	f001 fd1e 	bl	8005514 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8003ad8:	4b50      	ldr	r3, [pc, #320]	@ (8003c1c <prvAddNewTaskToReadyList+0x150>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	3301      	adds	r3, #1
 8003ade:	4a4f      	ldr	r2, [pc, #316]	@ (8003c1c <prvAddNewTaskToReadyList+0x150>)
 8003ae0:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8003ae2:	4b4f      	ldr	r3, [pc, #316]	@ (8003c20 <prvAddNewTaskToReadyList+0x154>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d109      	bne.n	8003afe <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8003aea:	4a4d      	ldr	r2, [pc, #308]	@ (8003c20 <prvAddNewTaskToReadyList+0x154>)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003af0:	4b4a      	ldr	r3, [pc, #296]	@ (8003c1c <prvAddNewTaskToReadyList+0x150>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d110      	bne.n	8003b1a <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8003af8:	f000 fe20 	bl	800473c <prvInitialiseTaskLists>
 8003afc:	e00d      	b.n	8003b1a <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8003afe:	4b49      	ldr	r3, [pc, #292]	@ (8003c24 <prvAddNewTaskToReadyList+0x158>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d109      	bne.n	8003b1a <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b06:	4b46      	ldr	r3, [pc, #280]	@ (8003c20 <prvAddNewTaskToReadyList+0x154>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d802      	bhi.n	8003b1a <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8003b14:	4a42      	ldr	r2, [pc, #264]	@ (8003c20 <prvAddNewTaskToReadyList+0x154>)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8003b1a:	4b43      	ldr	r3, [pc, #268]	@ (8003c28 <prvAddNewTaskToReadyList+0x15c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	3301      	adds	r3, #1
 8003b20:	4a41      	ldr	r2, [pc, #260]	@ (8003c28 <prvAddNewTaskToReadyList+0x15c>)
 8003b22:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003b24:	4b40      	ldr	r3, [pc, #256]	@ (8003c28 <prvAddNewTaskToReadyList+0x15c>)
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d016      	beq.n	8003b60 <prvAddNewTaskToReadyList+0x94>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f003 f9f3 	bl	8006f20 <SEGGER_SYSVIEW_OnTaskCreate>
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4a:	461d      	mov	r5, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	461c      	mov	r4, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b56:	1ae3      	subs	r3, r4, r3
 8003b58:	9300      	str	r3, [sp, #0]
 8003b5a:	462b      	mov	r3, r5
 8003b5c:	f003 fce4 	bl	8007528 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f003 fa60 	bl	8007028 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	409a      	lsls	r2, r3
 8003b70:	4b2e      	ldr	r3, [pc, #184]	@ (8003c2c <prvAddNewTaskToReadyList+0x160>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	4a2d      	ldr	r2, [pc, #180]	@ (8003c2c <prvAddNewTaskToReadyList+0x160>)
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b7e:	492c      	ldr	r1, [pc, #176]	@ (8003c30 <prvAddNewTaskToReadyList+0x164>)
 8003b80:	4613      	mov	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4413      	add	r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	440b      	add	r3, r1
 8003b8a:	3304      	adds	r3, #4
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	60fb      	str	r3, [r7, #12]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	609a      	str	r2, [r3, #8]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	689a      	ldr	r2, [r3, #8]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	60da      	str	r2, [r3, #12]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	3204      	adds	r2, #4
 8003ba6:	605a      	str	r2, [r3, #4]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	1d1a      	adds	r2, r3, #4
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	609a      	str	r2, [r3, #8]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	4413      	add	r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4a1c      	ldr	r2, [pc, #112]	@ (8003c30 <prvAddNewTaskToReadyList+0x164>)
 8003bbe:	441a      	add	r2, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	615a      	str	r2, [r3, #20]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bc8:	4919      	ldr	r1, [pc, #100]	@ (8003c30 <prvAddNewTaskToReadyList+0x164>)
 8003bca:	4613      	mov	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	4413      	add	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	440b      	add	r3, r1
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003bda:	1c59      	adds	r1, r3, #1
 8003bdc:	4814      	ldr	r0, [pc, #80]	@ (8003c30 <prvAddNewTaskToReadyList+0x164>)
 8003bde:	4613      	mov	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4413      	add	r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	4403      	add	r3, r0
 8003be8:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8003bea:	f001 fcc5 	bl	8005578 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8003bee:	4b0d      	ldr	r3, [pc, #52]	@ (8003c24 <prvAddNewTaskToReadyList+0x158>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00e      	beq.n	8003c14 <prvAddNewTaskToReadyList+0x148>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8003bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8003c20 <prvAddNewTaskToReadyList+0x154>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d207      	bcs.n	8003c14 <prvAddNewTaskToReadyList+0x148>
 8003c04:	4b0b      	ldr	r3, [pc, #44]	@ (8003c34 <prvAddNewTaskToReadyList+0x168>)
 8003c06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	f3bf 8f4f 	dsb	sy
 8003c10:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8003c14:	bf00      	nop
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bdb0      	pop	{r4, r5, r7, pc}
 8003c1c:	20000228 	.word	0x20000228
 8003c20:	20000150 	.word	0x20000150
 8003c24:	20000234 	.word	0x20000234
 8003c28:	20000244 	.word	0x20000244
 8003c2c:	20000230 	.word	0x20000230
 8003c30:	20000154 	.word	0x20000154
 8003c34:	e000ed04 	.word	0xe000ed04

08003c38 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b08a      	sub	sp, #40	@ 0x28
 8003c3c:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8003c42:	2300      	movs	r3, #0
 8003c44:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8003c46:	2300      	movs	r3, #0
 8003c48:	617b      	str	r3, [r7, #20]
 8003c4a:	e011      	b.n	8003c70 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8003c4c:	4a1c      	ldr	r2, [pc, #112]	@ (8003cc0 <prvCreateIdleTasks+0x88>)
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	4413      	add	r3, r2
 8003c52:	7819      	ldrb	r1, [r3, #0]
 8003c54:	1d3a      	adds	r2, r7, #4
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	4413      	add	r3, r2
 8003c5a:	460a      	mov	r2, r1
 8003c5c:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8003c5e:	1d3a      	adds	r2, r7, #4
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	4413      	add	r3, r2
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d006      	beq.n	8003c78 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	617b      	str	r3, [r7, #20]
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	2b09      	cmp	r3, #9
 8003c74:	ddea      	ble.n	8003c4c <prvCreateIdleTasks+0x14>
 8003c76:	e000      	b.n	8003c7a <prvCreateIdleTasks+0x42>
        {
            break;
 8003c78:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61bb      	str	r3, [r7, #24]
 8003c7e:	e015      	b.n	8003cac <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8003c80:	4b10      	ldr	r3, [pc, #64]	@ (8003cc4 <prvCreateIdleTasks+0x8c>)
 8003c82:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	4a0f      	ldr	r2, [pc, #60]	@ (8003cc8 <prvCreateIdleTasks+0x90>)
 8003c8a:	4413      	add	r3, r2
 8003c8c:	1d39      	adds	r1, r7, #4
 8003c8e:	9301      	str	r3, [sp, #4]
 8003c90:	2300      	movs	r3, #0
 8003c92:	9300      	str	r3, [sp, #0]
 8003c94:	2300      	movs	r3, #0
 8003c96:	2282      	movs	r2, #130	@ 0x82
 8003c98:	6938      	ldr	r0, [r7, #16]
 8003c9a:	f7ff fe5e 	bl	800395a <xTaskCreate>
 8003c9e:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d006      	beq.n	8003cb4 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	3301      	adds	r3, #1
 8003caa:	61bb      	str	r3, [r7, #24]
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	dde6      	ble.n	8003c80 <prvCreateIdleTasks+0x48>
 8003cb2:	e000      	b.n	8003cb6 <prvCreateIdleTasks+0x7e>
        {
            break;
 8003cb4:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8003cb6:	69fb      	ldr	r3, [r7, #28]
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3720      	adds	r7, #32
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	0800775c 	.word	0x0800775c
 8003cc4:	0800470d 	.word	0x0800470d
 8003cc8:	2000024c 	.word	0x2000024c

08003ccc <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8003cd2:	f7ff ffb1 	bl	8003c38 <prvCreateIdleTasks>
 8003cd6:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d102      	bne.n	8003ce4 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8003cde:	f001 f803 	bl	8004ce8 <xTimerCreateTimerTask>
 8003ce2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d124      	bne.n	8003d34 <vTaskStartScheduler+0x68>
    __asm volatile
 8003cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cee:	f383 8811 	msr	BASEPRI, r3
 8003cf2:	f3bf 8f6f 	isb	sy
 8003cf6:	f3bf 8f4f 	dsb	sy
 8003cfa:	60bb      	str	r3, [r7, #8]
}
 8003cfc:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8003cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8003d68 <vTaskStartScheduler+0x9c>)
 8003d00:	f04f 32ff 	mov.w	r2, #4294967295
 8003d04:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003d06:	4b19      	ldr	r3, [pc, #100]	@ (8003d6c <vTaskStartScheduler+0xa0>)
 8003d08:	2201      	movs	r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003d0c:	4b18      	ldr	r3, [pc, #96]	@ (8003d70 <vTaskStartScheduler+0xa4>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8003d12:	4b18      	ldr	r3, [pc, #96]	@ (8003d74 <vTaskStartScheduler+0xa8>)
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	4b18      	ldr	r3, [pc, #96]	@ (8003d78 <vTaskStartScheduler+0xac>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d102      	bne.n	8003d24 <vTaskStartScheduler+0x58>
 8003d1e:	f003 f8e3 	bl	8006ee8 <SEGGER_SYSVIEW_OnIdle>
 8003d22:	e004      	b.n	8003d2e <vTaskStartScheduler+0x62>
 8003d24:	4b14      	ldr	r3, [pc, #80]	@ (8003d78 <vTaskStartScheduler+0xac>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f003 f93b 	bl	8006fa4 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8003d2e:	f001 fb01 	bl	8005334 <xPortStartScheduler>
 8003d32:	e00f      	b.n	8003d54 <vTaskStartScheduler+0x88>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d3a:	d10b      	bne.n	8003d54 <vTaskStartScheduler+0x88>
    __asm volatile
 8003d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d40:	f383 8811 	msr	BASEPRI, r3
 8003d44:	f3bf 8f6f 	isb	sy
 8003d48:	f3bf 8f4f 	dsb	sy
 8003d4c:	607b      	str	r3, [r7, #4]
}
 8003d4e:	bf00      	nop
 8003d50:	bf00      	nop
 8003d52:	e7fd      	b.n	8003d50 <vTaskStartScheduler+0x84>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003d54:	4b09      	ldr	r3, [pc, #36]	@ (8003d7c <vTaskStartScheduler+0xb0>)
 8003d56:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 8003d58:	20cd      	movs	r0, #205	@ 0xcd
 8003d5a:	f003 f831 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003d5e:	bf00      	nop
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	20000248 	.word	0x20000248
 8003d6c:	20000234 	.word	0x20000234
 8003d70:	2000022c 	.word	0x2000022c
 8003d74:	2000024c 	.word	0x2000024c
 8003d78:	20000150 	.word	0x20000150
 8003d7c:	2000000c 	.word	0x2000000c

08003d80 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8003d84:	4b04      	ldr	r3, [pc, #16]	@ (8003d98 <vTaskSuspendAll+0x18>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	3301      	adds	r3, #1
 8003d8a:	4a03      	ldr	r2, [pc, #12]	@ (8003d98 <vTaskSuspendAll+0x18>)
 8003d8c:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 8003d8e:	20cf      	movs	r0, #207	@ 0xcf
 8003d90:	f003 f816 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003d94:	bf00      	nop
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	20000250 	.word	0x20000250

08003d9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b088      	sub	sp, #32
 8003da0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003da2:	2300      	movs	r3, #0
 8003da4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003da6:	2300      	movs	r3, #0
 8003da8:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8003daa:	f001 fbb3 	bl	8005514 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8003dae:	2300      	movs	r3, #0
 8003db0:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8003db2:	4b7a      	ldr	r3, [pc, #488]	@ (8003f9c <xTaskResumeAll+0x200>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10b      	bne.n	8003dd2 <xTaskResumeAll+0x36>
    __asm volatile
 8003dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dbe:	f383 8811 	msr	BASEPRI, r3
 8003dc2:	f3bf 8f6f 	isb	sy
 8003dc6:	f3bf 8f4f 	dsb	sy
 8003dca:	603b      	str	r3, [r7, #0]
}
 8003dcc:	bf00      	nop
 8003dce:	bf00      	nop
 8003dd0:	e7fd      	b.n	8003dce <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8003dd2:	4b72      	ldr	r3, [pc, #456]	@ (8003f9c <xTaskResumeAll+0x200>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	4a70      	ldr	r2, [pc, #448]	@ (8003f9c <xTaskResumeAll+0x200>)
 8003dda:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003ddc:	4b6f      	ldr	r3, [pc, #444]	@ (8003f9c <xTaskResumeAll+0x200>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f040 80ce 	bne.w	8003f82 <xTaskResumeAll+0x1e6>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003de6:	4b6e      	ldr	r3, [pc, #440]	@ (8003fa0 <xTaskResumeAll+0x204>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f000 80c9 	beq.w	8003f82 <xTaskResumeAll+0x1e6>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003df0:	e092      	b.n	8003f18 <xTaskResumeAll+0x17c>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003df2:	4b6c      	ldr	r3, [pc, #432]	@ (8003fa4 <xTaskResumeAll+0x208>)
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	69db      	ldr	r3, [r3, #28]
 8003e04:	69fa      	ldr	r2, [r7, #28]
 8003e06:	6a12      	ldr	r2, [r2, #32]
 8003e08:	609a      	str	r2, [r3, #8]
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	69fa      	ldr	r2, [r7, #28]
 8003e10:	69d2      	ldr	r2, [r2, #28]
 8003e12:	605a      	str	r2, [r3, #4]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	3318      	adds	r3, #24
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d103      	bne.n	8003e28 <xTaskResumeAll+0x8c>
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	6a1a      	ldr	r2, [r3, #32]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	605a      	str	r2, [r3, #4]
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	1e5a      	subs	r2, r3, #1
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	695b      	ldr	r3, [r3, #20]
 8003e3c:	60bb      	str	r3, [r7, #8]
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	69fa      	ldr	r2, [r7, #28]
 8003e44:	68d2      	ldr	r2, [r2, #12]
 8003e46:	609a      	str	r2, [r3, #8]
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	69fa      	ldr	r2, [r7, #28]
 8003e4e:	6892      	ldr	r2, [r2, #8]
 8003e50:	605a      	str	r2, [r3, #4]
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	3304      	adds	r3, #4
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d103      	bne.n	8003e66 <xTaskResumeAll+0xca>
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	68da      	ldr	r2, [r3, #12]
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	605a      	str	r2, [r3, #4]
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	615a      	str	r2, [r3, #20]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	1e5a      	subs	r2, r3, #1
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f003 f8d5 	bl	8007028 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e82:	2201      	movs	r2, #1
 8003e84:	409a      	lsls	r2, r3
 8003e86:	4b48      	ldr	r3, [pc, #288]	@ (8003fa8 <xTaskResumeAll+0x20c>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	4a46      	ldr	r2, [pc, #280]	@ (8003fa8 <xTaskResumeAll+0x20c>)
 8003e8e:	6013      	str	r3, [r2, #0]
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e94:	4945      	ldr	r1, [pc, #276]	@ (8003fac <xTaskResumeAll+0x210>)
 8003e96:	4613      	mov	r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	4413      	add	r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	3304      	adds	r3, #4
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	607b      	str	r3, [r7, #4]
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	609a      	str	r2, [r3, #8]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	60da      	str	r2, [r3, #12]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	69fa      	ldr	r2, [r7, #28]
 8003eba:	3204      	adds	r2, #4
 8003ebc:	605a      	str	r2, [r3, #4]
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	1d1a      	adds	r2, r3, #4
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	609a      	str	r2, [r3, #8]
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eca:	4613      	mov	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4413      	add	r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	4a36      	ldr	r2, [pc, #216]	@ (8003fac <xTaskResumeAll+0x210>)
 8003ed4:	441a      	add	r2, r3
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	615a      	str	r2, [r3, #20]
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ede:	4933      	ldr	r1, [pc, #204]	@ (8003fac <xTaskResumeAll+0x210>)
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	4413      	add	r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	440b      	add	r3, r1
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	69fa      	ldr	r2, [r7, #28]
 8003eee:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003ef0:	1c59      	adds	r1, r3, #1
 8003ef2:	482e      	ldr	r0, [pc, #184]	@ (8003fac <xTaskResumeAll+0x210>)
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	4413      	add	r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	4403      	add	r3, r0
 8003efe:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f04:	4b2a      	ldr	r3, [pc, #168]	@ (8003fb0 <xTaskResumeAll+0x214>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d904      	bls.n	8003f18 <xTaskResumeAll+0x17c>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8003f0e:	4a29      	ldr	r2, [pc, #164]	@ (8003fb4 <xTaskResumeAll+0x218>)
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	2101      	movs	r1, #1
 8003f14:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f18:	4b22      	ldr	r3, [pc, #136]	@ (8003fa4 <xTaskResumeAll+0x208>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f47f af68 	bne.w	8003df2 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d001      	beq.n	8003f2c <xTaskResumeAll+0x190>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8003f28:	f000 fc86 	bl	8004838 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003f2c:	4b22      	ldr	r3, [pc, #136]	@ (8003fb8 <xTaskResumeAll+0x21c>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d012      	beq.n	8003f5e <xTaskResumeAll+0x1c2>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8003f38:	f000 f878 	bl	800402c <xTaskIncrementTick>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d004      	beq.n	8003f4c <xTaskResumeAll+0x1b0>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8003f42:	4a1c      	ldr	r2, [pc, #112]	@ (8003fb4 <xTaskResumeAll+0x218>)
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	2101      	movs	r1, #1
 8003f48:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1ef      	bne.n	8003f38 <xTaskResumeAll+0x19c>

                            xPendedTicks = 0;
 8003f58:	4b17      	ldr	r3, [pc, #92]	@ (8003fb8 <xTaskResumeAll+0x21c>)
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8003f5e:	4a15      	ldr	r2, [pc, #84]	@ (8003fb4 <xTaskResumeAll+0x218>)
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00b      	beq.n	8003f82 <xTaskResumeAll+0x1e6>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8003f6e:	4b10      	ldr	r3, [pc, #64]	@ (8003fb0 <xTaskResumeAll+0x214>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4b12      	ldr	r3, [pc, #72]	@ (8003fbc <xTaskResumeAll+0x220>)
 8003f74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f78:	601a      	str	r2, [r3, #0]
 8003f7a:	f3bf 8f4f 	dsb	sy
 8003f7e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003f82:	f001 faf9 	bl	8005578 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	4619      	mov	r1, r3
 8003f8a:	20d0      	movs	r0, #208	@ 0xd0
 8003f8c:	f002 ff54 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 8003f90:	69bb      	ldr	r3, [r7, #24]
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3720      	adds	r7, #32
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	20000250 	.word	0x20000250
 8003fa0:	20000228 	.word	0x20000228
 8003fa4:	200001e8 	.word	0x200001e8
 8003fa8:	20000230 	.word	0x20000230
 8003fac:	20000154 	.word	0x20000154
 8003fb0:	20000150 	.word	0x20000150
 8003fb4:	2000023c 	.word	0x2000023c
 8003fb8:	20000238 	.word	0x20000238
 8003fbc:	e000ed04 	.word	0xe000ed04

08003fc0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003fc6:	4b06      	ldr	r3, [pc, #24]	@ (8003fe0 <xTaskGetTickCount+0x20>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 8003fcc:	6879      	ldr	r1, [r7, #4]
 8003fce:	20d1      	movs	r0, #209	@ 0xd1
 8003fd0:	f002 ff32 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 8003fd4:	687b      	ldr	r3, [r7, #4]
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3708      	adds	r7, #8
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	2000022c 	.word	0x2000022c

08003fe4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003fea:	f001 fb7f 	bl	80056ec <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003fee:	2300      	movs	r3, #0
 8003ff0:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8003ff2:	4b06      	ldr	r3, [pc, #24]	@ (800400c <xTaskGetTickCountFromISR+0x28>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 8003ff8:	6839      	ldr	r1, [r7, #0]
 8003ffa:	20d2      	movs	r0, #210	@ 0xd2
 8003ffc:	f002 ff1c 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8004000:	683b      	ldr	r3, [r7, #0]
}
 8004002:	4618      	mov	r0, r3
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	2000022c 	.word	0x2000022c

08004010 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
    traceENTER_uxTaskGetNumberOfTasks();

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );
 8004014:	4b04      	ldr	r3, [pc, #16]	@ (8004028 <uxTaskGetNumberOfTasks+0x18>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4619      	mov	r1, r3
 800401a:	20d3      	movs	r0, #211	@ 0xd3
 800401c:	f002 ff0c 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxCurrentNumberOfTasks;
 8004020:	4b01      	ldr	r3, [pc, #4]	@ (8004028 <uxTaskGetNumberOfTasks+0x18>)
 8004022:	681b      	ldr	r3, [r3, #0]
}
 8004024:	4618      	mov	r0, r3
 8004026:	bd80      	pop	{r7, pc}
 8004028:	20000228 	.word	0x20000228

0800402c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b08a      	sub	sp, #40	@ 0x28
 8004030:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004032:	2300      	movs	r3, #0
 8004034:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004036:	4b83      	ldr	r3, [pc, #524]	@ (8004244 <xTaskIncrementTick+0x218>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	f040 80f3 	bne.w	8004226 <xTaskIncrementTick+0x1fa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004040:	4b81      	ldr	r3, [pc, #516]	@ (8004248 <xTaskIncrementTick+0x21c>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	3301      	adds	r3, #1
 8004046:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004048:	4a7f      	ldr	r2, [pc, #508]	@ (8004248 <xTaskIncrementTick+0x21c>)
 800404a:	6a3b      	ldr	r3, [r7, #32]
 800404c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800404e:	6a3b      	ldr	r3, [r7, #32]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d121      	bne.n	8004098 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8004054:	4b7d      	ldr	r3, [pc, #500]	@ (800424c <xTaskIncrementTick+0x220>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00b      	beq.n	8004076 <xTaskIncrementTick+0x4a>
    __asm volatile
 800405e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004062:	f383 8811 	msr	BASEPRI, r3
 8004066:	f3bf 8f6f 	isb	sy
 800406a:	f3bf 8f4f 	dsb	sy
 800406e:	607b      	str	r3, [r7, #4]
}
 8004070:	bf00      	nop
 8004072:	bf00      	nop
 8004074:	e7fd      	b.n	8004072 <xTaskIncrementTick+0x46>
 8004076:	4b75      	ldr	r3, [pc, #468]	@ (800424c <xTaskIncrementTick+0x220>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	61fb      	str	r3, [r7, #28]
 800407c:	4b74      	ldr	r3, [pc, #464]	@ (8004250 <xTaskIncrementTick+0x224>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a72      	ldr	r2, [pc, #456]	@ (800424c <xTaskIncrementTick+0x220>)
 8004082:	6013      	str	r3, [r2, #0]
 8004084:	4a72      	ldr	r2, [pc, #456]	@ (8004250 <xTaskIncrementTick+0x224>)
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	6013      	str	r3, [r2, #0]
 800408a:	4b72      	ldr	r3, [pc, #456]	@ (8004254 <xTaskIncrementTick+0x228>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3301      	adds	r3, #1
 8004090:	4a70      	ldr	r2, [pc, #448]	@ (8004254 <xTaskIncrementTick+0x228>)
 8004092:	6013      	str	r3, [r2, #0]
 8004094:	f000 fbd0 	bl	8004838 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004098:	4b6f      	ldr	r3, [pc, #444]	@ (8004258 <xTaskIncrementTick+0x22c>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	6a3a      	ldr	r2, [r7, #32]
 800409e:	429a      	cmp	r2, r3
 80040a0:	f0c0 80ac 	bcc.w	80041fc <xTaskIncrementTick+0x1d0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80040a4:	4b69      	ldr	r3, [pc, #420]	@ (800424c <xTaskIncrementTick+0x220>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d104      	bne.n	80040b8 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80040ae:	4b6a      	ldr	r3, [pc, #424]	@ (8004258 <xTaskIncrementTick+0x22c>)
 80040b0:	f04f 32ff 	mov.w	r2, #4294967295
 80040b4:	601a      	str	r2, [r3, #0]
                    break;
 80040b6:	e0a1      	b.n	80041fc <xTaskIncrementTick+0x1d0>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80040b8:	4b64      	ldr	r3, [pc, #400]	@ (800424c <xTaskIncrementTick+0x220>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80040c8:	6a3a      	ldr	r2, [r7, #32]
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d203      	bcs.n	80040d8 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80040d0:	4a61      	ldr	r2, [pc, #388]	@ (8004258 <xTaskIncrementTick+0x22c>)
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	6013      	str	r3, [r2, #0]
                        break;
 80040d6:	e091      	b.n	80041fc <xTaskIncrementTick+0x1d0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	613b      	str	r3, [r7, #16]
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	69ba      	ldr	r2, [r7, #24]
 80040e4:	68d2      	ldr	r2, [r2, #12]
 80040e6:	609a      	str	r2, [r3, #8]
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	6892      	ldr	r2, [r2, #8]
 80040f0:	605a      	str	r2, [r3, #4]
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	3304      	adds	r3, #4
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d103      	bne.n	8004106 <xTaskIncrementTick+0xda>
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	68da      	ldr	r2, [r3, #12]
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	605a      	str	r2, [r3, #4]
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	2200      	movs	r2, #0
 800410a:	615a      	str	r2, [r3, #20]
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	1e5a      	subs	r2, r3, #1
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411a:	2b00      	cmp	r3, #0
 800411c:	d01e      	beq.n	800415c <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004122:	60fb      	str	r3, [r7, #12]
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	69db      	ldr	r3, [r3, #28]
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	6a12      	ldr	r2, [r2, #32]
 800412c:	609a      	str	r2, [r3, #8]
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	69d2      	ldr	r2, [r2, #28]
 8004136:	605a      	str	r2, [r3, #4]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	685a      	ldr	r2, [r3, #4]
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	3318      	adds	r3, #24
 8004140:	429a      	cmp	r2, r3
 8004142:	d103      	bne.n	800414c <xTaskIncrementTick+0x120>
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	6a1a      	ldr	r2, [r3, #32]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	605a      	str	r2, [r3, #4]
 800414c:	69bb      	ldr	r3, [r7, #24]
 800414e:	2200      	movs	r2, #0
 8004150:	629a      	str	r2, [r3, #40]	@ 0x28
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	1e5a      	subs	r2, r3, #1
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	4618      	mov	r0, r3
 8004160:	f002 ff62 	bl	8007028 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004168:	2201      	movs	r2, #1
 800416a:	409a      	lsls	r2, r3
 800416c:	4b3b      	ldr	r3, [pc, #236]	@ (800425c <xTaskIncrementTick+0x230>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4313      	orrs	r3, r2
 8004172:	4a3a      	ldr	r2, [pc, #232]	@ (800425c <xTaskIncrementTick+0x230>)
 8004174:	6013      	str	r3, [r2, #0]
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800417a:	4939      	ldr	r1, [pc, #228]	@ (8004260 <xTaskIncrementTick+0x234>)
 800417c:	4613      	mov	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4413      	add	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	440b      	add	r3, r1
 8004186:	3304      	adds	r3, #4
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	60bb      	str	r3, [r7, #8]
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	68ba      	ldr	r2, [r7, #8]
 8004190:	609a      	str	r2, [r3, #8]
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	689a      	ldr	r2, [r3, #8]
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	60da      	str	r2, [r3, #12]
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	69ba      	ldr	r2, [r7, #24]
 80041a0:	3204      	adds	r2, #4
 80041a2:	605a      	str	r2, [r3, #4]
 80041a4:	69bb      	ldr	r3, [r7, #24]
 80041a6:	1d1a      	adds	r2, r3, #4
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	609a      	str	r2, [r3, #8]
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041b0:	4613      	mov	r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	4413      	add	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4a29      	ldr	r2, [pc, #164]	@ (8004260 <xTaskIncrementTick+0x234>)
 80041ba:	441a      	add	r2, r3
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	615a      	str	r2, [r3, #20]
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041c4:	4926      	ldr	r1, [pc, #152]	@ (8004260 <xTaskIncrementTick+0x234>)
 80041c6:	4613      	mov	r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	4413      	add	r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	440b      	add	r3, r1
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	69ba      	ldr	r2, [r7, #24]
 80041d4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80041d6:	1c59      	adds	r1, r3, #1
 80041d8:	4821      	ldr	r0, [pc, #132]	@ (8004260 <xTaskIncrementTick+0x234>)
 80041da:	4613      	mov	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4413      	add	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	4403      	add	r3, r0
 80041e4:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041ea:	4b1e      	ldr	r3, [pc, #120]	@ (8004264 <xTaskIncrementTick+0x238>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f0:	429a      	cmp	r2, r3
 80041f2:	f67f af57 	bls.w	80040a4 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 80041f6:	2301      	movs	r3, #1
 80041f8:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041fa:	e753      	b.n	80040a4 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80041fc:	4b19      	ldr	r3, [pc, #100]	@ (8004264 <xTaskIncrementTick+0x238>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004202:	4917      	ldr	r1, [pc, #92]	@ (8004260 <xTaskIncrementTick+0x234>)
 8004204:	4613      	mov	r3, r2
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	4413      	add	r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	440b      	add	r3, r1
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2b01      	cmp	r3, #1
 8004212:	d901      	bls.n	8004218 <xTaskIncrementTick+0x1ec>
                {
                    xSwitchRequired = pdTRUE;
 8004214:	2301      	movs	r3, #1
 8004216:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8004218:	4b13      	ldr	r3, [pc, #76]	@ (8004268 <xTaskIncrementTick+0x23c>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d007      	beq.n	8004230 <xTaskIncrementTick+0x204>
                {
                    xSwitchRequired = pdTRUE;
 8004220:	2301      	movs	r3, #1
 8004222:	627b      	str	r3, [r7, #36]	@ 0x24
 8004224:	e004      	b.n	8004230 <xTaskIncrementTick+0x204>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8004226:	4b11      	ldr	r3, [pc, #68]	@ (800426c <xTaskIncrementTick+0x240>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	3301      	adds	r3, #1
 800422c:	4a0f      	ldr	r2, [pc, #60]	@ (800426c <xTaskIncrementTick+0x240>)
 800422e:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 8004230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004232:	4619      	mov	r1, r3
 8004234:	20db      	movs	r0, #219	@ 0xdb
 8004236:	f002 fdff 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 800423a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800423c:	4618      	mov	r0, r3
 800423e:	3728      	adds	r7, #40	@ 0x28
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}
 8004244:	20000250 	.word	0x20000250
 8004248:	2000022c 	.word	0x2000022c
 800424c:	200001e0 	.word	0x200001e0
 8004250:	200001e4 	.word	0x200001e4
 8004254:	20000240 	.word	0x20000240
 8004258:	20000248 	.word	0x20000248
 800425c:	20000230 	.word	0x20000230
 8004260:	20000154 	.word	0x20000154
 8004264:	20000150 	.word	0x20000150
 8004268:	2000023c 	.word	0x2000023c
 800426c:	20000238 	.word	0x20000238

08004270 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8004270:	b580      	push	{r7, lr}
 8004272:	b086      	sub	sp, #24
 8004274:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8004276:	4b2e      	ldr	r3, [pc, #184]	@ (8004330 <vTaskSwitchContext+0xc0>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d003      	beq.n	8004286 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800427e:	4b2d      	ldr	r3, [pc, #180]	@ (8004334 <vTaskSwitchContext+0xc4>)
 8004280:	2201      	movs	r2, #1
 8004282:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8004284:	e04f      	b.n	8004326 <vTaskSwitchContext+0xb6>
            xYieldPendings[ 0 ] = pdFALSE;
 8004286:	4b2b      	ldr	r3, [pc, #172]	@ (8004334 <vTaskSwitchContext+0xc4>)
 8004288:	2200      	movs	r2, #0
 800428a:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800428c:	4b2a      	ldr	r3, [pc, #168]	@ (8004338 <vTaskSwitchContext+0xc8>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	fab3 f383 	clz	r3, r3
 8004298:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 800429a:	7afb      	ldrb	r3, [r7, #11]
 800429c:	f1c3 031f 	rsb	r3, r3, #31
 80042a0:	617b      	str	r3, [r7, #20]
 80042a2:	4926      	ldr	r1, [pc, #152]	@ (800433c <vTaskSwitchContext+0xcc>)
 80042a4:	697a      	ldr	r2, [r7, #20]
 80042a6:	4613      	mov	r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	4413      	add	r3, r2
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	440b      	add	r3, r1
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d10b      	bne.n	80042ce <vTaskSwitchContext+0x5e>
    __asm volatile
 80042b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ba:	f383 8811 	msr	BASEPRI, r3
 80042be:	f3bf 8f6f 	isb	sy
 80042c2:	f3bf 8f4f 	dsb	sy
 80042c6:	607b      	str	r3, [r7, #4]
}
 80042c8:	bf00      	nop
 80042ca:	bf00      	nop
 80042cc:	e7fd      	b.n	80042ca <vTaskSwitchContext+0x5a>
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	4613      	mov	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	4413      	add	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	4a18      	ldr	r2, [pc, #96]	@ (800433c <vTaskSwitchContext+0xcc>)
 80042da:	4413      	add	r3, r2
 80042dc:	613b      	str	r3, [r7, #16]
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	685a      	ldr	r2, [r3, #4]
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	605a      	str	r2, [r3, #4]
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	3308      	adds	r3, #8
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d103      	bne.n	80042fc <vTaskSwitchContext+0x8c>
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	68da      	ldr	r2, [r3, #12]
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	605a      	str	r2, [r3, #4]
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	4a0f      	ldr	r2, [pc, #60]	@ (8004340 <vTaskSwitchContext+0xd0>)
 8004304:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 8004306:	4b0f      	ldr	r3, [pc, #60]	@ (8004344 <vTaskSwitchContext+0xd4>)
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	4b0d      	ldr	r3, [pc, #52]	@ (8004340 <vTaskSwitchContext+0xd0>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d102      	bne.n	8004318 <vTaskSwitchContext+0xa8>
 8004312:	f002 fde9 	bl	8006ee8 <SEGGER_SYSVIEW_OnIdle>
 8004316:	e004      	b.n	8004322 <vTaskSwitchContext+0xb2>
 8004318:	4b09      	ldr	r3, [pc, #36]	@ (8004340 <vTaskSwitchContext+0xd0>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4618      	mov	r0, r3
 800431e:	f002 fe41 	bl	8006fa4 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8004322:	4b07      	ldr	r3, [pc, #28]	@ (8004340 <vTaskSwitchContext+0xd0>)
 8004324:	681b      	ldr	r3, [r3, #0]
    }
 8004326:	bf00      	nop
 8004328:	3718      	adds	r7, #24
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	20000250 	.word	0x20000250
 8004334:	2000023c 	.word	0x2000023c
 8004338:	20000230 	.word	0x20000230
 800433c:	20000154 	.word	0x20000154
 8004340:	20000150 	.word	0x20000150
 8004344:	2000024c 	.word	0x2000024c

08004348 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d10b      	bne.n	8004370 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8004358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800435c:	f383 8811 	msr	BASEPRI, r3
 8004360:	f3bf 8f6f 	isb	sy
 8004364:	f3bf 8f4f 	dsb	sy
 8004368:	60fb      	str	r3, [r7, #12]
}
 800436a:	bf00      	nop
 800436c:	bf00      	nop
 800436e:	e7fd      	b.n	800436c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004370:	4b08      	ldr	r3, [pc, #32]	@ (8004394 <vTaskPlaceOnEventList+0x4c>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	3318      	adds	r3, #24
 8004376:	4619      	mov	r1, r3
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f7fe fd2a 	bl	8002dd2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800437e:	2101      	movs	r1, #1
 8004380:	6838      	ldr	r0, [r7, #0]
 8004382:	f000 fc23 	bl	8004bcc <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 8004386:	20e1      	movs	r0, #225	@ 0xe1
 8004388:	f002 fd1a 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
}
 800438c:	bf00      	nop
 800438e:	3710      	adds	r7, #16
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	20000150 	.word	0x20000150

08004398 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10b      	bne.n	80043c2 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 80043aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043ae:	f383 8811 	msr	BASEPRI, r3
 80043b2:	f3bf 8f6f 	isb	sy
 80043b6:	f3bf 8f4f 	dsb	sy
 80043ba:	613b      	str	r3, [r7, #16]
}
 80043bc:	bf00      	nop
 80043be:	bf00      	nop
 80043c0:	e7fd      	b.n	80043be <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	617b      	str	r3, [r7, #20]
 80043c8:	4b17      	ldr	r3, [pc, #92]	@ (8004428 <vTaskPlaceOnEventListRestricted+0x90>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	61da      	str	r2, [r3, #28]
 80043d0:	4b15      	ldr	r3, [pc, #84]	@ (8004428 <vTaskPlaceOnEventListRestricted+0x90>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	6892      	ldr	r2, [r2, #8]
 80043d8:	621a      	str	r2, [r3, #32]
 80043da:	4b13      	ldr	r3, [pc, #76]	@ (8004428 <vTaskPlaceOnEventListRestricted+0x90>)
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	3218      	adds	r2, #24
 80043e4:	605a      	str	r2, [r3, #4]
 80043e6:	4b10      	ldr	r3, [pc, #64]	@ (8004428 <vTaskPlaceOnEventListRestricted+0x90>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f103 0218 	add.w	r2, r3, #24
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	609a      	str	r2, [r3, #8]
 80043f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004428 <vTaskPlaceOnEventListRestricted+0x90>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	1c5a      	adds	r2, r3, #1
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d002      	beq.n	8004410 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 800440a:	f04f 33ff 	mov.w	r3, #4294967295
 800440e:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004410:	6879      	ldr	r1, [r7, #4]
 8004412:	68b8      	ldr	r0, [r7, #8]
 8004414:	f000 fbda 	bl	8004bcc <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 8004418:	20e3      	movs	r0, #227	@ 0xe3
 800441a:	f002 fcd1 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800441e:	bf00      	nop
 8004420:	3718      	adds	r7, #24
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	20000150 	.word	0x20000150

0800442c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b08a      	sub	sp, #40	@ 0x28
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800443c:	6a3b      	ldr	r3, [r7, #32]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d10b      	bne.n	800445a <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8004442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004446:	f383 8811 	msr	BASEPRI, r3
 800444a:	f3bf 8f6f 	isb	sy
 800444e:	f3bf 8f4f 	dsb	sy
 8004452:	60fb      	str	r3, [r7, #12]
}
 8004454:	bf00      	nop
 8004456:	bf00      	nop
 8004458:	e7fd      	b.n	8004456 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800445a:	6a3b      	ldr	r3, [r7, #32]
 800445c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800445e:	61fb      	str	r3, [r7, #28]
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	69db      	ldr	r3, [r3, #28]
 8004464:	6a3a      	ldr	r2, [r7, #32]
 8004466:	6a12      	ldr	r2, [r2, #32]
 8004468:	609a      	str	r2, [r3, #8]
 800446a:	6a3b      	ldr	r3, [r7, #32]
 800446c:	6a1b      	ldr	r3, [r3, #32]
 800446e:	6a3a      	ldr	r2, [r7, #32]
 8004470:	69d2      	ldr	r2, [r2, #28]
 8004472:	605a      	str	r2, [r3, #4]
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	685a      	ldr	r2, [r3, #4]
 8004478:	6a3b      	ldr	r3, [r7, #32]
 800447a:	3318      	adds	r3, #24
 800447c:	429a      	cmp	r2, r3
 800447e:	d103      	bne.n	8004488 <xTaskRemoveFromEventList+0x5c>
 8004480:	6a3b      	ldr	r3, [r7, #32]
 8004482:	6a1a      	ldr	r2, [r3, #32]
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	605a      	str	r2, [r3, #4]
 8004488:	6a3b      	ldr	r3, [r7, #32]
 800448a:	2200      	movs	r2, #0
 800448c:	629a      	str	r2, [r3, #40]	@ 0x28
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	1e5a      	subs	r2, r3, #1
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004498:	4b4e      	ldr	r3, [pc, #312]	@ (80045d4 <xTaskRemoveFromEventList+0x1a8>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d164      	bne.n	800456a <xTaskRemoveFromEventList+0x13e>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80044a0:	6a3b      	ldr	r3, [r7, #32]
 80044a2:	695b      	ldr	r3, [r3, #20]
 80044a4:	617b      	str	r3, [r7, #20]
 80044a6:	6a3b      	ldr	r3, [r7, #32]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	6a3a      	ldr	r2, [r7, #32]
 80044ac:	68d2      	ldr	r2, [r2, #12]
 80044ae:	609a      	str	r2, [r3, #8]
 80044b0:	6a3b      	ldr	r3, [r7, #32]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	6a3a      	ldr	r2, [r7, #32]
 80044b6:	6892      	ldr	r2, [r2, #8]
 80044b8:	605a      	str	r2, [r3, #4]
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	6a3b      	ldr	r3, [r7, #32]
 80044c0:	3304      	adds	r3, #4
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d103      	bne.n	80044ce <xTaskRemoveFromEventList+0xa2>
 80044c6:	6a3b      	ldr	r3, [r7, #32]
 80044c8:	68da      	ldr	r2, [r3, #12]
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	605a      	str	r2, [r3, #4]
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	2200      	movs	r2, #0
 80044d2:	615a      	str	r2, [r3, #20]
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	1e5a      	subs	r2, r3, #1
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	4618      	mov	r0, r3
 80044e2:	f002 fda1 	bl	8007028 <SEGGER_SYSVIEW_OnTaskStartReady>
 80044e6:	6a3b      	ldr	r3, [r7, #32]
 80044e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ea:	2201      	movs	r2, #1
 80044ec:	409a      	lsls	r2, r3
 80044ee:	4b3a      	ldr	r3, [pc, #232]	@ (80045d8 <xTaskRemoveFromEventList+0x1ac>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	4a38      	ldr	r2, [pc, #224]	@ (80045d8 <xTaskRemoveFromEventList+0x1ac>)
 80044f6:	6013      	str	r3, [r2, #0]
 80044f8:	6a3b      	ldr	r3, [r7, #32]
 80044fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044fc:	4937      	ldr	r1, [pc, #220]	@ (80045dc <xTaskRemoveFromEventList+0x1b0>)
 80044fe:	4613      	mov	r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	4413      	add	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	440b      	add	r3, r1
 8004508:	3304      	adds	r3, #4
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	613b      	str	r3, [r7, #16]
 800450e:	6a3b      	ldr	r3, [r7, #32]
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	609a      	str	r2, [r3, #8]
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	689a      	ldr	r2, [r3, #8]
 8004518:	6a3b      	ldr	r3, [r7, #32]
 800451a:	60da      	str	r2, [r3, #12]
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	6a3a      	ldr	r2, [r7, #32]
 8004522:	3204      	adds	r2, #4
 8004524:	605a      	str	r2, [r3, #4]
 8004526:	6a3b      	ldr	r3, [r7, #32]
 8004528:	1d1a      	adds	r2, r3, #4
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	609a      	str	r2, [r3, #8]
 800452e:	6a3b      	ldr	r3, [r7, #32]
 8004530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004532:	4613      	mov	r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	4413      	add	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	4a28      	ldr	r2, [pc, #160]	@ (80045dc <xTaskRemoveFromEventList+0x1b0>)
 800453c:	441a      	add	r2, r3
 800453e:	6a3b      	ldr	r3, [r7, #32]
 8004540:	615a      	str	r2, [r3, #20]
 8004542:	6a3b      	ldr	r3, [r7, #32]
 8004544:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004546:	4925      	ldr	r1, [pc, #148]	@ (80045dc <xTaskRemoveFromEventList+0x1b0>)
 8004548:	4613      	mov	r3, r2
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	4413      	add	r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6a3a      	ldr	r2, [r7, #32]
 8004556:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004558:	1c59      	adds	r1, r3, #1
 800455a:	4820      	ldr	r0, [pc, #128]	@ (80045dc <xTaskRemoveFromEventList+0x1b0>)
 800455c:	4613      	mov	r3, r2
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	4413      	add	r3, r2
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	4403      	add	r3, r0
 8004566:	6019      	str	r1, [r3, #0]
 8004568:	e01b      	b.n	80045a2 <xTaskRemoveFromEventList+0x176>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800456a:	4b1d      	ldr	r3, [pc, #116]	@ (80045e0 <xTaskRemoveFromEventList+0x1b4>)
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	61bb      	str	r3, [r7, #24]
 8004570:	6a3b      	ldr	r3, [r7, #32]
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	61da      	str	r2, [r3, #28]
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	689a      	ldr	r2, [r3, #8]
 800457a:	6a3b      	ldr	r3, [r7, #32]
 800457c:	621a      	str	r2, [r3, #32]
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	6a3a      	ldr	r2, [r7, #32]
 8004584:	3218      	adds	r2, #24
 8004586:	605a      	str	r2, [r3, #4]
 8004588:	6a3b      	ldr	r3, [r7, #32]
 800458a:	f103 0218 	add.w	r2, r3, #24
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	609a      	str	r2, [r3, #8]
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	4a12      	ldr	r2, [pc, #72]	@ (80045e0 <xTaskRemoveFromEventList+0x1b4>)
 8004596:	629a      	str	r2, [r3, #40]	@ 0x28
 8004598:	4b11      	ldr	r3, [pc, #68]	@ (80045e0 <xTaskRemoveFromEventList+0x1b4>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	3301      	adds	r3, #1
 800459e:	4a10      	ldr	r2, [pc, #64]	@ (80045e0 <xTaskRemoveFromEventList+0x1b4>)
 80045a0:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80045a2:	6a3b      	ldr	r3, [r7, #32]
 80045a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045a6:	4b0f      	ldr	r3, [pc, #60]	@ (80045e4 <xTaskRemoveFromEventList+0x1b8>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d905      	bls.n	80045bc <xTaskRemoveFromEventList+0x190>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 80045b0:	2301      	movs	r3, #1
 80045b2:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 80045b4:	4b0c      	ldr	r3, [pc, #48]	@ (80045e8 <xTaskRemoveFromEventList+0x1bc>)
 80045b6:	2201      	movs	r2, #1
 80045b8:	601a      	str	r2, [r3, #0]
 80045ba:	e001      	b.n	80045c0 <xTaskRemoveFromEventList+0x194>
        }
        else
        {
            xReturn = pdFALSE;
 80045bc:	2300      	movs	r3, #0
 80045be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 80045c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c2:	4619      	mov	r1, r3
 80045c4:	20e4      	movs	r0, #228	@ 0xe4
 80045c6:	f002 fc37 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 80045ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3728      	adds	r7, #40	@ 0x28
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	20000250 	.word	0x20000250
 80045d8:	20000230 	.word	0x20000230
 80045dc:	20000154 	.word	0x20000154
 80045e0:	200001e8 	.word	0x200001e8
 80045e4:	20000150 	.word	0x20000150
 80045e8:	2000023c 	.word	0x2000023c

080045ec <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80045f4:	4b07      	ldr	r3, [pc, #28]	@ (8004614 <vTaskInternalSetTimeOutState+0x28>)
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80045fc:	4b06      	ldr	r3, [pc, #24]	@ (8004618 <vTaskInternalSetTimeOutState+0x2c>)
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 8004604:	20e7      	movs	r0, #231	@ 0xe7
 8004606:	f002 fbdb 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
}
 800460a:	bf00      	nop
 800460c:	3708      	adds	r7, #8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	20000240 	.word	0x20000240
 8004618:	2000022c 	.word	0x2000022c

0800461c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b088      	sub	sp, #32
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d10b      	bne.n	8004644 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 800462c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004630:	f383 8811 	msr	BASEPRI, r3
 8004634:	f3bf 8f6f 	isb	sy
 8004638:	f3bf 8f4f 	dsb	sy
 800463c:	613b      	str	r3, [r7, #16]
}
 800463e:	bf00      	nop
 8004640:	bf00      	nop
 8004642:	e7fd      	b.n	8004640 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10b      	bne.n	8004662 <xTaskCheckForTimeOut+0x46>
    __asm volatile
 800464a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800464e:	f383 8811 	msr	BASEPRI, r3
 8004652:	f3bf 8f6f 	isb	sy
 8004656:	f3bf 8f4f 	dsb	sy
 800465a:	60fb      	str	r3, [r7, #12]
}
 800465c:	bf00      	nop
 800465e:	bf00      	nop
 8004660:	e7fd      	b.n	800465e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8004662:	f000 ff57 	bl	8005514 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004666:	4b21      	ldr	r3, [pc, #132]	@ (80046ec <xTaskCheckForTimeOut+0xd0>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467e:	d102      	bne.n	8004686 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004680:	2300      	movs	r3, #0
 8004682:	61fb      	str	r3, [r7, #28]
 8004684:	e026      	b.n	80046d4 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	4b19      	ldr	r3, [pc, #100]	@ (80046f0 <xTaskCheckForTimeOut+0xd4>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	429a      	cmp	r2, r3
 8004690:	d00a      	beq.n	80046a8 <xTaskCheckForTimeOut+0x8c>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	429a      	cmp	r2, r3
 800469a:	d305      	bcc.n	80046a8 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800469c:	2301      	movs	r3, #1
 800469e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	2200      	movs	r2, #0
 80046a4:	601a      	str	r2, [r3, #0]
 80046a6:	e015      	b.n	80046d4 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	697a      	ldr	r2, [r7, #20]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d20b      	bcs.n	80046ca <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	1ad2      	subs	r2, r2, r3
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f7ff ff94 	bl	80045ec <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80046c4:	2300      	movs	r3, #0
 80046c6:	61fb      	str	r3, [r7, #28]
 80046c8:	e004      	b.n	80046d4 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	2200      	movs	r2, #0
 80046ce:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80046d0:	2301      	movs	r3, #1
 80046d2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80046d4:	f000 ff50 	bl	8005578 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	4619      	mov	r1, r3
 80046dc:	20e8      	movs	r0, #232	@ 0xe8
 80046de:	f002 fbab 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80046e2:	69fb      	ldr	r3, [r7, #28]
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3720      	adds	r7, #32
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	2000022c 	.word	0x2000022c
 80046f0:	20000240 	.word	0x20000240

080046f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80046f8:	4b03      	ldr	r3, [pc, #12]	@ (8004708 <vTaskMissedYield+0x14>)
 80046fa:	2201      	movs	r2, #1
 80046fc:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 80046fe:	20e9      	movs	r0, #233	@ 0xe9
 8004700:	f002 fb5e 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8004704:	bf00      	nop
 8004706:	bd80      	pop	{r7, pc}
 8004708:	2000023c 	.word	0x2000023c

0800470c <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004714:	f000 f852 	bl	80047bc <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8004718:	4b06      	ldr	r3, [pc, #24]	@ (8004734 <prvIdleTask+0x28>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d9f9      	bls.n	8004714 <prvIdleTask+0x8>
            {
                taskYIELD();
 8004720:	4b05      	ldr	r3, [pc, #20]	@ (8004738 <prvIdleTask+0x2c>)
 8004722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004726:	601a      	str	r2, [r3, #0]
 8004728:	f3bf 8f4f 	dsb	sy
 800472c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004730:	e7f0      	b.n	8004714 <prvIdleTask+0x8>
 8004732:	bf00      	nop
 8004734:	20000154 	.word	0x20000154
 8004738:	e000ed04 	.word	0xe000ed04

0800473c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004742:	2300      	movs	r3, #0
 8004744:	607b      	str	r3, [r7, #4]
 8004746:	e00c      	b.n	8004762 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	4613      	mov	r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	4413      	add	r3, r2
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	4a12      	ldr	r2, [pc, #72]	@ (800479c <prvInitialiseTaskLists+0x60>)
 8004754:	4413      	add	r3, r2
 8004756:	4618      	mov	r0, r3
 8004758:	f7fe fb0a 	bl	8002d70 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	3301      	adds	r3, #1
 8004760:	607b      	str	r3, [r7, #4]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2b04      	cmp	r3, #4
 8004766:	d9ef      	bls.n	8004748 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004768:	480d      	ldr	r0, [pc, #52]	@ (80047a0 <prvInitialiseTaskLists+0x64>)
 800476a:	f7fe fb01 	bl	8002d70 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800476e:	480d      	ldr	r0, [pc, #52]	@ (80047a4 <prvInitialiseTaskLists+0x68>)
 8004770:	f7fe fafe 	bl	8002d70 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004774:	480c      	ldr	r0, [pc, #48]	@ (80047a8 <prvInitialiseTaskLists+0x6c>)
 8004776:	f7fe fafb 	bl	8002d70 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800477a:	480c      	ldr	r0, [pc, #48]	@ (80047ac <prvInitialiseTaskLists+0x70>)
 800477c:	f7fe faf8 	bl	8002d70 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8004780:	480b      	ldr	r0, [pc, #44]	@ (80047b0 <prvInitialiseTaskLists+0x74>)
 8004782:	f7fe faf5 	bl	8002d70 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004786:	4b0b      	ldr	r3, [pc, #44]	@ (80047b4 <prvInitialiseTaskLists+0x78>)
 8004788:	4a05      	ldr	r2, [pc, #20]	@ (80047a0 <prvInitialiseTaskLists+0x64>)
 800478a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800478c:	4b0a      	ldr	r3, [pc, #40]	@ (80047b8 <prvInitialiseTaskLists+0x7c>)
 800478e:	4a05      	ldr	r2, [pc, #20]	@ (80047a4 <prvInitialiseTaskLists+0x68>)
 8004790:	601a      	str	r2, [r3, #0]
}
 8004792:	bf00      	nop
 8004794:	3708      	adds	r7, #8
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	20000154 	.word	0x20000154
 80047a0:	200001b8 	.word	0x200001b8
 80047a4:	200001cc 	.word	0x200001cc
 80047a8:	200001e8 	.word	0x200001e8
 80047ac:	200001fc 	.word	0x200001fc
 80047b0:	20000214 	.word	0x20000214
 80047b4:	200001e0 	.word	0x200001e0
 80047b8:	200001e4 	.word	0x200001e4

080047bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047c2:	e019      	b.n	80047f8 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 80047c4:	f000 fea6 	bl	8005514 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80047c8:	4b10      	ldr	r3, [pc, #64]	@ (800480c <prvCheckTasksWaitingTermination+0x50>)
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	3304      	adds	r3, #4
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7fe fb37 	bl	8002e48 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 80047da:	4b0d      	ldr	r3, [pc, #52]	@ (8004810 <prvCheckTasksWaitingTermination+0x54>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	3b01      	subs	r3, #1
 80047e0:	4a0b      	ldr	r2, [pc, #44]	@ (8004810 <prvCheckTasksWaitingTermination+0x54>)
 80047e2:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 80047e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004814 <prvCheckTasksWaitingTermination+0x58>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	3b01      	subs	r3, #1
 80047ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004814 <prvCheckTasksWaitingTermination+0x58>)
 80047ec:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 80047ee:	f000 fec3 	bl	8005578 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 f810 	bl	8004818 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047f8:	4b06      	ldr	r3, [pc, #24]	@ (8004814 <prvCheckTasksWaitingTermination+0x58>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1e1      	bne.n	80047c4 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8004800:	bf00      	nop
 8004802:	bf00      	nop
 8004804:	3708      	adds	r7, #8
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	200001fc 	.word	0x200001fc
 8004810:	20000228 	.word	0x20000228
 8004814:	20000210 	.word	0x20000210

08004818 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004824:	4618      	mov	r0, r3
 8004826:	f001 f8d5 	bl	80059d4 <vPortFree>
            vPortFree( pxTCB );
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f001 f8d2 	bl	80059d4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004830:	bf00      	nop
 8004832:	3708      	adds	r7, #8
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800483c:	4b0a      	ldr	r3, [pc, #40]	@ (8004868 <prvResetNextTaskUnblockTime+0x30>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d104      	bne.n	8004850 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004846:	4b09      	ldr	r3, [pc, #36]	@ (800486c <prvResetNextTaskUnblockTime+0x34>)
 8004848:	f04f 32ff 	mov.w	r2, #4294967295
 800484c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800484e:	e005      	b.n	800485c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004850:	4b05      	ldr	r3, [pc, #20]	@ (8004868 <prvResetNextTaskUnblockTime+0x30>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a04      	ldr	r2, [pc, #16]	@ (800486c <prvResetNextTaskUnblockTime+0x34>)
 800485a:	6013      	str	r3, [r2, #0]
}
 800485c:	bf00      	nop
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	200001e0 	.word	0x200001e0
 800486c:	20000248 	.word	0x20000248

08004870 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8004876:	4b0d      	ldr	r3, [pc, #52]	@ (80048ac <xTaskGetSchedulerState+0x3c>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d102      	bne.n	8004884 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800487e:	2301      	movs	r3, #1
 8004880:	607b      	str	r3, [r7, #4]
 8004882:	e008      	b.n	8004896 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004884:	4b0a      	ldr	r3, [pc, #40]	@ (80048b0 <xTaskGetSchedulerState+0x40>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d102      	bne.n	8004892 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 800488c:	2302      	movs	r3, #2
 800488e:	607b      	str	r3, [r7, #4]
 8004890:	e001      	b.n	8004896 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8004892:	2300      	movs	r3, #0
 8004894:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4619      	mov	r1, r3
 800489a:	20f5      	movs	r0, #245	@ 0xf5
 800489c:	f002 facc 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80048a0:	687b      	ldr	r3, [r7, #4]
    }
 80048a2:	4618      	mov	r0, r3
 80048a4:	3708      	adds	r7, #8
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	20000234 	.word	0x20000234
 80048b0:	20000250 	.word	0x20000250

080048b4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b086      	sub	sp, #24
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80048c0:	2300      	movs	r3, #0
 80048c2:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	f000 808d 	beq.w	80049e6 <xTaskPriorityInherit+0x132>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048d0:	4b4a      	ldr	r3, [pc, #296]	@ (80049fc <xTaskPriorityInherit+0x148>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d27c      	bcs.n	80049d4 <xTaskPriorityInherit+0x120>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	db06      	blt.n	80048f0 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 80048e2:	4b46      	ldr	r3, [pc, #280]	@ (80049fc <xTaskPriorityInherit+0x148>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e8:	f1c3 0205 	rsb	r2, r3, #5
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	6959      	ldr	r1, [r3, #20]
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048f8:	4613      	mov	r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4413      	add	r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	4a3f      	ldr	r2, [pc, #252]	@ (8004a00 <xTaskPriorityInherit+0x14c>)
 8004902:	4413      	add	r3, r2
 8004904:	4299      	cmp	r1, r3
 8004906:	d15d      	bne.n	80049c4 <xTaskPriorityInherit+0x110>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	3304      	adds	r3, #4
 800490c:	4618      	mov	r0, r3
 800490e:	f7fe fa9b 	bl	8002e48 <uxListRemove>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10a      	bne.n	800492e <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491c:	2201      	movs	r2, #1
 800491e:	fa02 f303 	lsl.w	r3, r2, r3
 8004922:	43da      	mvns	r2, r3
 8004924:	4b37      	ldr	r3, [pc, #220]	@ (8004a04 <xTaskPriorityInherit+0x150>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4013      	ands	r3, r2
 800492a:	4a36      	ldr	r2, [pc, #216]	@ (8004a04 <xTaskPriorityInherit+0x150>)
 800492c:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800492e:	4b33      	ldr	r3, [pc, #204]	@ (80049fc <xTaskPriorityInherit+0x148>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	4618      	mov	r0, r3
 800493c:	f002 fb74 	bl	8007028 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004944:	2201      	movs	r2, #1
 8004946:	409a      	lsls	r2, r3
 8004948:	4b2e      	ldr	r3, [pc, #184]	@ (8004a04 <xTaskPriorityInherit+0x150>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4313      	orrs	r3, r2
 800494e:	4a2d      	ldr	r2, [pc, #180]	@ (8004a04 <xTaskPriorityInherit+0x150>)
 8004950:	6013      	str	r3, [r2, #0]
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004956:	492a      	ldr	r1, [pc, #168]	@ (8004a00 <xTaskPriorityInherit+0x14c>)
 8004958:	4613      	mov	r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	4413      	add	r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	440b      	add	r3, r1
 8004962:	3304      	adds	r3, #4
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	60fb      	str	r3, [r7, #12]
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	68fa      	ldr	r2, [r7, #12]
 800496c:	609a      	str	r2, [r3, #8]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	689a      	ldr	r2, [r3, #8]
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	60da      	str	r2, [r3, #12]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	3204      	adds	r2, #4
 800497e:	605a      	str	r2, [r3, #4]
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	1d1a      	adds	r2, r3, #4
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	609a      	str	r2, [r3, #8]
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800498c:	4613      	mov	r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	4413      	add	r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	4a1a      	ldr	r2, [pc, #104]	@ (8004a00 <xTaskPriorityInherit+0x14c>)
 8004996:	441a      	add	r2, r3
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	615a      	str	r2, [r3, #20]
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049a0:	4917      	ldr	r1, [pc, #92]	@ (8004a00 <xTaskPriorityInherit+0x14c>)
 80049a2:	4613      	mov	r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	4413      	add	r3, r2
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	440b      	add	r3, r1
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80049b2:	1c59      	adds	r1, r3, #1
 80049b4:	4812      	ldr	r0, [pc, #72]	@ (8004a00 <xTaskPriorityInherit+0x14c>)
 80049b6:	4613      	mov	r3, r2
 80049b8:	009b      	lsls	r3, r3, #2
 80049ba:	4413      	add	r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	4403      	add	r3, r0
 80049c0:	6019      	str	r1, [r3, #0]
 80049c2:	e004      	b.n	80049ce <xTaskPriorityInherit+0x11a>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80049c4:	4b0d      	ldr	r3, [pc, #52]	@ (80049fc <xTaskPriorityInherit+0x148>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 80049ce:	2301      	movs	r3, #1
 80049d0:	617b      	str	r3, [r7, #20]
 80049d2:	e008      	b.n	80049e6 <xTaskPriorityInherit+0x132>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80049d8:	4b08      	ldr	r3, [pc, #32]	@ (80049fc <xTaskPriorityInherit+0x148>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049de:	429a      	cmp	r2, r3
 80049e0:	d201      	bcs.n	80049e6 <xTaskPriorityInherit+0x132>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 80049e2:	2301      	movs	r3, #1
 80049e4:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	4619      	mov	r1, r3
 80049ea:	20f6      	movs	r0, #246	@ 0xf6
 80049ec:	f002 fa24 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80049f0:	697b      	ldr	r3, [r7, #20]
    }
 80049f2:	4618      	mov	r0, r3
 80049f4:	3718      	adds	r7, #24
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	20000150 	.word	0x20000150
 8004a00:	20000154 	.word	0x20000154
 8004a04:	20000230 	.word	0x20000230

08004a08 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b08a      	sub	sp, #40	@ 0x28
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004a16:	2301      	movs	r3, #1
 8004a18:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f000 80aa 	beq.w	8004b76 <vTaskPriorityDisinheritAfterTimeout+0x16e>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8004a22:	6a3b      	ldr	r3, [r7, #32]
 8004a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d10b      	bne.n	8004a42 <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 8004a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a2e:	f383 8811 	msr	BASEPRI, r3
 8004a32:	f3bf 8f6f 	isb	sy
 8004a36:	f3bf 8f4f 	dsb	sy
 8004a3a:	613b      	str	r3, [r7, #16]
}
 8004a3c:	bf00      	nop
 8004a3e:	bf00      	nop
 8004a40:	e7fd      	b.n	8004a3e <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004a42:	6a3b      	ldr	r3, [r7, #32]
 8004a44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a46:	683a      	ldr	r2, [r7, #0]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d902      	bls.n	8004a52 <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a50:	e002      	b.n	8004a58 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a56:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8004a58:	6a3b      	ldr	r3, [r7, #32]
 8004a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	f000 8089 	beq.w	8004b76 <vTaskPriorityDisinheritAfterTimeout+0x16e>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004a64:	6a3b      	ldr	r3, [r7, #32]
 8004a66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a68:	69fa      	ldr	r2, [r7, #28]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	f040 8083 	bne.w	8004b76 <vTaskPriorityDisinheritAfterTimeout+0x16e>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8004a70:	4b44      	ldr	r3, [pc, #272]	@ (8004b84 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	6a3a      	ldr	r2, [r7, #32]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d10b      	bne.n	8004a92 <vTaskPriorityDisinheritAfterTimeout+0x8a>
    __asm volatile
 8004a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a7e:	f383 8811 	msr	BASEPRI, r3
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	f3bf 8f4f 	dsb	sy
 8004a8a:	60fb      	str	r3, [r7, #12]
}
 8004a8c:	bf00      	nop
 8004a8e:	bf00      	nop
 8004a90:	e7fd      	b.n	8004a8e <vTaskPriorityDisinheritAfterTimeout+0x86>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004a92:	6a3b      	ldr	r3, [r7, #32]
 8004a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a96:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8004a98:	6a3b      	ldr	r3, [r7, #32]
 8004a9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a9c:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8004a9e:	6a3b      	ldr	r3, [r7, #32]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	db04      	blt.n	8004ab0 <vTaskPriorityDisinheritAfterTimeout+0xa8>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa8:	f1c3 0205 	rsb	r2, r3, #5
 8004aac:	6a3b      	ldr	r3, [r7, #32]
 8004aae:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004ab0:	6a3b      	ldr	r3, [r7, #32]
 8004ab2:	6959      	ldr	r1, [r3, #20]
 8004ab4:	69ba      	ldr	r2, [r7, #24]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	4413      	add	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	4a32      	ldr	r2, [pc, #200]	@ (8004b88 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8004ac0:	4413      	add	r3, r2
 8004ac2:	4299      	cmp	r1, r3
 8004ac4:	d157      	bne.n	8004b76 <vTaskPriorityDisinheritAfterTimeout+0x16e>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ac6:	6a3b      	ldr	r3, [r7, #32]
 8004ac8:	3304      	adds	r3, #4
 8004aca:	4618      	mov	r0, r3
 8004acc:	f7fe f9bc 	bl	8002e48 <uxListRemove>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d10a      	bne.n	8004aec <vTaskPriorityDisinheritAfterTimeout+0xe4>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004ad6:	6a3b      	ldr	r3, [r7, #32]
 8004ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ada:	2201      	movs	r2, #1
 8004adc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae0:	43da      	mvns	r2, r3
 8004ae2:	4b2a      	ldr	r3, [pc, #168]	@ (8004b8c <vTaskPriorityDisinheritAfterTimeout+0x184>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	4a28      	ldr	r2, [pc, #160]	@ (8004b8c <vTaskPriorityDisinheritAfterTimeout+0x184>)
 8004aea:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8004aec:	6a3b      	ldr	r3, [r7, #32]
 8004aee:	4618      	mov	r0, r3
 8004af0:	f002 fa9a 	bl	8007028 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004af4:	6a3b      	ldr	r3, [r7, #32]
 8004af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af8:	2201      	movs	r2, #1
 8004afa:	409a      	lsls	r2, r3
 8004afc:	4b23      	ldr	r3, [pc, #140]	@ (8004b8c <vTaskPriorityDisinheritAfterTimeout+0x184>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	4a22      	ldr	r2, [pc, #136]	@ (8004b8c <vTaskPriorityDisinheritAfterTimeout+0x184>)
 8004b04:	6013      	str	r3, [r2, #0]
 8004b06:	6a3b      	ldr	r3, [r7, #32]
 8004b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b0a:	491f      	ldr	r1, [pc, #124]	@ (8004b88 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	4413      	add	r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	440b      	add	r3, r1
 8004b16:	3304      	adds	r3, #4
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	617b      	str	r3, [r7, #20]
 8004b1c:	6a3b      	ldr	r3, [r7, #32]
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	609a      	str	r2, [r3, #8]
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	689a      	ldr	r2, [r3, #8]
 8004b26:	6a3b      	ldr	r3, [r7, #32]
 8004b28:	60da      	str	r2, [r3, #12]
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	6a3a      	ldr	r2, [r7, #32]
 8004b30:	3204      	adds	r2, #4
 8004b32:	605a      	str	r2, [r3, #4]
 8004b34:	6a3b      	ldr	r3, [r7, #32]
 8004b36:	1d1a      	adds	r2, r3, #4
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	609a      	str	r2, [r3, #8]
 8004b3c:	6a3b      	ldr	r3, [r7, #32]
 8004b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b40:	4613      	mov	r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	4413      	add	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	4a0f      	ldr	r2, [pc, #60]	@ (8004b88 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8004b4a:	441a      	add	r2, r3
 8004b4c:	6a3b      	ldr	r3, [r7, #32]
 8004b4e:	615a      	str	r2, [r3, #20]
 8004b50:	6a3b      	ldr	r3, [r7, #32]
 8004b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b54:	490c      	ldr	r1, [pc, #48]	@ (8004b88 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8004b56:	4613      	mov	r3, r2
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	4413      	add	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	440b      	add	r3, r1
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	6a3a      	ldr	r2, [r7, #32]
 8004b64:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004b66:	1c59      	adds	r1, r3, #1
 8004b68:	4807      	ldr	r0, [pc, #28]	@ (8004b88 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	4413      	add	r3, r2
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	4403      	add	r3, r0
 8004b74:	6019      	str	r1, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
 8004b76:	20f8      	movs	r0, #248	@ 0xf8
 8004b78:	f002 f922 	bl	8006dc0 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8004b7c:	bf00      	nop
 8004b7e:	3728      	adds	r7, #40	@ 0x28
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	20000150 	.word	0x20000150
 8004b88:	20000154 	.word	0x20000154
 8004b8c:	20000230 	.word	0x20000230

08004b90 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8004b96:	4b0c      	ldr	r3, [pc, #48]	@ (8004bc8 <pvTaskIncrementMutexHeldCount+0x38>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d004      	beq.n	8004bac <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ba6:	1c5a      	adds	r2, r3, #1
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f002 fadc 	bl	800716c <SEGGER_SYSVIEW_ShrinkId>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	20fe      	movs	r0, #254	@ 0xfe
 8004bba:	f002 f93d 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxTCB;
 8004bbe:	687b      	ldr	r3, [r7, #4]
    }
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3708      	adds	r7, #8
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	20000150 	.word	0x20000150

08004bcc <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b088      	sub	sp, #32
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004bd6:	4b3d      	ldr	r3, [pc, #244]	@ (8004ccc <prvAddCurrentTaskToDelayedList+0x100>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8004bdc:	4b3c      	ldr	r3, [pc, #240]	@ (8004cd0 <prvAddCurrentTaskToDelayedList+0x104>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8004be2:	4b3c      	ldr	r3, [pc, #240]	@ (8004cd4 <prvAddCurrentTaskToDelayedList+0x108>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004be8:	4b3b      	ldr	r3, [pc, #236]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	3304      	adds	r3, #4
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7fe f92a 	bl	8002e48 <uxListRemove>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d10b      	bne.n	8004c12 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004bfa:	4b37      	ldr	r3, [pc, #220]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c00:	2201      	movs	r2, #1
 8004c02:	fa02 f303 	lsl.w	r3, r2, r3
 8004c06:	43da      	mvns	r2, r3
 8004c08:	4b34      	ldr	r3, [pc, #208]	@ (8004cdc <prvAddCurrentTaskToDelayedList+0x110>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	4a33      	ldr	r2, [pc, #204]	@ (8004cdc <prvAddCurrentTaskToDelayedList+0x110>)
 8004c10:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c18:	d124      	bne.n	8004c64 <prvAddCurrentTaskToDelayedList+0x98>
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d021      	beq.n	8004c64 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c20:	4b2f      	ldr	r3, [pc, #188]	@ (8004ce0 <prvAddCurrentTaskToDelayedList+0x114>)
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	613b      	str	r3, [r7, #16]
 8004c26:	4b2c      	ldr	r3, [pc, #176]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	693a      	ldr	r2, [r7, #16]
 8004c2c:	609a      	str	r2, [r3, #8]
 8004c2e:	4b2a      	ldr	r3, [pc, #168]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	693a      	ldr	r2, [r7, #16]
 8004c34:	6892      	ldr	r2, [r2, #8]
 8004c36:	60da      	str	r2, [r3, #12]
 8004c38:	4b27      	ldr	r3, [pc, #156]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	3204      	adds	r2, #4
 8004c42:	605a      	str	r2, [r3, #4]
 8004c44:	4b24      	ldr	r3, [pc, #144]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	1d1a      	adds	r2, r3, #4
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	609a      	str	r2, [r3, #8]
 8004c4e:	4b22      	ldr	r3, [pc, #136]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a23      	ldr	r2, [pc, #140]	@ (8004ce0 <prvAddCurrentTaskToDelayedList+0x114>)
 8004c54:	615a      	str	r2, [r3, #20]
 8004c56:	4b22      	ldr	r3, [pc, #136]	@ (8004ce0 <prvAddCurrentTaskToDelayedList+0x114>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	4a20      	ldr	r2, [pc, #128]	@ (8004ce0 <prvAddCurrentTaskToDelayedList+0x114>)
 8004c5e:	6013      	str	r3, [r2, #0]
 8004c60:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8004c62:	e02e      	b.n	8004cc2 <prvAddCurrentTaskToDelayedList+0xf6>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8004c64:	69fa      	ldr	r2, [r7, #28]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4413      	add	r3, r2
 8004c6a:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d20d      	bcs.n	8004c98 <prvAddCurrentTaskToDelayedList+0xcc>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8004c7c:	4b16      	ldr	r3, [pc, #88]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2104      	movs	r1, #4
 8004c82:	4618      	mov	r0, r3
 8004c84:	f002 fa12 	bl	80070ac <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8004c88:	4b13      	ldr	r3, [pc, #76]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	3304      	adds	r3, #4
 8004c8e:	4619      	mov	r1, r3
 8004c90:	6978      	ldr	r0, [r7, #20]
 8004c92:	f7fe f89e 	bl	8002dd2 <vListInsert>
}
 8004c96:	e014      	b.n	8004cc2 <prvAddCurrentTaskToDelayedList+0xf6>
                traceMOVED_TASK_TO_DELAYED_LIST();
 8004c98:	4b0f      	ldr	r3, [pc, #60]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2104      	movs	r1, #4
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f002 fa04 	bl	80070ac <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8004ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8004cd8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	3304      	adds	r3, #4
 8004caa:	4619      	mov	r1, r3
 8004cac:	69b8      	ldr	r0, [r7, #24]
 8004cae:	f7fe f890 	bl	8002dd2 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8004cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce4 <prvAddCurrentTaskToDelayedList+0x118>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d202      	bcs.n	8004cc2 <prvAddCurrentTaskToDelayedList+0xf6>
                    xNextTaskUnblockTime = xTimeToWake;
 8004cbc:	4a09      	ldr	r2, [pc, #36]	@ (8004ce4 <prvAddCurrentTaskToDelayedList+0x118>)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6013      	str	r3, [r2, #0]
}
 8004cc2:	bf00      	nop
 8004cc4:	3720      	adds	r7, #32
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	2000022c 	.word	0x2000022c
 8004cd0:	200001e0 	.word	0x200001e0
 8004cd4:	200001e4 	.word	0x200001e4
 8004cd8:	20000150 	.word	0x20000150
 8004cdc:	20000230 	.word	0x20000230
 8004ce0:	20000214 	.word	0x20000214
 8004ce4:	20000248 	.word	0x20000248

08004ce8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8004cf2:	f000 fa5b 	bl	80051ac <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8004cf6:	4b15      	ldr	r3, [pc, #84]	@ (8004d4c <xTimerCreateTimerTask+0x64>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00b      	beq.n	8004d16 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8004cfe:	4b14      	ldr	r3, [pc, #80]	@ (8004d50 <xTimerCreateTimerTask+0x68>)
 8004d00:	9301      	str	r3, [sp, #4]
 8004d02:	2302      	movs	r3, #2
 8004d04:	9300      	str	r3, [sp, #0]
 8004d06:	2300      	movs	r3, #0
 8004d08:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004d0c:	4911      	ldr	r1, [pc, #68]	@ (8004d54 <xTimerCreateTimerTask+0x6c>)
 8004d0e:	4812      	ldr	r0, [pc, #72]	@ (8004d58 <xTimerCreateTimerTask+0x70>)
 8004d10:	f7fe fe23 	bl	800395a <xTaskCreate>
 8004d14:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d10b      	bne.n	8004d34 <xTimerCreateTimerTask+0x4c>
    __asm volatile
 8004d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d20:	f383 8811 	msr	BASEPRI, r3
 8004d24:	f3bf 8f6f 	isb	sy
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	603b      	str	r3, [r7, #0]
}
 8004d2e:	bf00      	nop
 8004d30:	bf00      	nop
 8004d32:	e7fd      	b.n	8004d30 <xTimerCreateTimerTask+0x48>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4619      	mov	r1, r3
 8004d38:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8004d3c:	f002 f87c 	bl	8006e38 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8004d40:	687b      	ldr	r3, [r7, #4]
    }
 8004d42:	4618      	mov	r0, r3
 8004d44:	3708      	adds	r7, #8
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	20000284 	.word	0x20000284
 8004d50:	20000288 	.word	0x20000288
 8004d54:	08007764 	.word	0x08007764
 8004d58:	08004e01 	.word	0x08004e01

08004d5c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004d68:	e008      	b.n	8004d7c <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	68ba      	ldr	r2, [r7, #8]
 8004d70:	4413      	add	r3, r2
 8004d72:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6a1b      	ldr	r3, [r3, #32]
 8004d78:	68f8      	ldr	r0, [r7, #12]
 8004d7a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	699a      	ldr	r2, [r3, #24]
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	18d1      	adds	r1, r2, r3
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	68f8      	ldr	r0, [r7, #12]
 8004d8a:	f000 f8df 	bl	8004f4c <prvInsertTimerInActiveList>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d1ea      	bne.n	8004d6a <prvReloadTimer+0xe>
        }
    }
 8004d94:	bf00      	nop
 8004d96:	bf00      	nop
 8004d98:	3710      	adds	r7, #16
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
	...

08004da0 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004daa:	4b14      	ldr	r3, [pc, #80]	@ (8004dfc <prvProcessExpiredTimer+0x5c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	3304      	adds	r3, #4
 8004db8:	4618      	mov	r0, r3
 8004dba:	f7fe f845 	bl	8002e48 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004dc4:	f003 0304 	and.w	r3, r3, #4
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d005      	beq.n	8004dd8 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8004dcc:	683a      	ldr	r2, [r7, #0]
 8004dce:	6879      	ldr	r1, [r7, #4]
 8004dd0:	68f8      	ldr	r0, [r7, #12]
 8004dd2:	f7ff ffc3 	bl	8004d5c <prvReloadTimer>
 8004dd6:	e008      	b.n	8004dea <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004dde:	f023 0301 	bic.w	r3, r3, #1
 8004de2:	b2da      	uxtb	r2, r3
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	68f8      	ldr	r0, [r7, #12]
 8004df0:	4798      	blx	r3
    }
 8004df2:	bf00      	nop
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	2000027c 	.word	0x2000027c

08004e00 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004e08:	f107 0308 	add.w	r3, r7, #8
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f000 f859 	bl	8004ec4 <prvGetNextExpireTime>
 8004e12:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	4619      	mov	r1, r3
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f000 f805 	bl	8004e28 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8004e1e:	f000 f8d7 	bl	8004fd0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004e22:	bf00      	nop
 8004e24:	e7f0      	b.n	8004e08 <prvTimerTask+0x8>
	...

08004e28 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004e32:	f7fe ffa5 	bl	8003d80 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004e36:	f107 0308 	add.w	r3, r7, #8
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f000 f866 	bl	8004f0c <prvSampleTimeNow>
 8004e40:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d130      	bne.n	8004eaa <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10a      	bne.n	8004e64 <prvProcessTimerOrBlockTask+0x3c>
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d806      	bhi.n	8004e64 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8004e56:	f7fe ffa1 	bl	8003d9c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004e5a:	68f9      	ldr	r1, [r7, #12]
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f7ff ff9f 	bl	8004da0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004e62:	e024      	b.n	8004eae <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d008      	beq.n	8004e7c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004e6a:	4b13      	ldr	r3, [pc, #76]	@ (8004eb8 <prvProcessTimerOrBlockTask+0x90>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d101      	bne.n	8004e78 <prvProcessTimerOrBlockTask+0x50>
 8004e74:	2301      	movs	r3, #1
 8004e76:	e000      	b.n	8004e7a <prvProcessTimerOrBlockTask+0x52>
 8004e78:	2300      	movs	r3, #0
 8004e7a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8004ebc <prvProcessTimerOrBlockTask+0x94>)
 8004e7e:	6818      	ldr	r0, [r3, #0]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	683a      	ldr	r2, [r7, #0]
 8004e88:	4619      	mov	r1, r3
 8004e8a:	f7fe fcf3 	bl	8003874 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004e8e:	f7fe ff85 	bl	8003d9c <xTaskResumeAll>
 8004e92:	4603      	mov	r3, r0
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d10a      	bne.n	8004eae <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8004e98:	4b09      	ldr	r3, [pc, #36]	@ (8004ec0 <prvProcessTimerOrBlockTask+0x98>)
 8004e9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e9e:	601a      	str	r2, [r3, #0]
 8004ea0:	f3bf 8f4f 	dsb	sy
 8004ea4:	f3bf 8f6f 	isb	sy
    }
 8004ea8:	e001      	b.n	8004eae <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8004eaa:	f7fe ff77 	bl	8003d9c <xTaskResumeAll>
    }
 8004eae:	bf00      	nop
 8004eb0:	3710      	adds	r7, #16
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	bf00      	nop
 8004eb8:	20000280 	.word	0x20000280
 8004ebc:	20000284 	.word	0x20000284
 8004ec0:	e000ed04 	.word	0xe000ed04

08004ec4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004ec4:	b480      	push	{r7}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8004f08 <prvGetNextExpireTime+0x44>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <prvGetNextExpireTime+0x16>
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	e000      	b.n	8004edc <prvGetNextExpireTime+0x18>
 8004eda:	2200      	movs	r2, #0
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d105      	bne.n	8004ef4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004ee8:	4b07      	ldr	r3, [pc, #28]	@ (8004f08 <prvGetNextExpireTime+0x44>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	60fb      	str	r3, [r7, #12]
 8004ef2:	e001      	b.n	8004ef8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
    }
 8004efa:	4618      	mov	r0, r3
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	2000027c 	.word	0x2000027c

08004f0c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8004f14:	f7ff f854 	bl	8003fc0 <xTaskGetTickCount>
 8004f18:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8004f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f48 <prvSampleTimeNow+0x3c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d205      	bcs.n	8004f30 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8004f24:	f000 f91c 	bl	8005160 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	601a      	str	r2, [r3, #0]
 8004f2e:	e002      	b.n	8004f36 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004f36:	4a04      	ldr	r2, [pc, #16]	@ (8004f48 <prvSampleTimeNow+0x3c>)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
    }
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3710      	adds	r7, #16
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	2000028c 	.word	0x2000028c

08004f4c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b086      	sub	sp, #24
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
 8004f58:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	68ba      	ldr	r2, [r7, #8]
 8004f62:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004f6a:	68ba      	ldr	r2, [r7, #8]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d812      	bhi.n	8004f98 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	1ad2      	subs	r2, r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d302      	bcc.n	8004f86 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004f80:	2301      	movs	r3, #1
 8004f82:	617b      	str	r3, [r7, #20]
 8004f84:	e01b      	b.n	8004fbe <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004f86:	4b10      	ldr	r3, [pc, #64]	@ (8004fc8 <prvInsertTimerInActiveList+0x7c>)
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	3304      	adds	r3, #4
 8004f8e:	4619      	mov	r1, r3
 8004f90:	4610      	mov	r0, r2
 8004f92:	f7fd ff1e 	bl	8002dd2 <vListInsert>
 8004f96:	e012      	b.n	8004fbe <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d206      	bcs.n	8004fae <prvInsertTimerInActiveList+0x62>
 8004fa0:	68ba      	ldr	r2, [r7, #8]
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d302      	bcc.n	8004fae <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	617b      	str	r3, [r7, #20]
 8004fac:	e007      	b.n	8004fbe <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004fae:	4b07      	ldr	r3, [pc, #28]	@ (8004fcc <prvInsertTimerInActiveList+0x80>)
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	3304      	adds	r3, #4
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	4610      	mov	r0, r2
 8004fba:	f7fd ff0a 	bl	8002dd2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004fbe:	697b      	ldr	r3, [r7, #20]
    }
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3718      	adds	r7, #24
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	20000280 	.word	0x20000280
 8004fcc:	2000027c 	.word	0x2000027c

08004fd0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b088      	sub	sp, #32
 8004fd4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8004fd6:	f107 0308 	add.w	r3, r7, #8
 8004fda:	2200      	movs	r2, #0
 8004fdc:	601a      	str	r2, [r3, #0]
 8004fde:	605a      	str	r2, [r3, #4]
 8004fe0:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8004fe2:	e0a9      	b.n	8005138 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f2c0 80a6 	blt.w	8005138 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	695b      	ldr	r3, [r3, #20]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d004      	beq.n	8005002 <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	3304      	adds	r3, #4
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7fd ff23 	bl	8002e48 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005002:	1d3b      	adds	r3, r7, #4
 8005004:	4618      	mov	r0, r3
 8005006:	f7ff ff81 	bl	8004f0c <prvSampleTimeNow>
 800500a:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	3b01      	subs	r3, #1
 8005010:	2b08      	cmp	r3, #8
 8005012:	f200 808e 	bhi.w	8005132 <prvProcessReceivedCommands+0x162>
 8005016:	a201      	add	r2, pc, #4	@ (adr r2, 800501c <prvProcessReceivedCommands+0x4c>)
 8005018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800501c:	08005041 	.word	0x08005041
 8005020:	08005041 	.word	0x08005041
 8005024:	080050a9 	.word	0x080050a9
 8005028:	080050bd 	.word	0x080050bd
 800502c:	08005109 	.word	0x08005109
 8005030:	08005041 	.word	0x08005041
 8005034:	08005041 	.word	0x08005041
 8005038:	080050a9 	.word	0x080050a9
 800503c:	080050bd 	.word	0x080050bd
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005046:	f043 0301 	orr.w	r3, r3, #1
 800504a:	b2da      	uxtb	r2, r3
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	18d1      	adds	r1, r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	69f8      	ldr	r0, [r7, #28]
 8005060:	f7ff ff74 	bl	8004f4c <prvInsertTimerInActiveList>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d065      	beq.n	8005136 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005070:	f003 0304 	and.w	r3, r3, #4
 8005074:	2b00      	cmp	r3, #0
 8005076:	d009      	beq.n	800508c <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	699b      	ldr	r3, [r3, #24]
 800507e:	4413      	add	r3, r2
 8005080:	69ba      	ldr	r2, [r7, #24]
 8005082:	4619      	mov	r1, r3
 8005084:	69f8      	ldr	r0, [r7, #28]
 8005086:	f7ff fe69 	bl	8004d5c <prvReloadTimer>
 800508a:	e008      	b.n	800509e <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005092:	f023 0301 	bic.w	r3, r3, #1
 8005096:	b2da      	uxtb	r2, r3
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	69f8      	ldr	r0, [r7, #28]
 80050a4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80050a6:	e046      	b.n	8005136 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80050ae:	f023 0301 	bic.w	r3, r3, #1
 80050b2:	b2da      	uxtb	r2, r3
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80050ba:	e03d      	b.n	8005138 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80050c2:	f043 0301 	orr.w	r3, r3, #1
 80050c6:	b2da      	uxtb	r2, r3
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d10b      	bne.n	80050f4 <prvProcessReceivedCommands+0x124>
    __asm volatile
 80050dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e0:	f383 8811 	msr	BASEPRI, r3
 80050e4:	f3bf 8f6f 	isb	sy
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	617b      	str	r3, [r7, #20]
}
 80050ee:	bf00      	nop
 80050f0:	bf00      	nop
 80050f2:	e7fd      	b.n	80050f0 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	699a      	ldr	r2, [r3, #24]
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	18d1      	adds	r1, r2, r3
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	69ba      	ldr	r2, [r7, #24]
 8005100:	69f8      	ldr	r0, [r7, #28]
 8005102:	f7ff ff23 	bl	8004f4c <prvInsertTimerInActiveList>
                        break;
 8005106:	e017      	b.n	8005138 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	2b00      	cmp	r3, #0
 8005114:	d103      	bne.n	800511e <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 8005116:	69f8      	ldr	r0, [r7, #28]
 8005118:	f000 fc5c 	bl	80059d4 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800511c:	e00c      	b.n	8005138 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005124:	f023 0301 	bic.w	r3, r3, #1
 8005128:	b2da      	uxtb	r2, r3
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8005130:	e002      	b.n	8005138 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 8005132:	bf00      	nop
 8005134:	e000      	b.n	8005138 <prvProcessReceivedCommands+0x168>
                        break;
 8005136:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005138:	4b08      	ldr	r3, [pc, #32]	@ (800515c <prvProcessReceivedCommands+0x18c>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f107 0108 	add.w	r1, r7, #8
 8005140:	2200      	movs	r2, #0
 8005142:	4618      	mov	r0, r3
 8005144:	f7fe f8a6 	bl	8003294 <xQueueReceive>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	f47f af4a 	bne.w	8004fe4 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8005150:	bf00      	nop
 8005152:	bf00      	nop
 8005154:	3720      	adds	r7, #32
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	20000284 	.word	0x20000284

08005160 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005166:	e009      	b.n	800517c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005168:	4b0e      	ldr	r3, [pc, #56]	@ (80051a4 <prvSwitchTimerLists+0x44>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8005172:	f04f 31ff 	mov.w	r1, #4294967295
 8005176:	6838      	ldr	r0, [r7, #0]
 8005178:	f7ff fe12 	bl	8004da0 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800517c:	4b09      	ldr	r3, [pc, #36]	@ (80051a4 <prvSwitchTimerLists+0x44>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1f0      	bne.n	8005168 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8005186:	4b07      	ldr	r3, [pc, #28]	@ (80051a4 <prvSwitchTimerLists+0x44>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800518c:	4b06      	ldr	r3, [pc, #24]	@ (80051a8 <prvSwitchTimerLists+0x48>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a04      	ldr	r2, [pc, #16]	@ (80051a4 <prvSwitchTimerLists+0x44>)
 8005192:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8005194:	4a04      	ldr	r2, [pc, #16]	@ (80051a8 <prvSwitchTimerLists+0x48>)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6013      	str	r3, [r2, #0]
    }
 800519a:	bf00      	nop
 800519c:	3708      	adds	r7, #8
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	2000027c 	.word	0x2000027c
 80051a8:	20000280 	.word	0x20000280

080051ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80051ac:	b580      	push	{r7, lr}
 80051ae:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80051b0:	f000 f9b0 	bl	8005514 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80051b4:	4b12      	ldr	r3, [pc, #72]	@ (8005200 <prvCheckForValidListAndQueue+0x54>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d11d      	bne.n	80051f8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80051bc:	4811      	ldr	r0, [pc, #68]	@ (8005204 <prvCheckForValidListAndQueue+0x58>)
 80051be:	f7fd fdd7 	bl	8002d70 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80051c2:	4811      	ldr	r0, [pc, #68]	@ (8005208 <prvCheckForValidListAndQueue+0x5c>)
 80051c4:	f7fd fdd4 	bl	8002d70 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80051c8:	4b10      	ldr	r3, [pc, #64]	@ (800520c <prvCheckForValidListAndQueue+0x60>)
 80051ca:	4a0e      	ldr	r2, [pc, #56]	@ (8005204 <prvCheckForValidListAndQueue+0x58>)
 80051cc:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80051ce:	4b10      	ldr	r3, [pc, #64]	@ (8005210 <prvCheckForValidListAndQueue+0x64>)
 80051d0:	4a0d      	ldr	r2, [pc, #52]	@ (8005208 <prvCheckForValidListAndQueue+0x5c>)
 80051d2:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 80051d4:	2200      	movs	r2, #0
 80051d6:	210c      	movs	r1, #12
 80051d8:	200a      	movs	r0, #10
 80051da:	f7fd fefb 	bl	8002fd4 <xQueueGenericCreate>
 80051de:	4603      	mov	r3, r0
 80051e0:	4a07      	ldr	r2, [pc, #28]	@ (8005200 <prvCheckForValidListAndQueue+0x54>)
 80051e2:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80051e4:	4b06      	ldr	r3, [pc, #24]	@ (8005200 <prvCheckForValidListAndQueue+0x54>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d005      	beq.n	80051f8 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80051ec:	4b04      	ldr	r3, [pc, #16]	@ (8005200 <prvCheckForValidListAndQueue+0x54>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4908      	ldr	r1, [pc, #32]	@ (8005214 <prvCheckForValidListAndQueue+0x68>)
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7fe faee 	bl	80037d4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80051f8:	f000 f9be 	bl	8005578 <vPortExitCritical>
    }
 80051fc:	bf00      	nop
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	20000284 	.word	0x20000284
 8005204:	20000254 	.word	0x20000254
 8005208:	20000268 	.word	0x20000268
 800520c:	2000027c 	.word	0x2000027c
 8005210:	20000280 	.word	0x20000280
 8005214:	0800776c 	.word	0x0800776c

08005218 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	3b04      	subs	r3, #4
 8005228:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005230:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	3b04      	subs	r3, #4
 8005236:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	f023 0201 	bic.w	r2, r3, #1
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	3b04      	subs	r3, #4
 8005246:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005248:	4a0c      	ldr	r2, [pc, #48]	@ (800527c <pxPortInitialiseStack+0x64>)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	3b14      	subs	r3, #20
 8005252:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	3b04      	subs	r3, #4
 800525e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f06f 0202 	mvn.w	r2, #2
 8005266:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	3b20      	subs	r3, #32
 800526c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800526e:	68fb      	ldr	r3, [r7, #12]
}
 8005270:	4618      	mov	r0, r3
 8005272:	3714      	adds	r7, #20
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr
 800527c:	08005281 	.word	0x08005281

08005280 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005280:	b480      	push	{r7}
 8005282:	b085      	sub	sp, #20
 8005284:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8005286:	2300      	movs	r3, #0
 8005288:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800528a:	4b13      	ldr	r3, [pc, #76]	@ (80052d8 <prvTaskExitError+0x58>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005292:	d00b      	beq.n	80052ac <prvTaskExitError+0x2c>
    __asm volatile
 8005294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005298:	f383 8811 	msr	BASEPRI, r3
 800529c:	f3bf 8f6f 	isb	sy
 80052a0:	f3bf 8f4f 	dsb	sy
 80052a4:	60fb      	str	r3, [r7, #12]
}
 80052a6:	bf00      	nop
 80052a8:	bf00      	nop
 80052aa:	e7fd      	b.n	80052a8 <prvTaskExitError+0x28>
    __asm volatile
 80052ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052b0:	f383 8811 	msr	BASEPRI, r3
 80052b4:	f3bf 8f6f 	isb	sy
 80052b8:	f3bf 8f4f 	dsb	sy
 80052bc:	60bb      	str	r3, [r7, #8]
}
 80052be:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80052c0:	bf00      	nop
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d0fc      	beq.n	80052c2 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80052c8:	bf00      	nop
 80052ca:	bf00      	nop
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	20000010 	.word	0x20000010
 80052dc:	00000000 	.word	0x00000000

080052e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80052e0:	4b07      	ldr	r3, [pc, #28]	@ (8005300 <pxCurrentTCBConst2>)
 80052e2:	6819      	ldr	r1, [r3, #0]
 80052e4:	6808      	ldr	r0, [r1, #0]
 80052e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052ea:	f380 8809 	msr	PSP, r0
 80052ee:	f3bf 8f6f 	isb	sy
 80052f2:	f04f 0000 	mov.w	r0, #0
 80052f6:	f380 8811 	msr	BASEPRI, r0
 80052fa:	4770      	bx	lr
 80052fc:	f3af 8000 	nop.w

08005300 <pxCurrentTCBConst2>:
 8005300:	20000150 	.word	0x20000150
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8005304:	bf00      	nop
 8005306:	bf00      	nop

08005308 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8005308:	4808      	ldr	r0, [pc, #32]	@ (800532c <prvPortStartFirstTask+0x24>)
 800530a:	6800      	ldr	r0, [r0, #0]
 800530c:	6800      	ldr	r0, [r0, #0]
 800530e:	f380 8808 	msr	MSP, r0
 8005312:	f04f 0000 	mov.w	r0, #0
 8005316:	f380 8814 	msr	CONTROL, r0
 800531a:	b662      	cpsie	i
 800531c:	b661      	cpsie	f
 800531e:	f3bf 8f4f 	dsb	sy
 8005322:	f3bf 8f6f 	isb	sy
 8005326:	df00      	svc	0
 8005328:	bf00      	nop
 800532a:	0000      	.short	0x0000
 800532c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8005330:	bf00      	nop
 8005332:	bf00      	nop

08005334 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b08c      	sub	sp, #48	@ 0x30
 8005338:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800533a:	4b69      	ldr	r3, [pc, #420]	@ (80054e0 <xPortStartScheduler+0x1ac>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a69      	ldr	r2, [pc, #420]	@ (80054e4 <xPortStartScheduler+0x1b0>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d10b      	bne.n	800535c <xPortStartScheduler+0x28>
    __asm volatile
 8005344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005348:	f383 8811 	msr	BASEPRI, r3
 800534c:	f3bf 8f6f 	isb	sy
 8005350:	f3bf 8f4f 	dsb	sy
 8005354:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005356:	bf00      	nop
 8005358:	bf00      	nop
 800535a:	e7fd      	b.n	8005358 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800535c:	4b60      	ldr	r3, [pc, #384]	@ (80054e0 <xPortStartScheduler+0x1ac>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a61      	ldr	r2, [pc, #388]	@ (80054e8 <xPortStartScheduler+0x1b4>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d10b      	bne.n	800537e <xPortStartScheduler+0x4a>
    __asm volatile
 8005366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800536a:	f383 8811 	msr	BASEPRI, r3
 800536e:	f3bf 8f6f 	isb	sy
 8005372:	f3bf 8f4f 	dsb	sy
 8005376:	623b      	str	r3, [r7, #32]
}
 8005378:	bf00      	nop
 800537a:	bf00      	nop
 800537c:	e7fd      	b.n	800537a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800537e:	4b5b      	ldr	r3, [pc, #364]	@ (80054ec <xPortStartScheduler+0x1b8>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8005384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005386:	332c      	adds	r3, #44	@ 0x2c
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a59      	ldr	r2, [pc, #356]	@ (80054f0 <xPortStartScheduler+0x1bc>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d00b      	beq.n	80053a8 <xPortStartScheduler+0x74>
    __asm volatile
 8005390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005394:	f383 8811 	msr	BASEPRI, r3
 8005398:	f3bf 8f6f 	isb	sy
 800539c:	f3bf 8f4f 	dsb	sy
 80053a0:	61fb      	str	r3, [r7, #28]
}
 80053a2:	bf00      	nop
 80053a4:	bf00      	nop
 80053a6:	e7fd      	b.n	80053a4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 80053a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053aa:	3338      	adds	r3, #56	@ 0x38
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a51      	ldr	r2, [pc, #324]	@ (80054f4 <xPortStartScheduler+0x1c0>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d00b      	beq.n	80053cc <xPortStartScheduler+0x98>
    __asm volatile
 80053b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b8:	f383 8811 	msr	BASEPRI, r3
 80053bc:	f3bf 8f6f 	isb	sy
 80053c0:	f3bf 8f4f 	dsb	sy
 80053c4:	61bb      	str	r3, [r7, #24]
}
 80053c6:	bf00      	nop
 80053c8:	bf00      	nop
 80053ca:	e7fd      	b.n	80053c8 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 80053cc:	2300      	movs	r3, #0
 80053ce:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80053d0:	4b49      	ldr	r3, [pc, #292]	@ (80054f8 <xPortStartScheduler+0x1c4>)
 80053d2:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 80053d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d6:	781b      	ldrb	r3, [r3, #0]
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80053dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053de:	22ff      	movs	r2, #255	@ 0xff
 80053e0:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80053e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80053ea:	79fb      	ldrb	r3, [r7, #7]
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80053f2:	b2da      	uxtb	r2, r3
 80053f4:	4b41      	ldr	r3, [pc, #260]	@ (80054fc <xPortStartScheduler+0x1c8>)
 80053f6:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 80053f8:	4b40      	ldr	r3, [pc, #256]	@ (80054fc <xPortStartScheduler+0x1c8>)
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d10b      	bne.n	8005418 <xPortStartScheduler+0xe4>
    __asm volatile
 8005400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005404:	f383 8811 	msr	BASEPRI, r3
 8005408:	f3bf 8f6f 	isb	sy
 800540c:	f3bf 8f4f 	dsb	sy
 8005410:	617b      	str	r3, [r7, #20]
}
 8005412:	bf00      	nop
 8005414:	bf00      	nop
 8005416:	e7fd      	b.n	8005414 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8005418:	79fb      	ldrb	r3, [r7, #7]
 800541a:	b2db      	uxtb	r3, r3
 800541c:	43db      	mvns	r3, r3
 800541e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005422:	2b00      	cmp	r3, #0
 8005424:	d013      	beq.n	800544e <xPortStartScheduler+0x11a>
    __asm volatile
 8005426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542a:	f383 8811 	msr	BASEPRI, r3
 800542e:	f3bf 8f6f 	isb	sy
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	613b      	str	r3, [r7, #16]
}
 8005438:	bf00      	nop
 800543a:	bf00      	nop
 800543c:	e7fd      	b.n	800543a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	3301      	adds	r3, #1
 8005442:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005444:	79fb      	ldrb	r3, [r7, #7]
 8005446:	b2db      	uxtb	r3, r3
 8005448:	005b      	lsls	r3, r3, #1
 800544a:	b2db      	uxtb	r3, r3
 800544c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800544e:	79fb      	ldrb	r3, [r7, #7]
 8005450:	b2db      	uxtb	r3, r3
 8005452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005456:	2b80      	cmp	r3, #128	@ 0x80
 8005458:	d0f1      	beq.n	800543e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	2b08      	cmp	r3, #8
 800545e:	d103      	bne.n	8005468 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8005460:	4b27      	ldr	r3, [pc, #156]	@ (8005500 <xPortStartScheduler+0x1cc>)
 8005462:	2200      	movs	r2, #0
 8005464:	601a      	str	r2, [r3, #0]
 8005466:	e004      	b.n	8005472 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f1c3 0307 	rsb	r3, r3, #7
 800546e:	4a24      	ldr	r2, [pc, #144]	@ (8005500 <xPortStartScheduler+0x1cc>)
 8005470:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005472:	4b23      	ldr	r3, [pc, #140]	@ (8005500 <xPortStartScheduler+0x1cc>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	021b      	lsls	r3, r3, #8
 8005478:	4a21      	ldr	r2, [pc, #132]	@ (8005500 <xPortStartScheduler+0x1cc>)
 800547a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800547c:	4b20      	ldr	r3, [pc, #128]	@ (8005500 <xPortStartScheduler+0x1cc>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005484:	4a1e      	ldr	r2, [pc, #120]	@ (8005500 <xPortStartScheduler+0x1cc>)
 8005486:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8005488:	7bfb      	ldrb	r3, [r7, #15]
 800548a:	b2da      	uxtb	r2, r3
 800548c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800548e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005490:	4b1c      	ldr	r3, [pc, #112]	@ (8005504 <xPortStartScheduler+0x1d0>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a1b      	ldr	r2, [pc, #108]	@ (8005504 <xPortStartScheduler+0x1d0>)
 8005496:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800549a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800549c:	4b19      	ldr	r3, [pc, #100]	@ (8005504 <xPortStartScheduler+0x1d0>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a18      	ldr	r2, [pc, #96]	@ (8005504 <xPortStartScheduler+0x1d0>)
 80054a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054a6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 80054a8:	4b17      	ldr	r3, [pc, #92]	@ (8005508 <xPortStartScheduler+0x1d4>)
 80054aa:	2200      	movs	r2, #0
 80054ac:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80054ae:	f000 f8ed 	bl	800568c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80054b2:	4b16      	ldr	r3, [pc, #88]	@ (800550c <xPortStartScheduler+0x1d8>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80054b8:	f000 f90c 	bl	80056d4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80054bc:	4b14      	ldr	r3, [pc, #80]	@ (8005510 <xPortStartScheduler+0x1dc>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a13      	ldr	r2, [pc, #76]	@ (8005510 <xPortStartScheduler+0x1dc>)
 80054c2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80054c6:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80054c8:	f7ff ff1e 	bl	8005308 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80054cc:	f7fe fed0 	bl	8004270 <vTaskSwitchContext>
    prvTaskExitError();
 80054d0:	f7ff fed6 	bl	8005280 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3730      	adds	r7, #48	@ 0x30
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	e000ed00 	.word	0xe000ed00
 80054e4:	410fc271 	.word	0x410fc271
 80054e8:	410fc270 	.word	0x410fc270
 80054ec:	e000ed08 	.word	0xe000ed08
 80054f0:	080052e1 	.word	0x080052e1
 80054f4:	080055d1 	.word	0x080055d1
 80054f8:	e000e400 	.word	0xe000e400
 80054fc:	20000290 	.word	0x20000290
 8005500:	20000294 	.word	0x20000294
 8005504:	e000ed20 	.word	0xe000ed20
 8005508:	e000ed1c 	.word	0xe000ed1c
 800550c:	20000010 	.word	0x20000010
 8005510:	e000ef34 	.word	0xe000ef34

08005514 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005514:	b480      	push	{r7}
 8005516:	b083      	sub	sp, #12
 8005518:	af00      	add	r7, sp, #0
    __asm volatile
 800551a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800551e:	f383 8811 	msr	BASEPRI, r3
 8005522:	f3bf 8f6f 	isb	sy
 8005526:	f3bf 8f4f 	dsb	sy
 800552a:	607b      	str	r3, [r7, #4]
}
 800552c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800552e:	4b10      	ldr	r3, [pc, #64]	@ (8005570 <vPortEnterCritical+0x5c>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	3301      	adds	r3, #1
 8005534:	4a0e      	ldr	r2, [pc, #56]	@ (8005570 <vPortEnterCritical+0x5c>)
 8005536:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005538:	4b0d      	ldr	r3, [pc, #52]	@ (8005570 <vPortEnterCritical+0x5c>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2b01      	cmp	r3, #1
 800553e:	d110      	bne.n	8005562 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005540:	4b0c      	ldr	r3, [pc, #48]	@ (8005574 <vPortEnterCritical+0x60>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	b2db      	uxtb	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00b      	beq.n	8005562 <vPortEnterCritical+0x4e>
    __asm volatile
 800554a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554e:	f383 8811 	msr	BASEPRI, r3
 8005552:	f3bf 8f6f 	isb	sy
 8005556:	f3bf 8f4f 	dsb	sy
 800555a:	603b      	str	r3, [r7, #0]
}
 800555c:	bf00      	nop
 800555e:	bf00      	nop
 8005560:	e7fd      	b.n	800555e <vPortEnterCritical+0x4a>
    }
}
 8005562:	bf00      	nop
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	20000010 	.word	0x20000010
 8005574:	e000ed04 	.word	0xe000ed04

08005578 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800557e:	4b12      	ldr	r3, [pc, #72]	@ (80055c8 <vPortExitCritical+0x50>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10b      	bne.n	800559e <vPortExitCritical+0x26>
    __asm volatile
 8005586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800558a:	f383 8811 	msr	BASEPRI, r3
 800558e:	f3bf 8f6f 	isb	sy
 8005592:	f3bf 8f4f 	dsb	sy
 8005596:	607b      	str	r3, [r7, #4]
}
 8005598:	bf00      	nop
 800559a:	bf00      	nop
 800559c:	e7fd      	b.n	800559a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800559e:	4b0a      	ldr	r3, [pc, #40]	@ (80055c8 <vPortExitCritical+0x50>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	3b01      	subs	r3, #1
 80055a4:	4a08      	ldr	r2, [pc, #32]	@ (80055c8 <vPortExitCritical+0x50>)
 80055a6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80055a8:	4b07      	ldr	r3, [pc, #28]	@ (80055c8 <vPortExitCritical+0x50>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d105      	bne.n	80055bc <vPortExitCritical+0x44>
 80055b0:	2300      	movs	r3, #0
 80055b2:	603b      	str	r3, [r7, #0]
    __asm volatile
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	f383 8811 	msr	BASEPRI, r3
}
 80055ba:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr
 80055c8:	20000010 	.word	0x20000010
 80055cc:	00000000 	.word	0x00000000

080055d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80055d0:	f3ef 8009 	mrs	r0, PSP
 80055d4:	f3bf 8f6f 	isb	sy
 80055d8:	4b15      	ldr	r3, [pc, #84]	@ (8005630 <pxCurrentTCBConst>)
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	f01e 0f10 	tst.w	lr, #16
 80055e0:	bf08      	it	eq
 80055e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80055e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ea:	6010      	str	r0, [r2, #0]
 80055ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80055f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80055f4:	f380 8811 	msr	BASEPRI, r0
 80055f8:	f3bf 8f4f 	dsb	sy
 80055fc:	f3bf 8f6f 	isb	sy
 8005600:	f7fe fe36 	bl	8004270 <vTaskSwitchContext>
 8005604:	f04f 0000 	mov.w	r0, #0
 8005608:	f380 8811 	msr	BASEPRI, r0
 800560c:	bc09      	pop	{r0, r3}
 800560e:	6819      	ldr	r1, [r3, #0]
 8005610:	6808      	ldr	r0, [r1, #0]
 8005612:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005616:	f01e 0f10 	tst.w	lr, #16
 800561a:	bf08      	it	eq
 800561c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005620:	f380 8809 	msr	PSP, r0
 8005624:	f3bf 8f6f 	isb	sy
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	f3af 8000 	nop.w

08005630 <pxCurrentTCBConst>:
 8005630:	20000150 	.word	0x20000150
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005634:	bf00      	nop
 8005636:	bf00      	nop

08005638 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
    __asm volatile
 800563e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005642:	f383 8811 	msr	BASEPRI, r3
 8005646:	f3bf 8f6f 	isb	sy
 800564a:	f3bf 8f4f 	dsb	sy
 800564e:	607b      	str	r3, [r7, #4]
}
 8005650:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8005652:	f001 fb3b 	bl	8006ccc <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005656:	f7fe fce9 	bl	800402c <xTaskIncrementTick>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d006      	beq.n	800566e <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8005660:	f001 fb92 	bl	8006d88 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005664:	4b08      	ldr	r3, [pc, #32]	@ (8005688 <SysTick_Handler+0x50>)
 8005666:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800566a:	601a      	str	r2, [r3, #0]
 800566c:	e001      	b.n	8005672 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800566e:	f001 fb6f 	bl	8006d50 <SEGGER_SYSVIEW_RecordExitISR>
 8005672:	2300      	movs	r3, #0
 8005674:	603b      	str	r3, [r7, #0]
    __asm volatile
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	f383 8811 	msr	BASEPRI, r3
}
 800567c:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800567e:	bf00      	nop
 8005680:	3708      	adds	r7, #8
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	e000ed04 	.word	0xe000ed04

0800568c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800568c:	b480      	push	{r7}
 800568e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005690:	4b0b      	ldr	r3, [pc, #44]	@ (80056c0 <vPortSetupTimerInterrupt+0x34>)
 8005692:	2200      	movs	r2, #0
 8005694:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005696:	4b0b      	ldr	r3, [pc, #44]	@ (80056c4 <vPortSetupTimerInterrupt+0x38>)
 8005698:	2200      	movs	r2, #0
 800569a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800569c:	4b0a      	ldr	r3, [pc, #40]	@ (80056c8 <vPortSetupTimerInterrupt+0x3c>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a0a      	ldr	r2, [pc, #40]	@ (80056cc <vPortSetupTimerInterrupt+0x40>)
 80056a2:	fba2 2303 	umull	r2, r3, r2, r3
 80056a6:	099b      	lsrs	r3, r3, #6
 80056a8:	4a09      	ldr	r2, [pc, #36]	@ (80056d0 <vPortSetupTimerInterrupt+0x44>)
 80056aa:	3b01      	subs	r3, #1
 80056ac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80056ae:	4b04      	ldr	r3, [pc, #16]	@ (80056c0 <vPortSetupTimerInterrupt+0x34>)
 80056b0:	2207      	movs	r2, #7
 80056b2:	601a      	str	r2, [r3, #0]
}
 80056b4:	bf00      	nop
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop
 80056c0:	e000e010 	.word	0xe000e010
 80056c4:	e000e018 	.word	0xe000e018
 80056c8:	20000000 	.word	0x20000000
 80056cc:	10624dd3 	.word	0x10624dd3
 80056d0:	e000e014 	.word	0xe000e014

080056d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80056d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80056e4 <vPortEnableVFP+0x10>
 80056d8:	6801      	ldr	r1, [r0, #0]
 80056da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80056de:	6001      	str	r1, [r0, #0]
 80056e0:	4770      	bx	lr
 80056e2:	0000      	.short	0x0000
 80056e4:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 80056e8:	bf00      	nop
 80056ea:	bf00      	nop

080056ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80056ec:	b480      	push	{r7}
 80056ee:	b085      	sub	sp, #20
 80056f0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80056f2:	f3ef 8305 	mrs	r3, IPSR
 80056f6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2b0f      	cmp	r3, #15
 80056fc:	d915      	bls.n	800572a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80056fe:	4a18      	ldr	r2, [pc, #96]	@ (8005760 <vPortValidateInterruptPriority+0x74>)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	4413      	add	r3, r2
 8005704:	781b      	ldrb	r3, [r3, #0]
 8005706:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005708:	4b16      	ldr	r3, [pc, #88]	@ (8005764 <vPortValidateInterruptPriority+0x78>)
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	7afa      	ldrb	r2, [r7, #11]
 800570e:	429a      	cmp	r2, r3
 8005710:	d20b      	bcs.n	800572a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8005712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005716:	f383 8811 	msr	BASEPRI, r3
 800571a:	f3bf 8f6f 	isb	sy
 800571e:	f3bf 8f4f 	dsb	sy
 8005722:	607b      	str	r3, [r7, #4]
}
 8005724:	bf00      	nop
 8005726:	bf00      	nop
 8005728:	e7fd      	b.n	8005726 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800572a:	4b0f      	ldr	r3, [pc, #60]	@ (8005768 <vPortValidateInterruptPriority+0x7c>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005732:	4b0e      	ldr	r3, [pc, #56]	@ (800576c <vPortValidateInterruptPriority+0x80>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	429a      	cmp	r2, r3
 8005738:	d90b      	bls.n	8005752 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800573a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800573e:	f383 8811 	msr	BASEPRI, r3
 8005742:	f3bf 8f6f 	isb	sy
 8005746:	f3bf 8f4f 	dsb	sy
 800574a:	603b      	str	r3, [r7, #0]
}
 800574c:	bf00      	nop
 800574e:	bf00      	nop
 8005750:	e7fd      	b.n	800574e <vPortValidateInterruptPriority+0x62>
    }
 8005752:	bf00      	nop
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	e000e3f0 	.word	0xe000e3f0
 8005764:	20000290 	.word	0x20000290
 8005768:	e000ed0c 	.word	0xe000ed0c
 800576c:	20000294 	.word	0x20000294

08005770 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b08e      	sub	sp, #56	@ 0x38
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8005778:	2300      	movs	r3, #0
 800577a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d022      	beq.n	80057c8 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8005782:	2308      	movs	r3, #8
 8005784:	43db      	mvns	r3, r3
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	d81b      	bhi.n	80057c4 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800578c:	2208      	movs	r2, #8
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4413      	add	r3, r2
 8005792:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f003 0307 	and.w	r3, r3, #7
 800579a:	2b00      	cmp	r3, #0
 800579c:	d014      	beq.n	80057c8 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f003 0307 	and.w	r3, r3, #7
 80057a4:	f1c3 0308 	rsb	r3, r3, #8
 80057a8:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80057aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ac:	43db      	mvns	r3, r3
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d804      	bhi.n	80057be <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b8:	4413      	add	r3, r2
 80057ba:	607b      	str	r3, [r7, #4]
 80057bc:	e004      	b.n	80057c8 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 80057be:	2300      	movs	r3, #0
 80057c0:	607b      	str	r3, [r7, #4]
 80057c2:	e001      	b.n	80057c8 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 80057c4:	2300      	movs	r3, #0
 80057c6:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 80057c8:	f7fe fada 	bl	8003d80 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80057cc:	4b7a      	ldr	r3, [pc, #488]	@ (80059b8 <pvPortMalloc+0x248>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d101      	bne.n	80057d8 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 80057d4:	f000 f978 	bl	8005ac8 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f2c0 80d3 	blt.w	8005986 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f000 80cf 	beq.w	8005986 <pvPortMalloc+0x216>
 80057e8:	4b74      	ldr	r3, [pc, #464]	@ (80059bc <pvPortMalloc+0x24c>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	f200 80c9 	bhi.w	8005986 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80057f4:	4b72      	ldr	r3, [pc, #456]	@ (80059c0 <pvPortMalloc+0x250>)
 80057f6:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80057f8:	4b71      	ldr	r3, [pc, #452]	@ (80059c0 <pvPortMalloc+0x250>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80057fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005800:	4a70      	ldr	r2, [pc, #448]	@ (80059c4 <pvPortMalloc+0x254>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d305      	bcc.n	8005812 <pvPortMalloc+0xa2>
 8005806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005808:	4a6f      	ldr	r2, [pc, #444]	@ (80059c8 <pvPortMalloc+0x258>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d801      	bhi.n	8005812 <pvPortMalloc+0xa2>
 800580e:	2301      	movs	r3, #1
 8005810:	e000      	b.n	8005814 <pvPortMalloc+0xa4>
 8005812:	2300      	movs	r3, #0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d129      	bne.n	800586c <pvPortMalloc+0xfc>
    __asm volatile
 8005818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800581c:	f383 8811 	msr	BASEPRI, r3
 8005820:	f3bf 8f6f 	isb	sy
 8005824:	f3bf 8f4f 	dsb	sy
 8005828:	623b      	str	r3, [r7, #32]
}
 800582a:	bf00      	nop
 800582c:	bf00      	nop
 800582e:	e7fd      	b.n	800582c <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8005830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005832:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8005834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800583a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800583c:	4a61      	ldr	r2, [pc, #388]	@ (80059c4 <pvPortMalloc+0x254>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d305      	bcc.n	800584e <pvPortMalloc+0xde>
 8005842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005844:	4a60      	ldr	r2, [pc, #384]	@ (80059c8 <pvPortMalloc+0x258>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d801      	bhi.n	800584e <pvPortMalloc+0xde>
 800584a:	2301      	movs	r3, #1
 800584c:	e000      	b.n	8005850 <pvPortMalloc+0xe0>
 800584e:	2300      	movs	r3, #0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d10b      	bne.n	800586c <pvPortMalloc+0xfc>
    __asm volatile
 8005854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005858:	f383 8811 	msr	BASEPRI, r3
 800585c:	f3bf 8f6f 	isb	sy
 8005860:	f3bf 8f4f 	dsb	sy
 8005864:	61fb      	str	r3, [r7, #28]
}
 8005866:	bf00      	nop
 8005868:	bf00      	nop
 800586a:	e7fd      	b.n	8005868 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800586c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	429a      	cmp	r2, r3
 8005874:	d903      	bls.n	800587e <pvPortMalloc+0x10e>
 8005876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1d8      	bne.n	8005830 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800587e:	4b4e      	ldr	r3, [pc, #312]	@ (80059b8 <pvPortMalloc+0x248>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005884:	429a      	cmp	r2, r3
 8005886:	d07e      	beq.n	8005986 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8005888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2208      	movs	r2, #8
 800588e:	4413      	add	r3, r2
 8005890:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8005892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005894:	4a4b      	ldr	r2, [pc, #300]	@ (80059c4 <pvPortMalloc+0x254>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d305      	bcc.n	80058a6 <pvPortMalloc+0x136>
 800589a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800589c:	4a4a      	ldr	r2, [pc, #296]	@ (80059c8 <pvPortMalloc+0x258>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d801      	bhi.n	80058a6 <pvPortMalloc+0x136>
 80058a2:	2301      	movs	r3, #1
 80058a4:	e000      	b.n	80058a8 <pvPortMalloc+0x138>
 80058a6:	2300      	movs	r3, #0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d10b      	bne.n	80058c4 <pvPortMalloc+0x154>
    __asm volatile
 80058ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b0:	f383 8811 	msr	BASEPRI, r3
 80058b4:	f3bf 8f6f 	isb	sy
 80058b8:	f3bf 8f4f 	dsb	sy
 80058bc:	61bb      	str	r3, [r7, #24]
}
 80058be:	bf00      	nop
 80058c0:	bf00      	nop
 80058c2:	e7fd      	b.n	80058c0 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80058c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ca:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80058cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d90b      	bls.n	80058ee <pvPortMalloc+0x17e>
    __asm volatile
 80058d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058da:	f383 8811 	msr	BASEPRI, r3
 80058de:	f3bf 8f6f 	isb	sy
 80058e2:	f3bf 8f4f 	dsb	sy
 80058e6:	617b      	str	r3, [r7, #20]
}
 80058e8:	bf00      	nop
 80058ea:	bf00      	nop
 80058ec:	e7fd      	b.n	80058ea <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80058ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f0:	685a      	ldr	r2, [r3, #4]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	1ad2      	subs	r2, r2, r3
 80058f6:	2308      	movs	r3, #8
 80058f8:	005b      	lsls	r3, r3, #1
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d924      	bls.n	8005948 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80058fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4413      	add	r3, r2
 8005904:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005908:	f003 0307 	and.w	r3, r3, #7
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00b      	beq.n	8005928 <pvPortMalloc+0x1b8>
    __asm volatile
 8005910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005914:	f383 8811 	msr	BASEPRI, r3
 8005918:	f3bf 8f6f 	isb	sy
 800591c:	f3bf 8f4f 	dsb	sy
 8005920:	613b      	str	r3, [r7, #16]
}
 8005922:	bf00      	nop
 8005924:	bf00      	nop
 8005926:	e7fd      	b.n	8005924 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	1ad2      	subs	r2, r2, r3
 8005930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005932:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8005934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800593a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005940:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8005942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005946:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005948:	4b1c      	ldr	r3, [pc, #112]	@ (80059bc <pvPortMalloc+0x24c>)
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	4a1a      	ldr	r2, [pc, #104]	@ (80059bc <pvPortMalloc+0x24c>)
 8005954:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005956:	4b19      	ldr	r3, [pc, #100]	@ (80059bc <pvPortMalloc+0x24c>)
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	4b1c      	ldr	r3, [pc, #112]	@ (80059cc <pvPortMalloc+0x25c>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	429a      	cmp	r2, r3
 8005960:	d203      	bcs.n	800596a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005962:	4b16      	ldr	r3, [pc, #88]	@ (80059bc <pvPortMalloc+0x24c>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a19      	ldr	r2, [pc, #100]	@ (80059cc <pvPortMalloc+0x25c>)
 8005968:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800596a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005974:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8005976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005978:	2200      	movs	r2, #0
 800597a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800597c:	4b14      	ldr	r3, [pc, #80]	@ (80059d0 <pvPortMalloc+0x260>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	3301      	adds	r3, #1
 8005982:	4a13      	ldr	r2, [pc, #76]	@ (80059d0 <pvPortMalloc+0x260>)
 8005984:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005986:	f7fe fa09 	bl	8003d9c <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800598a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800598c:	f003 0307 	and.w	r3, r3, #7
 8005990:	2b00      	cmp	r3, #0
 8005992:	d00b      	beq.n	80059ac <pvPortMalloc+0x23c>
    __asm volatile
 8005994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005998:	f383 8811 	msr	BASEPRI, r3
 800599c:	f3bf 8f6f 	isb	sy
 80059a0:	f3bf 8f4f 	dsb	sy
 80059a4:	60fb      	str	r3, [r7, #12]
}
 80059a6:	bf00      	nop
 80059a8:	bf00      	nop
 80059aa:	e7fd      	b.n	80059a8 <pvPortMalloc+0x238>
    return pvReturn;
 80059ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3738      	adds	r7, #56	@ 0x38
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	20012ea0 	.word	0x20012ea0
 80059bc:	20012ea4 	.word	0x20012ea4
 80059c0:	20012e98 	.word	0x20012e98
 80059c4:	20000298 	.word	0x20000298
 80059c8:	20012e97 	.word	0x20012e97
 80059cc:	20012ea8 	.word	0x20012ea8
 80059d0:	20012eac 	.word	0x20012eac

080059d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b088      	sub	sp, #32
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d064      	beq.n	8005ab0 <vPortFree+0xdc>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80059e6:	2308      	movs	r3, #8
 80059e8:	425b      	negs	r3, r3
 80059ea:	69fa      	ldr	r2, [r7, #28]
 80059ec:	4413      	add	r3, r2
 80059ee:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	4a30      	ldr	r2, [pc, #192]	@ (8005ab8 <vPortFree+0xe4>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d305      	bcc.n	8005a08 <vPortFree+0x34>
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	4a2f      	ldr	r2, [pc, #188]	@ (8005abc <vPortFree+0xe8>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d801      	bhi.n	8005a08 <vPortFree+0x34>
 8005a04:	2301      	movs	r3, #1
 8005a06:	e000      	b.n	8005a0a <vPortFree+0x36>
 8005a08:	2300      	movs	r3, #0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d10b      	bne.n	8005a26 <vPortFree+0x52>
    __asm volatile
 8005a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a12:	f383 8811 	msr	BASEPRI, r3
 8005a16:	f3bf 8f6f 	isb	sy
 8005a1a:	f3bf 8f4f 	dsb	sy
 8005a1e:	617b      	str	r3, [r7, #20]
}
 8005a20:	bf00      	nop
 8005a22:	bf00      	nop
 8005a24:	e7fd      	b.n	8005a22 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8005a26:	69bb      	ldr	r3, [r7, #24]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	db0b      	blt.n	8005a46 <vPortFree+0x72>
    __asm volatile
 8005a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a32:	f383 8811 	msr	BASEPRI, r3
 8005a36:	f3bf 8f6f 	isb	sy
 8005a3a:	f3bf 8f4f 	dsb	sy
 8005a3e:	613b      	str	r3, [r7, #16]
}
 8005a40:	bf00      	nop
 8005a42:	bf00      	nop
 8005a44:	e7fd      	b.n	8005a42 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d00b      	beq.n	8005a66 <vPortFree+0x92>
    __asm volatile
 8005a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a52:	f383 8811 	msr	BASEPRI, r3
 8005a56:	f3bf 8f6f 	isb	sy
 8005a5a:	f3bf 8f4f 	dsb	sy
 8005a5e:	60fb      	str	r3, [r7, #12]
}
 8005a60:	bf00      	nop
 8005a62:	bf00      	nop
 8005a64:	e7fd      	b.n	8005a62 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	0fdb      	lsrs	r3, r3, #31
 8005a6c:	f003 0301 	and.w	r3, r3, #1
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d01c      	beq.n	8005ab0 <vPortFree+0xdc>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d118      	bne.n	8005ab0 <vPortFree+0xdc>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8005a8a:	f7fe f979 	bl	8003d80 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	685a      	ldr	r2, [r3, #4]
 8005a92:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac0 <vPortFree+0xec>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4413      	add	r3, r2
 8005a98:	4a09      	ldr	r2, [pc, #36]	@ (8005ac0 <vPortFree+0xec>)
 8005a9a:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005a9c:	69b8      	ldr	r0, [r7, #24]
 8005a9e:	f000 f86d 	bl	8005b7c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8005aa2:	4b08      	ldr	r3, [pc, #32]	@ (8005ac4 <vPortFree+0xf0>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	4a06      	ldr	r2, [pc, #24]	@ (8005ac4 <vPortFree+0xf0>)
 8005aaa:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8005aac:	f7fe f976 	bl	8003d9c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8005ab0:	bf00      	nop
 8005ab2:	3720      	adds	r7, #32
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	20000298 	.word	0x20000298
 8005abc:	20012e97 	.word	0x20012e97
 8005ac0:	20012ea4 	.word	0x20012ea4
 8005ac4:	20012eb0 	.word	0x20012eb0

08005ac8 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b085      	sub	sp, #20
 8005acc:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005ace:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8005ad2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8005ad4:	4b24      	ldr	r3, [pc, #144]	@ (8005b68 <prvHeapInit+0xa0>)
 8005ad6:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f003 0307 	and.w	r3, r3, #7
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00c      	beq.n	8005afc <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	3307      	adds	r3, #7
 8005ae6:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f023 0307 	bic.w	r3, r3, #7
 8005aee:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8005af0:	68ba      	ldr	r2, [r7, #8]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	1ad3      	subs	r3, r2, r3
 8005af6:	4a1c      	ldr	r2, [pc, #112]	@ (8005b68 <prvHeapInit+0xa0>)
 8005af8:	4413      	add	r3, r2
 8005afa:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	4a1b      	ldr	r2, [pc, #108]	@ (8005b6c <prvHeapInit+0xa4>)
 8005b00:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8005b02:	4b1a      	ldr	r3, [pc, #104]	@ (8005b6c <prvHeapInit+0xa4>)
 8005b04:	2200      	movs	r2, #0
 8005b06:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	4413      	add	r3, r2
 8005b0e:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8005b10:	2208      	movs	r2, #8
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	1a9b      	subs	r3, r3, r2
 8005b16:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f023 0307 	bic.w	r3, r3, #7
 8005b1e:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4a13      	ldr	r2, [pc, #76]	@ (8005b70 <prvHeapInit+0xa8>)
 8005b24:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8005b26:	4b12      	ldr	r3, [pc, #72]	@ (8005b70 <prvHeapInit+0xa8>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8005b2e:	4b10      	ldr	r3, [pc, #64]	@ (8005b70 <prvHeapInit+0xa8>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2200      	movs	r2, #0
 8005b34:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	1ad2      	subs	r2, r2, r3
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8005b44:	4b0a      	ldr	r3, [pc, #40]	@ (8005b70 <prvHeapInit+0xa8>)
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	4a08      	ldr	r2, [pc, #32]	@ (8005b74 <prvHeapInit+0xac>)
 8005b52:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	4a07      	ldr	r2, [pc, #28]	@ (8005b78 <prvHeapInit+0xb0>)
 8005b5a:	6013      	str	r3, [r2, #0]
}
 8005b5c:	bf00      	nop
 8005b5e:	3714      	adds	r7, #20
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr
 8005b68:	20000298 	.word	0x20000298
 8005b6c:	20012e98 	.word	0x20012e98
 8005b70:	20012ea0 	.word	0x20012ea0
 8005b74:	20012ea8 	.word	0x20012ea8
 8005b78:	20012ea4 	.word	0x20012ea4

08005b7c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8005b84:	4b36      	ldr	r3, [pc, #216]	@ (8005c60 <prvInsertBlockIntoFreeList+0xe4>)
 8005b86:	617b      	str	r3, [r7, #20]
 8005b88:	e002      	b.n	8005b90 <prvInsertBlockIntoFreeList+0x14>
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	617b      	str	r3, [r7, #20]
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d8f7      	bhi.n	8005b8a <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	4a30      	ldr	r2, [pc, #192]	@ (8005c60 <prvInsertBlockIntoFreeList+0xe4>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d018      	beq.n	8005bd4 <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	4a2f      	ldr	r2, [pc, #188]	@ (8005c64 <prvInsertBlockIntoFreeList+0xe8>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d305      	bcc.n	8005bb6 <prvInsertBlockIntoFreeList+0x3a>
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	4a2e      	ldr	r2, [pc, #184]	@ (8005c68 <prvInsertBlockIntoFreeList+0xec>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d801      	bhi.n	8005bb6 <prvInsertBlockIntoFreeList+0x3a>
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e000      	b.n	8005bb8 <prvInsertBlockIntoFreeList+0x3c>
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d10b      	bne.n	8005bd4 <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8005bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc0:	f383 8811 	msr	BASEPRI, r3
 8005bc4:	f3bf 8f6f 	isb	sy
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	60fb      	str	r3, [r7, #12]
}
 8005bce:	bf00      	nop
 8005bd0:	bf00      	nop
 8005bd2:	e7fd      	b.n	8005bd0 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	4413      	add	r3, r2
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d108      	bne.n	8005bf8 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	685a      	ldr	r2, [r3, #4]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	441a      	add	r2, r3
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	441a      	add	r2, r3
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d118      	bne.n	8005c3e <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	4b16      	ldr	r3, [pc, #88]	@ (8005c6c <prvInsertBlockIntoFreeList+0xf0>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d00d      	beq.n	8005c34 <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685a      	ldr	r2, [r3, #4]
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	441a      	add	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	e008      	b.n	8005c46 <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8005c34:	4b0d      	ldr	r3, [pc, #52]	@ (8005c6c <prvInsertBlockIntoFreeList+0xf0>)
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	e003      	b.n	8005c46 <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d002      	beq.n	8005c54 <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005c54:	bf00      	nop
 8005c56:	371c      	adds	r7, #28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr
 8005c60:	20012e98 	.word	0x20012e98
 8005c64:	20000298 	.word	0x20000298
 8005c68:	20012e97 	.word	0x20012e97
 8005c6c:	20012ea0 	.word	0x20012ea0

08005c70 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8005c70:	b580      	push	{r7, lr}
 8005c72:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8005c74:	4803      	ldr	r0, [pc, #12]	@ (8005c84 <_cbSendSystemDesc+0x14>)
 8005c76:	f000 ffd3 	bl	8006c20 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8005c7a:	4803      	ldr	r0, [pc, #12]	@ (8005c88 <_cbSendSystemDesc+0x18>)
 8005c7c:	f000 ffd0 	bl	8006c20 <SEGGER_SYSVIEW_SendSysDesc>
}
 8005c80:	bf00      	nop
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	08007774 	.word	0x08007774
 8005c88:	080077a0 	.word	0x080077a0

08005c8c <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8005c90:	4b06      	ldr	r3, [pc, #24]	@ (8005cac <SEGGER_SYSVIEW_Conf+0x20>)
 8005c92:	6818      	ldr	r0, [r3, #0]
 8005c94:	4b05      	ldr	r3, [pc, #20]	@ (8005cac <SEGGER_SYSVIEW_Conf+0x20>)
 8005c96:	6819      	ldr	r1, [r3, #0]
 8005c98:	4b05      	ldr	r3, [pc, #20]	@ (8005cb0 <SEGGER_SYSVIEW_Conf+0x24>)
 8005c9a:	4a06      	ldr	r2, [pc, #24]	@ (8005cb4 <SEGGER_SYSVIEW_Conf+0x28>)
 8005c9c:	f000 fc46 	bl	800652c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8005ca0:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8005ca4:	f000 fc86 	bl	80065b4 <SEGGER_SYSVIEW_SetRAMBase>
}
 8005ca8:	bf00      	nop
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	20000000 	.word	0x20000000
 8005cb0:	08005c71 	.word	0x08005c71
 8005cb4:	0800785c 	.word	0x0800785c

08005cb8 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8005cbe:	4b26      	ldr	r3, [pc, #152]	@ (8005d58 <_DoInit+0xa0>)
 8005cc0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8005cc2:	22a8      	movs	r2, #168	@ 0xa8
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	6838      	ldr	r0, [r7, #0]
 8005cc8:	f001 fcc7 	bl	800765a <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	2203      	movs	r2, #3
 8005cd0:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	2203      	movs	r2, #3
 8005cd6:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	4a20      	ldr	r2, [pc, #128]	@ (8005d5c <_DoInit+0xa4>)
 8005cdc:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	4a1f      	ldr	r2, [pc, #124]	@ (8005d60 <_DoInit+0xa8>)
 8005ce2:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005cea:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	4a16      	ldr	r2, [pc, #88]	@ (8005d5c <_DoInit+0xa4>)
 8005d02:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	4a17      	ldr	r2, [pc, #92]	@ (8005d64 <_DoInit+0xac>)
 8005d08:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2210      	movs	r2, #16
 8005d0e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	2200      	movs	r2, #0
 8005d14:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8005d22:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005d26:	2300      	movs	r3, #0
 8005d28:	607b      	str	r3, [r7, #4]
 8005d2a:	e00c      	b.n	8005d46 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f1c3 030f 	rsb	r3, r3, #15
 8005d32:	4a0d      	ldr	r2, [pc, #52]	@ (8005d68 <_DoInit+0xb0>)
 8005d34:	5cd1      	ldrb	r1, [r2, r3]
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	460a      	mov	r2, r1
 8005d3e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	3301      	adds	r3, #1
 8005d44:	607b      	str	r3, [r7, #4]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2b0f      	cmp	r3, #15
 8005d4a:	d9ef      	bls.n	8005d2c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8005d4c:	f3bf 8f5f 	dmb	sy
}
 8005d50:	bf00      	nop
 8005d52:	3708      	adds	r7, #8
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	20012eb4 	.word	0x20012eb4
 8005d5c:	080077b0 	.word	0x080077b0
 8005d60:	20012f5c 	.word	0x20012f5c
 8005d64:	2001335c 	.word	0x2001335c
 8005d68:	0800783c 	.word	0x0800783c

08005d6c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b08c      	sub	sp, #48	@ 0x30
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	60b9      	str	r1, [r7, #8]
 8005d76:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8005d78:	4b3e      	ldr	r3, [pc, #248]	@ (8005e74 <SEGGER_RTT_ReadNoLock+0x108>)
 8005d7a:	623b      	str	r3, [r7, #32]
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b53      	cmp	r3, #83	@ 0x53
 8005d84:	d001      	beq.n	8005d8a <SEGGER_RTT_ReadNoLock+0x1e>
 8005d86:	f7ff ff97 	bl	8005cb8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005d8a:	68fa      	ldr	r2, [r7, #12]
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	005b      	lsls	r3, r3, #1
 8005d90:	4413      	add	r3, r2
 8005d92:	00db      	lsls	r3, r3, #3
 8005d94:	3360      	adds	r3, #96	@ 0x60
 8005d96:	4a37      	ldr	r2, [pc, #220]	@ (8005e74 <SEGGER_RTT_ReadNoLock+0x108>)
 8005d98:	4413      	add	r3, r2
 8005d9a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005dac:	2300      	movs	r3, #0
 8005dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005db0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005db2:	69bb      	ldr	r3, [r7, #24]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d92b      	bls.n	8005e10 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	689a      	ldr	r2, [r3, #8]
 8005dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dbe:	1ad3      	subs	r3, r2, r3
 8005dc0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005dc2:	697a      	ldr	r2, [r7, #20]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	bf28      	it	cs
 8005dca:	4613      	movcs	r3, r2
 8005dcc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	685a      	ldr	r2, [r3, #4]
 8005dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd4:	4413      	add	r3, r2
 8005dd6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	6939      	ldr	r1, [r7, #16]
 8005ddc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005dde:	f001 fc69 	bl	80076b4 <memcpy>
    NumBytesRead += NumBytesRem;
 8005de2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	4413      	add	r3, r2
 8005de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	4413      	add	r3, r2
 8005df0:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005dfa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	4413      	add	r3, r2
 8005e00:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d101      	bne.n	8005e10 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005e10:	69ba      	ldr	r2, [r7, #24]
 8005e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	bf28      	it	cs
 8005e20:	4613      	movcs	r3, r2
 8005e22:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d019      	beq.n	8005e5e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	685a      	ldr	r2, [r3, #4]
 8005e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e30:	4413      	add	r3, r2
 8005e32:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	6939      	ldr	r1, [r7, #16]
 8005e38:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005e3a:	f001 fc3b 	bl	80076b4 <memcpy>
    NumBytesRead += NumBytesRem;
 8005e3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	4413      	add	r3, r2
 8005e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005e56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8005e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d002      	beq.n	8005e6a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e68:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3730      	adds	r7, #48	@ 0x30
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	20012eb4 	.word	0x20012eb4

08005e78 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b088      	sub	sp, #32
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	607a      	str	r2, [r7, #4]
 8005e84:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005e86:	4b3d      	ldr	r3, [pc, #244]	@ (8005f7c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005e88:	61bb      	str	r3, [r7, #24]
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	2b53      	cmp	r3, #83	@ 0x53
 8005e92:	d001      	beq.n	8005e98 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005e94:	f7ff ff10 	bl	8005cb8 <_DoInit>
  SEGGER_RTT_LOCK();
 8005e98:	f3ef 8311 	mrs	r3, BASEPRI
 8005e9c:	f04f 0120 	mov.w	r1, #32
 8005ea0:	f381 8811 	msr	BASEPRI, r1
 8005ea4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005ea6:	4b35      	ldr	r3, [pc, #212]	@ (8005f7c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005ea8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005eae:	6939      	ldr	r1, [r7, #16]
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	1c5a      	adds	r2, r3, #1
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	005b      	lsls	r3, r3, #1
 8005eb8:	4413      	add	r3, r2
 8005eba:	00db      	lsls	r3, r3, #3
 8005ebc:	440b      	add	r3, r1
 8005ebe:	3304      	adds	r3, #4
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d008      	beq.n	8005ed8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	691b      	ldr	r3, [r3, #16]
 8005ed0:	69fa      	ldr	r2, [r7, #28]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	dbeb      	blt.n	8005eae <SEGGER_RTT_AllocUpBuffer+0x36>
 8005ed6:	e000      	b.n	8005eda <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005ed8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	691b      	ldr	r3, [r3, #16]
 8005ede:	69fa      	ldr	r2, [r7, #28]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	da3f      	bge.n	8005f64 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005ee4:	6939      	ldr	r1, [r7, #16]
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	1c5a      	adds	r2, r3, #1
 8005eea:	4613      	mov	r3, r2
 8005eec:	005b      	lsls	r3, r3, #1
 8005eee:	4413      	add	r3, r2
 8005ef0:	00db      	lsls	r3, r3, #3
 8005ef2:	440b      	add	r3, r1
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005ef8:	6939      	ldr	r1, [r7, #16]
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	1c5a      	adds	r2, r3, #1
 8005efe:	4613      	mov	r3, r2
 8005f00:	005b      	lsls	r3, r3, #1
 8005f02:	4413      	add	r3, r2
 8005f04:	00db      	lsls	r3, r3, #3
 8005f06:	440b      	add	r3, r1
 8005f08:	3304      	adds	r3, #4
 8005f0a:	68ba      	ldr	r2, [r7, #8]
 8005f0c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005f0e:	6939      	ldr	r1, [r7, #16]
 8005f10:	69fa      	ldr	r2, [r7, #28]
 8005f12:	4613      	mov	r3, r2
 8005f14:	005b      	lsls	r3, r3, #1
 8005f16:	4413      	add	r3, r2
 8005f18:	00db      	lsls	r3, r3, #3
 8005f1a:	440b      	add	r3, r1
 8005f1c:	3320      	adds	r3, #32
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8005f22:	6939      	ldr	r1, [r7, #16]
 8005f24:	69fa      	ldr	r2, [r7, #28]
 8005f26:	4613      	mov	r3, r2
 8005f28:	005b      	lsls	r3, r3, #1
 8005f2a:	4413      	add	r3, r2
 8005f2c:	00db      	lsls	r3, r3, #3
 8005f2e:	440b      	add	r3, r1
 8005f30:	3328      	adds	r3, #40	@ 0x28
 8005f32:	2200      	movs	r2, #0
 8005f34:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005f36:	6939      	ldr	r1, [r7, #16]
 8005f38:	69fa      	ldr	r2, [r7, #28]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	005b      	lsls	r3, r3, #1
 8005f3e:	4413      	add	r3, r2
 8005f40:	00db      	lsls	r3, r3, #3
 8005f42:	440b      	add	r3, r1
 8005f44:	3324      	adds	r3, #36	@ 0x24
 8005f46:	2200      	movs	r2, #0
 8005f48:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005f4a:	6939      	ldr	r1, [r7, #16]
 8005f4c:	69fa      	ldr	r2, [r7, #28]
 8005f4e:	4613      	mov	r3, r2
 8005f50:	005b      	lsls	r3, r3, #1
 8005f52:	4413      	add	r3, r2
 8005f54:	00db      	lsls	r3, r3, #3
 8005f56:	440b      	add	r3, r1
 8005f58:	332c      	adds	r3, #44	@ 0x2c
 8005f5a:	683a      	ldr	r2, [r7, #0]
 8005f5c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005f5e:	f3bf 8f5f 	dmb	sy
 8005f62:	e002      	b.n	8005f6a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8005f64:	f04f 33ff 	mov.w	r3, #4294967295
 8005f68:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005f70:	69fb      	ldr	r3, [r7, #28]
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3720      	adds	r7, #32
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	20012eb4 	.word	0x20012eb4

08005f80 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b08a      	sub	sp, #40	@ 0x28
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
 8005f8c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8005f8e:	4b21      	ldr	r3, [pc, #132]	@ (8006014 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005f90:	623b      	str	r3, [r7, #32]
 8005f92:	6a3b      	ldr	r3, [r7, #32]
 8005f94:	781b      	ldrb	r3, [r3, #0]
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	2b53      	cmp	r3, #83	@ 0x53
 8005f9a:	d001      	beq.n	8005fa0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005f9c:	f7ff fe8c 	bl	8005cb8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8006014 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005fa2:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	d82c      	bhi.n	8006004 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8005faa:	f3ef 8311 	mrs	r3, BASEPRI
 8005fae:	f04f 0120 	mov.w	r1, #32
 8005fb2:	f381 8811 	msr	BASEPRI, r1
 8005fb6:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8005fb8:	68fa      	ldr	r2, [r7, #12]
 8005fba:	4613      	mov	r3, r2
 8005fbc:	005b      	lsls	r3, r3, #1
 8005fbe:	4413      	add	r3, r2
 8005fc0:	00db      	lsls	r3, r3, #3
 8005fc2:	3360      	adds	r3, #96	@ 0x60
 8005fc4:	69fa      	ldr	r2, [r7, #28]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00e      	beq.n	8005fee <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	683a      	ldr	r2, [r7, #0]
 8005fe0:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	2200      	movs	r2, #0
 8005fec:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ff2:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005ff4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005ffe:	2300      	movs	r3, #0
 8006000:	627b      	str	r3, [r7, #36]	@ 0x24
 8006002:	e002      	b.n	800600a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8006004:	f04f 33ff 	mov.w	r3, #4294967295
 8006008:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800600a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800600c:	4618      	mov	r0, r3
 800600e:	3728      	adds	r7, #40	@ 0x28
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}
 8006014:	20012eb4 	.word	0x20012eb4

08006018 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8006018:	b480      	push	{r7}
 800601a:	b087      	sub	sp, #28
 800601c:	af00      	add	r7, sp, #0
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	1c5a      	adds	r2, r3, #1
 800602c:	60fa      	str	r2, [r7, #12]
 800602e:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b80      	cmp	r3, #128	@ 0x80
 8006034:	d90a      	bls.n	800604c <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8006036:	2380      	movs	r3, #128	@ 0x80
 8006038:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 800603a:	e007      	b.n	800604c <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 800603c:	68ba      	ldr	r2, [r7, #8]
 800603e:	1c53      	adds	r3, r2, #1
 8006040:	60bb      	str	r3, [r7, #8]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	1c59      	adds	r1, r3, #1
 8006046:	60f9      	str	r1, [r7, #12]
 8006048:	7812      	ldrb	r2, [r2, #0]
 800604a:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	1e5a      	subs	r2, r3, #1
 8006050:	607a      	str	r2, [r7, #4]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d003      	beq.n	800605e <_EncodeStr+0x46>
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d1ee      	bne.n	800603c <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 800605e:	68ba      	ldr	r2, [r7, #8]
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	1ad3      	subs	r3, r2, r3
 8006064:	b2da      	uxtb	r2, r3
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 800606a:	68fb      	ldr	r3, [r7, #12]
}
 800606c:	4618      	mov	r0, r3
 800606e:	371c      	adds	r7, #28
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	3307      	adds	r3, #7
}
 8006084:	4618      	mov	r0, r3
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8006090:	b580      	push	{r7, lr}
 8006092:	b082      	sub	sp, #8
 8006094:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006096:	4b34      	ldr	r3, [pc, #208]	@ (8006168 <_HandleIncomingPacket+0xd8>)
 8006098:	7e1b      	ldrb	r3, [r3, #24]
 800609a:	4618      	mov	r0, r3
 800609c:	1cfb      	adds	r3, r7, #3
 800609e:	2201      	movs	r2, #1
 80060a0:	4619      	mov	r1, r3
 80060a2:	f7ff fe63 	bl	8005d6c <SEGGER_RTT_ReadNoLock>
 80060a6:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d057      	beq.n	800615e <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 80060ae:	78fb      	ldrb	r3, [r7, #3]
 80060b0:	2b80      	cmp	r3, #128	@ 0x80
 80060b2:	d031      	beq.n	8006118 <_HandleIncomingPacket+0x88>
 80060b4:	2b80      	cmp	r3, #128	@ 0x80
 80060b6:	dc40      	bgt.n	800613a <_HandleIncomingPacket+0xaa>
 80060b8:	2b07      	cmp	r3, #7
 80060ba:	dc15      	bgt.n	80060e8 <_HandleIncomingPacket+0x58>
 80060bc:	2b00      	cmp	r3, #0
 80060be:	dd3c      	ble.n	800613a <_HandleIncomingPacket+0xaa>
 80060c0:	3b01      	subs	r3, #1
 80060c2:	2b06      	cmp	r3, #6
 80060c4:	d839      	bhi.n	800613a <_HandleIncomingPacket+0xaa>
 80060c6:	a201      	add	r2, pc, #4	@ (adr r2, 80060cc <_HandleIncomingPacket+0x3c>)
 80060c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060cc:	080060ef 	.word	0x080060ef
 80060d0:	080060f5 	.word	0x080060f5
 80060d4:	080060fb 	.word	0x080060fb
 80060d8:	08006101 	.word	0x08006101
 80060dc:	08006107 	.word	0x08006107
 80060e0:	0800610d 	.word	0x0800610d
 80060e4:	08006113 	.word	0x08006113
 80060e8:	2b7f      	cmp	r3, #127	@ 0x7f
 80060ea:	d033      	beq.n	8006154 <_HandleIncomingPacket+0xc4>
 80060ec:	e025      	b.n	800613a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80060ee:	f000 fb25 	bl	800673c <SEGGER_SYSVIEW_Start>
      break;
 80060f2:	e034      	b.n	800615e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80060f4:	f000 fbdc 	bl	80068b0 <SEGGER_SYSVIEW_Stop>
      break;
 80060f8:	e031      	b.n	800615e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80060fa:	f000 fdb5 	bl	8006c68 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80060fe:	e02e      	b.n	800615e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8006100:	f000 fd7a 	bl	8006bf8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8006104:	e02b      	b.n	800615e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8006106:	f000 fbf9 	bl	80068fc <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800610a:	e028      	b.n	800615e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800610c:	f001 f8e6 	bl	80072dc <SEGGER_SYSVIEW_SendNumModules>
      break;
 8006110:	e025      	b.n	800615e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8006112:	f001 f8c5 	bl	80072a0 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8006116:	e022      	b.n	800615e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006118:	4b13      	ldr	r3, [pc, #76]	@ (8006168 <_HandleIncomingPacket+0xd8>)
 800611a:	7e1b      	ldrb	r3, [r3, #24]
 800611c:	4618      	mov	r0, r3
 800611e:	1cfb      	adds	r3, r7, #3
 8006120:	2201      	movs	r2, #1
 8006122:	4619      	mov	r1, r3
 8006124:	f7ff fe22 	bl	8005d6c <SEGGER_RTT_ReadNoLock>
 8006128:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d013      	beq.n	8006158 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8006130:	78fb      	ldrb	r3, [r7, #3]
 8006132:	4618      	mov	r0, r3
 8006134:	f001 f82a 	bl	800718c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8006138:	e00e      	b.n	8006158 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800613a:	78fb      	ldrb	r3, [r7, #3]
 800613c:	b25b      	sxtb	r3, r3
 800613e:	2b00      	cmp	r3, #0
 8006140:	da0c      	bge.n	800615c <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006142:	4b09      	ldr	r3, [pc, #36]	@ (8006168 <_HandleIncomingPacket+0xd8>)
 8006144:	7e1b      	ldrb	r3, [r3, #24]
 8006146:	4618      	mov	r0, r3
 8006148:	1cfb      	adds	r3, r7, #3
 800614a:	2201      	movs	r2, #1
 800614c:	4619      	mov	r1, r3
 800614e:	f7ff fe0d 	bl	8005d6c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8006152:	e003      	b.n	800615c <_HandleIncomingPacket+0xcc>
      break;
 8006154:	bf00      	nop
 8006156:	e002      	b.n	800615e <_HandleIncomingPacket+0xce>
      break;
 8006158:	bf00      	nop
 800615a:	e000      	b.n	800615e <_HandleIncomingPacket+0xce>
      break;
 800615c:	bf00      	nop
    }
  }
}
 800615e:	bf00      	nop
 8006160:	3708      	adds	r7, #8
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
 8006166:	bf00      	nop
 8006168:	20019774 	.word	0x20019774

0800616c <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800616c:	b580      	push	{r7, lr}
 800616e:	b08c      	sub	sp, #48	@ 0x30
 8006170:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8006172:	2301      	movs	r3, #1
 8006174:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8006176:	1d3b      	adds	r3, r7, #4
 8006178:	3301      	adds	r3, #1
 800617a:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006180:	4b31      	ldr	r3, [pc, #196]	@ (8006248 <_TrySendOverflowPacket+0xdc>)
 8006182:	695b      	ldr	r3, [r3, #20]
 8006184:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006186:	e00b      	b.n	80061a0 <_TrySendOverflowPacket+0x34>
 8006188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618a:	b2da      	uxtb	r2, r3
 800618c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800618e:	1c59      	adds	r1, r3, #1
 8006190:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006192:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006196:	b2d2      	uxtb	r2, r2
 8006198:	701a      	strb	r2, [r3, #0]
 800619a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619c:	09db      	lsrs	r3, r3, #7
 800619e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80061a4:	d8f0      	bhi.n	8006188 <_TrySendOverflowPacket+0x1c>
 80061a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061a8:	1c5a      	adds	r2, r3, #1
 80061aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061ae:	b2d2      	uxtb	r2, r2
 80061b0:	701a      	strb	r2, [r3, #0]
 80061b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061b4:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80061b6:	4b25      	ldr	r3, [pc, #148]	@ (800624c <_TrySendOverflowPacket+0xe0>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80061bc:	4b22      	ldr	r3, [pc, #136]	@ (8006248 <_TrySendOverflowPacket+0xdc>)
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	69ba      	ldr	r2, [r7, #24]
 80061c2:	1ad3      	subs	r3, r2, r3
 80061c4:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80061c6:	69fb      	ldr	r3, [r7, #28]
 80061c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	623b      	str	r3, [r7, #32]
 80061ce:	e00b      	b.n	80061e8 <_TrySendOverflowPacket+0x7c>
 80061d0:	6a3b      	ldr	r3, [r7, #32]
 80061d2:	b2da      	uxtb	r2, r3
 80061d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d6:	1c59      	adds	r1, r3, #1
 80061d8:	6279      	str	r1, [r7, #36]	@ 0x24
 80061da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061de:	b2d2      	uxtb	r2, r2
 80061e0:	701a      	strb	r2, [r3, #0]
 80061e2:	6a3b      	ldr	r3, [r7, #32]
 80061e4:	09db      	lsrs	r3, r3, #7
 80061e6:	623b      	str	r3, [r7, #32]
 80061e8:	6a3b      	ldr	r3, [r7, #32]
 80061ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80061ec:	d8f0      	bhi.n	80061d0 <_TrySendOverflowPacket+0x64>
 80061ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f0:	1c5a      	adds	r2, r3, #1
 80061f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80061f4:	6a3a      	ldr	r2, [r7, #32]
 80061f6:	b2d2      	uxtb	r2, r2
 80061f8:	701a      	strb	r2, [r3, #0]
 80061fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fc:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 80061fe:	4b12      	ldr	r3, [pc, #72]	@ (8006248 <_TrySendOverflowPacket+0xdc>)
 8006200:	785b      	ldrb	r3, [r3, #1]
 8006202:	4618      	mov	r0, r3
 8006204:	1d3b      	adds	r3, r7, #4
 8006206:	69fa      	ldr	r2, [r7, #28]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	461a      	mov	r2, r3
 800620c:	1d3b      	adds	r3, r7, #4
 800620e:	4619      	mov	r1, r3
 8006210:	f7f9 ffde 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8006214:	4603      	mov	r3, r0
 8006216:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d009      	beq.n	8006232 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800621e:	4a0a      	ldr	r2, [pc, #40]	@ (8006248 <_TrySendOverflowPacket+0xdc>)
 8006220:	69bb      	ldr	r3, [r7, #24]
 8006222:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8006224:	4b08      	ldr	r3, [pc, #32]	@ (8006248 <_TrySendOverflowPacket+0xdc>)
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	3b01      	subs	r3, #1
 800622a:	b2da      	uxtb	r2, r3
 800622c:	4b06      	ldr	r3, [pc, #24]	@ (8006248 <_TrySendOverflowPacket+0xdc>)
 800622e:	701a      	strb	r2, [r3, #0]
 8006230:	e004      	b.n	800623c <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8006232:	4b05      	ldr	r3, [pc, #20]	@ (8006248 <_TrySendOverflowPacket+0xdc>)
 8006234:	695b      	ldr	r3, [r3, #20]
 8006236:	3301      	adds	r3, #1
 8006238:	4a03      	ldr	r2, [pc, #12]	@ (8006248 <_TrySendOverflowPacket+0xdc>)
 800623a:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800623c:	693b      	ldr	r3, [r7, #16]
}
 800623e:	4618      	mov	r0, r3
 8006240:	3730      	adds	r7, #48	@ 0x30
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	20019774 	.word	0x20019774
 800624c:	e0001004 	.word	0xe0001004

08006250 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8006250:	b580      	push	{r7, lr}
 8006252:	b08a      	sub	sp, #40	@ 0x28
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800625c:	4b98      	ldr	r3, [pc, #608]	@ (80064c0 <_SendPacket+0x270>)
 800625e:	781b      	ldrb	r3, [r3, #0]
 8006260:	2b01      	cmp	r3, #1
 8006262:	d010      	beq.n	8006286 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8006264:	4b96      	ldr	r3, [pc, #600]	@ (80064c0 <_SendPacket+0x270>)
 8006266:	781b      	ldrb	r3, [r3, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	f000 812d 	beq.w	80064c8 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800626e:	4b94      	ldr	r3, [pc, #592]	@ (80064c0 <_SendPacket+0x270>)
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	2b02      	cmp	r3, #2
 8006274:	d109      	bne.n	800628a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8006276:	f7ff ff79 	bl	800616c <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800627a:	4b91      	ldr	r3, [pc, #580]	@ (80064c0 <_SendPacket+0x270>)
 800627c:	781b      	ldrb	r3, [r3, #0]
 800627e:	2b01      	cmp	r3, #1
 8006280:	f040 8124 	bne.w	80064cc <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8006284:	e001      	b.n	800628a <_SendPacket+0x3a>
    goto Send;
 8006286:	bf00      	nop
 8006288:	e000      	b.n	800628c <_SendPacket+0x3c>
Send:
 800628a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2b1f      	cmp	r3, #31
 8006290:	d809      	bhi.n	80062a6 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8006292:	4b8b      	ldr	r3, [pc, #556]	@ (80064c0 <_SendPacket+0x270>)
 8006294:	69da      	ldr	r2, [r3, #28]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	fa22 f303 	lsr.w	r3, r2, r3
 800629c:	f003 0301 	and.w	r3, r3, #1
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f040 8115 	bne.w	80064d0 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2b17      	cmp	r3, #23
 80062aa:	d807      	bhi.n	80062bc <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	3b01      	subs	r3, #1
 80062b0:	60fb      	str	r3, [r7, #12]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	b2da      	uxtb	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	701a      	strb	r2, [r3, #0]
 80062ba:	e0c4      	b.n	8006446 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 80062bc:	68ba      	ldr	r2, [r7, #8]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80062c8:	d912      	bls.n	80062f0 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	09da      	lsrs	r2, r3, #7
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	3b01      	subs	r3, #1
 80062d2:	60fb      	str	r3, [r7, #12]
 80062d4:	b2d2      	uxtb	r2, r2
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	3a01      	subs	r2, #1
 80062e2:	60fa      	str	r2, [r7, #12]
 80062e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80062e8:	b2da      	uxtb	r2, r3
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	701a      	strb	r2, [r3, #0]
 80062ee:	e006      	b.n	80062fe <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	3b01      	subs	r3, #1
 80062f4:	60fb      	str	r3, [r7, #12]
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	b2da      	uxtb	r2, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2b7e      	cmp	r3, #126	@ 0x7e
 8006302:	d807      	bhi.n	8006314 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	3b01      	subs	r3, #1
 8006308:	60fb      	str	r3, [r7, #12]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	b2da      	uxtb	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	701a      	strb	r2, [r3, #0]
 8006312:	e098      	b.n	8006446 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800631a:	d212      	bcs.n	8006342 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	09da      	lsrs	r2, r3, #7
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	3b01      	subs	r3, #1
 8006324:	60fb      	str	r3, [r7, #12]
 8006326:	b2d2      	uxtb	r2, r2
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	b2db      	uxtb	r3, r3
 8006330:	68fa      	ldr	r2, [r7, #12]
 8006332:	3a01      	subs	r2, #1
 8006334:	60fa      	str	r2, [r7, #12]
 8006336:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800633a:	b2da      	uxtb	r2, r3
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	701a      	strb	r2, [r3, #0]
 8006340:	e081      	b.n	8006446 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006348:	d21d      	bcs.n	8006386 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	0b9a      	lsrs	r2, r3, #14
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	3b01      	subs	r3, #1
 8006352:	60fb      	str	r3, [r7, #12]
 8006354:	b2d2      	uxtb	r2, r2
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	09db      	lsrs	r3, r3, #7
 800635e:	b2db      	uxtb	r3, r3
 8006360:	68fa      	ldr	r2, [r7, #12]
 8006362:	3a01      	subs	r2, #1
 8006364:	60fa      	str	r2, [r7, #12]
 8006366:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800636a:	b2da      	uxtb	r2, r3
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	b2db      	uxtb	r3, r3
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	3a01      	subs	r2, #1
 8006378:	60fa      	str	r2, [r7, #12]
 800637a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800637e:	b2da      	uxtb	r2, r3
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	701a      	strb	r2, [r3, #0]
 8006384:	e05f      	b.n	8006446 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800638c:	d228      	bcs.n	80063e0 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	0d5a      	lsrs	r2, r3, #21
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	3b01      	subs	r3, #1
 8006396:	60fb      	str	r3, [r7, #12]
 8006398:	b2d2      	uxtb	r2, r2
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	0b9b      	lsrs	r3, r3, #14
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	68fa      	ldr	r2, [r7, #12]
 80063a6:	3a01      	subs	r2, #1
 80063a8:	60fa      	str	r2, [r7, #12]
 80063aa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80063ae:	b2da      	uxtb	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	09db      	lsrs	r3, r3, #7
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	3a01      	subs	r2, #1
 80063be:	60fa      	str	r2, [r7, #12]
 80063c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80063c4:	b2da      	uxtb	r2, r3
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	68fa      	ldr	r2, [r7, #12]
 80063d0:	3a01      	subs	r2, #1
 80063d2:	60fa      	str	r2, [r7, #12]
 80063d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80063d8:	b2da      	uxtb	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	701a      	strb	r2, [r3, #0]
 80063de:	e032      	b.n	8006446 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	0f1a      	lsrs	r2, r3, #28
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	3b01      	subs	r3, #1
 80063e8:	60fb      	str	r3, [r7, #12]
 80063ea:	b2d2      	uxtb	r2, r2
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	0d5b      	lsrs	r3, r3, #21
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	68fa      	ldr	r2, [r7, #12]
 80063f8:	3a01      	subs	r2, #1
 80063fa:	60fa      	str	r2, [r7, #12]
 80063fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006400:	b2da      	uxtb	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	0b9b      	lsrs	r3, r3, #14
 800640a:	b2db      	uxtb	r3, r3
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	3a01      	subs	r2, #1
 8006410:	60fa      	str	r2, [r7, #12]
 8006412:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006416:	b2da      	uxtb	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	09db      	lsrs	r3, r3, #7
 8006420:	b2db      	uxtb	r3, r3
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	3a01      	subs	r2, #1
 8006426:	60fa      	str	r2, [r7, #12]
 8006428:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800642c:	b2da      	uxtb	r2, r3
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	b2db      	uxtb	r3, r3
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	3a01      	subs	r2, #1
 800643a:	60fa      	str	r2, [r7, #12]
 800643c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006440:	b2da      	uxtb	r2, r3
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006446:	4b1f      	ldr	r3, [pc, #124]	@ (80064c4 <_SendPacket+0x274>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800644c:	4b1c      	ldr	r3, [pc, #112]	@ (80064c0 <_SendPacket+0x270>)
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	69ba      	ldr	r2, [r7, #24]
 8006452:	1ad3      	subs	r3, r2, r3
 8006454:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	627b      	str	r3, [r7, #36]	@ 0x24
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	623b      	str	r3, [r7, #32]
 800645e:	e00b      	b.n	8006478 <_SendPacket+0x228>
 8006460:	6a3b      	ldr	r3, [r7, #32]
 8006462:	b2da      	uxtb	r2, r3
 8006464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006466:	1c59      	adds	r1, r3, #1
 8006468:	6279      	str	r1, [r7, #36]	@ 0x24
 800646a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800646e:	b2d2      	uxtb	r2, r2
 8006470:	701a      	strb	r2, [r3, #0]
 8006472:	6a3b      	ldr	r3, [r7, #32]
 8006474:	09db      	lsrs	r3, r3, #7
 8006476:	623b      	str	r3, [r7, #32]
 8006478:	6a3b      	ldr	r3, [r7, #32]
 800647a:	2b7f      	cmp	r3, #127	@ 0x7f
 800647c:	d8f0      	bhi.n	8006460 <_SendPacket+0x210>
 800647e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006480:	1c5a      	adds	r2, r3, #1
 8006482:	627a      	str	r2, [r7, #36]	@ 0x24
 8006484:	6a3a      	ldr	r2, [r7, #32]
 8006486:	b2d2      	uxtb	r2, r2
 8006488:	701a      	strb	r2, [r3, #0]
 800648a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648c:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800648e:	4b0c      	ldr	r3, [pc, #48]	@ (80064c0 <_SendPacket+0x270>)
 8006490:	785b      	ldrb	r3, [r3, #1]
 8006492:	4618      	mov	r0, r3
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	1ad3      	subs	r3, r2, r3
 800649a:	461a      	mov	r2, r3
 800649c:	68f9      	ldr	r1, [r7, #12]
 800649e:	f7f9 fe97 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80064a2:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d003      	beq.n	80064b2 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80064aa:	4a05      	ldr	r2, [pc, #20]	@ (80064c0 <_SendPacket+0x270>)
 80064ac:	69bb      	ldr	r3, [r7, #24]
 80064ae:	60d3      	str	r3, [r2, #12]
 80064b0:	e00f      	b.n	80064d2 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80064b2:	4b03      	ldr	r3, [pc, #12]	@ (80064c0 <_SendPacket+0x270>)
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	3301      	adds	r3, #1
 80064b8:	b2da      	uxtb	r2, r3
 80064ba:	4b01      	ldr	r3, [pc, #4]	@ (80064c0 <_SendPacket+0x270>)
 80064bc:	701a      	strb	r2, [r3, #0]
 80064be:	e008      	b.n	80064d2 <_SendPacket+0x282>
 80064c0:	20019774 	.word	0x20019774
 80064c4:	e0001004 	.word	0xe0001004
    goto SendDone;
 80064c8:	bf00      	nop
 80064ca:	e002      	b.n	80064d2 <_SendPacket+0x282>
      goto SendDone;
 80064cc:	bf00      	nop
 80064ce:	e000      	b.n	80064d2 <_SendPacket+0x282>
      goto SendDone;
 80064d0:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80064d2:	4b14      	ldr	r3, [pc, #80]	@ (8006524 <_SendPacket+0x2d4>)
 80064d4:	7e1b      	ldrb	r3, [r3, #24]
 80064d6:	4619      	mov	r1, r3
 80064d8:	4a13      	ldr	r2, [pc, #76]	@ (8006528 <_SendPacket+0x2d8>)
 80064da:	460b      	mov	r3, r1
 80064dc:	005b      	lsls	r3, r3, #1
 80064de:	440b      	add	r3, r1
 80064e0:	00db      	lsls	r3, r3, #3
 80064e2:	4413      	add	r3, r2
 80064e4:	336c      	adds	r3, #108	@ 0x6c
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	4b0e      	ldr	r3, [pc, #56]	@ (8006524 <_SendPacket+0x2d4>)
 80064ea:	7e1b      	ldrb	r3, [r3, #24]
 80064ec:	4618      	mov	r0, r3
 80064ee:	490e      	ldr	r1, [pc, #56]	@ (8006528 <_SendPacket+0x2d8>)
 80064f0:	4603      	mov	r3, r0
 80064f2:	005b      	lsls	r3, r3, #1
 80064f4:	4403      	add	r3, r0
 80064f6:	00db      	lsls	r3, r3, #3
 80064f8:	440b      	add	r3, r1
 80064fa:	3370      	adds	r3, #112	@ 0x70
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d00b      	beq.n	800651a <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006502:	4b08      	ldr	r3, [pc, #32]	@ (8006524 <_SendPacket+0x2d4>)
 8006504:	789b      	ldrb	r3, [r3, #2]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d107      	bne.n	800651a <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800650a:	4b06      	ldr	r3, [pc, #24]	@ (8006524 <_SendPacket+0x2d4>)
 800650c:	2201      	movs	r2, #1
 800650e:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006510:	f7ff fdbe 	bl	8006090 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006514:	4b03      	ldr	r3, [pc, #12]	@ (8006524 <_SendPacket+0x2d4>)
 8006516:	2200      	movs	r2, #0
 8006518:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800651a:	bf00      	nop
 800651c:	3728      	adds	r7, #40	@ 0x28
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	20019774 	.word	0x20019774
 8006528:	20012eb4 	.word	0x20012eb4

0800652c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800652c:	b580      	push	{r7, lr}
 800652e:	b086      	sub	sp, #24
 8006530:	af02      	add	r7, sp, #8
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]
 8006538:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800653a:	2300      	movs	r3, #0
 800653c:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 8006540:	4917      	ldr	r1, [pc, #92]	@ (80065a0 <SEGGER_SYSVIEW_Init+0x74>)
 8006542:	4818      	ldr	r0, [pc, #96]	@ (80065a4 <SEGGER_SYSVIEW_Init+0x78>)
 8006544:	f7ff fc98 	bl	8005e78 <SEGGER_RTT_AllocUpBuffer>
 8006548:	4603      	mov	r3, r0
 800654a:	b2da      	uxtb	r2, r3
 800654c:	4b16      	ldr	r3, [pc, #88]	@ (80065a8 <SEGGER_SYSVIEW_Init+0x7c>)
 800654e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8006550:	4b15      	ldr	r3, [pc, #84]	@ (80065a8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006552:	785a      	ldrb	r2, [r3, #1]
 8006554:	4b14      	ldr	r3, [pc, #80]	@ (80065a8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006556:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006558:	4b13      	ldr	r3, [pc, #76]	@ (80065a8 <SEGGER_SYSVIEW_Init+0x7c>)
 800655a:	7e1b      	ldrb	r3, [r3, #24]
 800655c:	4618      	mov	r0, r3
 800655e:	2300      	movs	r3, #0
 8006560:	9300      	str	r3, [sp, #0]
 8006562:	2308      	movs	r3, #8
 8006564:	4a11      	ldr	r2, [pc, #68]	@ (80065ac <SEGGER_SYSVIEW_Init+0x80>)
 8006566:	490f      	ldr	r1, [pc, #60]	@ (80065a4 <SEGGER_SYSVIEW_Init+0x78>)
 8006568:	f7ff fd0a 	bl	8005f80 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800656c:	4b0e      	ldr	r3, [pc, #56]	@ (80065a8 <SEGGER_SYSVIEW_Init+0x7c>)
 800656e:	2200      	movs	r2, #0
 8006570:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006572:	4b0f      	ldr	r3, [pc, #60]	@ (80065b0 <SEGGER_SYSVIEW_Init+0x84>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a0c      	ldr	r2, [pc, #48]	@ (80065a8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006578:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800657a:	4a0b      	ldr	r2, [pc, #44]	@ (80065a8 <SEGGER_SYSVIEW_Init+0x7c>)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8006580:	4a09      	ldr	r2, [pc, #36]	@ (80065a8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8006586:	4a08      	ldr	r2, [pc, #32]	@ (80065a8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800658c:	4a06      	ldr	r2, [pc, #24]	@ (80065a8 <SEGGER_SYSVIEW_Init+0x7c>)
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8006592:	4b05      	ldr	r3, [pc, #20]	@ (80065a8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006594:	2200      	movs	r2, #0
 8006596:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8006598:	bf00      	nop
 800659a:	3710      	adds	r7, #16
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	2001336c 	.word	0x2001336c
 80065a4:	080077c4 	.word	0x080077c4
 80065a8:	20019774 	.word	0x20019774
 80065ac:	2001976c 	.word	0x2001976c
 80065b0:	e0001004 	.word	0xe0001004

080065b4 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80065bc:	4a04      	ldr	r2, [pc, #16]	@ (80065d0 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6113      	str	r3, [r2, #16]
}
 80065c2:	bf00      	nop
 80065c4:	370c      	adds	r7, #12
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	20019774 	.word	0x20019774

080065d4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b084      	sub	sp, #16
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80065dc:	f3ef 8311 	mrs	r3, BASEPRI
 80065e0:	f04f 0120 	mov.w	r1, #32
 80065e4:	f381 8811 	msr	BASEPRI, r1
 80065e8:	60fb      	str	r3, [r7, #12]
 80065ea:	4808      	ldr	r0, [pc, #32]	@ (800660c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80065ec:	f7ff fd44 	bl	8006078 <_PreparePacket>
 80065f0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	68b9      	ldr	r1, [r7, #8]
 80065f6:	68b8      	ldr	r0, [r7, #8]
 80065f8:	f7ff fe2a 	bl	8006250 <_SendPacket>
  RECORD_END();
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f383 8811 	msr	BASEPRI, r3
}
 8006602:	bf00      	nop
 8006604:	3710      	adds	r7, #16
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	200197a4 	.word	0x200197a4

08006610 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006610:	b580      	push	{r7, lr}
 8006612:	b088      	sub	sp, #32
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800661a:	f3ef 8311 	mrs	r3, BASEPRI
 800661e:	f04f 0120 	mov.w	r1, #32
 8006622:	f381 8811 	msr	BASEPRI, r1
 8006626:	617b      	str	r3, [r7, #20]
 8006628:	4816      	ldr	r0, [pc, #88]	@ (8006684 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800662a:	f7ff fd25 	bl	8006078 <_PreparePacket>
 800662e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	61fb      	str	r3, [r7, #28]
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	61bb      	str	r3, [r7, #24]
 800663c:	e00b      	b.n	8006656 <SEGGER_SYSVIEW_RecordU32+0x46>
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	b2da      	uxtb	r2, r3
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	1c59      	adds	r1, r3, #1
 8006646:	61f9      	str	r1, [r7, #28]
 8006648:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800664c:	b2d2      	uxtb	r2, r2
 800664e:	701a      	strb	r2, [r3, #0]
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	09db      	lsrs	r3, r3, #7
 8006654:	61bb      	str	r3, [r7, #24]
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	2b7f      	cmp	r3, #127	@ 0x7f
 800665a:	d8f0      	bhi.n	800663e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	1c5a      	adds	r2, r3, #1
 8006660:	61fa      	str	r2, [r7, #28]
 8006662:	69ba      	ldr	r2, [r7, #24]
 8006664:	b2d2      	uxtb	r2, r2
 8006666:	701a      	strb	r2, [r3, #0]
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	68f9      	ldr	r1, [r7, #12]
 8006670:	6938      	ldr	r0, [r7, #16]
 8006672:	f7ff fded 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	f383 8811 	msr	BASEPRI, r3
}
 800667c:	bf00      	nop
 800667e:	3720      	adds	r7, #32
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}
 8006684:	200197a4 	.word	0x200197a4

08006688 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8006688:	b580      	push	{r7, lr}
 800668a:	b08c      	sub	sp, #48	@ 0x30
 800668c:	af00      	add	r7, sp, #0
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	60b9      	str	r1, [r7, #8]
 8006692:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006694:	f3ef 8311 	mrs	r3, BASEPRI
 8006698:	f04f 0120 	mov.w	r1, #32
 800669c:	f381 8811 	msr	BASEPRI, r1
 80066a0:	61fb      	str	r3, [r7, #28]
 80066a2:	4825      	ldr	r0, [pc, #148]	@ (8006738 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80066a4:	f7ff fce8 	bl	8006078 <_PreparePacket>
 80066a8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80066aa:	69bb      	ldr	r3, [r7, #24]
 80066ac:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066b6:	e00b      	b.n	80066d0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80066b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ba:	b2da      	uxtb	r2, r3
 80066bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066be:	1c59      	adds	r1, r3, #1
 80066c0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80066c2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80066c6:	b2d2      	uxtb	r2, r2
 80066c8:	701a      	strb	r2, [r3, #0]
 80066ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066cc:	09db      	lsrs	r3, r3, #7
 80066ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80066d4:	d8f0      	bhi.n	80066b8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80066d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d8:	1c5a      	adds	r2, r3, #1
 80066da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066de:	b2d2      	uxtb	r2, r2
 80066e0:	701a      	strb	r2, [r3, #0]
 80066e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066e4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	623b      	str	r3, [r7, #32]
 80066ee:	e00b      	b.n	8006708 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80066f0:	6a3b      	ldr	r3, [r7, #32]
 80066f2:	b2da      	uxtb	r2, r3
 80066f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f6:	1c59      	adds	r1, r3, #1
 80066f8:	6279      	str	r1, [r7, #36]	@ 0x24
 80066fa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80066fe:	b2d2      	uxtb	r2, r2
 8006700:	701a      	strb	r2, [r3, #0]
 8006702:	6a3b      	ldr	r3, [r7, #32]
 8006704:	09db      	lsrs	r3, r3, #7
 8006706:	623b      	str	r3, [r7, #32]
 8006708:	6a3b      	ldr	r3, [r7, #32]
 800670a:	2b7f      	cmp	r3, #127	@ 0x7f
 800670c:	d8f0      	bhi.n	80066f0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800670e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006710:	1c5a      	adds	r2, r3, #1
 8006712:	627a      	str	r2, [r7, #36]	@ 0x24
 8006714:	6a3a      	ldr	r2, [r7, #32]
 8006716:	b2d2      	uxtb	r2, r2
 8006718:	701a      	strb	r2, [r3, #0]
 800671a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	6979      	ldr	r1, [r7, #20]
 8006722:	69b8      	ldr	r0, [r7, #24]
 8006724:	f7ff fd94 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	f383 8811 	msr	BASEPRI, r3
}
 800672e:	bf00      	nop
 8006730:	3730      	adds	r7, #48	@ 0x30
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	200197a4 	.word	0x200197a4

0800673c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800673c:	b580      	push	{r7, lr}
 800673e:	b08c      	sub	sp, #48	@ 0x30
 8006740:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8006742:	4b58      	ldr	r3, [pc, #352]	@ (80068a4 <SEGGER_SYSVIEW_Start+0x168>)
 8006744:	2201      	movs	r2, #1
 8006746:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006748:	f3ef 8311 	mrs	r3, BASEPRI
 800674c:	f04f 0120 	mov.w	r1, #32
 8006750:	f381 8811 	msr	BASEPRI, r1
 8006754:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006756:	4b53      	ldr	r3, [pc, #332]	@ (80068a4 <SEGGER_SYSVIEW_Start+0x168>)
 8006758:	785b      	ldrb	r3, [r3, #1]
 800675a:	220a      	movs	r2, #10
 800675c:	4952      	ldr	r1, [pc, #328]	@ (80068a8 <SEGGER_SYSVIEW_Start+0x16c>)
 800675e:	4618      	mov	r0, r3
 8006760:	f7f9 fd36 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800676a:	200a      	movs	r0, #10
 800676c:	f7ff ff32 	bl	80065d4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006770:	f3ef 8311 	mrs	r3, BASEPRI
 8006774:	f04f 0120 	mov.w	r1, #32
 8006778:	f381 8811 	msr	BASEPRI, r1
 800677c:	60bb      	str	r3, [r7, #8]
 800677e:	484b      	ldr	r0, [pc, #300]	@ (80068ac <SEGGER_SYSVIEW_Start+0x170>)
 8006780:	f7ff fc7a 	bl	8006078 <_PreparePacket>
 8006784:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800678e:	4b45      	ldr	r3, [pc, #276]	@ (80068a4 <SEGGER_SYSVIEW_Start+0x168>)
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006794:	e00b      	b.n	80067ae <SEGGER_SYSVIEW_Start+0x72>
 8006796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006798:	b2da      	uxtb	r2, r3
 800679a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800679c:	1c59      	adds	r1, r3, #1
 800679e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80067a0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80067a4:	b2d2      	uxtb	r2, r2
 80067a6:	701a      	strb	r2, [r3, #0]
 80067a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067aa:	09db      	lsrs	r3, r3, #7
 80067ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80067b2:	d8f0      	bhi.n	8006796 <SEGGER_SYSVIEW_Start+0x5a>
 80067b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067b6:	1c5a      	adds	r2, r3, #1
 80067b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80067bc:	b2d2      	uxtb	r2, r2
 80067be:	701a      	strb	r2, [r3, #0]
 80067c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067c2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80067c8:	4b36      	ldr	r3, [pc, #216]	@ (80068a4 <SEGGER_SYSVIEW_Start+0x168>)
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	623b      	str	r3, [r7, #32]
 80067ce:	e00b      	b.n	80067e8 <SEGGER_SYSVIEW_Start+0xac>
 80067d0:	6a3b      	ldr	r3, [r7, #32]
 80067d2:	b2da      	uxtb	r2, r3
 80067d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d6:	1c59      	adds	r1, r3, #1
 80067d8:	6279      	str	r1, [r7, #36]	@ 0x24
 80067da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80067de:	b2d2      	uxtb	r2, r2
 80067e0:	701a      	strb	r2, [r3, #0]
 80067e2:	6a3b      	ldr	r3, [r7, #32]
 80067e4:	09db      	lsrs	r3, r3, #7
 80067e6:	623b      	str	r3, [r7, #32]
 80067e8:	6a3b      	ldr	r3, [r7, #32]
 80067ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80067ec:	d8f0      	bhi.n	80067d0 <SEGGER_SYSVIEW_Start+0x94>
 80067ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f0:	1c5a      	adds	r2, r3, #1
 80067f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80067f4:	6a3a      	ldr	r2, [r7, #32]
 80067f6:	b2d2      	uxtb	r2, r2
 80067f8:	701a      	strb	r2, [r3, #0]
 80067fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	61fb      	str	r3, [r7, #28]
 8006802:	4b28      	ldr	r3, [pc, #160]	@ (80068a4 <SEGGER_SYSVIEW_Start+0x168>)
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	61bb      	str	r3, [r7, #24]
 8006808:	e00b      	b.n	8006822 <SEGGER_SYSVIEW_Start+0xe6>
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	b2da      	uxtb	r2, r3
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	1c59      	adds	r1, r3, #1
 8006812:	61f9      	str	r1, [r7, #28]
 8006814:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006818:	b2d2      	uxtb	r2, r2
 800681a:	701a      	strb	r2, [r3, #0]
 800681c:	69bb      	ldr	r3, [r7, #24]
 800681e:	09db      	lsrs	r3, r3, #7
 8006820:	61bb      	str	r3, [r7, #24]
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	2b7f      	cmp	r3, #127	@ 0x7f
 8006826:	d8f0      	bhi.n	800680a <SEGGER_SYSVIEW_Start+0xce>
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	1c5a      	adds	r2, r3, #1
 800682c:	61fa      	str	r2, [r7, #28]
 800682e:	69ba      	ldr	r2, [r7, #24]
 8006830:	b2d2      	uxtb	r2, r2
 8006832:	701a      	strb	r2, [r3, #0]
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	617b      	str	r3, [r7, #20]
 800683c:	2300      	movs	r3, #0
 800683e:	613b      	str	r3, [r7, #16]
 8006840:	e00b      	b.n	800685a <SEGGER_SYSVIEW_Start+0x11e>
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	b2da      	uxtb	r2, r3
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	1c59      	adds	r1, r3, #1
 800684a:	6179      	str	r1, [r7, #20]
 800684c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006850:	b2d2      	uxtb	r2, r2
 8006852:	701a      	strb	r2, [r3, #0]
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	09db      	lsrs	r3, r3, #7
 8006858:	613b      	str	r3, [r7, #16]
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	2b7f      	cmp	r3, #127	@ 0x7f
 800685e:	d8f0      	bhi.n	8006842 <SEGGER_SYSVIEW_Start+0x106>
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	1c5a      	adds	r2, r3, #1
 8006864:	617a      	str	r2, [r7, #20]
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	b2d2      	uxtb	r2, r2
 800686a:	701a      	strb	r2, [r3, #0]
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006870:	2218      	movs	r2, #24
 8006872:	6839      	ldr	r1, [r7, #0]
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f7ff fceb 	bl	8006250 <_SendPacket>
      RECORD_END();
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006880:	4b08      	ldr	r3, [pc, #32]	@ (80068a4 <SEGGER_SYSVIEW_Start+0x168>)
 8006882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006884:	2b00      	cmp	r3, #0
 8006886:	d002      	beq.n	800688e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006888:	4b06      	ldr	r3, [pc, #24]	@ (80068a4 <SEGGER_SYSVIEW_Start+0x168>)
 800688a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800688e:	f000 f9eb 	bl	8006c68 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8006892:	f000 f9b1 	bl	8006bf8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8006896:	f000 fd21 	bl	80072dc <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800689a:	bf00      	nop
 800689c:	3730      	adds	r7, #48	@ 0x30
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	20019774 	.word	0x20019774
 80068a8:	08007850 	.word	0x08007850
 80068ac:	200197a4 	.word	0x200197a4

080068b0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80068b6:	f3ef 8311 	mrs	r3, BASEPRI
 80068ba:	f04f 0120 	mov.w	r1, #32
 80068be:	f381 8811 	msr	BASEPRI, r1
 80068c2:	607b      	str	r3, [r7, #4]
 80068c4:	480b      	ldr	r0, [pc, #44]	@ (80068f4 <SEGGER_SYSVIEW_Stop+0x44>)
 80068c6:	f7ff fbd7 	bl	8006078 <_PreparePacket>
 80068ca:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80068cc:	4b0a      	ldr	r3, [pc, #40]	@ (80068f8 <SEGGER_SYSVIEW_Stop+0x48>)
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d007      	beq.n	80068e4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80068d4:	220b      	movs	r2, #11
 80068d6:	6839      	ldr	r1, [r7, #0]
 80068d8:	6838      	ldr	r0, [r7, #0]
 80068da:	f7ff fcb9 	bl	8006250 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80068de:	4b06      	ldr	r3, [pc, #24]	@ (80068f8 <SEGGER_SYSVIEW_Stop+0x48>)
 80068e0:	2200      	movs	r2, #0
 80068e2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f383 8811 	msr	BASEPRI, r3
}
 80068ea:	bf00      	nop
 80068ec:	3708      	adds	r7, #8
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}
 80068f2:	bf00      	nop
 80068f4:	200197a4 	.word	0x200197a4
 80068f8:	20019774 	.word	0x20019774

080068fc <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b08c      	sub	sp, #48	@ 0x30
 8006900:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006902:	f3ef 8311 	mrs	r3, BASEPRI
 8006906:	f04f 0120 	mov.w	r1, #32
 800690a:	f381 8811 	msr	BASEPRI, r1
 800690e:	60fb      	str	r3, [r7, #12]
 8006910:	4845      	ldr	r0, [pc, #276]	@ (8006a28 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8006912:	f7ff fbb1 	bl	8006078 <_PreparePacket>
 8006916:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006920:	4b42      	ldr	r3, [pc, #264]	@ (8006a2c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006926:	e00b      	b.n	8006940 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800692a:	b2da      	uxtb	r2, r3
 800692c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800692e:	1c59      	adds	r1, r3, #1
 8006930:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006932:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006936:	b2d2      	uxtb	r2, r2
 8006938:	701a      	strb	r2, [r3, #0]
 800693a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800693c:	09db      	lsrs	r3, r3, #7
 800693e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006942:	2b7f      	cmp	r3, #127	@ 0x7f
 8006944:	d8f0      	bhi.n	8006928 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8006946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006948:	1c5a      	adds	r2, r3, #1
 800694a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800694c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800694e:	b2d2      	uxtb	r2, r2
 8006950:	701a      	strb	r2, [r3, #0]
 8006952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006954:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	627b      	str	r3, [r7, #36]	@ 0x24
 800695a:	4b34      	ldr	r3, [pc, #208]	@ (8006a2c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	623b      	str	r3, [r7, #32]
 8006960:	e00b      	b.n	800697a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8006962:	6a3b      	ldr	r3, [r7, #32]
 8006964:	b2da      	uxtb	r2, r3
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	1c59      	adds	r1, r3, #1
 800696a:	6279      	str	r1, [r7, #36]	@ 0x24
 800696c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006970:	b2d2      	uxtb	r2, r2
 8006972:	701a      	strb	r2, [r3, #0]
 8006974:	6a3b      	ldr	r3, [r7, #32]
 8006976:	09db      	lsrs	r3, r3, #7
 8006978:	623b      	str	r3, [r7, #32]
 800697a:	6a3b      	ldr	r3, [r7, #32]
 800697c:	2b7f      	cmp	r3, #127	@ 0x7f
 800697e:	d8f0      	bhi.n	8006962 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006982:	1c5a      	adds	r2, r3, #1
 8006984:	627a      	str	r2, [r7, #36]	@ 0x24
 8006986:	6a3a      	ldr	r2, [r7, #32]
 8006988:	b2d2      	uxtb	r2, r2
 800698a:	701a      	strb	r2, [r3, #0]
 800698c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	61fb      	str	r3, [r7, #28]
 8006994:	4b25      	ldr	r3, [pc, #148]	@ (8006a2c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006996:	691b      	ldr	r3, [r3, #16]
 8006998:	61bb      	str	r3, [r7, #24]
 800699a:	e00b      	b.n	80069b4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	b2da      	uxtb	r2, r3
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	1c59      	adds	r1, r3, #1
 80069a4:	61f9      	str	r1, [r7, #28]
 80069a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80069aa:	b2d2      	uxtb	r2, r2
 80069ac:	701a      	strb	r2, [r3, #0]
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	09db      	lsrs	r3, r3, #7
 80069b2:	61bb      	str	r3, [r7, #24]
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80069b8:	d8f0      	bhi.n	800699c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80069ba:	69fb      	ldr	r3, [r7, #28]
 80069bc:	1c5a      	adds	r2, r3, #1
 80069be:	61fa      	str	r2, [r7, #28]
 80069c0:	69ba      	ldr	r2, [r7, #24]
 80069c2:	b2d2      	uxtb	r2, r2
 80069c4:	701a      	strb	r2, [r3, #0]
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	617b      	str	r3, [r7, #20]
 80069ce:	2300      	movs	r3, #0
 80069d0:	613b      	str	r3, [r7, #16]
 80069d2:	e00b      	b.n	80069ec <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	b2da      	uxtb	r2, r3
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	1c59      	adds	r1, r3, #1
 80069dc:	6179      	str	r1, [r7, #20]
 80069de:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80069e2:	b2d2      	uxtb	r2, r2
 80069e4:	701a      	strb	r2, [r3, #0]
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	09db      	lsrs	r3, r3, #7
 80069ea:	613b      	str	r3, [r7, #16]
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80069f0:	d8f0      	bhi.n	80069d4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	1c5a      	adds	r2, r3, #1
 80069f6:	617a      	str	r2, [r7, #20]
 80069f8:	693a      	ldr	r2, [r7, #16]
 80069fa:	b2d2      	uxtb	r2, r2
 80069fc:	701a      	strb	r2, [r3, #0]
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006a02:	2218      	movs	r2, #24
 8006a04:	6879      	ldr	r1, [r7, #4]
 8006a06:	68b8      	ldr	r0, [r7, #8]
 8006a08:	f7ff fc22 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006a12:	4b06      	ldr	r3, [pc, #24]	@ (8006a2c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d002      	beq.n	8006a20 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8006a1a:	4b04      	ldr	r3, [pc, #16]	@ (8006a2c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1e:	4798      	blx	r3
  }
}
 8006a20:	bf00      	nop
 8006a22:	3730      	adds	r7, #48	@ 0x30
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	200197a4 	.word	0x200197a4
 8006a2c:	20019774 	.word	0x20019774

08006a30 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b092      	sub	sp, #72	@ 0x48
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006a38:	f3ef 8311 	mrs	r3, BASEPRI
 8006a3c:	f04f 0120 	mov.w	r1, #32
 8006a40:	f381 8811 	msr	BASEPRI, r1
 8006a44:	617b      	str	r3, [r7, #20]
 8006a46:	486a      	ldr	r0, [pc, #424]	@ (8006bf0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006a48:	f7ff fb16 	bl	8006078 <_PreparePacket>
 8006a4c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	4b66      	ldr	r3, [pc, #408]	@ (8006bf4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006a5c:	691b      	ldr	r3, [r3, #16]
 8006a5e:	1ad3      	subs	r3, r2, r3
 8006a60:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a62:	e00b      	b.n	8006a7c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8006a64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a66:	b2da      	uxtb	r2, r3
 8006a68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a6a:	1c59      	adds	r1, r3, #1
 8006a6c:	6479      	str	r1, [r7, #68]	@ 0x44
 8006a6e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006a72:	b2d2      	uxtb	r2, r2
 8006a74:	701a      	strb	r2, [r3, #0]
 8006a76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a78:	09db      	lsrs	r3, r3, #7
 8006a7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a80:	d8f0      	bhi.n	8006a64 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8006a82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a84:	1c5a      	adds	r2, r3, #1
 8006a86:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a8a:	b2d2      	uxtb	r2, r2
 8006a8c:	701a      	strb	r2, [r3, #0]
 8006a8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a90:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a9c:	e00b      	b.n	8006ab6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8006a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa0:	b2da      	uxtb	r2, r3
 8006aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aa4:	1c59      	adds	r1, r3, #1
 8006aa6:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8006aa8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006aac:	b2d2      	uxtb	r2, r2
 8006aae:	701a      	strb	r2, [r3, #0]
 8006ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ab2:	09db      	lsrs	r3, r3, #7
 8006ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ab8:	2b7f      	cmp	r3, #127	@ 0x7f
 8006aba:	d8f0      	bhi.n	8006a9e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006abe:	1c5a      	adds	r2, r3, #1
 8006ac0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006ac2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006ac4:	b2d2      	uxtb	r2, r2
 8006ac6:	701a      	strb	r2, [r3, #0]
 8006ac8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aca:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	2220      	movs	r2, #32
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	f7ff fa9f 	bl	8006018 <_EncodeStr>
 8006ada:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006adc:	2209      	movs	r2, #9
 8006ade:	68f9      	ldr	r1, [r7, #12]
 8006ae0:	6938      	ldr	r0, [r7, #16]
 8006ae2:	f7ff fbb5 	bl	8006250 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	4b40      	ldr	r3, [pc, #256]	@ (8006bf4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006af4:	691b      	ldr	r3, [r3, #16]
 8006af6:	1ad3      	subs	r3, r2, r3
 8006af8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006afa:	e00b      	b.n	8006b14 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006afe:	b2da      	uxtb	r2, r3
 8006b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b02:	1c59      	adds	r1, r3, #1
 8006b04:	6379      	str	r1, [r7, #52]	@ 0x34
 8006b06:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b0a:	b2d2      	uxtb	r2, r2
 8006b0c:	701a      	strb	r2, [r3, #0]
 8006b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b10:	09db      	lsrs	r3, r3, #7
 8006b12:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b16:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b18:	d8f0      	bhi.n	8006afc <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b1c:	1c5a      	adds	r2, r3, #1
 8006b1e:	637a      	str	r2, [r7, #52]	@ 0x34
 8006b20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b22:	b2d2      	uxtb	r2, r2
 8006b24:	701a      	strb	r2, [r3, #0]
 8006b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b28:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b34:	e00b      	b.n	8006b4e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b38:	b2da      	uxtb	r2, r3
 8006b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b3c:	1c59      	adds	r1, r3, #1
 8006b3e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006b40:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b44:	b2d2      	uxtb	r2, r2
 8006b46:	701a      	strb	r2, [r3, #0]
 8006b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b4a:	09db      	lsrs	r3, r3, #7
 8006b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b50:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b52:	d8f0      	bhi.n	8006b36 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b56:	1c5a      	adds	r2, r3, #1
 8006b58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b5c:	b2d2      	uxtb	r2, r2
 8006b5e:	701a      	strb	r2, [r3, #0]
 8006b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b62:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	691b      	ldr	r3, [r3, #16]
 8006b6c:	623b      	str	r3, [r7, #32]
 8006b6e:	e00b      	b.n	8006b88 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006b70:	6a3b      	ldr	r3, [r7, #32]
 8006b72:	b2da      	uxtb	r2, r3
 8006b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b76:	1c59      	adds	r1, r3, #1
 8006b78:	6279      	str	r1, [r7, #36]	@ 0x24
 8006b7a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b7e:	b2d2      	uxtb	r2, r2
 8006b80:	701a      	strb	r2, [r3, #0]
 8006b82:	6a3b      	ldr	r3, [r7, #32]
 8006b84:	09db      	lsrs	r3, r3, #7
 8006b86:	623b      	str	r3, [r7, #32]
 8006b88:	6a3b      	ldr	r3, [r7, #32]
 8006b8a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b8c:	d8f0      	bhi.n	8006b70 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8006b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b90:	1c5a      	adds	r2, r3, #1
 8006b92:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b94:	6a3a      	ldr	r2, [r7, #32]
 8006b96:	b2d2      	uxtb	r2, r2
 8006b98:	701a      	strb	r2, [r3, #0]
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	61fb      	str	r3, [r7, #28]
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	61bb      	str	r3, [r7, #24]
 8006ba6:	e00b      	b.n	8006bc0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	b2da      	uxtb	r2, r3
 8006bac:	69fb      	ldr	r3, [r7, #28]
 8006bae:	1c59      	adds	r1, r3, #1
 8006bb0:	61f9      	str	r1, [r7, #28]
 8006bb2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006bb6:	b2d2      	uxtb	r2, r2
 8006bb8:	701a      	strb	r2, [r3, #0]
 8006bba:	69bb      	ldr	r3, [r7, #24]
 8006bbc:	09db      	lsrs	r3, r3, #7
 8006bbe:	61bb      	str	r3, [r7, #24]
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	2b7f      	cmp	r3, #127	@ 0x7f
 8006bc4:	d8f0      	bhi.n	8006ba8 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	1c5a      	adds	r2, r3, #1
 8006bca:	61fa      	str	r2, [r7, #28]
 8006bcc:	69ba      	ldr	r2, [r7, #24]
 8006bce:	b2d2      	uxtb	r2, r2
 8006bd0:	701a      	strb	r2, [r3, #0]
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006bd6:	2215      	movs	r2, #21
 8006bd8:	68f9      	ldr	r1, [r7, #12]
 8006bda:	6938      	ldr	r0, [r7, #16]
 8006bdc:	f7ff fb38 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	f383 8811 	msr	BASEPRI, r3
}
 8006be6:	bf00      	nop
 8006be8:	3748      	adds	r7, #72	@ 0x48
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	200197a4 	.word	0x200197a4
 8006bf4:	20019774 	.word	0x20019774

08006bf8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006bfc:	4b07      	ldr	r3, [pc, #28]	@ (8006c1c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006bfe:	6a1b      	ldr	r3, [r3, #32]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d008      	beq.n	8006c16 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006c04:	4b05      	ldr	r3, [pc, #20]	@ (8006c1c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006c06:	6a1b      	ldr	r3, [r3, #32]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d003      	beq.n	8006c16 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006c0e:	4b03      	ldr	r3, [pc, #12]	@ (8006c1c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	4798      	blx	r3
  }
}
 8006c16:	bf00      	nop
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	20019774 	.word	0x20019774

08006c20 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b086      	sub	sp, #24
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c28:	f3ef 8311 	mrs	r3, BASEPRI
 8006c2c:	f04f 0120 	mov.w	r1, #32
 8006c30:	f381 8811 	msr	BASEPRI, r1
 8006c34:	617b      	str	r3, [r7, #20]
 8006c36:	480b      	ldr	r0, [pc, #44]	@ (8006c64 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006c38:	f7ff fa1e 	bl	8006078 <_PreparePacket>
 8006c3c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c3e:	2280      	movs	r2, #128	@ 0x80
 8006c40:	6879      	ldr	r1, [r7, #4]
 8006c42:	6938      	ldr	r0, [r7, #16]
 8006c44:	f7ff f9e8 	bl	8006018 <_EncodeStr>
 8006c48:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8006c4a:	220e      	movs	r2, #14
 8006c4c:	68f9      	ldr	r1, [r7, #12]
 8006c4e:	6938      	ldr	r0, [r7, #16]
 8006c50:	f7ff fafe 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	f383 8811 	msr	BASEPRI, r3
}
 8006c5a:	bf00      	nop
 8006c5c:	3718      	adds	r7, #24
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	200197a4 	.word	0x200197a4

08006c68 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006c68:	b590      	push	{r4, r7, lr}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8006c6e:	4b15      	ldr	r3, [pc, #84]	@ (8006cc4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006c70:	6a1b      	ldr	r3, [r3, #32]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d01a      	beq.n	8006cac <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006c76:	4b13      	ldr	r3, [pc, #76]	@ (8006cc4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d015      	beq.n	8006cac <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006c80:	4b10      	ldr	r3, [pc, #64]	@ (8006cc4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006c82:	6a1b      	ldr	r3, [r3, #32]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4798      	blx	r3
 8006c88:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006c8c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8006c8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c92:	f04f 0200 	mov.w	r2, #0
 8006c96:	f04f 0300 	mov.w	r3, #0
 8006c9a:	000a      	movs	r2, r1
 8006c9c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	4621      	mov	r1, r4
 8006ca4:	200d      	movs	r0, #13
 8006ca6:	f7ff fcef 	bl	8006688 <SEGGER_SYSVIEW_RecordU32x2>
 8006caa:	e006      	b.n	8006cba <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006cac:	4b06      	ldr	r3, [pc, #24]	@ (8006cc8 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4619      	mov	r1, r3
 8006cb2:	200c      	movs	r0, #12
 8006cb4:	f7ff fcac 	bl	8006610 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006cb8:	bf00      	nop
 8006cba:	bf00      	nop
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd90      	pop	{r4, r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	20019774 	.word	0x20019774
 8006cc8:	e0001004 	.word	0xe0001004

08006ccc <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b086      	sub	sp, #24
 8006cd0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006cd2:	f3ef 8311 	mrs	r3, BASEPRI
 8006cd6:	f04f 0120 	mov.w	r1, #32
 8006cda:	f381 8811 	msr	BASEPRI, r1
 8006cde:	60fb      	str	r3, [r7, #12]
 8006ce0:	4819      	ldr	r0, [pc, #100]	@ (8006d48 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006ce2:	f7ff f9c9 	bl	8006078 <_PreparePacket>
 8006ce6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006cec:	4b17      	ldr	r3, [pc, #92]	@ (8006d4c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cf4:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	617b      	str	r3, [r7, #20]
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	613b      	str	r3, [r7, #16]
 8006cfe:	e00b      	b.n	8006d18 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	b2da      	uxtb	r2, r3
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	1c59      	adds	r1, r3, #1
 8006d08:	6179      	str	r1, [r7, #20]
 8006d0a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d0e:	b2d2      	uxtb	r2, r2
 8006d10:	701a      	strb	r2, [r3, #0]
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	09db      	lsrs	r3, r3, #7
 8006d16:	613b      	str	r3, [r7, #16]
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d1c:	d8f0      	bhi.n	8006d00 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	1c5a      	adds	r2, r3, #1
 8006d22:	617a      	str	r2, [r7, #20]
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	b2d2      	uxtb	r2, r2
 8006d28:	701a      	strb	r2, [r3, #0]
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006d2e:	2202      	movs	r2, #2
 8006d30:	6879      	ldr	r1, [r7, #4]
 8006d32:	68b8      	ldr	r0, [r7, #8]
 8006d34:	f7ff fa8c 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f383 8811 	msr	BASEPRI, r3
}
 8006d3e:	bf00      	nop
 8006d40:	3718      	adds	r7, #24
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	200197a4 	.word	0x200197a4
 8006d4c:	e000ed04 	.word	0xe000ed04

08006d50 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006d56:	f3ef 8311 	mrs	r3, BASEPRI
 8006d5a:	f04f 0120 	mov.w	r1, #32
 8006d5e:	f381 8811 	msr	BASEPRI, r1
 8006d62:	607b      	str	r3, [r7, #4]
 8006d64:	4807      	ldr	r0, [pc, #28]	@ (8006d84 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006d66:	f7ff f987 	bl	8006078 <_PreparePacket>
 8006d6a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8006d6c:	2203      	movs	r2, #3
 8006d6e:	6839      	ldr	r1, [r7, #0]
 8006d70:	6838      	ldr	r0, [r7, #0]
 8006d72:	f7ff fa6d 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f383 8811 	msr	BASEPRI, r3
}
 8006d7c:	bf00      	nop
 8006d7e:	3708      	adds	r7, #8
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	200197a4 	.word	0x200197a4

08006d88 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006d8e:	f3ef 8311 	mrs	r3, BASEPRI
 8006d92:	f04f 0120 	mov.w	r1, #32
 8006d96:	f381 8811 	msr	BASEPRI, r1
 8006d9a:	607b      	str	r3, [r7, #4]
 8006d9c:	4807      	ldr	r0, [pc, #28]	@ (8006dbc <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006d9e:	f7ff f96b 	bl	8006078 <_PreparePacket>
 8006da2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006da4:	2212      	movs	r2, #18
 8006da6:	6839      	ldr	r1, [r7, #0]
 8006da8:	6838      	ldr	r0, [r7, #0]
 8006daa:	f7ff fa51 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f383 8811 	msr	BASEPRI, r3
}
 8006db4:	bf00      	nop
 8006db6:	3708      	adds	r7, #8
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	200197a4 	.word	0x200197a4

08006dc0 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b088      	sub	sp, #32
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006dc8:	f3ef 8311 	mrs	r3, BASEPRI
 8006dcc:	f04f 0120 	mov.w	r1, #32
 8006dd0:	f381 8811 	msr	BASEPRI, r1
 8006dd4:	617b      	str	r3, [r7, #20]
 8006dd6:	4817      	ldr	r0, [pc, #92]	@ (8006e34 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 8006dd8:	f7ff f94e 	bl	8006078 <_PreparePacket>
 8006ddc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	61fb      	str	r3, [r7, #28]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	61bb      	str	r3, [r7, #24]
 8006dea:	e00b      	b.n	8006e04 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	b2da      	uxtb	r2, r3
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	1c59      	adds	r1, r3, #1
 8006df4:	61f9      	str	r1, [r7, #28]
 8006df6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006dfa:	b2d2      	uxtb	r2, r2
 8006dfc:	701a      	strb	r2, [r3, #0]
 8006dfe:	69bb      	ldr	r3, [r7, #24]
 8006e00:	09db      	lsrs	r3, r3, #7
 8006e02:	61bb      	str	r3, [r7, #24]
 8006e04:	69bb      	ldr	r3, [r7, #24]
 8006e06:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e08:	d8f0      	bhi.n	8006dec <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	1c5a      	adds	r2, r3, #1
 8006e0e:	61fa      	str	r2, [r7, #28]
 8006e10:	69ba      	ldr	r2, [r7, #24]
 8006e12:	b2d2      	uxtb	r2, r2
 8006e14:	701a      	strb	r2, [r3, #0]
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8006e1a:	221c      	movs	r2, #28
 8006e1c:	68f9      	ldr	r1, [r7, #12]
 8006e1e:	6938      	ldr	r0, [r7, #16]
 8006e20:	f7ff fa16 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	f383 8811 	msr	BASEPRI, r3
}
 8006e2a:	bf00      	nop
 8006e2c:	3720      	adds	r7, #32
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	200197a4 	.word	0x200197a4

08006e38 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b08a      	sub	sp, #40	@ 0x28
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006e42:	f3ef 8311 	mrs	r3, BASEPRI
 8006e46:	f04f 0120 	mov.w	r1, #32
 8006e4a:	f381 8811 	msr	BASEPRI, r1
 8006e4e:	617b      	str	r3, [r7, #20]
 8006e50:	4824      	ldr	r0, [pc, #144]	@ (8006ee4 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 8006e52:	f7ff f911 	bl	8006078 <_PreparePacket>
 8006e56:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	623b      	str	r3, [r7, #32]
 8006e64:	e00b      	b.n	8006e7e <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 8006e66:	6a3b      	ldr	r3, [r7, #32]
 8006e68:	b2da      	uxtb	r2, r3
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6c:	1c59      	adds	r1, r3, #1
 8006e6e:	6279      	str	r1, [r7, #36]	@ 0x24
 8006e70:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006e74:	b2d2      	uxtb	r2, r2
 8006e76:	701a      	strb	r2, [r3, #0]
 8006e78:	6a3b      	ldr	r3, [r7, #32]
 8006e7a:	09db      	lsrs	r3, r3, #7
 8006e7c:	623b      	str	r3, [r7, #32]
 8006e7e:	6a3b      	ldr	r3, [r7, #32]
 8006e80:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e82:	d8f0      	bhi.n	8006e66 <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 8006e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e86:	1c5a      	adds	r2, r3, #1
 8006e88:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e8a:	6a3a      	ldr	r2, [r7, #32]
 8006e8c:	b2d2      	uxtb	r2, r2
 8006e8e:	701a      	strb	r2, [r3, #0]
 8006e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e92:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	61fb      	str	r3, [r7, #28]
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	61bb      	str	r3, [r7, #24]
 8006e9c:	e00b      	b.n	8006eb6 <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	b2da      	uxtb	r2, r3
 8006ea2:	69fb      	ldr	r3, [r7, #28]
 8006ea4:	1c59      	adds	r1, r3, #1
 8006ea6:	61f9      	str	r1, [r7, #28]
 8006ea8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006eac:	b2d2      	uxtb	r2, r2
 8006eae:	701a      	strb	r2, [r3, #0]
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	09db      	lsrs	r3, r3, #7
 8006eb4:	61bb      	str	r3, [r7, #24]
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	2b7f      	cmp	r3, #127	@ 0x7f
 8006eba:	d8f0      	bhi.n	8006e9e <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	1c5a      	adds	r2, r3, #1
 8006ec0:	61fa      	str	r2, [r7, #28]
 8006ec2:	69ba      	ldr	r2, [r7, #24]
 8006ec4:	b2d2      	uxtb	r2, r2
 8006ec6:	701a      	strb	r2, [r3, #0]
 8006ec8:	69fb      	ldr	r3, [r7, #28]
 8006eca:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8006ecc:	221c      	movs	r2, #28
 8006ece:	68f9      	ldr	r1, [r7, #12]
 8006ed0:	6938      	ldr	r0, [r7, #16]
 8006ed2:	f7ff f9bd 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	f383 8811 	msr	BASEPRI, r3
}
 8006edc:	bf00      	nop
 8006ede:	3728      	adds	r7, #40	@ 0x28
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	200197a4 	.word	0x200197a4

08006ee8 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b082      	sub	sp, #8
 8006eec:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006eee:	f3ef 8311 	mrs	r3, BASEPRI
 8006ef2:	f04f 0120 	mov.w	r1, #32
 8006ef6:	f381 8811 	msr	BASEPRI, r1
 8006efa:	607b      	str	r3, [r7, #4]
 8006efc:	4807      	ldr	r0, [pc, #28]	@ (8006f1c <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006efe:	f7ff f8bb 	bl	8006078 <_PreparePacket>
 8006f02:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006f04:	2211      	movs	r2, #17
 8006f06:	6839      	ldr	r1, [r7, #0]
 8006f08:	6838      	ldr	r0, [r7, #0]
 8006f0a:	f7ff f9a1 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f383 8811 	msr	BASEPRI, r3
}
 8006f14:	bf00      	nop
 8006f16:	3708      	adds	r7, #8
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}
 8006f1c:	200197a4 	.word	0x200197a4

08006f20 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b088      	sub	sp, #32
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006f28:	f3ef 8311 	mrs	r3, BASEPRI
 8006f2c:	f04f 0120 	mov.w	r1, #32
 8006f30:	f381 8811 	msr	BASEPRI, r1
 8006f34:	617b      	str	r3, [r7, #20]
 8006f36:	4819      	ldr	r0, [pc, #100]	@ (8006f9c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006f38:	f7ff f89e 	bl	8006078 <_PreparePacket>
 8006f3c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006f42:	4b17      	ldr	r3, [pc, #92]	@ (8006fa0 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006f44:	691b      	ldr	r3, [r3, #16]
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	61fb      	str	r3, [r7, #28]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	61bb      	str	r3, [r7, #24]
 8006f54:	e00b      	b.n	8006f6e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006f56:	69bb      	ldr	r3, [r7, #24]
 8006f58:	b2da      	uxtb	r2, r3
 8006f5a:	69fb      	ldr	r3, [r7, #28]
 8006f5c:	1c59      	adds	r1, r3, #1
 8006f5e:	61f9      	str	r1, [r7, #28]
 8006f60:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006f64:	b2d2      	uxtb	r2, r2
 8006f66:	701a      	strb	r2, [r3, #0]
 8006f68:	69bb      	ldr	r3, [r7, #24]
 8006f6a:	09db      	lsrs	r3, r3, #7
 8006f6c:	61bb      	str	r3, [r7, #24]
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f72:	d8f0      	bhi.n	8006f56 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006f74:	69fb      	ldr	r3, [r7, #28]
 8006f76:	1c5a      	adds	r2, r3, #1
 8006f78:	61fa      	str	r2, [r7, #28]
 8006f7a:	69ba      	ldr	r2, [r7, #24]
 8006f7c:	b2d2      	uxtb	r2, r2
 8006f7e:	701a      	strb	r2, [r3, #0]
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006f84:	2208      	movs	r2, #8
 8006f86:	68f9      	ldr	r1, [r7, #12]
 8006f88:	6938      	ldr	r0, [r7, #16]
 8006f8a:	f7ff f961 	bl	8006250 <_SendPacket>
  RECORD_END();
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	f383 8811 	msr	BASEPRI, r3
}
 8006f94:	bf00      	nop
 8006f96:	3720      	adds	r7, #32
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	200197a4 	.word	0x200197a4
 8006fa0:	20019774 	.word	0x20019774

08006fa4 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b088      	sub	sp, #32
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006fac:	f3ef 8311 	mrs	r3, BASEPRI
 8006fb0:	f04f 0120 	mov.w	r1, #32
 8006fb4:	f381 8811 	msr	BASEPRI, r1
 8006fb8:	617b      	str	r3, [r7, #20]
 8006fba:	4819      	ldr	r0, [pc, #100]	@ (8007020 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006fbc:	f7ff f85c 	bl	8006078 <_PreparePacket>
 8006fc0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006fc6:	4b17      	ldr	r3, [pc, #92]	@ (8007024 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006fc8:	691b      	ldr	r3, [r3, #16]
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	1ad3      	subs	r3, r2, r3
 8006fce:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	61fb      	str	r3, [r7, #28]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	61bb      	str	r3, [r7, #24]
 8006fd8:	e00b      	b.n	8006ff2 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006fda:	69bb      	ldr	r3, [r7, #24]
 8006fdc:	b2da      	uxtb	r2, r3
 8006fde:	69fb      	ldr	r3, [r7, #28]
 8006fe0:	1c59      	adds	r1, r3, #1
 8006fe2:	61f9      	str	r1, [r7, #28]
 8006fe4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006fe8:	b2d2      	uxtb	r2, r2
 8006fea:	701a      	strb	r2, [r3, #0]
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	09db      	lsrs	r3, r3, #7
 8006ff0:	61bb      	str	r3, [r7, #24]
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ff6:	d8f0      	bhi.n	8006fda <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	1c5a      	adds	r2, r3, #1
 8006ffc:	61fa      	str	r2, [r7, #28]
 8006ffe:	69ba      	ldr	r2, [r7, #24]
 8007000:	b2d2      	uxtb	r2, r2
 8007002:	701a      	strb	r2, [r3, #0]
 8007004:	69fb      	ldr	r3, [r7, #28]
 8007006:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8007008:	2204      	movs	r2, #4
 800700a:	68f9      	ldr	r1, [r7, #12]
 800700c:	6938      	ldr	r0, [r7, #16]
 800700e:	f7ff f91f 	bl	8006250 <_SendPacket>
  RECORD_END();
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	f383 8811 	msr	BASEPRI, r3
}
 8007018:	bf00      	nop
 800701a:	3720      	adds	r7, #32
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}
 8007020:	200197a4 	.word	0x200197a4
 8007024:	20019774 	.word	0x20019774

08007028 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8007028:	b580      	push	{r7, lr}
 800702a:	b088      	sub	sp, #32
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007030:	f3ef 8311 	mrs	r3, BASEPRI
 8007034:	f04f 0120 	mov.w	r1, #32
 8007038:	f381 8811 	msr	BASEPRI, r1
 800703c:	617b      	str	r3, [r7, #20]
 800703e:	4819      	ldr	r0, [pc, #100]	@ (80070a4 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8007040:	f7ff f81a 	bl	8006078 <_PreparePacket>
 8007044:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800704a:	4b17      	ldr	r3, [pc, #92]	@ (80070a8 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	1ad3      	subs	r3, r2, r3
 8007052:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	61fb      	str	r3, [r7, #28]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	61bb      	str	r3, [r7, #24]
 800705c:	e00b      	b.n	8007076 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	b2da      	uxtb	r2, r3
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	1c59      	adds	r1, r3, #1
 8007066:	61f9      	str	r1, [r7, #28]
 8007068:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800706c:	b2d2      	uxtb	r2, r2
 800706e:	701a      	strb	r2, [r3, #0]
 8007070:	69bb      	ldr	r3, [r7, #24]
 8007072:	09db      	lsrs	r3, r3, #7
 8007074:	61bb      	str	r3, [r7, #24]
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	2b7f      	cmp	r3, #127	@ 0x7f
 800707a:	d8f0      	bhi.n	800705e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800707c:	69fb      	ldr	r3, [r7, #28]
 800707e:	1c5a      	adds	r2, r3, #1
 8007080:	61fa      	str	r2, [r7, #28]
 8007082:	69ba      	ldr	r2, [r7, #24]
 8007084:	b2d2      	uxtb	r2, r2
 8007086:	701a      	strb	r2, [r3, #0]
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800708c:	2206      	movs	r2, #6
 800708e:	68f9      	ldr	r1, [r7, #12]
 8007090:	6938      	ldr	r0, [r7, #16]
 8007092:	f7ff f8dd 	bl	8006250 <_SendPacket>
  RECORD_END();
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	f383 8811 	msr	BASEPRI, r3
}
 800709c:	bf00      	nop
 800709e:	3720      	adds	r7, #32
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	200197a4 	.word	0x200197a4
 80070a8:	20019774 	.word	0x20019774

080070ac <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b08a      	sub	sp, #40	@ 0x28
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80070b6:	f3ef 8311 	mrs	r3, BASEPRI
 80070ba:	f04f 0120 	mov.w	r1, #32
 80070be:	f381 8811 	msr	BASEPRI, r1
 80070c2:	617b      	str	r3, [r7, #20]
 80070c4:	4827      	ldr	r0, [pc, #156]	@ (8007164 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80070c6:	f7fe ffd7 	bl	8006078 <_PreparePacket>
 80070ca:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80070d0:	4b25      	ldr	r3, [pc, #148]	@ (8007168 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80070d2:	691b      	ldr	r3, [r3, #16]
 80070d4:	687a      	ldr	r2, [r7, #4]
 80070d6:	1ad3      	subs	r3, r2, r3
 80070d8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	623b      	str	r3, [r7, #32]
 80070e2:	e00b      	b.n	80070fc <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 80070e4:	6a3b      	ldr	r3, [r7, #32]
 80070e6:	b2da      	uxtb	r2, r3
 80070e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ea:	1c59      	adds	r1, r3, #1
 80070ec:	6279      	str	r1, [r7, #36]	@ 0x24
 80070ee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80070f2:	b2d2      	uxtb	r2, r2
 80070f4:	701a      	strb	r2, [r3, #0]
 80070f6:	6a3b      	ldr	r3, [r7, #32]
 80070f8:	09db      	lsrs	r3, r3, #7
 80070fa:	623b      	str	r3, [r7, #32]
 80070fc:	6a3b      	ldr	r3, [r7, #32]
 80070fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8007100:	d8f0      	bhi.n	80070e4 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8007102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007104:	1c5a      	adds	r2, r3, #1
 8007106:	627a      	str	r2, [r7, #36]	@ 0x24
 8007108:	6a3a      	ldr	r2, [r7, #32]
 800710a:	b2d2      	uxtb	r2, r2
 800710c:	701a      	strb	r2, [r3, #0]
 800710e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007110:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	61fb      	str	r3, [r7, #28]
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	61bb      	str	r3, [r7, #24]
 800711a:	e00b      	b.n	8007134 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	b2da      	uxtb	r2, r3
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	1c59      	adds	r1, r3, #1
 8007124:	61f9      	str	r1, [r7, #28]
 8007126:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800712a:	b2d2      	uxtb	r2, r2
 800712c:	701a      	strb	r2, [r3, #0]
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	09db      	lsrs	r3, r3, #7
 8007132:	61bb      	str	r3, [r7, #24]
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	2b7f      	cmp	r3, #127	@ 0x7f
 8007138:	d8f0      	bhi.n	800711c <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800713a:	69fb      	ldr	r3, [r7, #28]
 800713c:	1c5a      	adds	r2, r3, #1
 800713e:	61fa      	str	r2, [r7, #28]
 8007140:	69ba      	ldr	r2, [r7, #24]
 8007142:	b2d2      	uxtb	r2, r2
 8007144:	701a      	strb	r2, [r3, #0]
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800714a:	2207      	movs	r2, #7
 800714c:	68f9      	ldr	r1, [r7, #12]
 800714e:	6938      	ldr	r0, [r7, #16]
 8007150:	f7ff f87e 	bl	8006250 <_SendPacket>
  RECORD_END();
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	f383 8811 	msr	BASEPRI, r3
}
 800715a:	bf00      	nop
 800715c:	3728      	adds	r7, #40	@ 0x28
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}
 8007162:	bf00      	nop
 8007164:	200197a4 	.word	0x200197a4
 8007168:	20019774 	.word	0x20019774

0800716c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800716c:	b480      	push	{r7}
 800716e:	b083      	sub	sp, #12
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8007174:	4b04      	ldr	r3, [pc, #16]	@ (8007188 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8007176:	691b      	ldr	r3, [r3, #16]
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	1ad3      	subs	r3, r2, r3
}
 800717c:	4618      	mov	r0, r3
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr
 8007188:	20019774 	.word	0x20019774

0800718c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800718c:	b580      	push	{r7, lr}
 800718e:	b08c      	sub	sp, #48	@ 0x30
 8007190:	af00      	add	r7, sp, #0
 8007192:	4603      	mov	r3, r0
 8007194:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8007196:	4b40      	ldr	r3, [pc, #256]	@ (8007298 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d077      	beq.n	800728e <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800719e:	4b3e      	ldr	r3, [pc, #248]	@ (8007298 <SEGGER_SYSVIEW_SendModule+0x10c>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 80071a4:	2300      	movs	r3, #0
 80071a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071a8:	e008      	b.n	80071bc <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80071aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ac:	691b      	ldr	r3, [r3, #16]
 80071ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 80071b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d007      	beq.n	80071c6 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80071b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071b8:	3301      	adds	r3, #1
 80071ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071bc:	79fb      	ldrb	r3, [r7, #7]
 80071be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d3f2      	bcc.n	80071aa <SEGGER_SYSVIEW_SendModule+0x1e>
 80071c4:	e000      	b.n	80071c8 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80071c6:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80071c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d055      	beq.n	800727a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80071ce:	f3ef 8311 	mrs	r3, BASEPRI
 80071d2:	f04f 0120 	mov.w	r1, #32
 80071d6:	f381 8811 	msr	BASEPRI, r1
 80071da:	617b      	str	r3, [r7, #20]
 80071dc:	482f      	ldr	r0, [pc, #188]	@ (800729c <SEGGER_SYSVIEW_SendModule+0x110>)
 80071de:	f7fe ff4b 	bl	8006078 <_PreparePacket>
 80071e2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80071ec:	79fb      	ldrb	r3, [r7, #7]
 80071ee:	623b      	str	r3, [r7, #32]
 80071f0:	e00b      	b.n	800720a <SEGGER_SYSVIEW_SendModule+0x7e>
 80071f2:	6a3b      	ldr	r3, [r7, #32]
 80071f4:	b2da      	uxtb	r2, r3
 80071f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f8:	1c59      	adds	r1, r3, #1
 80071fa:	6279      	str	r1, [r7, #36]	@ 0x24
 80071fc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007200:	b2d2      	uxtb	r2, r2
 8007202:	701a      	strb	r2, [r3, #0]
 8007204:	6a3b      	ldr	r3, [r7, #32]
 8007206:	09db      	lsrs	r3, r3, #7
 8007208:	623b      	str	r3, [r7, #32]
 800720a:	6a3b      	ldr	r3, [r7, #32]
 800720c:	2b7f      	cmp	r3, #127	@ 0x7f
 800720e:	d8f0      	bhi.n	80071f2 <SEGGER_SYSVIEW_SendModule+0x66>
 8007210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007212:	1c5a      	adds	r2, r3, #1
 8007214:	627a      	str	r2, [r7, #36]	@ 0x24
 8007216:	6a3a      	ldr	r2, [r7, #32]
 8007218:	b2d2      	uxtb	r2, r2
 800721a:	701a      	strb	r2, [r3, #0]
 800721c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800721e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	61fb      	str	r3, [r7, #28]
 8007224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	61bb      	str	r3, [r7, #24]
 800722a:	e00b      	b.n	8007244 <SEGGER_SYSVIEW_SendModule+0xb8>
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	b2da      	uxtb	r2, r3
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	1c59      	adds	r1, r3, #1
 8007234:	61f9      	str	r1, [r7, #28]
 8007236:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800723a:	b2d2      	uxtb	r2, r2
 800723c:	701a      	strb	r2, [r3, #0]
 800723e:	69bb      	ldr	r3, [r7, #24]
 8007240:	09db      	lsrs	r3, r3, #7
 8007242:	61bb      	str	r3, [r7, #24]
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	2b7f      	cmp	r3, #127	@ 0x7f
 8007248:	d8f0      	bhi.n	800722c <SEGGER_SYSVIEW_SendModule+0xa0>
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	1c5a      	adds	r2, r3, #1
 800724e:	61fa      	str	r2, [r7, #28]
 8007250:	69ba      	ldr	r2, [r7, #24]
 8007252:	b2d2      	uxtb	r2, r2
 8007254:	701a      	strb	r2, [r3, #0]
 8007256:	69fb      	ldr	r3, [r7, #28]
 8007258:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800725a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	2280      	movs	r2, #128	@ 0x80
 8007260:	4619      	mov	r1, r3
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	f7fe fed8 	bl	8006018 <_EncodeStr>
 8007268:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800726a:	2216      	movs	r2, #22
 800726c:	68f9      	ldr	r1, [r7, #12]
 800726e:	6938      	ldr	r0, [r7, #16]
 8007270:	f7fe ffee 	bl	8006250 <_SendPacket>
      RECORD_END();
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800727a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800727c:	2b00      	cmp	r3, #0
 800727e:	d006      	beq.n	800728e <SEGGER_SYSVIEW_SendModule+0x102>
 8007280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007282:	68db      	ldr	r3, [r3, #12]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d002      	beq.n	800728e <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8007288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	4798      	blx	r3
    }
  }
}
 800728e:	bf00      	nop
 8007290:	3730      	adds	r7, #48	@ 0x30
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	2001979c 	.word	0x2001979c
 800729c:	200197a4 	.word	0x200197a4

080072a0 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b082      	sub	sp, #8
 80072a4:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80072a6:	4b0c      	ldr	r3, [pc, #48]	@ (80072d8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d00f      	beq.n	80072ce <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80072ae:	4b0a      	ldr	r3, [pc, #40]	@ (80072d8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	68db      	ldr	r3, [r3, #12]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d002      	beq.n	80072c2 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	68db      	ldr	r3, [r3, #12]
 80072c0:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d1f2      	bne.n	80072b4 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80072ce:	bf00      	nop
 80072d0:	3708      	adds	r7, #8
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	2001979c 	.word	0x2001979c

080072dc <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80072dc:	b580      	push	{r7, lr}
 80072de:	b086      	sub	sp, #24
 80072e0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80072e2:	f3ef 8311 	mrs	r3, BASEPRI
 80072e6:	f04f 0120 	mov.w	r1, #32
 80072ea:	f381 8811 	msr	BASEPRI, r1
 80072ee:	60fb      	str	r3, [r7, #12]
 80072f0:	4817      	ldr	r0, [pc, #92]	@ (8007350 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80072f2:	f7fe fec1 	bl	8006078 <_PreparePacket>
 80072f6:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	617b      	str	r3, [r7, #20]
 8007300:	4b14      	ldr	r3, [pc, #80]	@ (8007354 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	613b      	str	r3, [r7, #16]
 8007306:	e00b      	b.n	8007320 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	b2da      	uxtb	r2, r3
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	1c59      	adds	r1, r3, #1
 8007310:	6179      	str	r1, [r7, #20]
 8007312:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007316:	b2d2      	uxtb	r2, r2
 8007318:	701a      	strb	r2, [r3, #0]
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	09db      	lsrs	r3, r3, #7
 800731e:	613b      	str	r3, [r7, #16]
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	2b7f      	cmp	r3, #127	@ 0x7f
 8007324:	d8f0      	bhi.n	8007308 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	1c5a      	adds	r2, r3, #1
 800732a:	617a      	str	r2, [r7, #20]
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	b2d2      	uxtb	r2, r2
 8007330:	701a      	strb	r2, [r3, #0]
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8007336:	221b      	movs	r2, #27
 8007338:	6879      	ldr	r1, [r7, #4]
 800733a:	68b8      	ldr	r0, [r7, #8]
 800733c:	f7fe ff88 	bl	8006250 <_SendPacket>
  RECORD_END();
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f383 8811 	msr	BASEPRI, r3
}
 8007346:	bf00      	nop
 8007348:	3718      	adds	r7, #24
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	200197a4 	.word	0x200197a4
 8007354:	200197a0 	.word	0x200197a0

08007358 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8007358:	b580      	push	{r7, lr}
 800735a:	b08a      	sub	sp, #40	@ 0x28
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007360:	f3ef 8311 	mrs	r3, BASEPRI
 8007364:	f04f 0120 	mov.w	r1, #32
 8007368:	f381 8811 	msr	BASEPRI, r1
 800736c:	617b      	str	r3, [r7, #20]
 800736e:	4827      	ldr	r0, [pc, #156]	@ (800740c <SEGGER_SYSVIEW_Warn+0xb4>)
 8007370:	f7fe fe82 	bl	8006078 <_PreparePacket>
 8007374:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007376:	2280      	movs	r2, #128	@ 0x80
 8007378:	6879      	ldr	r1, [r7, #4]
 800737a:	6938      	ldr	r0, [r7, #16]
 800737c:	f7fe fe4c 	bl	8006018 <_EncodeStr>
 8007380:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	627b      	str	r3, [r7, #36]	@ 0x24
 8007386:	2301      	movs	r3, #1
 8007388:	623b      	str	r3, [r7, #32]
 800738a:	e00b      	b.n	80073a4 <SEGGER_SYSVIEW_Warn+0x4c>
 800738c:	6a3b      	ldr	r3, [r7, #32]
 800738e:	b2da      	uxtb	r2, r3
 8007390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007392:	1c59      	adds	r1, r3, #1
 8007394:	6279      	str	r1, [r7, #36]	@ 0x24
 8007396:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800739a:	b2d2      	uxtb	r2, r2
 800739c:	701a      	strb	r2, [r3, #0]
 800739e:	6a3b      	ldr	r3, [r7, #32]
 80073a0:	09db      	lsrs	r3, r3, #7
 80073a2:	623b      	str	r3, [r7, #32]
 80073a4:	6a3b      	ldr	r3, [r7, #32]
 80073a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80073a8:	d8f0      	bhi.n	800738c <SEGGER_SYSVIEW_Warn+0x34>
 80073aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ac:	1c5a      	adds	r2, r3, #1
 80073ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80073b0:	6a3a      	ldr	r2, [r7, #32]
 80073b2:	b2d2      	uxtb	r2, r2
 80073b4:	701a      	strb	r2, [r3, #0]
 80073b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	61fb      	str	r3, [r7, #28]
 80073be:	2300      	movs	r3, #0
 80073c0:	61bb      	str	r3, [r7, #24]
 80073c2:	e00b      	b.n	80073dc <SEGGER_SYSVIEW_Warn+0x84>
 80073c4:	69bb      	ldr	r3, [r7, #24]
 80073c6:	b2da      	uxtb	r2, r3
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	1c59      	adds	r1, r3, #1
 80073cc:	61f9      	str	r1, [r7, #28]
 80073ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80073d2:	b2d2      	uxtb	r2, r2
 80073d4:	701a      	strb	r2, [r3, #0]
 80073d6:	69bb      	ldr	r3, [r7, #24]
 80073d8:	09db      	lsrs	r3, r3, #7
 80073da:	61bb      	str	r3, [r7, #24]
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	2b7f      	cmp	r3, #127	@ 0x7f
 80073e0:	d8f0      	bhi.n	80073c4 <SEGGER_SYSVIEW_Warn+0x6c>
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	1c5a      	adds	r2, r3, #1
 80073e6:	61fa      	str	r2, [r7, #28]
 80073e8:	69ba      	ldr	r2, [r7, #24]
 80073ea:	b2d2      	uxtb	r2, r2
 80073ec:	701a      	strb	r2, [r3, #0]
 80073ee:	69fb      	ldr	r3, [r7, #28]
 80073f0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80073f2:	221a      	movs	r2, #26
 80073f4:	68f9      	ldr	r1, [r7, #12]
 80073f6:	6938      	ldr	r0, [r7, #16]
 80073f8:	f7fe ff2a 	bl	8006250 <_SendPacket>
  RECORD_END();
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	f383 8811 	msr	BASEPRI, r3
}
 8007402:	bf00      	nop
 8007404:	3728      	adds	r7, #40	@ 0x28
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	200197a4 	.word	0x200197a4

08007410 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8007410:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007412:	b085      	sub	sp, #20
 8007414:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8007416:	2300      	movs	r3, #0
 8007418:	607b      	str	r3, [r7, #4]
 800741a:	e033      	b.n	8007484 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800741c:	491e      	ldr	r1, [pc, #120]	@ (8007498 <_cbSendTaskList+0x88>)
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	4613      	mov	r3, r2
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	4413      	add	r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	440b      	add	r3, r1
 800742a:	6818      	ldr	r0, [r3, #0]
 800742c:	491a      	ldr	r1, [pc, #104]	@ (8007498 <_cbSendTaskList+0x88>)
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	4613      	mov	r3, r2
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	4413      	add	r3, r2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	440b      	add	r3, r1
 800743a:	3304      	adds	r3, #4
 800743c:	6819      	ldr	r1, [r3, #0]
 800743e:	4c16      	ldr	r4, [pc, #88]	@ (8007498 <_cbSendTaskList+0x88>)
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	4613      	mov	r3, r2
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	4413      	add	r3, r2
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	4423      	add	r3, r4
 800744c:	3308      	adds	r3, #8
 800744e:	681c      	ldr	r4, [r3, #0]
 8007450:	4d11      	ldr	r5, [pc, #68]	@ (8007498 <_cbSendTaskList+0x88>)
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	4613      	mov	r3, r2
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	4413      	add	r3, r2
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	442b      	add	r3, r5
 800745e:	330c      	adds	r3, #12
 8007460:	681d      	ldr	r5, [r3, #0]
 8007462:	4e0d      	ldr	r6, [pc, #52]	@ (8007498 <_cbSendTaskList+0x88>)
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	4613      	mov	r3, r2
 8007468:	009b      	lsls	r3, r3, #2
 800746a:	4413      	add	r3, r2
 800746c:	009b      	lsls	r3, r3, #2
 800746e:	4433      	add	r3, r6
 8007470:	3310      	adds	r3, #16
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	9300      	str	r3, [sp, #0]
 8007476:	462b      	mov	r3, r5
 8007478:	4622      	mov	r2, r4
 800747a:	f000 f8bd 	bl	80075f8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	3301      	adds	r3, #1
 8007482:	607b      	str	r3, [r7, #4]
 8007484:	4b05      	ldr	r3, [pc, #20]	@ (800749c <_cbSendTaskList+0x8c>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	687a      	ldr	r2, [r7, #4]
 800748a:	429a      	cmp	r2, r3
 800748c:	d3c6      	bcc.n	800741c <_cbSendTaskList+0xc>
  }
}
 800748e:	bf00      	nop
 8007490:	bf00      	nop
 8007492:	370c      	adds	r7, #12
 8007494:	46bd      	mov	sp, r7
 8007496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007498:	20019888 	.word	0x20019888
 800749c:	20019928 	.word	0x20019928

080074a0 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80074a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80074a4:	b082      	sub	sp, #8
 80074a6:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80074a8:	f7fc fd9c 	bl	8003fe4 <xTaskGetTickCountFromISR>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2200      	movs	r2, #0
 80074b0:	469a      	mov	sl, r3
 80074b2:	4693      	mov	fp, r2
 80074b4:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80074b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074bc:	4602      	mov	r2, r0
 80074be:	460b      	mov	r3, r1
 80074c0:	f04f 0a00 	mov.w	sl, #0
 80074c4:	f04f 0b00 	mov.w	fp, #0
 80074c8:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80074cc:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80074d0:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 80074d4:	4652      	mov	r2, sl
 80074d6:	465b      	mov	r3, fp
 80074d8:	1a14      	subs	r4, r2, r0
 80074da:	eb63 0501 	sbc.w	r5, r3, r1
 80074de:	f04f 0200 	mov.w	r2, #0
 80074e2:	f04f 0300 	mov.w	r3, #0
 80074e6:	00ab      	lsls	r3, r5, #2
 80074e8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80074ec:	00a2      	lsls	r2, r4, #2
 80074ee:	4614      	mov	r4, r2
 80074f0:	461d      	mov	r5, r3
 80074f2:	eb14 0800 	adds.w	r8, r4, r0
 80074f6:	eb45 0901 	adc.w	r9, r5, r1
 80074fa:	f04f 0200 	mov.w	r2, #0
 80074fe:	f04f 0300 	mov.w	r3, #0
 8007502:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007506:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800750a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800750e:	4690      	mov	r8, r2
 8007510:	4699      	mov	r9, r3
 8007512:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8007516:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800751a:	4610      	mov	r0, r2
 800751c:	4619      	mov	r1, r3
 800751e:	3708      	adds	r7, #8
 8007520:	46bd      	mov	sp, r7
 8007522:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08007528 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8007528:	b580      	push	{r7, lr}
 800752a:	b086      	sub	sp, #24
 800752c:	af02      	add	r7, sp, #8
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	607a      	str	r2, [r7, #4]
 8007534:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8007536:	2205      	movs	r2, #5
 8007538:	492b      	ldr	r1, [pc, #172]	@ (80075e8 <SYSVIEW_AddTask+0xc0>)
 800753a:	68b8      	ldr	r0, [r7, #8]
 800753c:	f000 f87d 	bl	800763a <memcmp>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d04b      	beq.n	80075de <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8007546:	4b29      	ldr	r3, [pc, #164]	@ (80075ec <SYSVIEW_AddTask+0xc4>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2b07      	cmp	r3, #7
 800754c:	d903      	bls.n	8007556 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800754e:	4828      	ldr	r0, [pc, #160]	@ (80075f0 <SYSVIEW_AddTask+0xc8>)
 8007550:	f7ff ff02 	bl	8007358 <SEGGER_SYSVIEW_Warn>
    return;
 8007554:	e044      	b.n	80075e0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8007556:	4b25      	ldr	r3, [pc, #148]	@ (80075ec <SYSVIEW_AddTask+0xc4>)
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	4926      	ldr	r1, [pc, #152]	@ (80075f4 <SYSVIEW_AddTask+0xcc>)
 800755c:	4613      	mov	r3, r2
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	4413      	add	r3, r2
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	440b      	add	r3, r1
 8007566:	68fa      	ldr	r2, [r7, #12]
 8007568:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800756a:	4b20      	ldr	r3, [pc, #128]	@ (80075ec <SYSVIEW_AddTask+0xc4>)
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	4921      	ldr	r1, [pc, #132]	@ (80075f4 <SYSVIEW_AddTask+0xcc>)
 8007570:	4613      	mov	r3, r2
 8007572:	009b      	lsls	r3, r3, #2
 8007574:	4413      	add	r3, r2
 8007576:	009b      	lsls	r3, r3, #2
 8007578:	440b      	add	r3, r1
 800757a:	3304      	adds	r3, #4
 800757c:	68ba      	ldr	r2, [r7, #8]
 800757e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8007580:	4b1a      	ldr	r3, [pc, #104]	@ (80075ec <SYSVIEW_AddTask+0xc4>)
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	491b      	ldr	r1, [pc, #108]	@ (80075f4 <SYSVIEW_AddTask+0xcc>)
 8007586:	4613      	mov	r3, r2
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	4413      	add	r3, r2
 800758c:	009b      	lsls	r3, r3, #2
 800758e:	440b      	add	r3, r1
 8007590:	3308      	adds	r3, #8
 8007592:	687a      	ldr	r2, [r7, #4]
 8007594:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8007596:	4b15      	ldr	r3, [pc, #84]	@ (80075ec <SYSVIEW_AddTask+0xc4>)
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	4916      	ldr	r1, [pc, #88]	@ (80075f4 <SYSVIEW_AddTask+0xcc>)
 800759c:	4613      	mov	r3, r2
 800759e:	009b      	lsls	r3, r3, #2
 80075a0:	4413      	add	r3, r2
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	440b      	add	r3, r1
 80075a6:	330c      	adds	r3, #12
 80075a8:	683a      	ldr	r2, [r7, #0]
 80075aa:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 80075ac:	4b0f      	ldr	r3, [pc, #60]	@ (80075ec <SYSVIEW_AddTask+0xc4>)
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	4910      	ldr	r1, [pc, #64]	@ (80075f4 <SYSVIEW_AddTask+0xcc>)
 80075b2:	4613      	mov	r3, r2
 80075b4:	009b      	lsls	r3, r3, #2
 80075b6:	4413      	add	r3, r2
 80075b8:	009b      	lsls	r3, r3, #2
 80075ba:	440b      	add	r3, r1
 80075bc:	3310      	adds	r3, #16
 80075be:	69ba      	ldr	r2, [r7, #24]
 80075c0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80075c2:	4b0a      	ldr	r3, [pc, #40]	@ (80075ec <SYSVIEW_AddTask+0xc4>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	3301      	adds	r3, #1
 80075c8:	4a08      	ldr	r2, [pc, #32]	@ (80075ec <SYSVIEW_AddTask+0xc4>)
 80075ca:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80075cc:	69bb      	ldr	r3, [r7, #24]
 80075ce:	9300      	str	r3, [sp, #0]
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	68b9      	ldr	r1, [r7, #8]
 80075d6:	68f8      	ldr	r0, [r7, #12]
 80075d8:	f000 f80e 	bl	80075f8 <SYSVIEW_SendTaskInfo>
 80075dc:	e000      	b.n	80075e0 <SYSVIEW_AddTask+0xb8>
    return;
 80075de:	bf00      	nop

}
 80075e0:	3710      	adds	r7, #16
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	080077cc 	.word	0x080077cc
 80075ec:	20019928 	.word	0x20019928
 80075f0:	080077d4 	.word	0x080077d4
 80075f4:	20019888 	.word	0x20019888

080075f8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b08a      	sub	sp, #40	@ 0x28
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	607a      	str	r2, [r7, #4]
 8007604:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8007606:	f107 0314 	add.w	r3, r7, #20
 800760a:	2214      	movs	r2, #20
 800760c:	2100      	movs	r1, #0
 800760e:	4618      	mov	r0, r3
 8007610:	f000 f823 	bl	800765a <memset>
  TaskInfo.TaskID     = TaskID;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8007624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007626:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8007628:	f107 0314 	add.w	r3, r7, #20
 800762c:	4618      	mov	r0, r3
 800762e:	f7ff f9ff 	bl	8006a30 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8007632:	bf00      	nop
 8007634:	3728      	adds	r7, #40	@ 0x28
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}

0800763a <memcmp>:
 800763a:	b510      	push	{r4, lr}
 800763c:	3901      	subs	r1, #1
 800763e:	4402      	add	r2, r0
 8007640:	4290      	cmp	r0, r2
 8007642:	d101      	bne.n	8007648 <memcmp+0xe>
 8007644:	2000      	movs	r0, #0
 8007646:	e005      	b.n	8007654 <memcmp+0x1a>
 8007648:	7803      	ldrb	r3, [r0, #0]
 800764a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800764e:	42a3      	cmp	r3, r4
 8007650:	d001      	beq.n	8007656 <memcmp+0x1c>
 8007652:	1b18      	subs	r0, r3, r4
 8007654:	bd10      	pop	{r4, pc}
 8007656:	3001      	adds	r0, #1
 8007658:	e7f2      	b.n	8007640 <memcmp+0x6>

0800765a <memset>:
 800765a:	4402      	add	r2, r0
 800765c:	4603      	mov	r3, r0
 800765e:	4293      	cmp	r3, r2
 8007660:	d100      	bne.n	8007664 <memset+0xa>
 8007662:	4770      	bx	lr
 8007664:	f803 1b01 	strb.w	r1, [r3], #1
 8007668:	e7f9      	b.n	800765e <memset+0x4>
	...

0800766c <__libc_init_array>:
 800766c:	b570      	push	{r4, r5, r6, lr}
 800766e:	4d0d      	ldr	r5, [pc, #52]	@ (80076a4 <__libc_init_array+0x38>)
 8007670:	4c0d      	ldr	r4, [pc, #52]	@ (80076a8 <__libc_init_array+0x3c>)
 8007672:	1b64      	subs	r4, r4, r5
 8007674:	10a4      	asrs	r4, r4, #2
 8007676:	2600      	movs	r6, #0
 8007678:	42a6      	cmp	r6, r4
 800767a:	d109      	bne.n	8007690 <__libc_init_array+0x24>
 800767c:	4d0b      	ldr	r5, [pc, #44]	@ (80076ac <__libc_init_array+0x40>)
 800767e:	4c0c      	ldr	r4, [pc, #48]	@ (80076b0 <__libc_init_array+0x44>)
 8007680:	f000 f826 	bl	80076d0 <_init>
 8007684:	1b64      	subs	r4, r4, r5
 8007686:	10a4      	asrs	r4, r4, #2
 8007688:	2600      	movs	r6, #0
 800768a:	42a6      	cmp	r6, r4
 800768c:	d105      	bne.n	800769a <__libc_init_array+0x2e>
 800768e:	bd70      	pop	{r4, r5, r6, pc}
 8007690:	f855 3b04 	ldr.w	r3, [r5], #4
 8007694:	4798      	blx	r3
 8007696:	3601      	adds	r6, #1
 8007698:	e7ee      	b.n	8007678 <__libc_init_array+0xc>
 800769a:	f855 3b04 	ldr.w	r3, [r5], #4
 800769e:	4798      	blx	r3
 80076a0:	3601      	adds	r6, #1
 80076a2:	e7f2      	b.n	800768a <__libc_init_array+0x1e>
 80076a4:	0800786c 	.word	0x0800786c
 80076a8:	0800786c 	.word	0x0800786c
 80076ac:	0800786c 	.word	0x0800786c
 80076b0:	08007870 	.word	0x08007870

080076b4 <memcpy>:
 80076b4:	440a      	add	r2, r1
 80076b6:	4291      	cmp	r1, r2
 80076b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80076bc:	d100      	bne.n	80076c0 <memcpy+0xc>
 80076be:	4770      	bx	lr
 80076c0:	b510      	push	{r4, lr}
 80076c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076ca:	4291      	cmp	r1, r2
 80076cc:	d1f9      	bne.n	80076c2 <memcpy+0xe>
 80076ce:	bd10      	pop	{r4, pc}

080076d0 <_init>:
 80076d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076d2:	bf00      	nop
 80076d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076d6:	bc08      	pop	{r3}
 80076d8:	469e      	mov	lr, r3
 80076da:	4770      	bx	lr

080076dc <_fini>:
 80076dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076de:	bf00      	nop
 80076e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076e2:	bc08      	pop	{r3}
 80076e4:	469e      	mov	lr, r3
 80076e6:	4770      	bx	lr
