
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122883                       # Number of seconds simulated
sim_ticks                                122883443620                       # Number of ticks simulated
final_tick                               1180742264933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128663                       # Simulator instruction rate (inst/s)
host_op_rate                                   165675                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3659757                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926900                       # Number of bytes of host memory used
host_seconds                                 33576.94                       # Real time elapsed on the host
sim_insts                                  4320098053                       # Number of instructions simulated
sim_ops                                    5562846744                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4097792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2476928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      4391296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1557248                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12529792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2389632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2389632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        32014                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19351                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        34307                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12166                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 97889                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18669                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18669                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33346982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20156727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35735457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12672562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               101964851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13541                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53124                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19446330                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19446330                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19446330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33346982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20156727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35735457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12672562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              121411181                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147519141                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23178390                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086384                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932268                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9432157                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672406                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436535                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87792                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104521224                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128055983                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23178390                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108941                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27193022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6262500                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6686633                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12108305                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572634                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142699134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.093061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115506112     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784082      1.95%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365765      1.66%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381759      1.67%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2264702      1.59%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126452      0.79%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778089      0.55%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979029      1.39%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513144      9.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142699134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.157121                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.868064                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103337239                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8115422                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26844431                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110236                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291797                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732466                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6459                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154452187                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51124                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291797                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103854437                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        5251598                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1680092                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26428505                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1192697                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152995962                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4840                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402031                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626090                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        39611                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214058818                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713115867                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713115867                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45799593                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33720                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17698                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3822850                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15184142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310623                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1683832                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149134941                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139203878                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108677                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25180451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57094977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1674                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142699134                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.975506                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.577857                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     85289232     59.77%     59.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23751996     16.64%     76.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11967838      8.39%     84.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7807413      5.47%     90.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904955      4.84%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700796      1.89%     97.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063787      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117491      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95626      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142699134                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976884     74.95%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155004     11.89%     86.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171533     13.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114972590     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012958      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358612     10.31%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843696      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139203878                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.943633                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303421                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009363                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422518988                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174349775                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135094261                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140507299                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201695                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972013                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1021                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          674                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159484                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291797                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4508662                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       263666                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149168659                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1162315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15184142                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901154                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17696                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        210458                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13131                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          674                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084305                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234091                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136830744                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14109677                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373134                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951499                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19297401                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841822                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.927546                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135099544                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135094261                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81530362                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221162454                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.915774                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368645                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26757411                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957263                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138407337                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.884505                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.704043                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     89306763     64.52%     64.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22508353     16.26%     80.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811422      7.81%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815031      3.48%     92.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3762175      2.72%     94.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537273      1.11%     95.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562084      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095831      0.79%     97.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008405      2.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138407337                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008405                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284578259                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302650622                       # The number of ROB writes
system.switch_cpus0.timesIdled                  59746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4820007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.475191                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.475191                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.677878                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.677878                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618328048                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186408376                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145829184                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147519141                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21333860                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18698690                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1662632                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10621578                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10306803                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1484517                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51831                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112551194                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118593445                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21333860                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11791320                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24126686                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5440137                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2283561                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12827339                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1047928                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142729214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.944880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.313805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118602528     83.10%     83.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1213136      0.85%     83.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2223230      1.56%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1863635      1.31%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3416601      2.39%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3698678      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          804265      0.56%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          630975      0.44%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10276166      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142729214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.144618                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.803919                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111609315                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3409054                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23924150                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23876                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3762818                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2288087                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4961                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133814644                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3762818                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112060591                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1797245                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       769624                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23485034                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       853901                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132862175                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84543                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       535290                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176423737                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    602825187                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    602825187                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    142334678                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34089059                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18964                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9490                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2628839                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22145189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4291818                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78672                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       953419                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131325870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18962                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        123403178                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99092                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21791774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46624586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142729214                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.864596                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.476578                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     91345406     64.00%     64.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20944540     14.67%     78.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10513649      7.37%     86.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6874420      4.82%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7179881      5.03%     95.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3711319      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1667315      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       413401      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79283      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142729214                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         310176     59.87%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        130813     25.25%     85.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        77093     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97397025     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1032943      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9474      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20704019     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4259717      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     123403178                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.836523                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             518082                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004198                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390152744                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    153136912                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120616163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123921260                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       230444                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4021770                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131217                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3762818                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1259914                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51385                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131344832                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46470                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22145189                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4291818                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9490                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32735                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       805051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       987007                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1792058                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    122077299                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20384622                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1325879                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24644161                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18807314                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4259539                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.827535                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120724656                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120616163                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69662154                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165328078                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.817631                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421357                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95631485                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108628180                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22717680                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18944                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1667174                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138966396                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.781687                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.658461                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98629645     70.97%     70.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15652662     11.26%     82.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11308909      8.14%     90.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2532704      1.82%     92.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2881256      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1023435      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4262924      3.07%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859043      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1815818      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138966396                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95631485                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108628180                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22284020                       # Number of memory references committed
system.switch_cpus1.commit.loads             18123419                       # Number of loads committed
system.switch_cpus1.commit.membars               9472                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17010980                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94825084                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1468018                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1815818                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268496438                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          266454616                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4789927                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95631485                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108628180                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95631485                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.542579                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.542579                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.648265                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.648265                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       564829631                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158432545                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140410009                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18944                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147519141                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23777347                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19269361                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2063062                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9552398                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9122207                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2542042                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91347                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103658366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130903826                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23777347                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11664249                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28598636                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6709449                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3732697                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12098586                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1665296                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140590870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.137031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.551826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111992234     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2692074      1.91%     81.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2047430      1.46%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5032187      3.58%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1132272      0.81%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1628260      1.16%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1226840      0.87%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          775331      0.55%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14064242     10.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140590870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161181                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.887368                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102428558                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5332881                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28156219                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       114726                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4558477                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4103490                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42698                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157938484                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        82437                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4558477                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103298457                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1495727                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2331280                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27390272                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1516649                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156313879                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30839                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        277448                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       610326                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       189562                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219601149                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728062473                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728062473                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173170138                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46430992                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37468                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20692                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5077622                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15102044                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7355377                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       125331                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1634940                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153532295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37442                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142554851                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       195057                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28082924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61021637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3894                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140590870                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.013969                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.563060                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80881468     57.53%     57.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25087019     17.84%     75.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11729117      8.34%     83.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8599653      6.12%     89.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7642706      5.44%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3033104      2.16%     97.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3001548      2.13%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       465033      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151222      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140590870                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         572591     68.67%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        117501     14.09%     82.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143697     17.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119653107     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2141702      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16774      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13459605      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7283663      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142554851                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.966348                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             833789                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005849                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426729416                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181653093                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138963359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143388640                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       353114                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3705251                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1055                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227748                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4558477                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         855311                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93981                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153569737                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        51885                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15102044                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7355377                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20668                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1121311                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1177704                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2299015                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139983375                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12932329                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2571474                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20214296                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19881205                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7281967                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.948917                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139146254                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138963359                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83355846                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230972410                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.942002                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360891                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101449295                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124589418                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28982122                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2065310                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136032393                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.915881                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.690669                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84939281     62.44%     62.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23903997     17.57%     80.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10532449      7.74%     87.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5519938      4.06%     91.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4399782      3.23%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1581179      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1343521      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1003408      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2808838      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136032393                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101449295                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124589418                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18524422                       # Number of memory references committed
system.switch_cpus2.commit.loads             11396793                       # Number of loads committed
system.switch_cpus2.commit.membars              16774                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17901145                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112259520                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2536416                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2808838                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286795095                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          311701797                       # The number of ROB writes
system.switch_cpus2.timesIdled                  78258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                6928271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101449295                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124589418                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101449295                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.454117                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.454117                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.687703                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.687703                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631195411                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193561311                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147719365                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33548                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               147519141                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24283130                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19691009                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2075523                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9781767                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9332225                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2610620                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95907                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    106003077                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             132786917                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24283130                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11942845                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29208000                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6755961                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3846920                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12382724                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1628044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    143711993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.130747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.535855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114503993     79.68%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2050919      1.43%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3759680      2.62%     83.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3411945      2.37%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2173639      1.51%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1783730      1.24%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1031674      0.72%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1078800      0.75%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13917613      9.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    143711993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.164610                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.900133                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       104925430                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5259342                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28829706                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        49371                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4648138                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4199516                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         5862                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     160609832                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        46358                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4648138                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       105776654                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1129738                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2922783                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28009491                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1225183                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     158810395                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           43                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        236547                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       527470                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    224628691                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    739492153                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    739492153                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    177813480                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        46815195                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35016                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17508                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4393062                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15050332                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7473111                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        85839                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1677205                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         155801913                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35016                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        144802302                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       163170                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     27331139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     59890873                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    143711993                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.007587                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.557232                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     83064465     57.80%     57.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24957481     17.37%     75.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13122920      9.13%     84.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7584271      5.28%     89.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8400022      5.85%     95.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3117199      2.17%     97.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2767310      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       530375      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       167950      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    143711993                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         580466     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        119360     14.17%     83.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       142714     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    121935459     84.21%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2048579      1.41%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17508      0.01%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13366165      9.23%     94.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7434591      5.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     144802302                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.981583                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             842540                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.005819                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    434322303                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    183168282                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    141612645                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     145644842                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       281278                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3458714                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       129962                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4648138                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         727648                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       113307                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    155836929                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        61725                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15050332                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7473111                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17508                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         98439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1153541                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1161654                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2315195                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    142407812                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12836377                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2394486                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20270607                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20263855                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7434230                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.965351                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             141742778                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            141612645                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82629657                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        232069836                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.959961                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356055                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103558030                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127510065                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     28327311                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35016                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2095927                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    139063855                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.916917                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.689583                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     86614605     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24295418     17.47%     79.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     12068033      8.68%     88.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4107443      2.95%     91.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5056947      3.64%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1771875      1.27%     96.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1247651      0.90%     97.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1031881      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2870002      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    139063855                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103558030                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127510065                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18934767                       # Number of memory references committed
system.switch_cpus3.commit.loads             11591618                       # Number of loads committed
system.switch_cpus3.commit.membars              17508                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18404767                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114876675                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2629850                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2870002                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           292031229                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          316323082                       # The number of ROB writes
system.switch_cpus3.timesIdled                  44492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3807148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103558030                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127510065                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103558030                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.424507                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.424507                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.701997                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.701997                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       641200191                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198220649                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      149718211                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35016                       # number of misc regfile writes
system.l20.replacements                         32024                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          359268                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34072                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.544377                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.146141                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.418846                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1692.358104                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           353.076909                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001048                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000205                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.826347                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.172401                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        66920                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  66920                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10980                       # number of Writeback hits
system.l20.Writeback_hits::total                10980                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        66920                       # number of demand (read+write) hits
system.l20.demand_hits::total                   66920                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        66920                       # number of overall hits
system.l20.overall_hits::total                  66920                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        32014                       # number of ReadReq misses
system.l20.ReadReq_misses::total                32024                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        32014                       # number of demand (read+write) misses
system.l20.demand_misses::total                 32024                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        32014                       # number of overall misses
system.l20.overall_misses::total                32024                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2709443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9764171213                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9766880656                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2709443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9764171213                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9766880656                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2709443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9764171213                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9766880656                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98934                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98944                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10980                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10980                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98934                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98944                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98934                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98944                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.323589                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323658                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.323589                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.323658                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.323589                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.323658                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 304996.914256                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 304986.280789                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 304996.914256                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 304986.280789                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 304996.914256                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 304986.280789                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5397                       # number of writebacks
system.l20.writebacks::total                     5397                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        32014                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           32024                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        32014                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            32024                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        32014                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           32024                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7719280625                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7721350713                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7719280625                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7721350713                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7719280625                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7721350713                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323589                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323658                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.323589                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.323658                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.323589                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.323658                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 241122.028644                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 241111.376249                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 241122.028644                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 241111.376249                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 241122.028644                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 241111.376249                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19368                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          111214                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21416                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.193033                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.327288                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.163978                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1727.883264                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           290.625469                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013832                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000568                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.843693                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.141907                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27992                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27992                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6717                       # number of Writeback hits
system.l21.Writeback_hits::total                 6717                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27992                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27992                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27992                       # number of overall hits
system.l21.overall_hits::total                  27992                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19351                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19365                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19351                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19365                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19351                       # number of overall misses
system.l21.overall_misses::total                19365                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4332504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6370071374                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6374403878                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4332504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6370071374                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6374403878                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4332504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6370071374                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6374403878                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47343                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47357                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6717                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6717                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47343                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47357                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47343                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47357                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.408740                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.408915                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.408740                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.408915                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.408740                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.408915                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 329185.642809                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 329171.385386                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 329185.642809                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 329171.385386                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 329185.642809                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 329171.385386                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2874                       # number of writebacks
system.l21.writebacks::total                     2874                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19351                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19365                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19351                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19365                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19351                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19365                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5132288129                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5135726560                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5132288129                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5135726560                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5132288129                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5135726560                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.408740                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.408915                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.408740                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.408915                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.408740                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.408915                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 265220.822128                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 265206.638781                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 265220.822128                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 265206.638781                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 265220.822128                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 265206.638781                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         34321                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          149943                       # Total number of references to valid blocks.
system.l22.sampled_refs                         36369                       # Sample count of references to valid blocks.
system.l22.avg_refs                          4.122824                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            5.033649                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     0.780062                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1689.012809                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           353.173479                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000381                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.824713                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.172448                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        40051                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40051                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8664                       # number of Writeback hits
system.l22.Writeback_hits::total                 8664                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        40051                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40051                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        40051                       # number of overall hits
system.l22.overall_hits::total                  40051                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        34307                       # number of ReadReq misses
system.l22.ReadReq_misses::total                34320                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        34307                       # number of demand (read+write) misses
system.l22.demand_misses::total                 34320                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        34307                       # number of overall misses
system.l22.overall_misses::total                34320                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3146570                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  10385131699                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    10388278269                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3146570                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  10385131699                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     10388278269                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3146570                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  10385131699                       # number of overall miss cycles
system.l22.overall_miss_latency::total    10388278269                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74358                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74371                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8664                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8664                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74358                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74371                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74358                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74371                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.461376                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.461470                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.461376                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.461470                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.461376                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.461470                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 242043.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 302711.741015                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 302688.760752                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 242043.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 302711.741015                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 302688.760752                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 242043.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 302711.741015                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 302688.760752                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4928                       # number of writebacks
system.l22.writebacks::total                     4928                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        34307                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           34320                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        34307                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            34320                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        34307                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           34320                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2315525                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   8193360593                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   8195676118                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2315525                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   8193360593                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   8195676118                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2315525                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   8193360593                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   8195676118                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.461376                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.461470                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.461376                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.461470                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.461376                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.461470                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 178117.307692                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 238824.746932                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 238801.751690                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 178117.307692                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 238824.746932                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 238801.751690                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 178117.307692                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 238824.746932                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 238801.751690                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12186                       # number of replacements
system.l23.tagsinuse                             2048                       # Cycle average of tags in use
system.l23.total_refs                          188181                       # Total number of references to valid blocks.
system.l23.sampled_refs                         14234                       # Sample count of references to valid blocks.
system.l23.avg_refs                         13.220528                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           24.343225                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.455982                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1533.244035                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           488.956758                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.011886                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000711                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.748654                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.238748                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        28154                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  28154                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9250                       # number of Writeback hits
system.l23.Writeback_hits::total                 9250                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        28154                       # number of demand (read+write) hits
system.l23.demand_hits::total                   28154                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        28154                       # number of overall hits
system.l23.overall_hits::total                  28154                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12166                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12180                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12166                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12180                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12166                       # number of overall misses
system.l23.overall_misses::total                12180                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4470953                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4079948273                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4084419226                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4470953                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4079948273                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4084419226                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4470953                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4079948273                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4084419226                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        40320                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              40334                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9250                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9250                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        40320                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               40334                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        40320                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              40334                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.301736                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.301978                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.301736                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.301978                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.301736                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.301978                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 319353.785714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 335356.589923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 335338.195895                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 319353.785714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 335356.589923                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 335338.195895                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 319353.785714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 335356.589923                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 335338.195895                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5470                       # number of writebacks
system.l23.writebacks::total                     5470                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12166                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12180                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12166                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12180                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12166                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12180                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3574880                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3302399432                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3305974312                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3574880                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3302399432                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3305974312                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3574880                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3302399432                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3305974312                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.301736                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.301978                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.301736                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.301978                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.301736                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.301978                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 255348.571429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 271444.963998                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 271426.462397                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 255348.571429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 271444.963998                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 271426.462397                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 255348.571429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 271444.963998                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 271426.462397                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.994322                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012115956                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840210.829091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.994322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016017                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881401                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12108295                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12108295                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12108295                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12108295                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12108295                       # number of overall hits
system.cpu0.icache.overall_hits::total       12108295                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2897443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2897443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2897443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2897443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2897443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2897443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12108305                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12108305                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12108305                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12108305                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12108305                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12108305                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 289744.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 289744.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 289744.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2792443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2792443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2792443                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 279244.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98934                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191215099                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 99190                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1927.765894                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.511565                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.488435                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916061                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083939                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10950593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10950593                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17252                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17252                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18660003                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18660003                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18660003                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18660003                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       412856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       412856                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       412971                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        412971                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       412971                       # number of overall misses
system.cpu0.dcache.overall_misses::total       412971                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  57361285602                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57361285602                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15664402                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15664402                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  57376950004                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57376950004                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  57376950004                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57376950004                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072974                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072974                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072974                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072974                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036332                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036332                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021652                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021652                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021652                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021652                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138937.754573                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138937.754573                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 136212.191304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 136212.191304                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 138936.995586                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 138936.995586                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 138936.995586                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 138936.995586                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10980                       # number of writebacks
system.cpu0.dcache.writebacks::total            10980                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       313922                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       313922                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       314037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       314037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       314037                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       314037                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98934                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98934                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98934                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98934                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14431892815                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14431892815                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  14431892815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14431892815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14431892815                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14431892815                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008706                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008706                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005187                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005187                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005187                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005187                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145873.944397                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 145873.944397                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145873.944397                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145873.944397                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145873.944397                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145873.944397                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995594                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924293313                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708490.412200                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995594                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12827323                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12827323                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12827323                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12827323                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12827323                       # number of overall hits
system.cpu1.icache.overall_hits::total       12827323                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5117755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5117755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12827339                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12827339                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12827339                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12827339                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12827339                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12827339                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47343                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227566238                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47599                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4780.903758                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.301917                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.698083                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829304                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170696                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18436431                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18436431                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4141641                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4141641                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9490                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9490                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9472                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9472                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22578072                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22578072                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22578072                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22578072                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       185966                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185966                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       185966                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        185966                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       185966                       # number of overall misses
system.cpu1.dcache.overall_misses::total       185966                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38552127121                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38552127121                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38552127121                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38552127121                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38552127121                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38552127121                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18622397                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18622397                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4141641                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4141641                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9472                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9472                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22764038                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22764038                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22764038                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22764038                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009986                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009986                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008169                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008169                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008169                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008169                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 207307.395551                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 207307.395551                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 207307.395551                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 207307.395551                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 207307.395551                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 207307.395551                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6717                       # number of writebacks
system.cpu1.dcache.writebacks::total             6717                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       138623                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       138623                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138623                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138623                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138623                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138623                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47343                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47343                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47343                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47343                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8355928848                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8355928848                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8355928848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8355928848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8355928848                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8355928848                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 176497.662759                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 176497.662759                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 176497.662759                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 176497.662759                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 176497.662759                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 176497.662759                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996171                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017179324                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050764.766129                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996171                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12098569                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12098569                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12098569                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12098569                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12098569                       # number of overall hits
system.cpu2.icache.overall_hits::total       12098569                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4224826                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4224826                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4224826                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4224826                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4224826                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4224826                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12098586                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12098586                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12098586                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12098586                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12098586                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12098586                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 248519.176471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 248519.176471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 248519.176471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 248519.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 248519.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 248519.176471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3254470                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3254470                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3254470                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3254470                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3254470                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3254470                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 250343.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 250343.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 250343.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 250343.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 250343.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 250343.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74358                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180597454                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74614                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2420.423165                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.735038                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.264962                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901309                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098691                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9732674                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9732674                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7094081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7094081                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20365                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20365                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16774                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16826755                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16826755                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16826755                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16826755                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       181184                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181184                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       181184                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        181184                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       181184                       # number of overall misses
system.cpu2.dcache.overall_misses::total       181184                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  32226281359                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  32226281359                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  32226281359                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  32226281359                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  32226281359                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  32226281359                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9913858                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9913858                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7094081                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7094081                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17007939                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17007939                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17007939                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17007939                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018276                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018276                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010653                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010653                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010653                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010653                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 177864.940387                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 177864.940387                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 177864.940387                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 177864.940387                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 177864.940387                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 177864.940387                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8664                       # number of writebacks
system.cpu2.dcache.writebacks::total             8664                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106826                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106826                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106826                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106826                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106826                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106826                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74358                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74358                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74358                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74358                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  13285275075                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13285275075                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  13285275075                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13285275075                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  13285275075                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  13285275075                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007500                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007500                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004372                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004372                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004372                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004372                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 178666.385258                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 178666.385258                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 178666.385258                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 178666.385258                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 178666.385258                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 178666.385258                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.996726                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015342581                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2192964.537797                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.996726                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022431                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12382707                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12382707                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12382707                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12382707                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12382707                       # number of overall hits
system.cpu3.icache.overall_hits::total       12382707                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5683115                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5683115                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5683115                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5683115                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5683115                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5683115                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12382724                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12382724                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12382724                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12382724                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12382724                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12382724                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 334300.882353                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 334300.882353                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 334300.882353                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 334300.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 334300.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 334300.882353                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4590353                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4590353                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4590353                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4590353                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4590353                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4590353                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 327882.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 327882.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 327882.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 327882.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 327882.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 327882.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 40320                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               169097703                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40576                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4167.431561                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.896481                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.103519                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905846                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094154                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9654214                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9654214                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7308709                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7308709                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17508                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17508                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17508                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17508                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16962923                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16962923                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16962923                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16962923                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122122                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122122                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       122122                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        122122                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       122122                       # number of overall misses
system.cpu3.dcache.overall_misses::total       122122                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20752704164                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20752704164                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20752704164                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20752704164                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20752704164                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20752704164                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9776336                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9776336                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7308709                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7308709                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17508                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17508                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17085045                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17085045                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17085045                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17085045                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012492                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012492                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007148                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007148                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007148                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007148                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 169934.198294                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 169934.198294                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 169934.198294                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 169934.198294                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 169934.198294                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 169934.198294                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9250                       # number of writebacks
system.cpu3.dcache.writebacks::total             9250                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81802                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81802                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        81802                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        81802                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        81802                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        81802                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        40320                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        40320                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        40320                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        40320                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        40320                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        40320                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6012102224                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6012102224                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6012102224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6012102224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6012102224                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6012102224                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002360                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002360                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 149109.678175                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 149109.678175                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 149109.678175                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 149109.678175                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 149109.678175                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 149109.678175                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
