# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU.srcs/sources_1/imports/new/AU_7_seg.vhd" \
"../../../../CPU.srcs/sources_1/new/CPU.vhd" \
"../../../../CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd" \
"../../../../CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd" \
"../../../../CPU.srcs/sources_1/imports/new/FA1.vhd" \
"../../../../CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd" \
"../../../../CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd" \
"../../../../CPU.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../CPU.srcs/sources_1/new/LUT_8_12.vhd" \
"../../../../CPU.srcs/sources_1/new/ProgramCounter.vhd" \
"../../../../CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd" \
"../../../../CPU.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../CPU.srcs/sources_1/new/RegBank.vhd" \
"../../../../CPU.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd" \
"../../../../CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd" \
"../../../../CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd" \
"../../../../CPU.srcs/sim_1/new/TB_CPU.vhd" \

# Do not sort compile order
nosort
