// Seed: 2904904235
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_11 = 32'd11,
    parameter id_19 = 32'd65
) (
    id_1,
    id_2[-1'b0 : id_19],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12[id_11 :-1],
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19#(1),
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  module_0 modCall_1 (
      id_20,
      id_6,
      id_7,
      id_8,
      id_13,
      id_20,
      id_6,
      id_20,
      id_16,
      id_22,
      id_14
  );
  input wire id_21;
  inout wire id_20;
  input wire _id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input logic [7:0] id_12;
  output wire _id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  logic id_24;
  ;
endmodule
