Item(by='rdw', descendants=None, kids=[24911722, 24915387, 24911603], score=None, time=1603829455, title=None, item_type='comment', url=None, parent=24910778, text='The article says that Apple isn&#x27;t making full use of the 5nm process node, and blames lack of SRAM scaling for it (presumably due to the large amount of L3 cache).  Is this a problem that all processors are about to hit, or is this going to be overcome once process engineers are more familiar with 5nm?')