

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Tue Jan  7 20:04:20 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  104001|  104001|  104001|  104001|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  104000|  104000|     13000|          -|          -|     8|    no    |
        | + Loop 1.1          |      32|      32|         2|          -|          -|    16|    no    |
        | + Loop 1.2          |   12964|   12964|       926|          -|          -|    14|    no    |
        |  ++ Loop 1.2.1      |     924|     924|        66|          -|          -|    14|    no    |
        |   +++ Loop 1.2.1.1  |      64|      64|         4|          -|          -|    16|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 2 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%kernel_buffer_1 = alloca [16 x i15], align 2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 12 'alloca' 'kernel_buffer_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i11 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 15 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i11 %phi_mul1 to i12" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 16 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.63ns)   --->   "%add_ln24 = add i11 %phi_mul1, 196" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 17 'add' 'add_ln24' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 18 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 20 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %6, label %1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 22 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_b_2 = getelementptr [8 x i14]* @SeparableConv2D_1_b_s, i64 0, i64 %zext_ln25" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 23 'getelementptr' 'SeparableConv2D_1_b_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%SeparableConv2D_1_b_3 = load i14* %SeparableConv2D_1_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 24 'load' 'SeparableConv2D_1_b_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 25 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%SeparableConv2D_1_b_3 = load i14* %SeparableConv2D_1_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 27 'load' 'SeparableConv2D_1_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i14 %SeparableConv2D_1_b_3 to i24" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 28 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln28, i4 0)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %1 ], [ %i, %3 ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %i_0, -16" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 32 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 33 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader6.preheader, label %3" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i5 %i_0 to i7" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 36 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln28 = add i7 %zext_ln28_5, %shl_ln" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 37 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i7 %add_ln28 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 38 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_2 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln28_4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 39 'getelementptr' 'SeparableConv2D_1_w_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 40 'load' 'SeparableConv2D_1_w_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 41 'br' <Predicate = (icmp_ln26)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 42 [1/2] (3.25ns)   --->   "%SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 42 'load' 'SeparableConv2D_1_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %i_0 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 43 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_buffer_addr = getelementptr [16 x i15]* %kernel_buffer_1, i64 0, i64 %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 44 'getelementptr' 'kernel_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.32ns)   --->   "store i15 %SeparableConv2D_1_w_3, i15* %kernel_buffer_addr, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.91>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ %out_h, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 47 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %out_h_0, -2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 48 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 49 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 50 'add' 'out_h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln3 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 52 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i8 %shl_ln3 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 53 'zext' 'zext_ln37_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln37_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 54 'bitconcatenate' 'shl_ln37_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i5 %shl_ln37_2 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 55 'zext' 'zext_ln37_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.91ns)   --->   "%sub_ln37 = sub i9 %zext_ln37_7, %zext_ln37_8" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 56 'sub' 'sub_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 57 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 58 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.82>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %out_w, %5 ], [ 0, %.preheader5.preheader ]"   --->   Operation 59 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %out_w_0, -2" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 60 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 61 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.73ns)   --->   "%out_w = add i4 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 62 'add' 'out_w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader6.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %out_w_0 to i9" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 64 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln37 = add i9 %sub_ln37, %zext_ln35" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 65 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i9 %add_ln37 to i13" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 66 'sext' 'sext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 67 'br' <Predicate = (!icmp_ln33)> <Delay = 1.76>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 68 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.89>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_0 = phi i24 [ %buffer, %4 ], [ %sext_ln34, %.preheader.preheader ]"   --->   Operation 69 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ %in_d, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 70 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ %add_ln37_8, %4 ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 71 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i12 %phi_mul to i13" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 72 'zext' 'zext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.36ns)   --->   "%icmp_ln35 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 73 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 74 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (1.78ns)   --->   "%in_d = add i5 %in_d_0, 1" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 75 'add' 'in_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %5, label %4" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.54ns)   --->   "%add_ln37_8 = add i12 %phi_mul, 196" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 77 'add' 'add_ln37_8' <Predicate = (!icmp_ln35)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i13 %zext_ln35_4, %sext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 78 'add' 'add_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln37_4 = sext i13 %add_ln37_1 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 79 'sext' 'sext_ln37_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i32 %sext_ln37_4 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 80 'zext' 'zext_ln37_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_5" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 81 'getelementptr' 'input_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 82 'load' 'input_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %buffer_0, i32 23)" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 83 'bitselect' 'tmp' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%trunc_ln42 = trunc i24 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 84 'trunc' 'trunc_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln42 = xor i1 %tmp, true" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 85 'xor' 'xor_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%select_ln42 = select i1 %xor_ln42, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 86 'select' 'select_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln43 = and i16 %select_ln42, %trunc_ln42" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 87 'and' 'and_ln43' <Predicate = (icmp_ln35)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i9 %add_ln37 to i12" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 88 'sext' 'sext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.63ns)   --->   "%add_ln43 = add i12 %zext_ln24, %sext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 89 'add' 'add_ln43' <Predicate = (icmp_ln35)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln43_2 = sext i12 %add_ln43 to i32" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 90 'sext' 'sext_ln43_2' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %sext_ln43_2 to i64" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 91 'zext' 'zext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 92 'getelementptr' 'output_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (3.25ns)   --->   "store i16 %and_ln43, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 93 'store' <Predicate = (icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 94 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 95 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 95 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i5 %in_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 96 'zext' 'zext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%kernel_buffer_addr_3 = getelementptr [16 x i15]* %kernel_buffer_1, i64 0, i64 %zext_ln37_4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 97 'getelementptr' 'kernel_buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [2/2] (2.32ns)   --->   "%kernel_buffer_load = load i15* %kernel_buffer_addr_3, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 98 'load' 'kernel_buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 10 <SV = 8> <Delay = 8.70>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln37_11 = sext i16 %input_load to i31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 99 'sext' 'sext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/2] (2.32ns)   --->   "%kernel_buffer_load = load i15* %kernel_buffer_addr_3, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 100 'load' 'kernel_buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln37_12 = sext i15 %kernel_buffer_load to i31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 101 'sext' 'sext_ln37_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul i31 %sext_ln37_11, %sext_ln37_12" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 102 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_3 = call i18 @_ssdm_op_PartSelect.i18.i31.i32.i32(i31 %mul_ln37, i32 13, i32 30)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 103 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 2.31>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln37_6 = sext i18 %tmp_3 to i24" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 104 'sext' 'sext_ln37_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (2.31ns)   --->   "%buffer = add i24 %buffer_0, %sext_ln37_6" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 105 'add' 'buffer' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_1       (alloca           ) [ 001111111111]
br_ln24               (br               ) [ 011111111111]
out_d_0               (phi              ) [ 001000000000]
phi_mul1              (phi              ) [ 001000000000]
zext_ln24             (zext             ) [ 000111111111]
add_ln24              (add              ) [ 011111111111]
icmp_ln24             (icmp             ) [ 001111111111]
empty                 (speclooptripcount) [ 000000000000]
out_d                 (add              ) [ 011111111111]
br_ln24               (br               ) [ 000000000000]
zext_ln25             (zext             ) [ 000000000000]
SeparableConv2D_1_b_2 (getelementptr    ) [ 000100000000]
trunc_ln28            (trunc            ) [ 000100000000]
ret_ln0               (ret              ) [ 000000000000]
SeparableConv2D_1_b_3 (load             ) [ 000000000000]
sext_ln34             (sext             ) [ 000011111111]
shl_ln                (bitconcatenate   ) [ 000011000000]
br_ln26               (br               ) [ 001111111111]
i_0                   (phi              ) [ 000011000000]
icmp_ln26             (icmp             ) [ 001111111111]
empty_31              (speclooptripcount) [ 000000000000]
i                     (add              ) [ 001111111111]
br_ln26               (br               ) [ 000000000000]
zext_ln28_5           (zext             ) [ 000000000000]
add_ln28              (add              ) [ 000000000000]
zext_ln28_4           (zext             ) [ 000000000000]
SeparableConv2D_1_w_2 (getelementptr    ) [ 000001000000]
br_ln31               (br               ) [ 001111111111]
SeparableConv2D_1_w_3 (load             ) [ 000000000000]
zext_ln28             (zext             ) [ 000000000000]
kernel_buffer_addr    (getelementptr    ) [ 000000000000]
store_ln28            (store            ) [ 000000000000]
br_ln26               (br               ) [ 001111111111]
out_h_0               (phi              ) [ 000000100000]
icmp_ln31             (icmp             ) [ 001111111111]
empty_32              (speclooptripcount) [ 000000000000]
out_h                 (add              ) [ 001111111111]
br_ln31               (br               ) [ 000000000000]
shl_ln3               (bitconcatenate   ) [ 000000000000]
zext_ln37_7           (zext             ) [ 000000000000]
shl_ln37_2            (bitconcatenate   ) [ 000000000000]
zext_ln37_8           (zext             ) [ 000000000000]
sub_ln37              (sub              ) [ 000000011111]
br_ln33               (br               ) [ 001111111111]
br_ln0                (br               ) [ 011111111111]
out_w_0               (phi              ) [ 000000010000]
icmp_ln33             (icmp             ) [ 001111111111]
empty_33              (speclooptripcount) [ 000000000000]
out_w                 (add              ) [ 001111111111]
br_ln33               (br               ) [ 000000000000]
zext_ln35             (zext             ) [ 000000000000]
add_ln37              (add              ) [ 000000001111]
sext_ln37             (sext             ) [ 000000001111]
br_ln35               (br               ) [ 001111111111]
br_ln0                (br               ) [ 001111111111]
buffer_0              (phi              ) [ 000000001111]
in_d_0                (phi              ) [ 000000001100]
phi_mul               (phi              ) [ 000000001000]
zext_ln35_4           (zext             ) [ 000000000000]
icmp_ln35             (icmp             ) [ 001111111111]
empty_34              (speclooptripcount) [ 000000000000]
in_d                  (add              ) [ 001111111111]
br_ln35               (br               ) [ 000000000000]
add_ln37_8            (add              ) [ 001111111111]
add_ln37_1            (add              ) [ 000000000000]
sext_ln37_4           (sext             ) [ 000000000000]
zext_ln37_5           (zext             ) [ 000000000000]
input_addr            (getelementptr    ) [ 000000000100]
tmp                   (bitselect        ) [ 000000000000]
trunc_ln42            (trunc            ) [ 000000000000]
xor_ln42              (xor              ) [ 000000000000]
select_ln42           (select           ) [ 000000000000]
and_ln43              (and              ) [ 000000000000]
sext_ln43             (sext             ) [ 000000000000]
add_ln43              (add              ) [ 000000000000]
sext_ln43_2           (sext             ) [ 000000000000]
zext_ln43             (zext             ) [ 000000000000]
output_addr           (getelementptr    ) [ 000000000000]
store_ln43            (store            ) [ 000000000000]
br_ln33               (br               ) [ 001111111111]
input_load            (load             ) [ 000000000010]
zext_ln37_4           (zext             ) [ 000000000000]
kernel_buffer_addr_3  (getelementptr    ) [ 000000000010]
sext_ln37_11          (sext             ) [ 000000000000]
kernel_buffer_load    (load             ) [ 000000000000]
sext_ln37_12          (sext             ) [ 000000000000]
mul_ln37              (mul              ) [ 000000000000]
tmp_3                 (partselect       ) [ 000000000001]
sext_ln37_6           (sext             ) [ 000000000000]
buffer                (add              ) [ 001111111111]
br_ln35               (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_1_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_1_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="kernel_buffer_1_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="SeparableConv2D_1_b_2_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_1_b_2/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="0"/>
<pin id="79" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_b_3/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="SeparableConv2D_1_w_2_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="15" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="7" slack="0"/>
<pin id="87" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_1_w_2/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_w_3/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kernel_buffer_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_buffer_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="15" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln28/5 kernel_buffer_load/9 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="output_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln43_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="14" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="kernel_buffer_addr_3_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_buffer_addr_3/9 "/>
</bind>
</comp>

<comp id="142" class="1005" name="out_d_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="out_d_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="phi_mul1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="1"/>
<pin id="155" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="phi_mul1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="out_h_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_h_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/6 "/>
</bind>
</comp>

<comp id="187" class="1005" name="out_w_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="out_w_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/7 "/>
</bind>
</comp>

<comp id="198" class="1005" name="buffer_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="3"/>
<pin id="200" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="buffer_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="14" slack="4"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/8 "/>
</bind>
</comp>

<comp id="208" class="1005" name="in_d_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="in_d_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/8 "/>
</bind>
</comp>

<comp id="220" class="1005" name="phi_mul_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="1"/>
<pin id="222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="phi_mul_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln24_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln24_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="9" slack="0"/>
<pin id="238" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln24_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="out_d_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln25_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln28_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln34_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="14" slack="0"/>
<pin id="264" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shl_ln_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="1"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln26_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln28_5_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln28_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="1"/>
<pin id="292" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln28_4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln28_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln31_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="2" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="out_h_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="shl_ln3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln37_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_7/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="shl_ln37_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_2/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln37_8_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_8/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sub_ln37_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln33_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="out_w_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln35_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln37_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="1"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln37_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln35_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln35_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="in_d_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln37_8_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="9" slack="0"/>
<pin id="390" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_8/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln37_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="1"/>
<pin id="396" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln37_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="13" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_4/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln37_5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="13" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_5/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="24" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln42_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="24" slack="0"/>
<pin id="417" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="xor_ln42_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln42/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln42_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="and_ln43_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln43_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="1"/>
<pin id="442" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln43_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="5"/>
<pin id="445" dir="0" index="1" bw="9" slack="0"/>
<pin id="446" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln43_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_2/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln43_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln37_4_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln37_11_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_11/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sext_ln37_12_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="15" slack="0"/>
<pin id="467" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_12/10 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="18" slack="0"/>
<pin id="471" dir="0" index="1" bw="31" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="0" index="3" bw="6" slack="0"/>
<pin id="474" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln37_6_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="18" slack="1"/>
<pin id="480" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_6/11 "/>
</bind>
</comp>

<comp id="481" class="1004" name="buffer_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="24" slack="3"/>
<pin id="483" dir="0" index="1" bw="18" slack="0"/>
<pin id="484" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/11 "/>
</bind>
</comp>

<comp id="487" class="1007" name="mul_ln37_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="15" slack="0"/>
<pin id="490" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/10 "/>
</bind>
</comp>

<comp id="494" class="1005" name="zext_ln24_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="5"/>
<pin id="496" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="499" class="1005" name="add_ln24_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="11" slack="0"/>
<pin id="501" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="507" class="1005" name="out_d_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="512" class="1005" name="SeparableConv2D_1_b_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="1"/>
<pin id="514" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_b_2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="trunc_ln28_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="1"/>
<pin id="519" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="522" class="1005" name="sext_ln34_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="24" slack="4"/>
<pin id="524" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="527" class="1005" name="shl_ln_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="1"/>
<pin id="529" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="540" class="1005" name="SeparableConv2D_1_w_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="1"/>
<pin id="542" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_w_2 "/>
</bind>
</comp>

<comp id="548" class="1005" name="out_h_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="553" class="1005" name="sub_ln37_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="9" slack="1"/>
<pin id="555" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln37 "/>
</bind>
</comp>

<comp id="561" class="1005" name="out_w_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="0"/>
<pin id="563" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="566" class="1005" name="add_ln37_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="9" slack="1"/>
<pin id="568" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="571" class="1005" name="sext_ln37_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="13" slack="1"/>
<pin id="573" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln37 "/>
</bind>
</comp>

<comp id="579" class="1005" name="in_d_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="584" class="1005" name="add_ln37_8_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="12" slack="0"/>
<pin id="586" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37_8 "/>
</bind>
</comp>

<comp id="589" class="1005" name="input_addr_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="14" slack="1"/>
<pin id="591" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="input_load_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="1"/>
<pin id="596" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="599" class="1005" name="kernel_buffer_addr_3_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="1"/>
<pin id="601" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_addr_3 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_3_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="18" slack="1"/>
<pin id="606" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="609" class="1005" name="buffer_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="24" slack="1"/>
<pin id="611" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="90" pin="3"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="207"><net_src comp="201" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="157" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="157" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="146" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="146" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="146" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="261"><net_src comp="146" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="77" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="168" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="168" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="168" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="302"><net_src comp="164" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="308"><net_src comp="180" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="180" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="22" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="180" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="180" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="324" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="191" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="191" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="22" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="191" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="224" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="212" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="30" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="212" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="34" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="224" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="371" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="201" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="201" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="407" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="56" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="415" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="433" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="460"><net_src comp="208" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="468"><net_src comp="102" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="60" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="62" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="477"><net_src comp="64" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="485"><net_src comp="198" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="462" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="465" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="487" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="497"><net_src comp="231" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="502"><net_src comp="235" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="510"><net_src comp="247" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="515"><net_src comp="70" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="520"><net_src comp="258" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="525"><net_src comp="262" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="530"><net_src comp="266" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="538"><net_src comp="279" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="543"><net_src comp="83" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="551"><net_src comp="310" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="556"><net_src comp="340" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="564"><net_src comp="352" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="569"><net_src comp="362" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="574"><net_src comp="367" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="582"><net_src comp="381" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="587"><net_src comp="387" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="592"><net_src comp="109" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="597"><net_src comp="116" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="602"><net_src comp="135" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="607"><net_src comp="469" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="612"><net_src comp="481" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: pointwise_conv2d_fix.1 : input_r | {8 9 }
	Port: pointwise_conv2d_fix.1 : SeparableConv2D_1_b_s | {2 3 }
	Port: pointwise_conv2d_fix.1 : SeparableConv2D_1_w_s | {4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		zext_ln25 : 1
		SeparableConv2D_1_b_2 : 2
		SeparableConv2D_1_b_3 : 3
		trunc_ln28 : 1
	State 3
		sext_ln34 : 1
	State 4
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28_5 : 1
		add_ln28 : 2
		zext_ln28_4 : 3
		SeparableConv2D_1_w_2 : 4
		SeparableConv2D_1_w_3 : 5
	State 5
		kernel_buffer_addr : 1
		store_ln28 : 2
	State 6
		icmp_ln31 : 1
		out_h : 1
		br_ln31 : 2
		shl_ln3 : 1
		zext_ln37_7 : 2
		shl_ln37_2 : 1
		zext_ln37_8 : 2
		sub_ln37 : 3
	State 7
		icmp_ln33 : 1
		out_w : 1
		br_ln33 : 2
		zext_ln35 : 1
		add_ln37 : 2
		sext_ln37 : 3
	State 8
		zext_ln35_4 : 1
		icmp_ln35 : 1
		in_d : 1
		br_ln35 : 2
		add_ln37_8 : 1
		add_ln37_1 : 2
		sext_ln37_4 : 3
		zext_ln37_5 : 4
		input_addr : 5
		input_load : 6
		tmp : 1
		trunc_ln42 : 1
		xor_ln42 : 2
		select_ln42 : 2
		and_ln43 : 3
		add_ln43 : 1
		sext_ln43_2 : 2
		zext_ln43 : 3
		output_addr : 4
		store_ln43 : 5
	State 9
		kernel_buffer_addr_3 : 1
		kernel_buffer_load : 2
	State 10
		sext_ln37_12 : 1
		mul_ln37 : 2
		tmp_3 : 3
	State 11
		buffer : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln24_fu_235   |    0    |    0    |    13   |
|          |     out_d_fu_247    |    0    |    0    |    13   |
|          |       i_fu_279      |    0    |    0    |    15   |
|          |   add_ln28_fu_289   |    0    |    0    |    15   |
|          |     out_h_fu_310    |    0    |    0    |    13   |
|    add   |     out_w_fu_352    |    0    |    0    |    13   |
|          |   add_ln37_fu_362   |    0    |    0    |    15   |
|          |     in_d_fu_381     |    0    |    0    |    15   |
|          |  add_ln37_8_fu_387  |    0    |    0    |    12   |
|          |  add_ln37_1_fu_393  |    0    |    0    |    12   |
|          |   add_ln43_fu_443   |    0    |    0    |    13   |
|          |    buffer_fu_481    |    0    |    0    |    31   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln24_fu_241  |    0    |    0    |    9    |
|          |   icmp_ln26_fu_273  |    0    |    0    |    11   |
|   icmp   |   icmp_ln31_fu_304  |    0    |    0    |    9    |
|          |   icmp_ln33_fu_346  |    0    |    0    |    9    |
|          |   icmp_ln35_fu_375  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln43_fu_433   |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln37_fu_340   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln42_fu_419   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln42_fu_425 |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln37_fu_487   |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln24_fu_231  |    0    |    0    |    0    |
|          |   zext_ln25_fu_253  |    0    |    0    |    0    |
|          |  zext_ln28_5_fu_285 |    0    |    0    |    0    |
|          |  zext_ln28_4_fu_294 |    0    |    0    |    0    |
|          |   zext_ln28_fu_299  |    0    |    0    |    0    |
|   zext   |  zext_ln37_7_fu_324 |    0    |    0    |    0    |
|          |  zext_ln37_8_fu_336 |    0    |    0    |    0    |
|          |   zext_ln35_fu_358  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_371 |    0    |    0    |    0    |
|          |  zext_ln37_5_fu_402 |    0    |    0    |    0    |
|          |   zext_ln43_fu_452  |    0    |    0    |    0    |
|          |  zext_ln37_4_fu_457 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln28_fu_258  |    0    |    0    |    0    |
|          |  trunc_ln42_fu_415  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln34_fu_262  |    0    |    0    |    0    |
|          |   sext_ln37_fu_367  |    0    |    0    |    0    |
|          |  sext_ln37_4_fu_398 |    0    |    0    |    0    |
|   sext   |   sext_ln43_fu_440  |    0    |    0    |    0    |
|          |  sext_ln43_2_fu_448 |    0    |    0    |    0    |
|          | sext_ln37_11_fu_462 |    0    |    0    |    0    |
|          | sext_ln37_12_fu_465 |    0    |    0    |    0    |
|          |  sext_ln37_6_fu_478 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    shl_ln_fu_266    |    0    |    0    |    0    |
|bitconcatenate|    shl_ln3_fu_316   |    0    |    0    |    0    |
|          |  shl_ln37_2_fu_328  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|      tmp_fu_407     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     tmp_3_fu_469    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   264   |
|----------|---------------------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|kernel_buffer_1|    0   |   30   |    4   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    0   |   30   |    4   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_1_b_2_reg_512|    3   |
|SeparableConv2D_1_w_2_reg_540|    7   |
|       add_ln24_reg_499      |   11   |
|      add_ln37_8_reg_584     |   12   |
|       add_ln37_reg_566      |    9   |
|       buffer_0_reg_198      |   24   |
|        buffer_reg_609       |   24   |
|         i_0_reg_164         |    5   |
|          i_reg_535          |    5   |
|        in_d_0_reg_208       |    5   |
|         in_d_reg_579        |    5   |
|      input_addr_reg_589     |   14   |
|      input_load_reg_594     |   16   |
| kernel_buffer_addr_3_reg_599|    4   |
|       out_d_0_reg_142       |    4   |
|        out_d_reg_507        |    4   |
|       out_h_0_reg_176       |    4   |
|        out_h_reg_548        |    4   |
|       out_w_0_reg_187       |    4   |
|        out_w_reg_561        |    4   |
|       phi_mul1_reg_153      |   11   |
|       phi_mul_reg_220       |   12   |
|      sext_ln34_reg_522      |   24   |
|      sext_ln37_reg_571      |   13   |
|        shl_ln_reg_527       |    7   |
|       sub_ln37_reg_553      |    9   |
|        tmp_3_reg_604        |   18   |
|      trunc_ln28_reg_517     |    3   |
|      zext_ln24_reg_494      |   12   |
+-----------------------------+--------+
|            Total            |   277  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_90 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_102 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_116 |  p0  |   2  |  14  |   28   ||    9    |
|    i_0_reg_164    |  p0  |   2  |   5  |   10   ||    9    |
|   in_d_0_reg_208  |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   || 10.6597 ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   264  |    -   |
|   Memory  |    0   |    -   |    -   |   30   |    4   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   60   |    -   |
|  Register |    -   |    -   |    -   |   277  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   10   |   307  |   328  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
