#define SYSCONSAIF__SYSCFG_0_ADDR                          (U0_SYSCON__SAIF_BD_APB__BASE_ADDR + 0x0U)
#define U0_VIN_SCFG_SRAM_CONFIG_WIDTH                      0x2U
#define U0_VIN_SCFG_SRAM_CONFIG_SHIFT                      0x0U
#define U0_VIN_SCFG_SRAM_CONFIG_MASK                       0x3U
#define U0_VIN_CNFG_AXI_DVP_EN_WIDTH                       0x1U
#define U0_VIN_CNFG_AXI_DVP_EN_SHIFT                       0x2U
#define U0_VIN_CNFG_AXI_DVP_EN_MASK                        0x4U
#define U0_VIN_CNFG_AXIRD_AXI_CNT_END_WIDTH                0xBU
#define U0_VIN_CNFG_AXIRD_AXI_CNT_END_SHIFT                0x3U
#define U0_VIN_CNFG_AXIRD_AXI_CNT_END_MASK                 0x3FF8U
#define SYSCONSAIF__SYSCFG_4_ADDR                          (U0_SYSCON__SAIF_BD_APB__BASE_ADDR + 0x4U)
#define U0_VIN_CNFG_AXIRD_END_ADDR_WIDTH                   0x20U
#define U0_VIN_CNFG_AXIRD_END_ADDR_SHIFT                   0x0U
#define U0_VIN_CNFG_AXIRD_END_ADDR_MASK                    0xFFFFFFFFU
#define SYSCONSAIF__SYSCFG_8_ADDR                          (U0_SYSCON__SAIF_BD_APB__BASE_ADDR + 0x8U)
#define U0_VIN_CNFG_AXIRD_INTR_CLEAN_WIDTH                 0x1U
#define U0_VIN_CNFG_AXIRD_INTR_CLEAN_SHIFT                 0x0U
#define U0_VIN_CNFG_AXIRD_INTR_CLEAN_MASK                  0x1U
#define U0_VIN_CNFG_AXIRD_INTR_MASK_WIDTH                  0x1U
#define U0_VIN_CNFG_AXIRD_INTR_MASK_SHIFT                  0x1U
#define U0_VIN_CNFG_AXIRD_INTR_MASK_MASK                   0x2U
#define U0_VIN_CNFG_AXIRD_LINE_CNT_END_WIDTH               0xCU
#define U0_VIN_CNFG_AXIRD_LINE_CNT_END_SHIFT               0x2U
#define U0_VIN_CNFG_AXIRD_LINE_CNT_END_MASK                0x3FFCU
#define U0_VIN_CNFG_AXIRD_LINE_CNT_START_WIDTH             0xCU
#define U0_VIN_CNFG_AXIRD_LINE_CNT_START_SHIFT             0xEU
#define U0_VIN_CNFG_AXIRD_LINE_CNT_START_MASK              0x3FFC000U
#define SYSCONSAIF__SYSCFG_12_ADDR                         (U0_SYSCON__SAIF_BD_APB__BASE_ADDR + 0xcU)
#define U0_VIN_CNFG_AXIRD_PIX_CNT_END_WIDTH                0xDU
#define U0_VIN_CNFG_AXIRD_PIX_CNT_END_SHIFT                0x0U
#define U0_VIN_CNFG_AXIRD_PIX_CNT_END_MASK                 0x1FFFU
#define U0_VIN_CNFG_AXIRD_PIX_CNT_START_WIDTH              0xDU
#define U0_VIN_CNFG_AXIRD_PIX_CNT_START_SHIFT              0xDU
#define U0_VIN_CNFG_AXIRD_PIX_CNT_START_MASK               0x3FFE000U
#define U0_VIN_CNFG_AXIRD_PIX_CT_WIDTH                     0x2U
#define U0_VIN_CNFG_AXIRD_PIX_CT_SHIFT                     0x1AU
#define U0_VIN_CNFG_AXIRD_PIX_CT_MASK                      0xC000000U
#define SYSCONSAIF__SYSCFG_16_ADDR                         (U0_SYSCON__SAIF_BD_APB__BASE_ADDR + 0x10U)
#define U0_VIN_CNFG_AXIRD_START_ADDR_WIDTH                 0x20U
#define U0_VIN_CNFG_AXIRD_START_ADDR_SHIFT                 0x0U
#define U0_VIN_CNFG_AXIRD_START_ADDR_MASK                  0xFFFFFFFFU
#define SYSCONSAIF__SYSCFG_20_ADDR                         (U0_SYSCON__SAIF_BD_APB__BASE_ADDR + 0x14U)
#define U0_VIN_CNFG_AXIWR0_CHANNEL_SEL_WIDTH               0x4U
#define U0_VIN_CNFG_AXIWR0_CHANNEL_SEL_SHIFT               0x0U
#define U0_VIN_CNFG_AXIWR0_CHANNEL_SEL_MASK                0xFU
#define U0_VIN_CNFG_AXIWR0_EN_WIDTH                        0x1U
#define U0_VIN_CNFG_AXIWR0_EN_SHIFT                        0x4U
#define U0_VIN_CNFG_AXIWR0_EN_MASK                         0x10U
#define SYSCONSAIF__SYSCFG_24_ADDR                         (U0_SYSCON__SAIF_BD_APB__BASE_ADDR + 0x18U)
#define U0_VIN_CNFG_AXIWR0_END_ADDR_WIDTH                  0x20U
#define U0_VIN_CNFG_AXIWR0_END_ADDR_SHIFT                  0x0U
#define U0_VIN_CNFG_AXIWR0_END_ADDR_MASK                   0xFFFFFFFFU
#define SYSCONSAIF__SYSCFG_28_ADDR                         (U0_SYSCON__SAIF_BD_APB__BASE_ADDR + 0x1cU)
#define U0_VIN_CNFG_AXIWR0_INTR_CLEAN_WIDTH                0x1U
#define U0_VIN_CNFG_AXIWR0_INTR_CLEAN_SHIFT                0x0U
#define U0_VIN_CNFG_AXIWR0_INTR_CLEAN_MASK                 0x1U
#define U0_VIN_CNFG_AXIWR0_INTR_MASK_WIDTH                 0x1U
#define U0_VIN_CNFG_AXIWR0_INTR_MASK_SHIFT                 0x1U
#define U0_VIN_CNFG_AXIWR0_INTR_MASK_MASK                  0x2U
#define U0_VIN_CNFG_AXIWR0_PIX_CNT_END_WIDTH               0xBU
#define U0_VIN_CNFG_AXIWR0_PIX_CNT_END_SHIFT               0x2U
#define U0_VIN_CNFG_AXIWR0_PIX_CNT_END_MASK                0x1FFCU
#define U0_VIN_CNFG_AXIWR0_PIX_CT_WIDTH                    0x2U
#define U0_VIN_CNFG_AXIWR0_PIX_CT_SHIFT                    0xDU
#define U0_VIN_CNFG_AXIWR0_PIX_CT_MASK                     0x6000U
#define U0_VIN_CNFG_AXIWR0_PIXEL_HIGH_BIT_SEL_WIDTH        0x2U
#define U0_VIN_CNFG_AXIWR0_PIXEL_HIGH_BIT_SEL_SHIFT        0xFU
#define U0_VIN_CNFG_AXIWR0_PIXEL_HIGH_BIT_SEL_MASK         0x18000U
#define SYSCONSAIF__SYSCFG_32_ADDR                         (U0_SYSCON__SAIF_BD_APB__BASE_ADDR + 0x20U)
#define U0_VIN_CNFG_AXIWR0_START_ADDR_WIDTH                0x20U
#define U0_VIN_CNFG_AXIWR0_START_ADDR_SHIFT                0x0U
#define U0_VIN_CNFG_AXIWR0_START_ADDR_MASK                 0xFFFFFFFFU
#define SYSCONSAIF__SYSCFG_36_ADDR                         (U0_SYSCON__SAIF_BD_APB__BASE_ADDR + 0x24U)
#define U0_VIN_CNFG_COLOR_BAR_EN_WIDTH                     0x1U
#define U0_VIN_CNFG_COLOR_BAR_EN_SHIFT                     0x0U
#define U0_VIN_CNFG_COLOR_BAR_EN_MASK                      0x1U
#define U0_VIN_CNFG_DVP_HS_POS_WIDTH                       0x1U
#define U0_VIN_CNFG_DVP_HS_POS_SHIFT                       0x1U
#define U0_VIN_CNFG_DVP_HS_POS_MASK                        0x2U
#define U0_VIN_CNFG_DVP_SWAP_EN_WIDTH                      0x1U
#define U0_VIN_CNFG_DVP_SWAP_EN_SHIFT                      0x2U
#define U0_VIN_CNFG_DVP_SWAP_EN_MASK                       0x4U
#define U0_VIN_CNFG_DVP_VS_POS_WIDTH                       0x1U
#define U0_VIN_CNFG_DVP_VS_POS_SHIFT                       0x3U
#define U0_VIN_CNFG_DVP_VS_POS_MASK                        0x8U
#define U0_VIN_CNFG_GEN_EN_AXIRD_WIDTH                     0x1U
#define U0_VIN_CNFG_GEN_EN_AXIRD_SHIFT                     0x4U
#define U0_VIN_CNFG_GEN_EN_AXIRD_MASK                      0x10U
#define U0_VIN_CNFG_ISP_DVP_EN0_WIDTH                      0x1U
#define U0_VIN_CNFG_ISP_DVP_EN0_SHIFT                      0x5U
#define U0_VIN_CNFG_ISP_DVP_EN0_MASK                       0x20U
#define U0_VIN_CNFG_MIPI_BYTE_EN_ISP0_WIDTH                0x2U
#define U0_VIN_CNFG_MIPI_BYTE_EN_ISP0_SHIFT                0x6U
#define U0_VIN_CNFG_MIPI_BYTE_EN_ISP0_MASK                 0xC0U
#define U0_VIN_CNFG_MIPI_CHANNEL_SEL0_WIDTH                0x4U
#define U0_VIN_CNFG_MIPI_CHANNEL_SEL0_SHIFT                0x8U
#define U0_VIN_CNFG_MIPI_CHANNEL_SEL0_MASK                 0xF00U
#define U0_VIN_CNFG_P_I_MIPI_HEADER_EN0_WIDTH              0x1U
#define U0_VIN_CNFG_P_I_MIPI_HEADER_EN0_SHIFT              0xCU
#define U0_VIN_CNFG_P_I_MIPI_HEADER_EN0_MASK               0x1000U
#define U0_VIN_CNFG_PIX_NUM_WIDTH                          0x4U
#define U0_VIN_CNFG_PIX_NUM_SHIFT                          0xDU
#define U0_VIN_CNFG_PIX_NUM_MASK                           0x1E000U
#define U0_VIN_GENERIC_SP_WIDTH                            0xAU
#define U0_VIN_GENERIC_SP_SHIFT                            0x11U
#define U0_VIN_GENERIC_SP_MASK                             0x7FE0000U
#define SYSCONSAIF__SYSCFG_40_ADDR                         (U0_SYSCON__SAIF_BD_APB__BASE_ADDR + 0x28U)
#define U0_VIN_TEST_GENERIC_CTRL_WIDTH                     0x10U
#define U0_VIN_TEST_GENERIC_CTRL_SHIFT                     0x0U
#define U0_VIN_TEST_GENERIC_CTRL_MASK                      0xFFFFU
#define U0_VIN_TEST_GENERIC_STATUS_WIDTH                   0x10U
#define U0_VIN_TEST_GENERIC_STATUS_SHIFT                   0x10U
#define U0_VIN_TEST_GENERIC_STATUS_MASK                    0xFFFF0000U
#define GET_U0_VIN_SCFG_SRAM_CONFIG                        saif_get_reg(SYSCONSAIF__SYSCFG_0_ADDR,U0_VIN_SCFG_SRAM_CONFIG_SHIFT,U0_VIN_SCFG_SRAM_CONFIG_MASK)
#define SET_U0_VIN_SCFG_SRAM_CONFIG(data)                  saif_set_reg(SYSCONSAIF__SYSCFG_0_ADDR,data,U0_VIN_SCFG_SRAM_CONFIG_SHIFT,U0_VIN_SCFG_SRAM_CONFIG_MASK)
#define GET_U0_VIN_CNFG_AXI_DVP_EN                         saif_get_reg(SYSCONSAIF__SYSCFG_0_ADDR,U0_VIN_CNFG_AXI_DVP_EN_SHIFT,U0_VIN_CNFG_AXI_DVP_EN_MASK)
#define SET_U0_VIN_CNFG_AXI_DVP_EN(data)                   saif_set_reg(SYSCONSAIF__SYSCFG_0_ADDR,data,U0_VIN_CNFG_AXI_DVP_EN_SHIFT,U0_VIN_CNFG_AXI_DVP_EN_MASK)
#define GET_U0_VIN_CNFG_AXIRD_AXI_CNT_END                  saif_get_reg(SYSCONSAIF__SYSCFG_0_ADDR,U0_VIN_CNFG_AXIRD_AXI_CNT_END_SHIFT,U0_VIN_CNFG_AXIRD_AXI_CNT_END_MASK)
#define SET_U0_VIN_CNFG_AXIRD_AXI_CNT_END(data)            saif_set_reg(SYSCONSAIF__SYSCFG_0_ADDR,data,U0_VIN_CNFG_AXIRD_AXI_CNT_END_SHIFT,U0_VIN_CNFG_AXIRD_AXI_CNT_END_MASK)
#define GET_U0_VIN_CNFG_AXIRD_END_ADDR                     saif_get_reg(SYSCONSAIF__SYSCFG_4_ADDR,U0_VIN_CNFG_AXIRD_END_ADDR_SHIFT,U0_VIN_CNFG_AXIRD_END_ADDR_MASK)
#define SET_U0_VIN_CNFG_AXIRD_END_ADDR(data)               saif_set_reg(SYSCONSAIF__SYSCFG_4_ADDR,data,U0_VIN_CNFG_AXIRD_END_ADDR_SHIFT,U0_VIN_CNFG_AXIRD_END_ADDR_MASK)
#define GET_U0_VIN_CNFG_AXIRD_INTR_CLEAN                   saif_get_reg(SYSCONSAIF__SYSCFG_8_ADDR,U0_VIN_CNFG_AXIRD_INTR_CLEAN_SHIFT,U0_VIN_CNFG_AXIRD_INTR_CLEAN_MASK)
#define SET_U0_VIN_CNFG_AXIRD_INTR_CLEAN(data)             saif_set_reg(SYSCONSAIF__SYSCFG_8_ADDR,data,U0_VIN_CNFG_AXIRD_INTR_CLEAN_SHIFT,U0_VIN_CNFG_AXIRD_INTR_CLEAN_MASK)
#define GET_U0_VIN_CNFG_AXIRD_INTR_MASK                    saif_get_reg(SYSCONSAIF__SYSCFG_8_ADDR,U0_VIN_CNFG_AXIRD_INTR_MASK_SHIFT,U0_VIN_CNFG_AXIRD_INTR_MASK_MASK)
#define SET_U0_VIN_CNFG_AXIRD_INTR_MASK(data)              saif_set_reg(SYSCONSAIF__SYSCFG_8_ADDR,data,U0_VIN_CNFG_AXIRD_INTR_MASK_SHIFT,U0_VIN_CNFG_AXIRD_INTR_MASK_MASK)
#define GET_U0_VIN_CNFG_AXIRD_LINE_CNT_END                 saif_get_reg(SYSCONSAIF__SYSCFG_8_ADDR,U0_VIN_CNFG_AXIRD_LINE_CNT_END_SHIFT,U0_VIN_CNFG_AXIRD_LINE_CNT_END_MASK)
#define SET_U0_VIN_CNFG_AXIRD_LINE_CNT_END(data)           saif_set_reg(SYSCONSAIF__SYSCFG_8_ADDR,data,U0_VIN_CNFG_AXIRD_LINE_CNT_END_SHIFT,U0_VIN_CNFG_AXIRD_LINE_CNT_END_MASK)
#define GET_U0_VIN_CNFG_AXIRD_LINE_CNT_START               saif_get_reg(SYSCONSAIF__SYSCFG_8_ADDR,U0_VIN_CNFG_AXIRD_LINE_CNT_START_SHIFT,U0_VIN_CNFG_AXIRD_LINE_CNT_START_MASK)
#define SET_U0_VIN_CNFG_AXIRD_LINE_CNT_START(data)         saif_set_reg(SYSCONSAIF__SYSCFG_8_ADDR,data,U0_VIN_CNFG_AXIRD_LINE_CNT_START_SHIFT,U0_VIN_CNFG_AXIRD_LINE_CNT_START_MASK)
#define GET_U0_VIN_CNFG_AXIRD_PIX_CNT_END                  saif_get_reg(SYSCONSAIF__SYSCFG_12_ADDR,U0_VIN_CNFG_AXIRD_PIX_CNT_END_SHIFT,U0_VIN_CNFG_AXIRD_PIX_CNT_END_MASK)
#define SET_U0_VIN_CNFG_AXIRD_PIX_CNT_END(data)            saif_set_reg(SYSCONSAIF__SYSCFG_12_ADDR,data,U0_VIN_CNFG_AXIRD_PIX_CNT_END_SHIFT,U0_VIN_CNFG_AXIRD_PIX_CNT_END_MASK)
#define GET_U0_VIN_CNFG_AXIRD_PIX_CNT_START                saif_get_reg(SYSCONSAIF__SYSCFG_12_ADDR,U0_VIN_CNFG_AXIRD_PIX_CNT_START_SHIFT,U0_VIN_CNFG_AXIRD_PIX_CNT_START_MASK)
#define SET_U0_VIN_CNFG_AXIRD_PIX_CNT_START(data)          saif_set_reg(SYSCONSAIF__SYSCFG_12_ADDR,data,U0_VIN_CNFG_AXIRD_PIX_CNT_START_SHIFT,U0_VIN_CNFG_AXIRD_PIX_CNT_START_MASK)
#define GET_U0_VIN_CNFG_AXIRD_PIX_CT                       saif_get_reg(SYSCONSAIF__SYSCFG_12_ADDR,U0_VIN_CNFG_AXIRD_PIX_CT_SHIFT,U0_VIN_CNFG_AXIRD_PIX_CT_MASK)
#define SET_U0_VIN_CNFG_AXIRD_PIX_CT(data)                 saif_set_reg(SYSCONSAIF__SYSCFG_12_ADDR,data,U0_VIN_CNFG_AXIRD_PIX_CT_SHIFT,U0_VIN_CNFG_AXIRD_PIX_CT_MASK)
#define GET_U0_VIN_CNFG_AXIRD_START_ADDR                   saif_get_reg(SYSCONSAIF__SYSCFG_16_ADDR,U0_VIN_CNFG_AXIRD_START_ADDR_SHIFT,U0_VIN_CNFG_AXIRD_START_ADDR_MASK)
#define SET_U0_VIN_CNFG_AXIRD_START_ADDR(data)             saif_set_reg(SYSCONSAIF__SYSCFG_16_ADDR,data,U0_VIN_CNFG_AXIRD_START_ADDR_SHIFT,U0_VIN_CNFG_AXIRD_START_ADDR_MASK)
#define GET_U0_VIN_CNFG_AXIWR0_CHANNEL_SEL                 saif_get_reg(SYSCONSAIF__SYSCFG_20_ADDR,U0_VIN_CNFG_AXIWR0_CHANNEL_SEL_SHIFT,U0_VIN_CNFG_AXIWR0_CHANNEL_SEL_MASK)
#define SET_U0_VIN_CNFG_AXIWR0_CHANNEL_SEL(data)           saif_set_reg(SYSCONSAIF__SYSCFG_20_ADDR,data,U0_VIN_CNFG_AXIWR0_CHANNEL_SEL_SHIFT,U0_VIN_CNFG_AXIWR0_CHANNEL_SEL_MASK)
#define GET_U0_VIN_CNFG_AXIWR0_EN                          saif_get_reg(SYSCONSAIF__SYSCFG_20_ADDR,U0_VIN_CNFG_AXIWR0_EN_SHIFT,U0_VIN_CNFG_AXIWR0_EN_MASK)
#define SET_U0_VIN_CNFG_AXIWR0_EN(data)                    saif_set_reg(SYSCONSAIF__SYSCFG_20_ADDR,data,U0_VIN_CNFG_AXIWR0_EN_SHIFT,U0_VIN_CNFG_AXIWR0_EN_MASK)
#define GET_U0_VIN_CNFG_AXIWR0_END_ADDR                    saif_get_reg(SYSCONSAIF__SYSCFG_24_ADDR,U0_VIN_CNFG_AXIWR0_END_ADDR_SHIFT,U0_VIN_CNFG_AXIWR0_END_ADDR_MASK)
#define SET_U0_VIN_CNFG_AXIWR0_END_ADDR(data)              saif_set_reg(SYSCONSAIF__SYSCFG_24_ADDR,data,U0_VIN_CNFG_AXIWR0_END_ADDR_SHIFT,U0_VIN_CNFG_AXIWR0_END_ADDR_MASK)
#define GET_U0_VIN_CNFG_AXIWR0_INTR_CLEAN                  saif_get_reg(SYSCONSAIF__SYSCFG_28_ADDR,U0_VIN_CNFG_AXIWR0_INTR_CLEAN_SHIFT,U0_VIN_CNFG_AXIWR0_INTR_CLEAN_MASK)
#define SET_U0_VIN_CNFG_AXIWR0_INTR_CLEAN(data)            saif_set_reg(SYSCONSAIF__SYSCFG_28_ADDR,data,U0_VIN_CNFG_AXIWR0_INTR_CLEAN_SHIFT,U0_VIN_CNFG_AXIWR0_INTR_CLEAN_MASK)
#define GET_U0_VIN_CNFG_AXIWR0_INTR_MASK                   saif_get_reg(SYSCONSAIF__SYSCFG_28_ADDR,U0_VIN_CNFG_AXIWR0_INTR_MASK_SHIFT,U0_VIN_CNFG_AXIWR0_INTR_MASK_MASK)
#define SET_U0_VIN_CNFG_AXIWR0_INTR_MASK(data)             saif_set_reg(SYSCONSAIF__SYSCFG_28_ADDR,data,U0_VIN_CNFG_AXIWR0_INTR_MASK_SHIFT,U0_VIN_CNFG_AXIWR0_INTR_MASK_MASK)
#define GET_U0_VIN_CNFG_AXIWR0_PIX_CNT_END                 saif_get_reg(SYSCONSAIF__SYSCFG_28_ADDR,U0_VIN_CNFG_AXIWR0_PIX_CNT_END_SHIFT,U0_VIN_CNFG_AXIWR0_PIX_CNT_END_MASK)
#define SET_U0_VIN_CNFG_AXIWR0_PIX_CNT_END(data)           saif_set_reg(SYSCONSAIF__SYSCFG_28_ADDR,data,U0_VIN_CNFG_AXIWR0_PIX_CNT_END_SHIFT,U0_VIN_CNFG_AXIWR0_PIX_CNT_END_MASK)
#define GET_U0_VIN_CNFG_AXIWR0_PIX_CT                      saif_get_reg(SYSCONSAIF__SYSCFG_28_ADDR,U0_VIN_CNFG_AXIWR0_PIX_CT_SHIFT,U0_VIN_CNFG_AXIWR0_PIX_CT_MASK)
#define SET_U0_VIN_CNFG_AXIWR0_PIX_CT(data)                saif_set_reg(SYSCONSAIF__SYSCFG_28_ADDR,data,U0_VIN_CNFG_AXIWR0_PIX_CT_SHIFT,U0_VIN_CNFG_AXIWR0_PIX_CT_MASK)
#define GET_U0_VIN_CNFG_AXIWR0_PIXEL_HIGH_BIT_SEL          saif_get_reg(SYSCONSAIF__SYSCFG_28_ADDR,U0_VIN_CNFG_AXIWR0_PIXEL_HIGH_BIT_SEL_SHIFT,U0_VIN_CNFG_AXIWR0_PIXEL_HIGH_BIT_SEL_MASK)
#define SET_U0_VIN_CNFG_AXIWR0_PIXEL_HIGH_BIT_SEL(data)    saif_set_reg(SYSCONSAIF__SYSCFG_28_ADDR,data,U0_VIN_CNFG_AXIWR0_PIXEL_HIGH_BIT_SEL_SHIFT,U0_VIN_CNFG_AXIWR0_PIXEL_HIGH_BIT_SEL_MASK)
#define GET_U0_VIN_CNFG_AXIWR0_START_ADDR                  saif_get_reg(SYSCONSAIF__SYSCFG_32_ADDR,U0_VIN_CNFG_AXIWR0_START_ADDR_SHIFT,U0_VIN_CNFG_AXIWR0_START_ADDR_MASK)
#define SET_U0_VIN_CNFG_AXIWR0_START_ADDR(data)            saif_set_reg(SYSCONSAIF__SYSCFG_32_ADDR,data,U0_VIN_CNFG_AXIWR0_START_ADDR_SHIFT,U0_VIN_CNFG_AXIWR0_START_ADDR_MASK)
#define GET_U0_VIN_CNFG_COLOR_BAR_EN                       saif_get_reg(SYSCONSAIF__SYSCFG_36_ADDR,U0_VIN_CNFG_COLOR_BAR_EN_SHIFT,U0_VIN_CNFG_COLOR_BAR_EN_MASK)
#define SET_U0_VIN_CNFG_COLOR_BAR_EN(data)                 saif_set_reg(SYSCONSAIF__SYSCFG_36_ADDR,data,U0_VIN_CNFG_COLOR_BAR_EN_SHIFT,U0_VIN_CNFG_COLOR_BAR_EN_MASK)
#define GET_U0_VIN_CNFG_DVP_HS_POS                         saif_get_reg(SYSCONSAIF__SYSCFG_36_ADDR,U0_VIN_CNFG_DVP_HS_POS_SHIFT,U0_VIN_CNFG_DVP_HS_POS_MASK)
#define SET_U0_VIN_CNFG_DVP_HS_POS(data)                   saif_set_reg(SYSCONSAIF__SYSCFG_36_ADDR,data,U0_VIN_CNFG_DVP_HS_POS_SHIFT,U0_VIN_CNFG_DVP_HS_POS_MASK)
#define GET_U0_VIN_CNFG_DVP_SWAP_EN                        saif_get_reg(SYSCONSAIF__SYSCFG_36_ADDR,U0_VIN_CNFG_DVP_SWAP_EN_SHIFT,U0_VIN_CNFG_DVP_SWAP_EN_MASK)
#define SET_U0_VIN_CNFG_DVP_SWAP_EN(data)                  saif_set_reg(SYSCONSAIF__SYSCFG_36_ADDR,data,U0_VIN_CNFG_DVP_SWAP_EN_SHIFT,U0_VIN_CNFG_DVP_SWAP_EN_MASK)
#define GET_U0_VIN_CNFG_DVP_VS_POS                         saif_get_reg(SYSCONSAIF__SYSCFG_36_ADDR,U0_VIN_CNFG_DVP_VS_POS_SHIFT,U0_VIN_CNFG_DVP_VS_POS_MASK)
#define SET_U0_VIN_CNFG_DVP_VS_POS(data)                   saif_set_reg(SYSCONSAIF__SYSCFG_36_ADDR,data,U0_VIN_CNFG_DVP_VS_POS_SHIFT,U0_VIN_CNFG_DVP_VS_POS_MASK)
#define GET_U0_VIN_CNFG_GEN_EN_AXIRD                       saif_get_reg(SYSCONSAIF__SYSCFG_36_ADDR,U0_VIN_CNFG_GEN_EN_AXIRD_SHIFT,U0_VIN_CNFG_GEN_EN_AXIRD_MASK)
#define SET_U0_VIN_CNFG_GEN_EN_AXIRD(data)                 saif_set_reg(SYSCONSAIF__SYSCFG_36_ADDR,data,U0_VIN_CNFG_GEN_EN_AXIRD_SHIFT,U0_VIN_CNFG_GEN_EN_AXIRD_MASK)
#define GET_U0_VIN_CNFG_ISP_DVP_EN0                        saif_get_reg(SYSCONSAIF__SYSCFG_36_ADDR,U0_VIN_CNFG_ISP_DVP_EN0_SHIFT,U0_VIN_CNFG_ISP_DVP_EN0_MASK)
#define SET_U0_VIN_CNFG_ISP_DVP_EN0(data)                  saif_set_reg(SYSCONSAIF__SYSCFG_36_ADDR,data,U0_VIN_CNFG_ISP_DVP_EN0_SHIFT,U0_VIN_CNFG_ISP_DVP_EN0_MASK)
#define GET_U0_VIN_CNFG_MIPI_BYTE_EN_ISP0                  saif_get_reg(SYSCONSAIF__SYSCFG_36_ADDR,U0_VIN_CNFG_MIPI_BYTE_EN_ISP0_SHIFT,U0_VIN_CNFG_MIPI_BYTE_EN_ISP0_MASK)
#define SET_U0_VIN_CNFG_MIPI_BYTE_EN_ISP0(data)            saif_set_reg(SYSCONSAIF__SYSCFG_36_ADDR,data,U0_VIN_CNFG_MIPI_BYTE_EN_ISP0_SHIFT,U0_VIN_CNFG_MIPI_BYTE_EN_ISP0_MASK)
#define GET_U0_VIN_CNFG_MIPI_CHANNEL_SEL0                  saif_get_reg(SYSCONSAIF__SYSCFG_36_ADDR,U0_VIN_CNFG_MIPI_CHANNEL_SEL0_SHIFT,U0_VIN_CNFG_MIPI_CHANNEL_SEL0_MASK)
#define SET_U0_VIN_CNFG_MIPI_CHANNEL_SEL0(data)            saif_set_reg(SYSCONSAIF__SYSCFG_36_ADDR,data,U0_VIN_CNFG_MIPI_CHANNEL_SEL0_SHIFT,U0_VIN_CNFG_MIPI_CHANNEL_SEL0_MASK)
#define GET_U0_VIN_CNFG_P_I_MIPI_HEADER_EN0                saif_get_reg(SYSCONSAIF__SYSCFG_36_ADDR,U0_VIN_CNFG_P_I_MIPI_HEADER_EN0_SHIFT,U0_VIN_CNFG_P_I_MIPI_HEADER_EN0_MASK)
#define SET_U0_VIN_CNFG_P_I_MIPI_HEADER_EN0(data)          saif_set_reg(SYSCONSAIF__SYSCFG_36_ADDR,data,U0_VIN_CNFG_P_I_MIPI_HEADER_EN0_SHIFT,U0_VIN_CNFG_P_I_MIPI_HEADER_EN0_MASK)
#define GET_U0_VIN_CNFG_PIX_NUM                            saif_get_reg(SYSCONSAIF__SYSCFG_36_ADDR,U0_VIN_CNFG_PIX_NUM_SHIFT,U0_VIN_CNFG_PIX_NUM_MASK)
#define SET_U0_VIN_CNFG_PIX_NUM(data)                      saif_set_reg(SYSCONSAIF__SYSCFG_36_ADDR,data,U0_VIN_CNFG_PIX_NUM_SHIFT,U0_VIN_CNFG_PIX_NUM_MASK)
#define GET_U0_VIN_GENERIC_SP                              saif_get_reg(SYSCONSAIF__SYSCFG_36_ADDR,U0_VIN_GENERIC_SP_SHIFT,U0_VIN_GENERIC_SP_MASK)
#define GET_U0_VIN_TEST_GENERIC_CTRL                       saif_get_reg(SYSCONSAIF__SYSCFG_40_ADDR,U0_VIN_TEST_GENERIC_CTRL_SHIFT,U0_VIN_TEST_GENERIC_CTRL_MASK)
#define GET_U0_VIN_TEST_GENERIC_STATUS                     saif_get_reg(SYSCONSAIF__SYSCFG_40_ADDR,U0_VIN_TEST_GENERIC_STATUS_SHIFT,U0_VIN_TEST_GENERIC_STATUS_MASK)
#define SET_U0_VIN_TEST_GENERIC_STATUS(data)               saif_set_reg(SYSCONSAIF__SYSCFG_40_ADDR,data,U0_VIN_TEST_GENERIC_STATUS_SHIFT,U0_VIN_TEST_GENERIC_STATUS_MASK)
