[('strg_ub_agg_read_addr_gen_0_starting_addr', 0), ('strg_ub_input_addr_gen_starting_addr', 0), ('strg_ub_input_sched_gen_sched_addr_gen_starting_addr', 4), ('strg_ub_loops_in2buf_autovec_read_0_dimensionality', 3), ('strg_ub_loops_in2buf_autovec_write_dimensionality', 3), ('strg_ub_output_addr_gen_starting_addr', 0), ('strg_ub_tb_write_addr_gen_0_starting_addr', 0), ('strg_ub_tb_write_addr_gen_1_starting_addr', 0), ('strg_ub_out_port_sel_addr_starting_addr', 0), ('strg_ub_output_sched_gen_sched_addr_gen_starting_addr', 29), ('loops_buf2out_autovec_read_dimensionality', 4), ('strg_ub_loops_buf2out_out_sel_dimensionality', 4), ('strg_ub_agg_write_addr_gen_0_starting_addr', 0), ('strg_ub_agg_write_sched_gen_0_sched_addr_gen_starting_addr', 0), ('strg_ub_loops_in2buf_0_dimensionality', 3), ('strg_ub_tb_read_addr_gen_0_starting_addr', 0), ('strg_ub_tb_read_sched_gen_0_sched_addr_gen_starting_addr', 32), ('strg_ub_loops_buf2out_read_0_dimensionality', 3), ('strg_ub_loops_buf2out_autovec_write_0_dimensionality', 3), ('strg_ub_tb_read_addr_gen_1_starting_addr', 16), ('strg_ub_tb_read_sched_gen_1_sched_addr_gen_starting_addr', 32), ('strg_ub_loops_buf2out_read_1_dimensionality', 3), ('strg_ub_loops_buf2out_autovec_write_1_dimensionality', 3), ('chain_idx_input', 0), ('chain_idx_output', 0), ('enable_chain_input', 0), ('enable_chain_output', 0), ('chain_valid_in_reg_sel', 1), ('chain_valid_in_reg_value', 0), ('flush_reg_sel', 1), ('flush_reg_value', 0), ('ren_in_reg_sel', 1), ('ren_in_reg_value', 0), ('wen_in_reg_sel', 1), ('wen_in_reg_value', 0), ('mode', 0), ('tile_en', 1), ('strg_ub_loops_in2buf_0_ranges_0', 2), ('strg_ub_agg_write_addr_gen_0_strides_0', 1), ('strg_ub_agg_write_sched_gen_0_sched_addr_gen_strides_0', 1), ('strg_ub_loops_in2buf_0_ranges_1', 30), ('strg_ub_agg_write_addr_gen_0_strides_1', -3), ('strg_ub_agg_write_sched_gen_0_sched_addr_gen_strides_1', 1), ('strg_ub_loops_in2buf_0_ranges_2', -1), ('strg_ub_agg_write_addr_gen_0_strides_2', -3), ('strg_ub_agg_write_sched_gen_0_sched_addr_gen_strides_2', -127), ('strg_ub_loops_in2buf_autovec_read_0_ranges_0', 2), ('strg_ub_agg_read_addr_gen_0_strides_0', 4), ('strg_ub_loops_in2buf_autovec_write_ranges_0', 2), ('strg_ub_input_addr_gen_strides_0', 1), ('strg_ub_input_sched_gen_sched_addr_gen_strides_0', 4), ('strg_ub_loops_in2buf_autovec_read_0_ranges_1', 6), ('strg_ub_agg_read_addr_gen_0_strides_1', 4), ('strg_ub_loops_in2buf_autovec_write_ranges_1', 6), ('strg_ub_input_addr_gen_strides_1', 1), ('strg_ub_input_sched_gen_sched_addr_gen_strides_1', 4), ('strg_ub_loops_in2buf_autovec_read_0_ranges_2', -1), ('strg_ub_agg_read_addr_gen_0_strides_2', -124), ('strg_ub_loops_in2buf_autovec_write_ranges_2', -1), ('strg_ub_input_addr_gen_strides_2', -31), ('strg_ub_input_sched_gen_sched_addr_gen_strides_2', -124), ('strg_ub_loops_buf2out_autovec_read_ranges_0', 0), ('strg_ub_output_addr_gen_strides_0', 4), ('strg_ub_output_sched_gen_sched_addr_gen_strides_0', 2), ('strg_ub_loops_buf2out_out_sel_ranges_0', 0), ('strg_ub_out_port_sel_addr_strides_0', 1), ('strg_ub_tb_write_addr_gen_0_strides_0', 1), ('strg_ub_tb_write_addr_gen_1_strides_0', 1), ('strg_ub_loops_buf2out_autovec_read_ranges_1', 2), ('strg_ub_output_addr_gen_strides_1', -3), ('strg_ub_output_sched_gen_sched_addr_gen_strides_1', 2), ('strg_ub_loops_buf2out_out_sel_ranges_1', 2), ('strg_ub_out_port_sel_addr_strides_1', -1), ('strg_ub_tb_write_addr_gen_0_strides_1', -1), ('strg_ub_tb_write_addr_gen_1_strides_1', -1), ('strg_ub_loops_buf2out_autovec_read_ranges_2', 4), ('strg_ub_output_addr_gen_strides_2', -3), ('strg_ub_output_sched_gen_sched_addr_gen_strides_2', 2), ('strg_ub_loops_buf2out_out_sel_ranges_2', 4), ('strg_ub_out_port_sel_addr_strides_2', -1), ('strg_ub_tb_write_addr_gen_0_strides_2', -1), ('strg_ub_tb_write_addr_gen_1_strides_2', -1), ('strg_ub_loops_buf2out_autovec_read_ranges_3', -1), ('strg_ub_output_addr_gen_strides_3', -27), ('strg_ub_output_sched_gen_sched_addr_gen_strides_3', -94), ('strg_ub_loops_buf2out_out_sel_ranges_3', -1), ('strg_ub_out_port_sel_addr_strides_3', -1), ('strg_ub_tb_write_addr_gen_0_strides_3', -1), ('strg_ub_tb_write_addr_gen_1_strides_3', -1), ('strg_ub_loops_buf2out_autovec_write_0_ranges_0', 14), ('strg_ub_loops_buf2out_read_0_ranges_0', 14), ('strg_ub_tb_read_addr_gen_0_strides_0', 1), ('strg_ub_tb_read_sched_gen_0_sched_addr_gen_strides_0', 1), ('strg_ub_loops_buf2out_autovec_write_0_ranges_1', 4), ('strg_ub_loops_buf2out_read_0_ranges_1', 4), ('strg_ub_tb_read_addr_gen_0_strides_1', 1), ('strg_ub_tb_read_sched_gen_0_sched_addr_gen_strides_1', 1), ('strg_ub_loops_buf2out_autovec_write_0_ranges_2', -1), ('strg_ub_loops_buf2out_read_0_ranges_2', -1), ('strg_ub_tb_read_addr_gen_0_strides_2', -95), ('strg_ub_tb_read_sched_gen_0_sched_addr_gen_strides_2', -95), ('strg_ub_loops_buf2out_autovec_write_1_ranges_0', 14), ('strg_ub_loops_buf2out_read_1_ranges_0', 14), ('strg_ub_tb_read_addr_gen_1_strides_0', 1), ('strg_ub_tb_read_sched_gen_1_sched_addr_gen_strides_0', 1), ('strg_ub_loops_buf2out_autovec_write_1_ranges_1', 4), ('strg_ub_loops_buf2out_read_1_ranges_1', 4), ('strg_ub_tb_read_addr_gen_1_strides_1', 1), ('strg_ub_tb_read_sched_gen_1_sched_addr_gen_strides_1', 1), ('strg_ub_loops_buf2out_autovec_write_1_ranges_2', -1), ('strg_ub_loops_buf2out_read_1_ranges_2', -1), ('strg_ub_tb_read_addr_gen_1_strides_2', -95), ('strg_ub_tb_read_sched_gen_1_sched_addr_gen_strides_2', -95)]
