/// Auto-generated bit field definitions for MLB
/// Device: ATSAMV71N21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samv71::atsamv71n21b::mlb {

using namespace alloy::hal::bitfields;

// ============================================================================
// MLB Bit Field Definitions
// ============================================================================

/// MLBC0 - MediaLB Control 0 Register
namespace mlbc0 {
    /// MediaLB Enable
    /// Position: 0, Width: 1
    using MLBEN = BitField<0, 1>;
    constexpr uint32_t MLBEN_Pos = 0;
    constexpr uint32_t MLBEN_Msk = MLBEN::mask;

    /// MLBCLK (MediaLB clock) Speed Select
    /// Position: 2, Width: 3
    using MLBCLK = BitField<2, 3>;
    constexpr uint32_t MLBCLK_Pos = 2;
    constexpr uint32_t MLBCLK_Msk = MLBCLK::mask;
    /// Enumerated values for MLBCLK
    namespace mlbclk {
        constexpr uint32_t _256_FS = 0;
        constexpr uint32_t _512_FS = 1;
        constexpr uint32_t _1024_FS = 2;
    }

    /// Must be Written to 0
    /// Position: 5, Width: 1
    using ZERO = BitField<5, 1>;
    constexpr uint32_t ZERO_Pos = 5;
    constexpr uint32_t ZERO_Msk = ZERO::mask;

    /// MediaLB Lock Status (read-only)
    /// Position: 7, Width: 1
    using MLBLK = BitField<7, 1>;
    constexpr uint32_t MLBLK_Pos = 7;
    constexpr uint32_t MLBLK_Msk = MLBLK::mask;

    /// Asynchronous Tx Packet Retry
    /// Position: 12, Width: 1
    using ASYRETRY = BitField<12, 1>;
    constexpr uint32_t ASYRETRY_Pos = 12;
    constexpr uint32_t ASYRETRY_Msk = ASYRETRY::mask;

    /// Control Tx Packet Retry
    /// Position: 14, Width: 1
    using CTLRETRY = BitField<14, 1>;
    constexpr uint32_t CTLRETRY_Pos = 14;
    constexpr uint32_t CTLRETRY_Msk = CTLRETRY::mask;

    /// The number of frames per sub-buffer for synchronous channels
    /// Position: 15, Width: 3
    using FCNT = BitField<15, 3>;
    constexpr uint32_t FCNT_Pos = 15;
    constexpr uint32_t FCNT_Msk = FCNT::mask;
    /// Enumerated values for FCNT
    namespace fcnt {
        constexpr uint32_t _1_FRAME = 0;
        constexpr uint32_t _2_FRAMES = 1;
        constexpr uint32_t _4_FRAMES = 2;
        constexpr uint32_t _8_FRAMES = 3;
        constexpr uint32_t _16_FRAMES = 4;
        constexpr uint32_t _32_FRAMES = 5;
        constexpr uint32_t _64_FRAMES = 6;
    }

}  // namespace mlbc0

/// MS0 - MediaLB Channel Status 0 Register
namespace ms0 {
    /// MediaLB Channel Status [31:0] (cleared by writing a 0)
    /// Position: 0, Width: 32
    using MCS = BitField<0, 32>;
    constexpr uint32_t MCS_Pos = 0;
    constexpr uint32_t MCS_Msk = MCS::mask;

}  // namespace ms0

/// MS1 - MediaLB Channel Status1 Register
namespace ms1 {
    /// MediaLB Channel Status [63:32] (cleared by writing a 0)
    /// Position: 0, Width: 32
    using MCS = BitField<0, 32>;
    constexpr uint32_t MCS_Pos = 0;
    constexpr uint32_t MCS_Msk = MCS::mask;

}  // namespace ms1

/// MSS - MediaLB System Status Register
namespace mss {
    /// Reset System Command Detected in the System Quadlet (cleared by writing a 0)
    /// Position: 0, Width: 1
    using RSTSYSCMD = BitField<0, 1>;
    constexpr uint32_t RSTSYSCMD_Pos = 0;
    constexpr uint32_t RSTSYSCMD_Msk = RSTSYSCMD::mask;

    /// Network Lock System Command Detected in the System Quadlet (cleared by writing a 0)
    /// Position: 1, Width: 1
    using LKSYSCMD = BitField<1, 1>;
    constexpr uint32_t LKSYSCMD_Pos = 1;
    constexpr uint32_t LKSYSCMD_Msk = LKSYSCMD::mask;

    /// Network Unlock System Command Detected in the System Quadlet (cleared by writing a 0)
    /// Position: 2, Width: 1
    using ULKSYSCMD = BitField<2, 1>;
    constexpr uint32_t ULKSYSCMD_Pos = 2;
    constexpr uint32_t ULKSYSCMD_Msk = ULKSYSCMD::mask;

    /// Channel Scan System Command Detected in the System Quadlet (cleared by writing a 0)
    /// Position: 3, Width: 1
    using CSSYSCMD = BitField<3, 1>;
    constexpr uint32_t CSSYSCMD_Pos = 3;
    constexpr uint32_t CSSYSCMD_Msk = CSSYSCMD::mask;

    /// Software System Command Detected in the System Quadlet (cleared by writing a 0)
    /// Position: 4, Width: 1
    using SWSYSCMD = BitField<4, 1>;
    constexpr uint32_t SWSYSCMD_Pos = 4;
    constexpr uint32_t SWSYSCMD_Msk = SWSYSCMD::mask;

    /// Service Request Enabled
    /// Position: 5, Width: 1
    using SERVREQ = BitField<5, 1>;
    constexpr uint32_t SERVREQ_Pos = 5;
    constexpr uint32_t SERVREQ_Msk = SERVREQ::mask;

}  // namespace mss

/// MSD - MediaLB System Data Register
namespace msd {
    /// System Data (Byte 0)
    /// Position: 0, Width: 8
    using SD0 = BitField<0, 8>;
    constexpr uint32_t SD0_Pos = 0;
    constexpr uint32_t SD0_Msk = SD0::mask;

    /// System Data (Byte 1)
    /// Position: 8, Width: 8
    using SD1 = BitField<8, 8>;
    constexpr uint32_t SD1_Pos = 8;
    constexpr uint32_t SD1_Msk = SD1::mask;

    /// System Data (Byte 2)
    /// Position: 16, Width: 8
    using SD2 = BitField<16, 8>;
    constexpr uint32_t SD2_Pos = 16;
    constexpr uint32_t SD2_Msk = SD2::mask;

    /// System Data (Byte 3)
    /// Position: 24, Width: 8
    using SD3 = BitField<24, 8>;
    constexpr uint32_t SD3_Pos = 24;
    constexpr uint32_t SD3_Msk = SD3::mask;

}  // namespace msd

/// MIEN - MediaLB Interrupt Enable Register
namespace mien {
    /// Isochronous Rx Protocol Error Enable
    /// Position: 0, Width: 1
    using ISOC_PE = BitField<0, 1>;
    constexpr uint32_t ISOC_PE_Pos = 0;
    constexpr uint32_t ISOC_PE_Msk = ISOC_PE::mask;

    /// Isochronous Rx Buffer Overflow Enable
    /// Position: 1, Width: 1
    using ISOC_BUFO = BitField<1, 1>;
    constexpr uint32_t ISOC_BUFO_Pos = 1;
    constexpr uint32_t ISOC_BUFO_Msk = ISOC_BUFO::mask;

    /// Synchronous Protocol Error Enable
    /// Position: 16, Width: 1
    using SYNC_PE = BitField<16, 1>;
    constexpr uint32_t SYNC_PE_Pos = 16;
    constexpr uint32_t SYNC_PE_Msk = SYNC_PE::mask;

    /// Asynchronous Rx Done Enable
    /// Position: 17, Width: 1
    using ARX_DONE = BitField<17, 1>;
    constexpr uint32_t ARX_DONE_Pos = 17;
    constexpr uint32_t ARX_DONE_Msk = ARX_DONE::mask;

    /// Asynchronous Rx Protocol Error Enable
    /// Position: 18, Width: 1
    using ARX_PE = BitField<18, 1>;
    constexpr uint32_t ARX_PE_Pos = 18;
    constexpr uint32_t ARX_PE_Msk = ARX_PE::mask;

    /// Asynchronous Rx Break Enable
    /// Position: 19, Width: 1
    using ARX_BREAK = BitField<19, 1>;
    constexpr uint32_t ARX_BREAK_Pos = 19;
    constexpr uint32_t ARX_BREAK_Msk = ARX_BREAK::mask;

    /// Asynchronous Tx Packet Done Enable
    /// Position: 20, Width: 1
    using ATX_DONE = BitField<20, 1>;
    constexpr uint32_t ATX_DONE_Pos = 20;
    constexpr uint32_t ATX_DONE_Msk = ATX_DONE::mask;

    /// Asynchronous Tx Protocol Error Enable
    /// Position: 21, Width: 1
    using ATX_PE = BitField<21, 1>;
    constexpr uint32_t ATX_PE_Pos = 21;
    constexpr uint32_t ATX_PE_Msk = ATX_PE::mask;

    /// Asynchronous Tx Break Enable
    /// Position: 22, Width: 1
    using ATX_BREAK = BitField<22, 1>;
    constexpr uint32_t ATX_BREAK_Pos = 22;
    constexpr uint32_t ATX_BREAK_Msk = ATX_BREAK::mask;

    /// Control Rx Packet Done Enable
    /// Position: 24, Width: 1
    using CRX_DONE = BitField<24, 1>;
    constexpr uint32_t CRX_DONE_Pos = 24;
    constexpr uint32_t CRX_DONE_Msk = CRX_DONE::mask;

    /// Control Rx Protocol Error Enable
    /// Position: 25, Width: 1
    using CRX_PE = BitField<25, 1>;
    constexpr uint32_t CRX_PE_Pos = 25;
    constexpr uint32_t CRX_PE_Msk = CRX_PE::mask;

    /// Control Rx Break Enable
    /// Position: 26, Width: 1
    using CRX_BREAK = BitField<26, 1>;
    constexpr uint32_t CRX_BREAK_Pos = 26;
    constexpr uint32_t CRX_BREAK_Msk = CRX_BREAK::mask;

    /// Control Tx Packet Done Enable
    /// Position: 27, Width: 1
    using CTX_DONE = BitField<27, 1>;
    constexpr uint32_t CTX_DONE_Pos = 27;
    constexpr uint32_t CTX_DONE_Msk = CTX_DONE::mask;

    /// Control Tx Protocol Error Enable
    /// Position: 28, Width: 1
    using CTX_PE = BitField<28, 1>;
    constexpr uint32_t CTX_PE_Pos = 28;
    constexpr uint32_t CTX_PE_Msk = CTX_PE::mask;

    /// Control Tx Break Enable
    /// Position: 29, Width: 1
    using CTX_BREAK = BitField<29, 1>;
    constexpr uint32_t CTX_BREAK_Pos = 29;
    constexpr uint32_t CTX_BREAK_Msk = CTX_BREAK::mask;

}  // namespace mien

/// MLBC1 - MediaLB Control 1 Register
namespace mlbc1 {
    /// MediaLB Lock Error Status (cleared by writing a 0)
    /// Position: 6, Width: 1
    using LOCK = BitField<6, 1>;
    constexpr uint32_t LOCK_Pos = 6;
    constexpr uint32_t LOCK_Msk = LOCK::mask;

    /// MediaLB Clock Missing Status (cleared by writing a 0)
    /// Position: 7, Width: 1
    using CLKM = BitField<7, 1>;
    constexpr uint32_t CLKM_Pos = 7;
    constexpr uint32_t CLKM_Msk = CLKM::mask;

    /// Node Device Address
    /// Position: 8, Width: 8
    using NDA = BitField<8, 8>;
    constexpr uint32_t NDA_Pos = 8;
    constexpr uint32_t NDA_Msk = NDA::mask;

}  // namespace mlbc1

/// HCTL - HBI Control Register
namespace hctl {
    /// Address Generation Unit 0 Software Reset
    /// Position: 0, Width: 1
    using RST0 = BitField<0, 1>;
    constexpr uint32_t RST0_Pos = 0;
    constexpr uint32_t RST0_Msk = RST0::mask;

    /// Address Generation Unit 1 Software Reset
    /// Position: 1, Width: 1
    using RST1 = BitField<1, 1>;
    constexpr uint32_t RST1_Pos = 1;
    constexpr uint32_t RST1_Msk = RST1::mask;

    /// HBI Enable
    /// Position: 15, Width: 1
    using EN = BitField<15, 1>;
    constexpr uint32_t EN_Pos = 15;
    constexpr uint32_t EN_Msk = EN::mask;

}  // namespace hctl

/// HCMR[2] - HBI Channel Mask 0 Register 0
namespace hcmr[2] {
    /// Bitwise Channel Mask Bit [31:0]
    /// Position: 0, Width: 32
    using CHM = BitField<0, 32>;
    constexpr uint32_t CHM_Pos = 0;
    constexpr uint32_t CHM_Msk = CHM::mask;

}  // namespace hcmr[2]

/// HCER[2] - HBI Channel Error 0 Register 0
namespace hcer[2] {
    /// Bitwise Channel Error Bit [31:0]
    /// Position: 0, Width: 32
    using CERR = BitField<0, 32>;
    constexpr uint32_t CERR_Pos = 0;
    constexpr uint32_t CERR_Msk = CERR::mask;

}  // namespace hcer[2]

/// HCBR[2] - HBI Channel Busy 0 Register 0
namespace hcbr[2] {
    /// Bitwise Channel Busy Bit [31:0]
    /// Position: 0, Width: 32
    using CHB = BitField<0, 32>;
    constexpr uint32_t CHB_Pos = 0;
    constexpr uint32_t CHB_Msk = CHB::mask;

}  // namespace hcbr[2]

/// MDAT[4] - MIF Data 0 Register 0
namespace mdat[4] {
    /// CRT or DBR Data
    /// Position: 0, Width: 32
    using DATA = BitField<0, 32>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace mdat[4]

/// MDWE[4] - MIF Data Write Enable 0 Register 0
namespace mdwe[4] {
    /// Bitwise Write Enable for CTR Data - bits[31:0]
    /// Position: 0, Width: 32
    using MASK = BitField<0, 32>;
    constexpr uint32_t MASK_Pos = 0;
    constexpr uint32_t MASK_Msk = MASK::mask;

}  // namespace mdwe[4]

/// MCTL - MIF Control Register
namespace mctl {
    /// Transfer Complete (Write 0 to Clear)
    /// Position: 0, Width: 1
    using XCMP = BitField<0, 1>;
    constexpr uint32_t XCMP_Pos = 0;
    constexpr uint32_t XCMP_Msk = XCMP::mask;

}  // namespace mctl

/// MADR - MIF Address Register
namespace madr {
    /// CTR or DBR Address
    /// Position: 0, Width: 14
    using ADDR = BitField<0, 14>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

    /// Target Location Bit
    /// Position: 30, Width: 1
    using TB = BitField<30, 1>;
    constexpr uint32_t TB_Pos = 30;
    constexpr uint32_t TB_Msk = TB::mask;
    /// Enumerated values for TB
    namespace tb {
        constexpr uint32_t CTR = 0;
        constexpr uint32_t DBR = 1;
    }

    /// Write-Not-Read Selection
    /// Position: 31, Width: 1
    using WNR = BitField<31, 1>;
    constexpr uint32_t WNR_Pos = 31;
    constexpr uint32_t WNR_Msk = WNR::mask;

}  // namespace madr

/// ACTL - AHB Control Register
namespace actl {
    /// Software Clear Enable
    /// Position: 0, Width: 1
    using SCE = BitField<0, 1>;
    constexpr uint32_t SCE_Pos = 0;
    constexpr uint32_t SCE_Msk = SCE::mask;

    /// AHB Interrupt Mux Enable
    /// Position: 1, Width: 1
    using SMX = BitField<1, 1>;
    constexpr uint32_t SMX_Pos = 1;
    constexpr uint32_t SMX_Msk = SMX::mask;

    /// DMA Mode
    /// Position: 2, Width: 1
    using DMA_MODE = BitField<2, 1>;
    constexpr uint32_t DMA_MODE_Pos = 2;
    constexpr uint32_t DMA_MODE_Msk = DMA_MODE::mask;

    /// DMA Packet Buffering Mode
    /// Position: 4, Width: 1
    using MPB = BitField<4, 1>;
    constexpr uint32_t MPB_Pos = 4;
    constexpr uint32_t MPB_Msk = MPB::mask;
    /// Enumerated values for MPB
    namespace mpb {
        constexpr uint32_t SINGLE_PACKET = 0;
        constexpr uint32_t MULTIPLE_PACKET = 1;
    }

}  // namespace actl

/// ACSR[2] - AHB Channel Status 0 Register 0
namespace acsr[2] {
    /// Interrupt Status for Logical Channels [31:0] (cleared by writing a 1)
    /// Position: 0, Width: 32
    using CHS = BitField<0, 32>;
    constexpr uint32_t CHS_Pos = 0;
    constexpr uint32_t CHS_Msk = CHS::mask;

}  // namespace acsr[2]

/// ACMR[2] - AHB Channel Mask 0 Register 0
namespace acmr[2] {
    /// Bitwise Channel Mask Bits 31 to 0
    /// Position: 0, Width: 32
    using CHM = BitField<0, 32>;
    constexpr uint32_t CHM_Pos = 0;
    constexpr uint32_t CHM_Msk = CHM::mask;

}  // namespace acmr[2]

}  // namespace alloy::hal::atmel::samv71::atsamv71n21b::mlb
