

================================================================
== Vivado HLS Report for 'resize_Loop_2_proc61'
================================================================
* Date:           Fri Jan 31 23:06:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  58141|  58141|  58141|  58141|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  58140|  58140|       323|          -|          -|   180|    no    |
        | + Loop 1.1  |    320|    320|         2|          1|          1|   320|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     64|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|      33|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      33|    151|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_92_p2                        |     +    |      0|  0|  15|           8|           1|
    |j_fu_104_p2                       |     +    |      0|  0|  15|           9|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_86_p2                |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_fu_98_p2                 |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  64|          40|          25|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i1_reg_64                |   9|          2|    8|         16|
    |j2_reg_75                |   9|          2|    9|         18|
    |out_image_V_V_blk_n      |   9|          2|    1|          2|
    |p_dst_data_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|   22|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  4|   0|    4|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |exitcond_reg_119         |  1|   0|    1|          0|
    |i1_reg_64                |  8|   0|    8|          0|
    |i_reg_114                |  8|   0|    8|          0|
    |j2_reg_75                |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 33|   0|   33|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | resize_Loop_2_proc61 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | resize_Loop_2_proc61 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | resize_Loop_2_proc61 | return value |
|ap_done                | out |    1| ap_ctrl_hs | resize_Loop_2_proc61 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | resize_Loop_2_proc61 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | resize_Loop_2_proc61 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | resize_Loop_2_proc61 | return value |
|out_image_V_V_dout     |  in |   24|   ap_fifo  |     out_image_V_V    |    pointer   |
|out_image_V_V_empty_n  |  in |    1|   ap_fifo  |     out_image_V_V    |    pointer   |
|out_image_V_V_read     | out |    1|   ap_fifo  |     out_image_V_V    |    pointer   |
|p_dst_data_V_din       | out |   24|   ap_fifo  |     p_dst_data_V     |    pointer   |
|p_dst_data_V_full_n    |  in |    1|   ap_fifo  |     p_dst_data_V     |    pointer   |
|p_dst_data_V_write     | out |    1|   ap_fifo  |     p_dst_data_V     |    pointer   |
+-----------------------+-----+-----+------------+----------------------+--------------+

