VABS:absolute
VADD:addition
VADDA:ADD output to ACC
VSUB:subtraction
VSUBA:SUB output to ACC
VMUL:multiply
VMULA:MUL output to ACC
VMADD:MUL and ADD (SUB)
VMADDA:MUL and ADD (SUB) output to ACC
VMSUB:Multiply and SUB
VMSUBA:Multiply and SUB output to ACC
VMAX:maximum
VMINI:minimum
VOPMULA:outer product MULA
VOPMSUB:outer product MSUB
VNOP:no operation
VFTOI0:float to integer, fixed point 0 bit
VFTOI4:float to integer, fixed point 4 bits
VFTOI12:float to integer, fixed point 12 bits Floating-point/ fixed point conversion instructions
VFTOI15:float to integer, fixed point 15 bits
VITOF0:integer to float, fixed point 0 bit
VITOF4:integer to float, fixed point 4 bits
VITOF12:integer to float, fixed point 12 bits
VITOF15:integer to float, fixed point 15 bits
VCLIP:clipping
VDIV:floating divide
VSQRT:floating square-root Floating-point divider instructions
VRSQRT:floating reciprocal square-root
VIADD:integer ADD
VIADDI:integer ADD immediate Integer calculation instructions
VIAND:integer AND
VIOR:integer OR
VISUB:integer SUB
VMOVE:move floating register Register-register transfer instructions
VMFIR:move from integer register
VMTIR:move to integer register
VMR32:rotate right 32 bits
VLQD:Load Quadword with pre-decrement Load/Store instructions
VLQI:Load Quadword with post-increment
VSQD:Store Quadword with pre-decrement
VSQI:Store Quadword with post-increment
VILWR:integer load word register
VISWR:integer store word register
VRINIT:random-unit init R register Random numbers
VRGET:random-unit get R register
VRNEXT:random-unit next M sequence
VRXOR:random-unit XOR R register Synchronization instruction
VWAITQ:wait Q register