OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 626930 626930 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     22643
Number of terminals:      771
Number of snets:          2
Number of nets:           18372

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 404.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 776505.
[INFO DRT-0033] mcon shape region query size = 497955.
[INFO DRT-0033] met1 shape region query size = 138177.
[INFO DRT-0033] via shape region query size = 26450.
[INFO DRT-0033] met2 shape region query size = 16272.
[INFO DRT-0033] via2 shape region query size = 21160.
[INFO DRT-0033] met3 shape region query size = 16239.
[INFO DRT-0033] via3 shape region query size = 21160.
[INFO DRT-0033] met4 shape region query size = 6371.
[INFO DRT-0033] via4 shape region query size = 1035.
[INFO DRT-0033] met5 shape region query size = 1080.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3294 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 404 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10073 groups.
#scanned instances     = 22643
#unique  instances     = 404
#stdCellGenAp          = 14888
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9816
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 68956
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:19:45, elapsed time = 00:01:43, memory = 435.60 (MB), peak = 445.04 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     198661

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57692.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45245.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 26263.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8919.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2596.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 438.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 497.03 (MB), peak = 497.03 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 86551 vertical wires in 2 frboxes and 54602 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 13754 vertical wires in 2 frboxes and 18289 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 986.79 (MB), peak = 986.79 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.79 (MB), peak = 986.79 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:15, memory = 1453.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:28, memory = 1750.43 (MB).
    Completing 30% with 3749 violations.
    elapsed time = 00:00:37, memory = 1940.17 (MB).
    Completing 40% with 3749 violations.
    elapsed time = 00:00:56, memory = 2010.38 (MB).
    Completing 50% with 3749 violations.
    elapsed time = 00:01:13, memory = 2056.89 (MB).
    Completing 60% with 8060 violations.
    elapsed time = 00:01:39, memory = 1946.88 (MB).
    Completing 70% with 8060 violations.
    elapsed time = 00:01:57, memory = 2027.60 (MB).
    Completing 80% with 11607 violations.
    elapsed time = 00:02:16, memory = 2113.64 (MB).
    Completing 90% with 11607 violations.
    elapsed time = 00:02:37, memory = 2292.84 (MB).
    Completing 100% with 15534 violations.
    elapsed time = 00:03:10, memory = 1994.01 (MB).
[INFO DRT-0199]   Number of violations = 18145.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   via3   met4   via4   met5
Cut Spacing          0     35      0      1      0      1      0      0      0      3      0
Metal Spacing        8      0   2410      0   1049      0    483      0     76      0     59
Min Hole             0      0      6      0      0      0      0      0      0      0      0
Recheck             47      0   1353      0    827      0    206      0    102      0     76
Short               11      9   7645      9   3138      0    469      2     46      4     70
[INFO DRT-0267] cpu time = 00:30:08, elapsed time = 00:03:11, memory = 2244.38 (MB), peak = 2364.62 (MB)
Total wire length = 1024543 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267294 um.
Total wire length on LAYER met2 = 413318 um.
Total wire length on LAYER met3 = 228020 um.
Total wire length on LAYER met4 = 98398 um.
Total wire length on LAYER met5 = 17512 um.
Total number of vias = 179918.
Up-via summary (total 179918):

-------------------------
 FR_MASTERSLICE         0
            li1     68645
           met1     85751
           met2     19715
           met3      5165
           met4       642
-------------------------
                   179918


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 18145 violations.
    elapsed time = 00:00:16, memory = 2252.48 (MB).
    Completing 20% with 18145 violations.
    elapsed time = 00:00:38, memory = 2441.05 (MB).
    Completing 30% with 15692 violations.
    elapsed time = 00:00:54, memory = 2260.28 (MB).
    Completing 40% with 15692 violations.
    elapsed time = 00:01:10, memory = 2426.96 (MB).
    Completing 50% with 15692 violations.
    elapsed time = 00:01:33, memory = 2278.43 (MB).
    Completing 60% with 13759 violations.
    elapsed time = 00:01:58, memory = 2324.13 (MB).
    Completing 70% with 13759 violations.
    elapsed time = 00:02:10, memory = 2425.43 (MB).
    Completing 80% with 11587 violations.
    elapsed time = 00:02:31, memory = 2351.90 (MB).
    Completing 90% with 11587 violations.
    elapsed time = 00:02:46, memory = 2421.93 (MB).
    Completing 100% with 9744 violations.
    elapsed time = 00:02:57, memory = 2317.93 (MB).
[INFO DRT-0199]   Number of violations = 9744.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         19      0      1      0      0      0      0
Metal Spacing        0   1806      0    621    252     15      8
Min Hole             0      1      0      0      0      0      0
Short                0   5620      4   1303     68     19      7
[INFO DRT-0267] cpu time = 00:29:36, elapsed time = 00:02:58, memory = 2317.93 (MB), peak = 2506.26 (MB)
Total wire length = 1014262 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 265541 um.
Total wire length on LAYER met2 = 407899 um.
Total wire length on LAYER met3 = 226812 um.
Total wire length on LAYER met4 = 98058 um.
Total wire length on LAYER met5 = 15950 um.
Total number of vias = 178079.
Up-via summary (total 178079):

-------------------------
 FR_MASTERSLICE         0
            li1     68667
           met1     84449
           met2     19420
           met3      5030
           met4       513
-------------------------
                   178079


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9744 violations.
    elapsed time = 00:00:15, memory = 2323.27 (MB).
    Completing 20% with 9744 violations.
    elapsed time = 00:00:41, memory = 2472.82 (MB).
    Completing 30% with 9484 violations.
    elapsed time = 00:01:23, memory = 2327.62 (MB).
    Completing 40% with 9484 violations.
    elapsed time = 00:01:48, memory = 2361.92 (MB).
    Completing 50% with 9484 violations.
    elapsed time = 00:01:59, memory = 2328.04 (MB).
    Completing 60% with 9672 violations.
    elapsed time = 00:02:18, memory = 2329.30 (MB).
    Completing 70% with 9672 violations.
    elapsed time = 00:02:31, memory = 2450.65 (MB).
    Completing 80% with 9508 violations.
    elapsed time = 00:02:47, memory = 2366.43 (MB).
    Completing 90% with 9508 violations.
    elapsed time = 00:03:05, memory = 2468.44 (MB).
    Completing 100% with 9370 violations.
    elapsed time = 00:03:15, memory = 2366.43 (MB).
[INFO DRT-0199]   Number of violations = 9370.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4   met5
Cut Spacing         11      0      0      0      1      0      0      0
Metal Spacing        0   1702      0    589      0    246     12      3
Min Hole             0      1      0      0      0      0      0      0
Short                0   5445      4   1292      0     59      5      0
[INFO DRT-0267] cpu time = 00:31:07, elapsed time = 00:03:16, memory = 2330.29 (MB), peak = 2508.43 (MB)
Total wire length = 1011659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 265825 um.
Total wire length on LAYER met2 = 407170 um.
Total wire length on LAYER met3 = 226355 um.
Total wire length on LAYER met4 = 97438 um.
Total wire length on LAYER met5 = 14870 um.
Total number of vias = 177326.
Up-via summary (total 177326):

-------------------------
 FR_MASTERSLICE         0
            li1     68684
           met1     84053
           met2     19220
           met3      4921
           met4       448
-------------------------
                   177326


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9370 violations.
    elapsed time = 00:00:16, memory = 2330.29 (MB).
    Completing 20% with 9370 violations.
    elapsed time = 00:00:28, memory = 2435.31 (MB).
    Completing 30% with 7834 violations.
    elapsed time = 00:00:43, memory = 2361.92 (MB).
    Completing 40% with 7834 violations.
    elapsed time = 00:01:04, memory = 2548.89 (MB).
    Completing 50% with 7834 violations.
    elapsed time = 00:01:28, memory = 2465.68 (MB).
    Completing 60% with 5990 violations.
    elapsed time = 00:02:00, memory = 2363.12 (MB).
    Completing 70% with 5990 violations.
    elapsed time = 00:02:16, memory = 2465.11 (MB).
    Completing 80% with 4442 violations.
    elapsed time = 00:02:50, memory = 2380.75 (MB).
    Completing 90% with 4442 violations.
    elapsed time = 00:03:03, memory = 2568.80 (MB).
    Completing 100% with 2662 violations.
    elapsed time = 00:03:37, memory = 2440.00 (MB).
[INFO DRT-0199]   Number of violations = 2662.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing          3      0      1      0      0      0      0
Metal Spacing        0    697      0    288    135      1      1
Min Hole             0      1      0      0      0      0      0
Short                0   1210      1    309     15      0      0
[INFO DRT-0267] cpu time = 00:30:39, elapsed time = 00:03:38, memory = 2400.50 (MB), peak = 2642.57 (MB)
Total wire length = 1011136 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259654 um.
Total wire length on LAYER met2 = 399027 um.
Total wire length on LAYER met3 = 231539 um.
Total wire length on LAYER met4 = 106047 um.
Total wire length on LAYER met5 = 14868 um.
Total number of vias = 181209.
Up-via summary (total 181209):

-------------------------
 FR_MASTERSLICE         0
            li1     68711
           met1     85042
           met2     21173
           met3      5840
           met4       443
-------------------------
                   181209


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2662 violations.
    elapsed time = 00:00:01, memory = 2418.54 (MB).
    Completing 20% with 2662 violations.
    elapsed time = 00:00:03, memory = 2496.78 (MB).
    Completing 30% with 2065 violations.
    elapsed time = 00:00:22, memory = 2424.54 (MB).
    Completing 40% with 2065 violations.
    elapsed time = 00:00:24, memory = 2549.79 (MB).
    Completing 50% with 2065 violations.
    elapsed time = 00:00:31, memory = 2587.86 (MB).
    Completing 60% with 1477 violations.
    elapsed time = 00:00:57, memory = 2469.29 (MB).
    Completing 70% with 1477 violations.
    elapsed time = 00:01:02, memory = 2476.71 (MB).
    Completing 80% with 883 violations.
    elapsed time = 00:01:07, memory = 2416.66 (MB).
    Completing 90% with 883 violations.
    elapsed time = 00:01:11, memory = 2527.33 (MB).
    Completing 100% with 648 violations.
    elapsed time = 00:01:27, memory = 2406.74 (MB).
[INFO DRT-0199]   Number of violations = 648.
Viol/Layer        met1   met2   met3
Metal Spacing      128     35    124
Short              319     42      0
[INFO DRT-0267] cpu time = 00:09:12, elapsed time = 00:01:27, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1011021 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259127 um.
Total wire length on LAYER met2 = 398371 um.
Total wire length on LAYER met3 = 231878 um.
Total wire length on LAYER met4 = 106804 um.
Total wire length on LAYER met5 = 14839 um.
Total number of vias = 181495.
Up-via summary (total 181495):

-------------------------
 FR_MASTERSLICE         0
            li1     68712
           met1     85099
           met2     21334
           met3      5907
           met4       443
-------------------------
                   181495


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 648 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 648 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 536 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 40% with 536 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 50% with 536 violations.
    elapsed time = 00:00:20, memory = 2370.95 (MB).
    Completing 60% with 421 violations.
    elapsed time = 00:00:20, memory = 2370.95 (MB).
    Completing 70% with 421 violations.
    elapsed time = 00:00:21, memory = 2370.95 (MB).
    Completing 80% with 371 violations.
    elapsed time = 00:00:29, memory = 2370.95 (MB).
    Completing 90% with 371 violations.
    elapsed time = 00:00:29, memory = 2370.95 (MB).
    Completing 100% with 312 violations.
    elapsed time = 00:00:38, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 312.
Viol/Layer        met1   met2   met3
Metal Spacing       58     20    122
Short              104      8      0
[INFO DRT-0267] cpu time = 00:01:57, elapsed time = 00:00:39, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010972 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259163 um.
Total wire length on LAYER met2 = 398238 um.
Total wire length on LAYER met3 = 231856 um.
Total wire length on LAYER met4 = 106874 um.
Total wire length on LAYER met5 = 14839 um.
Total number of vias = 181532.
Up-via summary (total 181532):

-------------------------
 FR_MASTERSLICE         0
            li1     68709
           met1     85120
           met2     21342
           met3      5918
           met4       443
-------------------------
                   181532


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 312 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 312 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 250 violations.
    elapsed time = 00:00:12, memory = 2370.95 (MB).
    Completing 40% with 250 violations.
    elapsed time = 00:00:12, memory = 2370.95 (MB).
    Completing 50% with 250 violations.
    elapsed time = 00:00:28, memory = 2370.95 (MB).
    Completing 60% with 250 violations.
    elapsed time = 00:00:29, memory = 2370.95 (MB).
    Completing 70% with 250 violations.
    elapsed time = 00:00:29, memory = 2370.95 (MB).
    Completing 80% with 238 violations.
    elapsed time = 00:00:33, memory = 2370.95 (MB).
    Completing 90% with 238 violations.
    elapsed time = 00:00:33, memory = 2370.95 (MB).
    Completing 100% with 236 violations.
    elapsed time = 00:00:37, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 236.
Viol/Layer        met1   met2   met3
Metal Spacing       24     18    122
Short               52     20      0
[INFO DRT-0267] cpu time = 00:01:18, elapsed time = 00:00:38, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010958 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259153 um.
Total wire length on LAYER met2 = 398176 um.
Total wire length on LAYER met3 = 231863 um.
Total wire length on LAYER met4 = 106937 um.
Total wire length on LAYER met5 = 14827 um.
Total number of vias = 181536.
Up-via summary (total 181536):

-------------------------
 FR_MASTERSLICE         0
            li1     68710
           met1     85138
           met2     21325
           met3      5922
           met4       441
-------------------------
                   181536


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 236 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 236 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 205 violations.
    elapsed time = 00:00:23, memory = 2370.95 (MB).
    Completing 40% with 205 violations.
    elapsed time = 00:00:23, memory = 2370.95 (MB).
    Completing 50% with 205 violations.
    elapsed time = 00:00:25, memory = 2370.95 (MB).
    Completing 60% with 193 violations.
    elapsed time = 00:00:25, memory = 2370.95 (MB).
    Completing 70% with 193 violations.
    elapsed time = 00:00:25, memory = 2370.95 (MB).
    Completing 80% with 193 violations.
    elapsed time = 00:00:29, memory = 2370.95 (MB).
    Completing 90% with 193 violations.
    elapsed time = 00:00:29, memory = 2370.95 (MB).
    Completing 100% with 193 violations.
    elapsed time = 00:00:35, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 193.
Viol/Layer        met1   met2   met3
Metal Spacing       11     11    122
Short               39     10      0
[INFO DRT-0267] cpu time = 00:01:10, elapsed time = 00:00:35, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010895 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259120 um.
Total wire length on LAYER met2 = 398132 um.
Total wire length on LAYER met3 = 231828 um.
Total wire length on LAYER met4 = 106986 um.
Total wire length on LAYER met5 = 14827 um.
Total number of vias = 181538.
Up-via summary (total 181538):

-------------------------
 FR_MASTERSLICE         0
            li1     68704
           met1     85151
           met2     21321
           met3      5921
           met4       441
-------------------------
                   181538


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 193 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 193 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 193 violations.
    elapsed time = 00:00:45, memory = 2370.95 (MB).
    Completing 40% with 193 violations.
    elapsed time = 00:00:45, memory = 2370.95 (MB).
    Completing 50% with 193 violations.
    elapsed time = 00:00:45, memory = 2370.95 (MB).
    Completing 60% with 193 violations.
    elapsed time = 00:00:45, memory = 2370.95 (MB).
    Completing 70% with 193 violations.
    elapsed time = 00:00:45, memory = 2370.95 (MB).
    Completing 80% with 193 violations.
    elapsed time = 00:00:55, memory = 2370.95 (MB).
    Completing 90% with 193 violations.
    elapsed time = 00:00:55, memory = 2370.95 (MB).
    Completing 100% with 193 violations.
    elapsed time = 00:01:01, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 193.
Viol/Layer        met1   met2   met3
Metal Spacing       11     11    122
Short               39     10      0
[INFO DRT-0267] cpu time = 00:01:42, elapsed time = 00:01:01, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010895 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259120 um.
Total wire length on LAYER met2 = 398132 um.
Total wire length on LAYER met3 = 231828 um.
Total wire length on LAYER met4 = 106986 um.
Total wire length on LAYER met5 = 14827 um.
Total number of vias = 181538.
Up-via summary (total 181538):

-------------------------
 FR_MASTERSLICE         0
            li1     68704
           met1     85151
           met2     21321
           met3      5921
           met4       441
-------------------------
                   181538


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 193 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 193 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 193 violations.
    elapsed time = 00:00:28, memory = 2370.95 (MB).
    Completing 40% with 193 violations.
    elapsed time = 00:00:28, memory = 2370.95 (MB).
    Completing 50% with 193 violations.
    elapsed time = 00:00:28, memory = 2370.95 (MB).
    Completing 60% with 193 violations.
    elapsed time = 00:00:28, memory = 2370.95 (MB).
    Completing 70% with 193 violations.
    elapsed time = 00:00:28, memory = 2370.95 (MB).
    Completing 80% with 193 violations.
    elapsed time = 00:00:44, memory = 2370.95 (MB).
    Completing 90% with 193 violations.
    elapsed time = 00:00:44, memory = 2370.95 (MB).
    Completing 100% with 193 violations.
    elapsed time = 00:00:51, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 193.
Viol/Layer        met1   met2   met3
Metal Spacing       11     11    122
Short               39     10      0
[INFO DRT-0267] cpu time = 00:01:31, elapsed time = 00:00:51, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010895 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259120 um.
Total wire length on LAYER met2 = 398132 um.
Total wire length on LAYER met3 = 231828 um.
Total wire length on LAYER met4 = 106986 um.
Total wire length on LAYER met5 = 14827 um.
Total number of vias = 181538.
Up-via summary (total 181538):

-------------------------
 FR_MASTERSLICE         0
            li1     68704
           met1     85151
           met2     21321
           met3      5921
           met4       441
-------------------------
                   181538


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 193 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 193 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 193 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 40% with 193 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 50% with 193 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 60% with 142 violations.
    elapsed time = 00:00:26, memory = 2370.95 (MB).
    Completing 70% with 142 violations.
    elapsed time = 00:00:26, memory = 2370.95 (MB).
    Completing 80% with 142 violations.
    elapsed time = 00:00:26, memory = 2370.95 (MB).
    Completing 90% with 142 violations.
    elapsed time = 00:00:26, memory = 2370.95 (MB).
    Completing 100% with 142 violations.
    elapsed time = 00:00:58, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 142.
Viol/Layer        met1   met2   met3
Metal Spacing        4      0    122
Short               15      1      0
[INFO DRT-0267] cpu time = 00:01:53, elapsed time = 00:00:58, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010888 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259108 um.
Total wire length on LAYER met2 = 398153 um.
Total wire length on LAYER met3 = 231817 um.
Total wire length on LAYER met4 = 106980 um.
Total wire length on LAYER met5 = 14827 um.
Total number of vias = 181555.
Up-via summary (total 181555):

-------------------------
 FR_MASTERSLICE         0
            li1     68707
           met1     85166
           met2     21318
           met3      5923
           met4       441
-------------------------
                   181555


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 142 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 142 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 141 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 40% with 141 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 50% with 141 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 60% with 136 violations.
    elapsed time = 00:00:20, memory = 2370.95 (MB).
    Completing 70% with 136 violations.
    elapsed time = 00:00:20, memory = 2370.95 (MB).
    Completing 80% with 136 violations.
    elapsed time = 00:00:20, memory = 2370.95 (MB).
    Completing 90% with 136 violations.
    elapsed time = 00:00:20, memory = 2370.95 (MB).
    Completing 100% with 136 violations.
    elapsed time = 00:00:34, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 136.
Viol/Layer        met1   met3
Metal Spacing        4    122
Short               10      0
[INFO DRT-0267] cpu time = 00:01:28, elapsed time = 00:00:34, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010888 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259096 um.
Total wire length on LAYER met2 = 398156 um.
Total wire length on LAYER met3 = 231829 um.
Total wire length on LAYER met4 = 106978 um.
Total wire length on LAYER met5 = 14827 um.
Total number of vias = 181549.
Up-via summary (total 181549):

-------------------------
 FR_MASTERSLICE         0
            li1     68706
           met1     85160
           met2     21321
           met3      5921
           met4       441
-------------------------
                   181549


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 136 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 136 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 136 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 40% with 136 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 50% with 136 violations.
    elapsed time = 00:00:02, memory = 2370.95 (MB).
    Completing 60% with 128 violations.
    elapsed time = 00:00:02, memory = 2370.95 (MB).
    Completing 70% with 128 violations.
    elapsed time = 00:00:02, memory = 2370.95 (MB).
    Completing 80% with 128 violations.
    elapsed time = 00:00:04, memory = 2370.95 (MB).
    Completing 90% with 128 violations.
    elapsed time = 00:00:04, memory = 2370.95 (MB).
    Completing 100% with 128 violations.
    elapsed time = 00:00:10, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 128.
Viol/Layer        met1   met3
Metal Spacing        0    122
Short                6      0
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:10, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010897 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259095 um.
Total wire length on LAYER met2 = 398150 um.
Total wire length on LAYER met3 = 231829 um.
Total wire length on LAYER met4 = 106995 um.
Total wire length on LAYER met5 = 14827 um.
Total number of vias = 181556.
Up-via summary (total 181556):

-------------------------
 FR_MASTERSLICE         0
            li1     68707
           met1     85162
           met2     21323
           met3      5923
           met4       441
-------------------------
                   181556


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 128 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 128 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 128 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 40% with 128 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 50% with 128 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 60% with 128 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 70% with 128 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 80% with 128 violations.
    elapsed time = 00:00:13, memory = 2370.95 (MB).
    Completing 90% with 128 violations.
    elapsed time = 00:00:13, memory = 2370.95 (MB).
    Completing 100% with 128 violations.
    elapsed time = 00:00:18, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 128.
Viol/Layer        met1   met3
Metal Spacing        0    122
Short                6      0
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:18, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010897 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259097 um.
Total wire length on LAYER met2 = 398150 um.
Total wire length on LAYER met3 = 231827 um.
Total wire length on LAYER met4 = 106995 um.
Total wire length on LAYER met5 = 14827 um.
Total number of vias = 181556.
Up-via summary (total 181556):

-------------------------
 FR_MASTERSLICE         0
            li1     68707
           met1     85162
           met2     21323
           met3      5923
           met4       441
-------------------------
                   181556


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 128 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 128 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 128 violations.
    elapsed time = 00:00:11, memory = 2370.95 (MB).
    Completing 40% with 128 violations.
    elapsed time = 00:00:11, memory = 2370.95 (MB).
    Completing 50% with 128 violations.
    elapsed time = 00:00:11, memory = 2370.95 (MB).
    Completing 60% with 128 violations.
    elapsed time = 00:00:11, memory = 2370.95 (MB).
    Completing 70% with 128 violations.
    elapsed time = 00:00:11, memory = 2370.95 (MB).
    Completing 80% with 128 violations.
    elapsed time = 00:00:17, memory = 2370.95 (MB).
    Completing 90% with 128 violations.
    elapsed time = 00:00:17, memory = 2370.95 (MB).
    Completing 100% with 128 violations.
    elapsed time = 00:00:23, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 128.
Viol/Layer        met1   met3
Metal Spacing        0    122
Short                6      0
[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:23, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010897 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259095 um.
Total wire length on LAYER met2 = 398150 um.
Total wire length on LAYER met3 = 231829 um.
Total wire length on LAYER met4 = 106995 um.
Total wire length on LAYER met5 = 14827 um.
Total number of vias = 181556.
Up-via summary (total 181556):

-------------------------
 FR_MASTERSLICE         0
            li1     68707
           met1     85162
           met2     21323
           met3      5923
           met4       441
-------------------------
                   181556


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 128 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 128 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 128 violations.
    elapsed time = 00:00:38, memory = 2370.95 (MB).
    Completing 40% with 128 violations.
    elapsed time = 00:00:38, memory = 2370.95 (MB).
    Completing 50% with 128 violations.
    elapsed time = 00:00:38, memory = 2370.95 (MB).
    Completing 60% with 128 violations.
    elapsed time = 00:00:38, memory = 2370.95 (MB).
    Completing 70% with 128 violations.
    elapsed time = 00:00:38, memory = 2370.95 (MB).
    Completing 80% with 128 violations.
    elapsed time = 00:00:50, memory = 2370.95 (MB).
    Completing 90% with 128 violations.
    elapsed time = 00:00:50, memory = 2370.95 (MB).
    Completing 100% with 128 violations.
    elapsed time = 00:01:01, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 128.
Viol/Layer        met1   met3
Metal Spacing        0    122
Short                6      0
[INFO DRT-0267] cpu time = 00:01:50, elapsed time = 00:01:01, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010897 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259095 um.
Total wire length on LAYER met2 = 398150 um.
Total wire length on LAYER met3 = 231829 um.
Total wire length on LAYER met4 = 106995 um.
Total wire length on LAYER met5 = 14827 um.
Total number of vias = 181556.
Up-via summary (total 181556):

-------------------------
 FR_MASTERSLICE         0
            li1     68707
           met1     85162
           met2     21323
           met3      5923
           met4       441
-------------------------
                   181556


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 128 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 128 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 128 violations.
    elapsed time = 00:00:33, memory = 2370.95 (MB).
    Completing 40% with 128 violations.
    elapsed time = 00:00:33, memory = 2370.95 (MB).
    Completing 50% with 128 violations.
    elapsed time = 00:00:33, memory = 2370.95 (MB).
    Completing 60% with 128 violations.
    elapsed time = 00:00:33, memory = 2370.95 (MB).
    Completing 70% with 128 violations.
    elapsed time = 00:00:33, memory = 2370.95 (MB).
    Completing 80% with 128 violations.
    elapsed time = 00:00:44, memory = 2370.95 (MB).
    Completing 90% with 128 violations.
    elapsed time = 00:00:44, memory = 2370.95 (MB).
    Completing 100% with 128 violations.
    elapsed time = 00:00:55, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 128.
Viol/Layer        met1   met3
Metal Spacing        0    122
Short                6      0
[INFO DRT-0267] cpu time = 00:01:38, elapsed time = 00:00:55, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010897 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259095 um.
Total wire length on LAYER met2 = 398150 um.
Total wire length on LAYER met3 = 231829 um.
Total wire length on LAYER met4 = 106995 um.
Total wire length on LAYER met5 = 14827 um.
Total number of vias = 181556.
Up-via summary (total 181556):

-------------------------
 FR_MASTERSLICE         0
            li1     68707
           met1     85162
           met2     21323
           met3      5923
           met4       441
-------------------------
                   181556


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 128 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 128 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 128 violations.
    elapsed time = 00:00:26, memory = 2370.95 (MB).
    Completing 40% with 128 violations.
    elapsed time = 00:00:26, memory = 2370.95 (MB).
    Completing 50% with 128 violations.
    elapsed time = 00:00:26, memory = 2370.95 (MB).
    Completing 60% with 128 violations.
    elapsed time = 00:00:26, memory = 2370.95 (MB).
    Completing 70% with 128 violations.
    elapsed time = 00:00:26, memory = 2370.95 (MB).
    Completing 80% with 130 violations.
    elapsed time = 00:00:31, memory = 2370.95 (MB).
    Completing 90% with 130 violations.
    elapsed time = 00:00:31, memory = 2370.95 (MB).
    Completing 100% with 166 violations.
    elapsed time = 00:00:35, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 166.
Viol/Layer        met1   met3
Metal Spacing       12    122
Short               32      0
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:35, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010837 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258973 um.
Total wire length on LAYER met2 = 398003 um.
Total wire length on LAYER met3 = 231925 um.
Total wire length on LAYER met4 = 107105 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181604.
Up-via summary (total 181604):

-------------------------
 FR_MASTERSLICE         0
            li1     68708
           met1     85169
           met2     21348
           met3      5938
           met4       441
-------------------------
                   181604


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 166 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 166 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 165 violations.
    elapsed time = 00:00:10, memory = 2370.95 (MB).
    Completing 40% with 165 violations.
    elapsed time = 00:00:10, memory = 2370.95 (MB).
    Completing 50% with 165 violations.
    elapsed time = 00:00:10, memory = 2370.95 (MB).
    Completing 60% with 130 violations.
    elapsed time = 00:00:21, memory = 2370.95 (MB).
    Completing 70% with 130 violations.
    elapsed time = 00:00:21, memory = 2370.95 (MB).
    Completing 80% with 130 violations.
    elapsed time = 00:00:21, memory = 2370.95 (MB).
    Completing 90% with 130 violations.
    elapsed time = 00:00:21, memory = 2370.95 (MB).
    Completing 100% with 124 violations.
    elapsed time = 00:00:32, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 124.
Viol/Layer        met1   met3
Metal Spacing        2    122
[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:32, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010833 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258973 um.
Total wire length on LAYER met2 = 398027 um.
Total wire length on LAYER met3 = 231903 um.
Total wire length on LAYER met4 = 107099 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181597.
Up-via summary (total 181597):

-------------------------
 FR_MASTERSLICE         0
            li1     68710
           met1     85167
           met2     21342
           met3      5937
           met4       441
-------------------------
                   181597


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 124 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 124 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 124 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 40% with 124 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 50% with 124 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 60% with 124 violations.
    elapsed time = 00:00:20, memory = 2370.95 (MB).
    Completing 70% with 124 violations.
    elapsed time = 00:00:20, memory = 2370.95 (MB).
    Completing 80% with 124 violations.
    elapsed time = 00:00:20, memory = 2370.95 (MB).
    Completing 90% with 124 violations.
    elapsed time = 00:00:20, memory = 2370.95 (MB).
    Completing 100% with 124 violations.
    elapsed time = 00:00:20, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 124.
Viol/Layer        met1   met3
Metal Spacing        2    122
[INFO DRT-0267] cpu time = 00:01:05, elapsed time = 00:00:20, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010833 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258973 um.
Total wire length on LAYER met2 = 398027 um.
Total wire length on LAYER met3 = 231903 um.
Total wire length on LAYER met4 = 107099 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181597.
Up-via summary (total 181597):

-------------------------
 FR_MASTERSLICE         0
            li1     68710
           met1     85167
           met2     21342
           met3      5937
           met4       441
-------------------------
                   181597


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 124 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 124 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 124 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 40% with 124 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 50% with 124 violations.
    elapsed time = 00:00:01, memory = 2370.95 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:01, memory = 2370.95 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:01, memory = 2370.95 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:04, memory = 2370.95 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:04, memory = 2370.95 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:08, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010837 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258993 um.
Total wire length on LAYER met2 = 398025 um.
Total wire length on LAYER met3 = 231890 um.
Total wire length on LAYER met4 = 107099 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181593.
Up-via summary (total 181593):

-------------------------
 FR_MASTERSLICE         0
            li1     68710
           met1     85167
           met2     21338
           met3      5937
           met4       441
-------------------------
                   181593


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:16, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:16, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010837 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258993 um.
Total wire length on LAYER met2 = 398025 um.
Total wire length on LAYER met3 = 231890 um.
Total wire length on LAYER met4 = 107099 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181593.
Up-via summary (total 181593):

-------------------------
 FR_MASTERSLICE         0
            li1     68710
           met1     85167
           met2     21338
           met3      5937
           met4       441
-------------------------
                   181593


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:10, memory = 2370.95 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:10, memory = 2370.95 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:22, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:02, elapsed time = 00:00:23, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010837 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258993 um.
Total wire length on LAYER met2 = 398025 um.
Total wire length on LAYER met3 = 231890 um.
Total wire length on LAYER met4 = 107099 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181593.
Up-via summary (total 181593):

-------------------------
 FR_MASTERSLICE         0
            li1     68710
           met1     85167
           met2     21338
           met3      5937
           met4       441
-------------------------
                   181593


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:18, memory = 2370.95 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:18, memory = 2370.95 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:37, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:35, elapsed time = 00:00:37, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010879 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259071 um.
Total wire length on LAYER met2 = 398063 um.
Total wire length on LAYER met3 = 231815 um.
Total wire length on LAYER met4 = 107099 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181593.
Up-via summary (total 181593):

-------------------------
 FR_MASTERSLICE         0
            li1     68710
           met1     85167
           met2     21338
           met3      5937
           met4       441
-------------------------
                   181593


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:24, memory = 2370.95 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:24, memory = 2370.95 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:47, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:54, elapsed time = 00:00:47, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010844 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258993 um.
Total wire length on LAYER met2 = 398033 um.
Total wire length on LAYER met3 = 231889 um.
Total wire length on LAYER met4 = 107099 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181593.
Up-via summary (total 181593):

-------------------------
 FR_MASTERSLICE         0
            li1     68710
           met1     85167
           met2     21338
           met3      5937
           met4       441
-------------------------
                   181593


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 131 violations.
    elapsed time = 00:00:03, memory = 2370.95 (MB).
    Completing 40% with 131 violations.
    elapsed time = 00:00:03, memory = 2370.95 (MB).
    Completing 50% with 131 violations.
    elapsed time = 00:00:03, memory = 2370.95 (MB).
    Completing 60% with 131 violations.
    elapsed time = 00:00:06, memory = 2370.95 (MB).
    Completing 70% with 131 violations.
    elapsed time = 00:00:06, memory = 2370.95 (MB).
    Completing 80% with 138 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 90% with 138 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
    Completing 100% with 138 violations.
    elapsed time = 00:00:08, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 138.
Viol/Layer        met1   met2   met3
Metal Spacing        4      2    122
Short                5      5      0
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:09, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010863 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258908 um.
Total wire length on LAYER met2 = 398033 um.
Total wire length on LAYER met3 = 231979 um.
Total wire length on LAYER met4 = 107113 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181613.
Up-via summary (total 181613):

-------------------------
 FR_MASTERSLICE         0
            li1     68711
           met1     85184
           met2     21339
           met3      5938
           met4       441
-------------------------
                   181613


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 138 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 138 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 137 violations.
    elapsed time = 00:00:33, memory = 2370.95 (MB).
    Completing 40% with 137 violations.
    elapsed time = 00:00:33, memory = 2370.95 (MB).
    Completing 50% with 137 violations.
    elapsed time = 00:00:33, memory = 2370.95 (MB).
    Completing 60% with 130 violations.
    elapsed time = 00:01:07, memory = 2370.95 (MB).
    Completing 70% with 130 violations.
    elapsed time = 00:01:07, memory = 2370.95 (MB).
    Completing 80% with 123 violations.
    elapsed time = 00:01:09, memory = 2370.95 (MB).
    Completing 90% with 123 violations.
    elapsed time = 00:01:09, memory = 2370.95 (MB).
    Completing 100% with 123 violations.
    elapsed time = 00:01:09, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 123.
Viol/Layer        met1   met3
Metal Spacing        1    122
[INFO DRT-0267] cpu time = 00:03:03, elapsed time = 00:01:09, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010837 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258913 um.
Total wire length on LAYER met2 = 398003 um.
Total wire length on LAYER met3 = 231967 um.
Total wire length on LAYER met4 = 107123 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181605.
Up-via summary (total 181605):

-------------------------
 FR_MASTERSLICE         0
            li1     68709
           met1     85181
           met2     21334
           met3      5940
           met4       441
-------------------------
                   181605


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 123 violations.
    elapsed time = 00:00:31, memory = 2370.95 (MB).
    Completing 40% with 123 violations.
    elapsed time = 00:00:31, memory = 2370.95 (MB).
    Completing 50% with 123 violations.
    elapsed time = 00:00:31, memory = 2370.95 (MB).
    Completing 60% with 123 violations.
    elapsed time = 00:01:07, memory = 2370.95 (MB).
    Completing 70% with 123 violations.
    elapsed time = 00:01:07, memory = 2370.95 (MB).
    Completing 80% with 123 violations.
    elapsed time = 00:01:07, memory = 2370.95 (MB).
    Completing 90% with 123 violations.
    elapsed time = 00:01:07, memory = 2370.95 (MB).
    Completing 100% with 123 violations.
    elapsed time = 00:01:07, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 123.
Viol/Layer        met1   met3
Metal Spacing        1    122
[INFO DRT-0267] cpu time = 00:03:14, elapsed time = 00:01:07, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010833 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258902 um.
Total wire length on LAYER met2 = 398020 um.
Total wire length on LAYER met3 = 231972 um.
Total wire length on LAYER met4 = 107107 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181600.
Up-via summary (total 181600):

-------------------------
 FR_MASTERSLICE         0
            li1     68709
           met1     85178
           met2     21334
           met3      5938
           met4       441
-------------------------
                   181600


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 40% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 50% with 123 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 60% with 123 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 70% with 123 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 80% with 123 violations.
    elapsed time = 00:00:13, memory = 2370.95 (MB).
    Completing 90% with 123 violations.
    elapsed time = 00:00:13, memory = 2370.95 (MB).
    Completing 100% with 123 violations.
    elapsed time = 00:00:17, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 123.
Viol/Layer        met1   met3
Metal Spacing        1    122
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:17, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010833 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258902 um.
Total wire length on LAYER met2 = 398020 um.
Total wire length on LAYER met3 = 231972 um.
Total wire length on LAYER met4 = 107107 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181600.
Up-via summary (total 181600):

-------------------------
 FR_MASTERSLICE         0
            li1     68709
           met1     85178
           met2     21334
           met3      5938
           met4       441
-------------------------
                   181600


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 40% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 50% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 60% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 70% with 123 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:09, memory = 2370.95 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:17, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:18, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010839 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258909 um.
Total wire length on LAYER met2 = 398021 um.
Total wire length on LAYER met3 = 231971 um.
Total wire length on LAYER met4 = 107107 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181601.
Up-via summary (total 181601):

-------------------------
 FR_MASTERSLICE         0
            li1     68709
           met1     85179
           met2     21334
           met3      5938
           met4       441
-------------------------
                   181601


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2370.95 (MB).
    Completing 80% with 57 violations.
    elapsed time = 00:00:03, memory = 2370.95 (MB).
    Completing 90% with 57 violations.
    elapsed time = 00:00:03, memory = 2370.95 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:07, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met3
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:07, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010887 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258985 um.
Total wire length on LAYER met2 = 398060 um.
Total wire length on LAYER met3 = 231906 um.
Total wire length on LAYER met4 = 107105 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181607.
Up-via summary (total 181607):

-------------------------
 FR_MASTERSLICE         0
            li1     68709
           met1     85185
           met2     21334
           met3      5938
           met4       441
-------------------------
                   181607


[INFO DRT-0195] Start 31st stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 2606.62 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:01, memory = 2606.62 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:01, memory = 2471.91 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:01, memory = 2370.95 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:01, memory = 2370.95 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:01, memory = 2370.95 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:02, memory = 2370.95 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:02, memory = 2370.95 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:02, memory = 2370.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 2370.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:02, memory = 2370.95 (MB), peak = 2642.57 (MB)
Total wire length = 1010887 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258985 um.
Total wire length on LAYER met2 = 398060 um.
Total wire length on LAYER met3 = 231906 um.
Total wire length on LAYER met4 = 107105 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181607.
Up-via summary (total 181607):

-------------------------
 FR_MASTERSLICE         0
            li1     68709
           met1     85185
           met2     21334
           met3      5938
           met4       441
-------------------------
                   181607


[INFO DRT-0198] Complete detail routing.
Total wire length = 1010887 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258985 um.
Total wire length on LAYER met2 = 398060 um.
Total wire length on LAYER met3 = 231906 um.
Total wire length on LAYER met4 = 107105 um.
Total wire length on LAYER met5 = 14829 um.
Total number of vias = 181607.
Up-via summary (total 181607):

-------------------------
 FR_MASTERSLICE         0
            li1     68709
           met1     85185
           met2     21334
           met3      5938
           met4       441
-------------------------
                   181607


[INFO DRT-0267] cpu time = 02:44:57, elapsed time = 00:29:37, memory = 2370.95 (MB), peak = 2642.57 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 27 antenna violations.
[INFO GRT-0015] Inserted 29 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3294 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 404 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10077 groups.
#scanned instances     = 22672
#unique  instances     = 404
#stdCellGenAp          = 14888
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9816
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 68956
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:20:21, elapsed time = 00:01:46, memory = 2318.17 (MB), peak = 2642.57 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     206763

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57707.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45240.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 26245.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8904.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2592.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 432.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2318.17 (MB), peak = 2642.57 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 86544 vertical wires in 2 frboxes and 54576 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 13728 vertical wires in 2 frboxes and 18289 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 2318.17 (MB), peak = 2642.57 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2318.17 (MB), peak = 2642.57 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2318.17 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 2401.44 (MB).
    Completing 30% with 99 violations.
    elapsed time = 00:00:06, memory = 2365.66 (MB).
    Completing 40% with 99 violations.
    elapsed time = 00:00:09, memory = 2518.29 (MB).
    Completing 50% with 99 violations.
    elapsed time = 00:00:12, memory = 2401.96 (MB).
    Completing 60% with 217 violations.
    elapsed time = 00:00:16, memory = 2415.53 (MB).
    Completing 70% with 217 violations.
    elapsed time = 00:00:18, memory = 2453.00 (MB).
    Completing 80% with 336 violations.
    elapsed time = 00:00:22, memory = 2362.80 (MB).
    Completing 90% with 336 violations.
    elapsed time = 00:00:25, memory = 2429.84 (MB).
    Completing 100% with 418 violations.
    elapsed time = 00:00:27, memory = 2363.17 (MB).
[INFO DRT-0199]   Number of violations = 512.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       11     17     25      4      1
Recheck             10     19     36     20      9
Short               23    149    132     48      8
[INFO DRT-0267] cpu time = 00:04:41, elapsed time = 00:00:27, memory = 2399.18 (MB), peak = 2642.57 (MB)
Total wire length = 1010804 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258703 um.
Total wire length on LAYER met2 = 397995 um.
Total wire length on LAYER met3 = 231140 um.
Total wire length on LAYER met4 = 107280 um.
Total wire length on LAYER met5 = 15684 um.
Total number of vias = 181739.
Up-via summary (total 181739):

-------------------------
 FR_MASTERSLICE         0
            li1     68745
           met1     85191
           met2     21351
           met3      5993
           met4       459
-------------------------
                   181739


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 512 violations.
    elapsed time = 00:00:02, memory = 2399.18 (MB).
    Completing 20% with 512 violations.
    elapsed time = 00:00:04, memory = 2504.83 (MB).
    Completing 30% with 408 violations.
    elapsed time = 00:00:07, memory = 2399.20 (MB).
    Completing 40% with 408 violations.
    elapsed time = 00:00:10, memory = 2518.04 (MB).
    Completing 50% with 408 violations.
    elapsed time = 00:00:12, memory = 2399.36 (MB).
    Completing 60% with 297 violations.
    elapsed time = 00:00:16, memory = 2434.64 (MB).
    Completing 70% with 297 violations.
    elapsed time = 00:00:19, memory = 2560.01 (MB).
    Completing 80% with 190 violations.
    elapsed time = 00:00:22, memory = 2490.30 (MB).
    Completing 90% with 190 violations.
    elapsed time = 00:00:25, memory = 2542.40 (MB).
    Completing 100% with 84 violations.
    elapsed time = 00:00:27, memory = 2455.88 (MB).
[INFO DRT-0199]   Number of violations = 84.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        2     14      3      2      0
Short               10     33     15      4      1
[INFO DRT-0267] cpu time = 00:04:45, elapsed time = 00:00:27, memory = 2455.88 (MB), peak = 2642.57 (MB)
Total wire length = 1010618 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258780 um.
Total wire length on LAYER met2 = 397943 um.
Total wire length on LAYER met3 = 230975 um.
Total wire length on LAYER met4 = 107243 um.
Total wire length on LAYER met5 = 15676 um.
Total number of vias = 181684.
Up-via summary (total 181684):

-------------------------
 FR_MASTERSLICE         0
            li1     68747
           met1     85181
           met2     21325
           met3      5974
           met4       457
-------------------------
                   181684


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 84 violations.
    elapsed time = 00:00:00, memory = 2455.88 (MB).
    Completing 20% with 84 violations.
    elapsed time = 00:00:00, memory = 2455.88 (MB).
    Completing 30% with 79 violations.
    elapsed time = 00:00:01, memory = 2455.88 (MB).
    Completing 40% with 79 violations.
    elapsed time = 00:00:01, memory = 2455.88 (MB).
    Completing 50% with 79 violations.
    elapsed time = 00:00:03, memory = 2456.64 (MB).
    Completing 60% with 82 violations.
    elapsed time = 00:00:03, memory = 2456.64 (MB).
    Completing 70% with 82 violations.
    elapsed time = 00:00:03, memory = 2456.64 (MB).
    Completing 80% with 83 violations.
    elapsed time = 00:00:04, memory = 2456.64 (MB).
    Completing 90% with 83 violations.
    elapsed time = 00:00:04, memory = 2456.64 (MB).
    Completing 100% with 84 violations.
    elapsed time = 00:00:06, memory = 2456.64 (MB).
[INFO DRT-0199]   Number of violations = 84.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        2     12      7      0
Short                9     34     18      2
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:06, memory = 2456.64 (MB), peak = 2642.57 (MB)
Total wire length = 1010565 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258745 um.
Total wire length on LAYER met2 = 397922 um.
Total wire length on LAYER met3 = 230994 um.
Total wire length on LAYER met4 = 107230 um.
Total wire length on LAYER met5 = 15672 um.
Total number of vias = 181650.
Up-via summary (total 181650):

-------------------------
 FR_MASTERSLICE         0
            li1     68745
           met1     85171
           met2     21313
           met3      5966
           met4       455
-------------------------
                   181650


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 84 violations.
    elapsed time = 00:00:00, memory = 2456.64 (MB).
    Completing 20% with 84 violations.
    elapsed time = 00:00:00, memory = 2456.64 (MB).
    Completing 30% with 78 violations.
    elapsed time = 00:00:00, memory = 2456.64 (MB).
    Completing 40% with 78 violations.
    elapsed time = 00:00:00, memory = 2456.64 (MB).
    Completing 50% with 78 violations.
    elapsed time = 00:00:00, memory = 2456.64 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:03, memory = 2456.64 (MB).
    Completing 70% with 59 violations.
    elapsed time = 00:00:03, memory = 2456.64 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:05, memory = 2456.64 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:05, memory = 2456.64 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:06, memory = 2456.64 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met2
Metal Spacing        2
Short                5
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:06, memory = 2456.64 (MB), peak = 2642.57 (MB)
Total wire length = 1010569 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258847 um.
Total wire length on LAYER met2 = 397841 um.
Total wire length on LAYER met3 = 230842 um.
Total wire length on LAYER met4 = 107326 um.
Total wire length on LAYER met5 = 15710 um.
Total number of vias = 181708.
Up-via summary (total 181708):

-------------------------
 FR_MASTERSLICE         0
            li1     68745
           met1     85209
           met2     21327
           met3      5972
           met4       455
-------------------------
                   181708


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:03, memory = 2456.64 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:05, memory = 2456.64 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:08, memory = 2456.64 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:10, memory = 2483.83 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:14, memory = 2400.20 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:16, memory = 2490.19 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:19, memory = 2641.77 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:20, memory = 2654.62 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:23, memory = 2642.04 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:30, memory = 2401.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:15, elapsed time = 00:00:30, memory = 2401.69 (MB), peak = 2676.70 (MB)
Total wire length = 1010560 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258850 um.
Total wire length on LAYER met2 = 397801 um.
Total wire length on LAYER met3 = 230827 um.
Total wire length on LAYER met4 = 107370 um.
Total wire length on LAYER met5 = 15710 um.
Total number of vias = 181717.
Up-via summary (total 181717):

-------------------------
 FR_MASTERSLICE         0
            li1     68744
           met1     85219
           met2     21325
           met3      5974
           met4       455
-------------------------
                   181717


[INFO DRT-0198] Complete detail routing.
Total wire length = 1010560 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258850 um.
Total wire length on LAYER met2 = 397801 um.
Total wire length on LAYER met3 = 230827 um.
Total wire length on LAYER met4 = 107370 um.
Total wire length on LAYER met5 = 15710 um.
Total number of vias = 181717.
Up-via summary (total 181717):

-------------------------
 FR_MASTERSLICE         0
            li1     68744
           met1     85219
           met2     21325
           met3      5974
           met4       455
-------------------------
                   181717


[INFO DRT-0267] cpu time = 00:14:41, elapsed time = 00:01:39, memory = 2401.69 (MB), peak = 2676.70 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 35:24.35[h:]min:sec. CPU time: user 13376.43 sys 23.38 (630%). Peak memory: 2740940KB.
