// Seed: 57177260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_7;
  always @(posedge {id_3{1}});
  assign id_4 = 1;
  logic id_8;
  type_11(
      1, id_6
  );
endmodule
