`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB (Embeded System Lab)
// Engineer: Haojun Xia
// Create Date: 2019/02/08
// Design Name: RISCV-Pipline CPU
// Module Name: ImmOperandUnit
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Generate different type of Immediate Operand
//////////////////////////////////////////////////////////////////////////////////
`include "Parameters.v"   
module ImmOperandUnit(
    input wire [31:7] In,
    input wire [2:0] Type,
    output reg [31:0] Out
    );
    //
    always@(*)
    begin
        case(Type)
            `ITYPE: Out <= { {21{In[31]}}, In[30:20] };
            `RTYPE: Out <= 32'b0;
            `STYPE: Out <= { {21{In[31]}}, In[30:25], In[11:7] };
            `BTYPE: Out <= { {20{In[31]}}, In[7], In[30:25], In[11:8], 1'b0 };
            `UTYPE: Out <= { In[31:12], 12'b0 };
            `JTYPE: Out <= { {12{In[31]}}, In[19:12], In[20], In[30:21], 1'b0 };
            default:Out <= 32'hxxxxxxxx;
        endcase
    end
    
endmodule

//åŠŸèƒ½è¯´æ˜Ž
    //ImmOperandUnitåˆ©ç”¨æ­£åœ¨è¢«è¯‘ç çš„æŒ‡ä»¤çš„éƒ¨åˆ†ç¼–ç å?¼ï¼Œç”Ÿæˆä¸åŒç±»åž‹çš?32bitç«‹å³æ•?
//è¾“å…¥
    //IN        æ˜¯æŒ‡ä»¤é™¤äº†opcodeä»¥å¤–çš„éƒ¨åˆ†ç¼–ç å??
    //Type      è¡¨ç¤ºç«‹å³æ•°ç¼–ç ç±»åž‹ï¼Œå…¨éƒ¨ç±»åž‹å®šä¹‰åœ¨Parameters.vä¸?
//è¾“å‡º
    //OUT       è¡¨ç¤ºæŒ‡ä»¤å¯¹åº”çš„ç«‹å³æ•°32bitå®žé™…å€?