vendor_name = ModelSim
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/d_flipflop_asynchronous_reset.bdf
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/d_flipflop_asynchronous_reset.vwf
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/d_flipflop_synchronous_reset.bdf
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/d_flipflop_synchronous_reset.vwf
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/dff_synchronous_reset_clock_enable.bdf
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/dff_synchronous_reset_clock_enable.vwf
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/four_synchronous_dff_synchronous_reset.bdf
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/four_synchronous_dff_synchronous_reset.vwf
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/four_synchronous_dff_clock_enable.bdf
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/four_synchronous_dff_clock_enable.vwf
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/double_four_bit_register.bdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/db/mux_i6c.tdf
design_name = double_four_bit_register
instance = comp, \CLK~I , CLK, double_four_bit_register, 1
instance = comp, \d1~I , d1, double_four_bit_register, 1
instance = comp, \RST~I , RST, double_four_bit_register, 1
instance = comp, \inst|inst|inst3 , inst|inst|inst3, double_four_bit_register, 1
instance = comp, \Ce~I , Ce, double_four_bit_register, 1
instance = comp, \inst|inst|inst2 , inst|inst|inst2, double_four_bit_register, 1
instance = comp, \d2~I , d2, double_four_bit_register, 1
instance = comp, \inst|inst4|inst2 , inst|inst4|inst2, double_four_bit_register, 1
instance = comp, \d3~I , d3, double_four_bit_register, 1
instance = comp, \inst|inst2|inst2 , inst|inst2|inst2, double_four_bit_register, 1
instance = comp, \d4~I , d4, double_four_bit_register, 1
instance = comp, \inst|inst3|inst2 , inst|inst3|inst2, double_four_bit_register, 1
instance = comp, \inst1|inst|inst2 , inst1|inst|inst2, double_four_bit_register, 1
instance = comp, \inst1|inst4|inst2 , inst1|inst4|inst2, double_four_bit_register, 1
instance = comp, \inst1|inst2|inst2 , inst1|inst2|inst2, double_four_bit_register, 1
instance = comp, \inst1|inst3|inst2 , inst1|inst3|inst2, double_four_bit_register, 1
instance = comp, \A1~I , A1, double_four_bit_register, 1
instance = comp, \A2~I , A2, double_four_bit_register, 1
instance = comp, \A3~I , A3, double_four_bit_register, 1
instance = comp, \A4~I , A4, double_four_bit_register, 1
instance = comp, \B1~I , B1, double_four_bit_register, 1
instance = comp, \B2~I , B2, double_four_bit_register, 1
instance = comp, \B3~I , B3, double_four_bit_register, 1
instance = comp, \B4~I , B4, double_four_bit_register, 1
