

================================================================
== Vivado HLS Report for 'CNN_1D_Loop_Loop_Mul'
================================================================
* Date:           Sun Jul  1 02:49:34 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7203|  7203|  7203|  7203|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop_Mult  |  7201|  7201|        17|         15|          1|   480|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     60|       -|      -|
|Expression       |        -|      -|       0|    384|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1984|
|Register         |        -|      -|    3340|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     60|    3340|   2368|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     27|       3|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |MASTER_CNN_mac_mubkb_U362  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U363  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U364  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U365  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U366  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U367  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U368  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U369  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U370  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U371  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U372  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U373  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U374  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U375  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U376  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U377  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U378  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U379  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U380  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U381  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U382  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U383  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U384  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U385  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U386  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U387  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U388  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U389  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U390  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U391  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U392  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U393  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U394  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U395  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U396  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U397  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U398  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U399  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U400  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U401  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U402  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U403  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U404  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U405  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U406  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U407  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U408  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U409  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U410  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U411  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U412  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U413  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U414  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U415  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U416  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U417  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U418  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U419  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U420  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    |MASTER_CNN_mac_mubkb_U421  |MASTER_CNN_mac_mubkb  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |j_fu_1729_p2                      |     +    |      0|  0|  16|           9|           1|
    |tmp_78_fu_1765_p2                 |     +    |      0|  0|  21|          14|           1|
    |tmp_79_fu_2226_p2                 |     +    |      0|  0|  21|          14|           2|
    |tmp_80_fu_2326_p2                 |     +    |      0|  0|  21|          14|           2|
    |tmp_81_fu_2391_p2                 |     +    |      0|  0|  21|          14|           3|
    |tmp_82_fu_2456_p2                 |     +    |      0|  0|  21|          14|           3|
    |tmp_83_fu_2521_p2                 |     +    |      0|  0|  21|          14|           3|
    |tmp_84_fu_2586_p2                 |     +    |      0|  0|  21|          14|           3|
    |tmp_85_fu_2651_p2                 |     +    |      0|  0|  21|          14|           4|
    |tmp_86_fu_2716_p2                 |     +    |      0|  0|  21|          14|           4|
    |tmp_87_fu_2781_p2                 |     +    |      0|  0|  21|          14|           4|
    |tmp_88_fu_2846_p2                 |     +    |      0|  0|  21|          14|           4|
    |tmp_89_fu_2911_p2                 |     +    |      0|  0|  21|          14|           4|
    |tmp_90_fu_2976_p2                 |     +    |      0|  0|  21|          14|           4|
    |tmp_91_fu_3041_p2                 |     +    |      0|  0|  21|          14|           4|
    |tmp_77_fu_1751_p2                 |     -    |      0|  0|  21|          14|          14|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   8|           1|           1|
    |exitcond46_i_i_i_fu_1723_p2       |   icmp   |      0|  0|  13|           9|           7|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 384|         234|          73|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |Layer2_Int_V_blk_n                      |   9|          2|    1|          2|
    |Layer3_weightArray_0_V_Addr_A_orig      |  65|         16|   32|        512|
    |Layer3_weightArray_1_V_Addr_A_orig      |  65|         16|   32|        512|
    |Layer3_weightArray_2_V_Addr_A_orig      |  65|         16|   32|        512|
    |Layer3_weightArray_3_V_Addr_A_orig      |  65|         16|   32|        512|
    |ap_NS_fsm                               |  89|         18|    1|         18|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_phi_mux_j_0_i_i_i_phi_fu_1700_p4     |   9|          2|    9|         18|
    |ap_phi_mux_sum_V_0_loc_phi_fu_1689_p4   |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_10_loc_phi_fu_1589_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_11_loc_phi_fu_1579_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_12_loc_phi_fu_1569_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_13_loc_phi_fu_1559_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_15_loc_phi_fu_1539_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_16_loc_phi_fu_1529_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_17_loc_phi_fu_1519_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_18_loc_phi_fu_1509_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_19_loc_phi_fu_1499_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_1_loc_phi_fu_1679_p4   |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_20_loc_phi_fu_1489_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_21_loc_phi_fu_1479_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_22_loc_phi_fu_1469_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_23_loc_phi_fu_1459_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_24_loc_phi_fu_1449_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_25_loc_phi_fu_1439_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_26_loc_phi_fu_1429_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_27_loc_phi_fu_1419_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_28_loc_phi_fu_1409_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_2_loc_phi_fu_1669_p4   |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_30_loc_phi_fu_1389_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_31_loc_phi_fu_1379_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_32_loc_phi_fu_1369_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_33_loc_phi_fu_1359_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_34_loc_phi_fu_1349_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_35_loc_phi_fu_1339_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_36_loc_phi_fu_1329_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_37_loc_phi_fu_1319_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_38_loc_phi_fu_1309_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_39_loc_phi_fu_1299_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_3_loc_phi_fu_1659_p4   |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_40_loc_phi_fu_1289_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_41_loc_phi_fu_1279_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_42_loc_phi_fu_1269_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_43_loc_phi_fu_1259_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_45_loc_phi_fu_1239_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_46_loc_phi_fu_1229_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_47_loc_phi_fu_1219_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_48_loc_phi_fu_1209_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_49_loc_phi_fu_1199_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_4_loc_phi_fu_1649_p4   |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_50_loc_phi_fu_1189_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_51_loc_phi_fu_1179_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_52_loc_phi_fu_1169_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_53_loc_phi_fu_1159_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_54_loc_phi_fu_1149_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_55_loc_phi_fu_1139_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_56_loc_phi_fu_1129_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_57_loc_phi_fu_1119_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_58_loc_phi_fu_1109_p4  |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_5_loc_phi_fu_1639_p4   |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_6_loc_phi_fu_1629_p4   |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_7_loc_phi_fu_1619_p4   |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_8_loc_phi_fu_1609_p4   |   9|          2|   18|         36|
    |ap_phi_mux_sum_V_9_loc_phi_fu_1599_p4   |   9|          2|   18|         36|
    |j_0_i_i_i_reg_1696                      |   9|          2|    9|         18|
    |sum_0_V_loc_blk_n                       |   9|          2|    1|          2|
    |sum_10_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_11_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_12_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_13_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_14_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_15_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_16_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_17_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_18_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_19_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_1_V_loc_blk_n                       |   9|          2|    1|          2|
    |sum_20_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_21_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_22_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_23_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_24_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_25_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_26_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_27_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_28_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_29_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_2_V_loc_blk_n                       |   9|          2|    1|          2|
    |sum_30_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_31_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_32_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_33_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_34_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_35_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_36_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_37_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_38_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_39_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_3_V_loc_blk_n                       |   9|          2|    1|          2|
    |sum_40_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_41_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_42_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_43_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_44_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_45_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_46_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_47_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_48_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_49_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_4_V_loc_blk_n                       |   9|          2|    1|          2|
    |sum_50_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_51_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_52_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_53_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_54_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_55_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_56_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_57_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_58_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_59_V_loc_blk_n                      |   9|          2|    1|          2|
    |sum_5_V_loc_blk_n                       |   9|          2|    1|          2|
    |sum_6_V_loc_blk_n                       |   9|          2|    1|          2|
    |sum_7_V_loc_blk_n                       |   9|          2|    1|          2|
    |sum_8_V_loc_blk_n                       |   9|          2|    1|          2|
    |sum_9_V_loc_blk_n                       |   9|          2|    1|          2|
    |sum_V_0_loc_reg_1686                    |   9|          2|   18|         36|
    |sum_V_10_loc_reg_1586                   |   9|          2|   18|         36|
    |sum_V_11_loc_reg_1576                   |   9|          2|   18|         36|
    |sum_V_12_loc_reg_1566                   |   9|          2|   18|         36|
    |sum_V_13_loc_reg_1556                   |   9|          2|   18|         36|
    |sum_V_14_loc_reg_1546                   |   9|          2|   18|         36|
    |sum_V_15_loc_reg_1536                   |   9|          2|   18|         36|
    |sum_V_16_loc_reg_1526                   |   9|          2|   18|         36|
    |sum_V_17_loc_reg_1516                   |   9|          2|   18|         36|
    |sum_V_18_loc_reg_1506                   |   9|          2|   18|         36|
    |sum_V_19_loc_reg_1496                   |   9|          2|   18|         36|
    |sum_V_1_loc_reg_1676                    |   9|          2|   18|         36|
    |sum_V_20_loc_reg_1486                   |   9|          2|   18|         36|
    |sum_V_21_loc_reg_1476                   |   9|          2|   18|         36|
    |sum_V_22_loc_reg_1466                   |   9|          2|   18|         36|
    |sum_V_23_loc_reg_1456                   |   9|          2|   18|         36|
    |sum_V_24_loc_reg_1446                   |   9|          2|   18|         36|
    |sum_V_25_loc_reg_1436                   |   9|          2|   18|         36|
    |sum_V_26_loc_reg_1426                   |   9|          2|   18|         36|
    |sum_V_27_loc_reg_1416                   |   9|          2|   18|         36|
    |sum_V_28_loc_reg_1406                   |   9|          2|   18|         36|
    |sum_V_29_loc_reg_1396                   |   9|          2|   18|         36|
    |sum_V_2_loc_reg_1666                    |   9|          2|   18|         36|
    |sum_V_30_loc_reg_1386                   |   9|          2|   18|         36|
    |sum_V_31_loc_reg_1376                   |   9|          2|   18|         36|
    |sum_V_32_loc_reg_1366                   |   9|          2|   18|         36|
    |sum_V_33_loc_reg_1356                   |   9|          2|   18|         36|
    |sum_V_34_loc_reg_1346                   |   9|          2|   18|         36|
    |sum_V_35_loc_reg_1336                   |   9|          2|   18|         36|
    |sum_V_36_loc_reg_1326                   |   9|          2|   18|         36|
    |sum_V_37_loc_reg_1316                   |   9|          2|   18|         36|
    |sum_V_38_loc_reg_1306                   |   9|          2|   18|         36|
    |sum_V_39_loc_reg_1296                   |   9|          2|   18|         36|
    |sum_V_3_loc_reg_1656                    |   9|          2|   18|         36|
    |sum_V_40_loc_reg_1286                   |   9|          2|   18|         36|
    |sum_V_41_loc_reg_1276                   |   9|          2|   18|         36|
    |sum_V_42_loc_reg_1266                   |   9|          2|   18|         36|
    |sum_V_43_loc_reg_1256                   |   9|          2|   18|         36|
    |sum_V_44_loc_reg_1246                   |   9|          2|   18|         36|
    |sum_V_45_loc_reg_1236                   |   9|          2|   18|         36|
    |sum_V_46_loc_reg_1226                   |   9|          2|   18|         36|
    |sum_V_47_loc_reg_1216                   |   9|          2|   18|         36|
    |sum_V_48_loc_reg_1206                   |   9|          2|   18|         36|
    |sum_V_49_loc_reg_1196                   |   9|          2|   18|         36|
    |sum_V_4_loc_reg_1646                    |   9|          2|   18|         36|
    |sum_V_50_loc_reg_1186                   |   9|          2|   18|         36|
    |sum_V_51_loc_reg_1176                   |   9|          2|   18|         36|
    |sum_V_52_loc_reg_1166                   |   9|          2|   18|         36|
    |sum_V_53_loc_reg_1156                   |   9|          2|   18|         36|
    |sum_V_54_loc_reg_1146                   |   9|          2|   18|         36|
    |sum_V_55_loc_reg_1136                   |   9|          2|   18|         36|
    |sum_V_56_loc_reg_1126                   |   9|          2|   18|         36|
    |sum_V_57_loc_reg_1116                   |   9|          2|   18|         36|
    |sum_V_58_loc_reg_1106                   |   9|          2|   18|         36|
    |sum_V_59_loc_reg_1096                   |   9|          2|   18|         36|
    |sum_V_5_loc_reg_1636                    |   9|          2|   18|         36|
    |sum_V_6_loc_reg_1626                    |   9|          2|   18|         36|
    |sum_V_7_loc_reg_1616                    |   9|          2|   18|         36|
    |sum_V_8_loc_reg_1606                    |   9|          2|   18|         36|
    |sum_V_9_loc_reg_1596                    |   9|          2|   18|         36|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |1984|        445| 2298|       6405|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  17|   0|   17|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond46_i_i_i_reg_4894  |   1|   0|    1|          0|
    |exitcond46_i_i_i_reg_4894                   |   1|   0|    1|          0|
    |in_V_reg_4961                               |  18|   0|   18|          0|
    |j_0_i_i_i_reg_1696                          |   9|   0|    9|          0|
    |j_reg_4898                                  |   9|   0|    9|          0|
    |reg_1707                                    |  18|   0|   18|          0|
    |reg_1711                                    |  18|   0|   18|          0|
    |reg_1715                                    |  18|   0|   18|          0|
    |reg_1719                                    |  18|   0|   18|          0|
    |sum_0_V_reg_5326                            |  18|   0|   18|          0|
    |sum_10_V_reg_5746                           |  18|   0|   18|          0|
    |sum_11_V_reg_5786                           |  18|   0|   18|          0|
    |sum_12_V_reg_5826                           |  18|   0|   18|          0|
    |sum_13_V_reg_5846                           |  18|   0|   18|          0|
    |sum_15_V_reg_5336                           |  18|   0|   18|          0|
    |sum_16_V_reg_5391                           |  18|   0|   18|          0|
    |sum_17_V_reg_5431                           |  18|   0|   18|          0|
    |sum_18_V_reg_5471                           |  18|   0|   18|          0|
    |sum_19_V_reg_5511                           |  18|   0|   18|          0|
    |sum_1_V_reg_5386                            |  18|   0|   18|          0|
    |sum_20_V_reg_5551                           |  18|   0|   18|          0|
    |sum_21_V_reg_5591                           |  18|   0|   18|          0|
    |sum_22_V_reg_5631                           |  18|   0|   18|          0|
    |sum_23_V_reg_5671                           |  18|   0|   18|          0|
    |sum_24_V_reg_5711                           |  18|   0|   18|          0|
    |sum_25_V_reg_5751                           |  18|   0|   18|          0|
    |sum_26_V_reg_5791                           |  18|   0|   18|          0|
    |sum_27_V_reg_5831                           |  18|   0|   18|          0|
    |sum_28_V_reg_5851                           |  18|   0|   18|          0|
    |sum_2_V_reg_5426                            |  18|   0|   18|          0|
    |sum_30_V_reg_5346                           |  18|   0|   18|          0|
    |sum_31_V_reg_5396                           |  18|   0|   18|          0|
    |sum_32_V_reg_5436                           |  18|   0|   18|          0|
    |sum_33_V_reg_5476                           |  18|   0|   18|          0|
    |sum_34_V_reg_5516                           |  18|   0|   18|          0|
    |sum_35_V_reg_5556                           |  18|   0|   18|          0|
    |sum_36_V_reg_5596                           |  18|   0|   18|          0|
    |sum_37_V_reg_5636                           |  18|   0|   18|          0|
    |sum_38_V_reg_5676                           |  18|   0|   18|          0|
    |sum_39_V_reg_5716                           |  18|   0|   18|          0|
    |sum_3_V_reg_5466                            |  18|   0|   18|          0|
    |sum_40_V_reg_5756                           |  18|   0|   18|          0|
    |sum_41_V_reg_5796                           |  18|   0|   18|          0|
    |sum_42_V_reg_5836                           |  18|   0|   18|          0|
    |sum_43_V_reg_5856                           |  18|   0|   18|          0|
    |sum_45_V_reg_5356                           |  18|   0|   18|          0|
    |sum_46_V_reg_5401                           |  18|   0|   18|          0|
    |sum_47_V_reg_5441                           |  18|   0|   18|          0|
    |sum_48_V_reg_5481                           |  18|   0|   18|          0|
    |sum_49_V_reg_5521                           |  18|   0|   18|          0|
    |sum_4_V_reg_5506                            |  18|   0|   18|          0|
    |sum_50_V_reg_5561                           |  18|   0|   18|          0|
    |sum_51_V_reg_5601                           |  18|   0|   18|          0|
    |sum_52_V_reg_5641                           |  18|   0|   18|          0|
    |sum_53_V_reg_5681                           |  18|   0|   18|          0|
    |sum_54_V_reg_5721                           |  18|   0|   18|          0|
    |sum_55_V_reg_5761                           |  18|   0|   18|          0|
    |sum_56_V_reg_5801                           |  18|   0|   18|          0|
    |sum_57_V_reg_5841                           |  18|   0|   18|          0|
    |sum_58_V_reg_5861                           |  18|   0|   18|          0|
    |sum_5_V_reg_5546                            |  18|   0|   18|          0|
    |sum_6_V_reg_5586                            |  18|   0|   18|          0|
    |sum_7_V_reg_5626                            |  18|   0|   18|          0|
    |sum_8_V_reg_5666                            |  18|   0|   18|          0|
    |sum_9_V_reg_5706                            |  18|   0|   18|          0|
    |sum_V_0_loc_reg_1686                        |  18|   0|   18|          0|
    |sum_V_10_loc_reg_1586                       |  18|   0|   18|          0|
    |sum_V_11_loc_reg_1576                       |  18|   0|   18|          0|
    |sum_V_12_loc_reg_1566                       |  18|   0|   18|          0|
    |sum_V_13_loc_reg_1556                       |  18|   0|   18|          0|
    |sum_V_14_loc_reg_1546                       |  18|   0|   18|          0|
    |sum_V_15_loc_reg_1536                       |  18|   0|   18|          0|
    |sum_V_16_loc_reg_1526                       |  18|   0|   18|          0|
    |sum_V_17_loc_reg_1516                       |  18|   0|   18|          0|
    |sum_V_18_loc_reg_1506                       |  18|   0|   18|          0|
    |sum_V_19_loc_reg_1496                       |  18|   0|   18|          0|
    |sum_V_1_loc_reg_1676                        |  18|   0|   18|          0|
    |sum_V_20_loc_reg_1486                       |  18|   0|   18|          0|
    |sum_V_21_loc_reg_1476                       |  18|   0|   18|          0|
    |sum_V_22_loc_reg_1466                       |  18|   0|   18|          0|
    |sum_V_23_loc_reg_1456                       |  18|   0|   18|          0|
    |sum_V_24_loc_reg_1446                       |  18|   0|   18|          0|
    |sum_V_25_loc_reg_1436                       |  18|   0|   18|          0|
    |sum_V_26_loc_reg_1426                       |  18|   0|   18|          0|
    |sum_V_27_loc_reg_1416                       |  18|   0|   18|          0|
    |sum_V_28_loc_reg_1406                       |  18|   0|   18|          0|
    |sum_V_29_loc_reg_1396                       |  18|   0|   18|          0|
    |sum_V_2_loc_reg_1666                        |  18|   0|   18|          0|
    |sum_V_30_loc_reg_1386                       |  18|   0|   18|          0|
    |sum_V_31_loc_reg_1376                       |  18|   0|   18|          0|
    |sum_V_32_loc_reg_1366                       |  18|   0|   18|          0|
    |sum_V_33_loc_reg_1356                       |  18|   0|   18|          0|
    |sum_V_34_loc_reg_1346                       |  18|   0|   18|          0|
    |sum_V_35_loc_reg_1336                       |  18|   0|   18|          0|
    |sum_V_36_loc_reg_1326                       |  18|   0|   18|          0|
    |sum_V_37_loc_reg_1316                       |  18|   0|   18|          0|
    |sum_V_38_loc_reg_1306                       |  18|   0|   18|          0|
    |sum_V_39_loc_reg_1296                       |  18|   0|   18|          0|
    |sum_V_3_loc_reg_1656                        |  18|   0|   18|          0|
    |sum_V_40_loc_reg_1286                       |  18|   0|   18|          0|
    |sum_V_41_loc_reg_1276                       |  18|   0|   18|          0|
    |sum_V_42_loc_reg_1266                       |  18|   0|   18|          0|
    |sum_V_43_loc_reg_1256                       |  18|   0|   18|          0|
    |sum_V_44_loc_reg_1246                       |  18|   0|   18|          0|
    |sum_V_45_loc_reg_1236                       |  18|   0|   18|          0|
    |sum_V_46_loc_reg_1226                       |  18|   0|   18|          0|
    |sum_V_47_loc_reg_1216                       |  18|   0|   18|          0|
    |sum_V_48_loc_reg_1206                       |  18|   0|   18|          0|
    |sum_V_49_loc_reg_1196                       |  18|   0|   18|          0|
    |sum_V_4_loc_reg_1646                        |  18|   0|   18|          0|
    |sum_V_50_loc_reg_1186                       |  18|   0|   18|          0|
    |sum_V_51_loc_reg_1176                       |  18|   0|   18|          0|
    |sum_V_52_loc_reg_1166                       |  18|   0|   18|          0|
    |sum_V_53_loc_reg_1156                       |  18|   0|   18|          0|
    |sum_V_54_loc_reg_1146                       |  18|   0|   18|          0|
    |sum_V_55_loc_reg_1136                       |  18|   0|   18|          0|
    |sum_V_56_loc_reg_1126                       |  18|   0|   18|          0|
    |sum_V_57_loc_reg_1116                       |  18|   0|   18|          0|
    |sum_V_58_loc_reg_1106                       |  18|   0|   18|          0|
    |sum_V_59_loc_reg_1096                       |  18|   0|   18|          0|
    |sum_V_5_loc_reg_1636                        |  18|   0|   18|          0|
    |sum_V_6_loc_reg_1626                        |  18|   0|   18|          0|
    |sum_V_7_loc_reg_1616                        |  18|   0|   18|          0|
    |sum_V_8_loc_reg_1606                        |  18|   0|   18|          0|
    |sum_V_9_loc_reg_1596                        |  18|   0|   18|          0|
    |tmp_111_10_i_i_reg_5021                     |  18|   0|   28|         10|
    |tmp_111_11_i_i_reg_5026                     |  18|   0|   28|         10|
    |tmp_111_12_i_i_reg_5031                     |  18|   0|   28|         10|
    |tmp_111_13_i_i_reg_5331                     |  18|   0|   28|         10|
    |tmp_111_14_i_i_reg_5036                     |  18|   0|   28|         10|
    |tmp_111_15_i_i_reg_5041                     |  18|   0|   28|         10|
    |tmp_111_16_i_i_reg_5046                     |  18|   0|   28|         10|
    |tmp_111_17_i_i_reg_5051                     |  18|   0|   28|         10|
    |tmp_111_18_i_i_reg_5056                     |  18|   0|   28|         10|
    |tmp_111_19_i_i_reg_5061                     |  18|   0|   28|         10|
    |tmp_111_1_i_i_reg_4971                      |  18|   0|   28|         10|
    |tmp_111_20_i_i_reg_5066                     |  18|   0|   28|         10|
    |tmp_111_21_i_i_reg_5071                     |  18|   0|   28|         10|
    |tmp_111_22_i_i_reg_5076                     |  18|   0|   28|         10|
    |tmp_111_23_i_i_reg_5081                     |  18|   0|   28|         10|
    |tmp_111_24_i_i_reg_5086                     |  18|   0|   28|         10|
    |tmp_111_25_i_i_reg_5091                     |  18|   0|   28|         10|
    |tmp_111_26_i_i_reg_5096                     |  18|   0|   28|         10|
    |tmp_111_27_i_i_reg_5101                     |  18|   0|   28|         10|
    |tmp_111_28_i_i_reg_5341                     |  18|   0|   28|         10|
    |tmp_111_29_i_i_reg_5106                     |  18|   0|   28|         10|
    |tmp_111_2_i_i_reg_4976                      |  18|   0|   28|         10|
    |tmp_111_30_i_i_reg_5111                     |  18|   0|   28|         10|
    |tmp_111_31_i_i_reg_5116                     |  18|   0|   28|         10|
    |tmp_111_32_i_i_reg_5121                     |  18|   0|   28|         10|
    |tmp_111_33_i_i_reg_5126                     |  18|   0|   28|         10|
    |tmp_111_34_i_i_reg_5131                     |  18|   0|   28|         10|
    |tmp_111_35_i_i_reg_5136                     |  18|   0|   28|         10|
    |tmp_111_36_i_i_reg_5141                     |  18|   0|   28|         10|
    |tmp_111_37_i_i_reg_5146                     |  18|   0|   28|         10|
    |tmp_111_38_i_i_reg_5151                     |  18|   0|   28|         10|
    |tmp_111_39_i_i_reg_5156                     |  18|   0|   28|         10|
    |tmp_111_3_i_i_reg_4981                      |  18|   0|   28|         10|
    |tmp_111_40_i_i_reg_5161                     |  18|   0|   28|         10|
    |tmp_111_41_i_i_reg_5166                     |  18|   0|   28|         10|
    |tmp_111_42_i_i_reg_5171                     |  18|   0|   28|         10|
    |tmp_111_43_i_i_reg_5351                     |  18|   0|   28|         10|
    |tmp_111_44_i_i_reg_5176                     |  18|   0|   28|         10|
    |tmp_111_45_i_i_reg_5181                     |  18|   0|   28|         10|
    |tmp_111_46_i_i_reg_5186                     |  18|   0|   28|         10|
    |tmp_111_47_i_i_reg_5191                     |  18|   0|   28|         10|
    |tmp_111_48_i_i_reg_5196                     |  18|   0|   28|         10|
    |tmp_111_49_i_i_reg_5201                     |  18|   0|   28|         10|
    |tmp_111_4_i_i_reg_4986                      |  18|   0|   28|         10|
    |tmp_111_50_i_i_reg_5206                     |  18|   0|   28|         10|
    |tmp_111_51_i_i_reg_5211                     |  18|   0|   28|         10|
    |tmp_111_52_i_i_reg_5216                     |  18|   0|   28|         10|
    |tmp_111_53_i_i_reg_5221                     |  18|   0|   28|         10|
    |tmp_111_54_i_i_reg_5226                     |  18|   0|   28|         10|
    |tmp_111_55_i_i_reg_5231                     |  18|   0|   28|         10|
    |tmp_111_56_i_i_reg_5236                     |  18|   0|   28|         10|
    |tmp_111_57_i_i_reg_5241                     |  18|   0|   28|         10|
    |tmp_111_58_i_i_reg_5361                     |  18|   0|   28|         10|
    |tmp_111_5_i_i_reg_4991                      |  18|   0|   28|         10|
    |tmp_111_6_i_i_reg_4996                      |  18|   0|   28|         10|
    |tmp_111_7_i_i_reg_5001                      |  18|   0|   28|         10|
    |tmp_111_8_i_i_reg_5006                      |  18|   0|   28|         10|
    |tmp_111_9_i_i_reg_5011                      |  18|   0|   28|         10|
    |tmp_111_i_i_139_reg_5016                    |  18|   0|   28|         10|
    |tmp_111_i_i_reg_4966                        |  18|   0|   28|         10|
    |tmp_77_reg_4903                             |  14|   0|   14|          0|
    |tmp_reg_5266                                |  28|   0|   28|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |3340|   0| 3940|        600|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_0                    | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_1                    | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_2                    | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_3                    | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_4                    | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_5                    | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_6                    | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_7                    | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_8                    | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_9                    | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_10                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_11                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_12                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_13                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_14                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_15                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_16                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_17                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_18                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_19                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_20                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_21                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_22                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_23                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_24                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_25                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_26                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_27                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_28                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_29                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_30                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_31                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_32                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_33                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_34                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_35                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_36                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_37                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_38                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_39                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_40                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_41                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_42                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_43                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_44                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_45                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_46                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_47                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_48                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_49                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_50                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_51                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_52                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_53                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_54                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_55                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_56                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_57                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_58                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_59                   | out |   18| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_60                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_61                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_62                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_63                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_64                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_65                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_66                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_67                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_68                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_69                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_70                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_71                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_72                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_73                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_74                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_75                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_76                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_77                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_78                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_79                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_80                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_81                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_82                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_83                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_84                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_85                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_86                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_87                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_88                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_89                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_90                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_91                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_92                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_93                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_94                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_95                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_96                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_97                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_98                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_99                   | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_100                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_101                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_102                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_103                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_104                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_105                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_106                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_107                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_108                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_109                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_110                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_111                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_112                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_113                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_114                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_115                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_116                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_117                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_118                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|ap_return_119                  | out |   17| ap_ctrl_hs |  CNN_1D_Loop_Loop_Mul  | return value |
|sum_59_V_loc_dout              |  in |   18|   ap_fifo  |      sum_59_V_loc      |    pointer   |
|sum_59_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_59_V_loc      |    pointer   |
|sum_59_V_loc_read              | out |    1|   ap_fifo  |      sum_59_V_loc      |    pointer   |
|sum_58_V_loc_dout              |  in |   18|   ap_fifo  |      sum_58_V_loc      |    pointer   |
|sum_58_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_58_V_loc      |    pointer   |
|sum_58_V_loc_read              | out |    1|   ap_fifo  |      sum_58_V_loc      |    pointer   |
|sum_57_V_loc_dout              |  in |   18|   ap_fifo  |      sum_57_V_loc      |    pointer   |
|sum_57_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_57_V_loc      |    pointer   |
|sum_57_V_loc_read              | out |    1|   ap_fifo  |      sum_57_V_loc      |    pointer   |
|sum_56_V_loc_dout              |  in |   18|   ap_fifo  |      sum_56_V_loc      |    pointer   |
|sum_56_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_56_V_loc      |    pointer   |
|sum_56_V_loc_read              | out |    1|   ap_fifo  |      sum_56_V_loc      |    pointer   |
|sum_55_V_loc_dout              |  in |   18|   ap_fifo  |      sum_55_V_loc      |    pointer   |
|sum_55_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_55_V_loc      |    pointer   |
|sum_55_V_loc_read              | out |    1|   ap_fifo  |      sum_55_V_loc      |    pointer   |
|sum_54_V_loc_dout              |  in |   18|   ap_fifo  |      sum_54_V_loc      |    pointer   |
|sum_54_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_54_V_loc      |    pointer   |
|sum_54_V_loc_read              | out |    1|   ap_fifo  |      sum_54_V_loc      |    pointer   |
|sum_53_V_loc_dout              |  in |   18|   ap_fifo  |      sum_53_V_loc      |    pointer   |
|sum_53_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_53_V_loc      |    pointer   |
|sum_53_V_loc_read              | out |    1|   ap_fifo  |      sum_53_V_loc      |    pointer   |
|sum_52_V_loc_dout              |  in |   18|   ap_fifo  |      sum_52_V_loc      |    pointer   |
|sum_52_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_52_V_loc      |    pointer   |
|sum_52_V_loc_read              | out |    1|   ap_fifo  |      sum_52_V_loc      |    pointer   |
|sum_51_V_loc_dout              |  in |   18|   ap_fifo  |      sum_51_V_loc      |    pointer   |
|sum_51_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_51_V_loc      |    pointer   |
|sum_51_V_loc_read              | out |    1|   ap_fifo  |      sum_51_V_loc      |    pointer   |
|sum_50_V_loc_dout              |  in |   18|   ap_fifo  |      sum_50_V_loc      |    pointer   |
|sum_50_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_50_V_loc      |    pointer   |
|sum_50_V_loc_read              | out |    1|   ap_fifo  |      sum_50_V_loc      |    pointer   |
|sum_49_V_loc_dout              |  in |   18|   ap_fifo  |      sum_49_V_loc      |    pointer   |
|sum_49_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_49_V_loc      |    pointer   |
|sum_49_V_loc_read              | out |    1|   ap_fifo  |      sum_49_V_loc      |    pointer   |
|sum_48_V_loc_dout              |  in |   18|   ap_fifo  |      sum_48_V_loc      |    pointer   |
|sum_48_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_48_V_loc      |    pointer   |
|sum_48_V_loc_read              | out |    1|   ap_fifo  |      sum_48_V_loc      |    pointer   |
|sum_47_V_loc_dout              |  in |   18|   ap_fifo  |      sum_47_V_loc      |    pointer   |
|sum_47_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_47_V_loc      |    pointer   |
|sum_47_V_loc_read              | out |    1|   ap_fifo  |      sum_47_V_loc      |    pointer   |
|sum_46_V_loc_dout              |  in |   18|   ap_fifo  |      sum_46_V_loc      |    pointer   |
|sum_46_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_46_V_loc      |    pointer   |
|sum_46_V_loc_read              | out |    1|   ap_fifo  |      sum_46_V_loc      |    pointer   |
|sum_45_V_loc_dout              |  in |   18|   ap_fifo  |      sum_45_V_loc      |    pointer   |
|sum_45_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_45_V_loc      |    pointer   |
|sum_45_V_loc_read              | out |    1|   ap_fifo  |      sum_45_V_loc      |    pointer   |
|sum_44_V_loc_dout              |  in |   18|   ap_fifo  |      sum_44_V_loc      |    pointer   |
|sum_44_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_44_V_loc      |    pointer   |
|sum_44_V_loc_read              | out |    1|   ap_fifo  |      sum_44_V_loc      |    pointer   |
|sum_43_V_loc_dout              |  in |   18|   ap_fifo  |      sum_43_V_loc      |    pointer   |
|sum_43_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_43_V_loc      |    pointer   |
|sum_43_V_loc_read              | out |    1|   ap_fifo  |      sum_43_V_loc      |    pointer   |
|sum_42_V_loc_dout              |  in |   18|   ap_fifo  |      sum_42_V_loc      |    pointer   |
|sum_42_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_42_V_loc      |    pointer   |
|sum_42_V_loc_read              | out |    1|   ap_fifo  |      sum_42_V_loc      |    pointer   |
|sum_41_V_loc_dout              |  in |   18|   ap_fifo  |      sum_41_V_loc      |    pointer   |
|sum_41_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_41_V_loc      |    pointer   |
|sum_41_V_loc_read              | out |    1|   ap_fifo  |      sum_41_V_loc      |    pointer   |
|sum_40_V_loc_dout              |  in |   18|   ap_fifo  |      sum_40_V_loc      |    pointer   |
|sum_40_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_40_V_loc      |    pointer   |
|sum_40_V_loc_read              | out |    1|   ap_fifo  |      sum_40_V_loc      |    pointer   |
|sum_39_V_loc_dout              |  in |   18|   ap_fifo  |      sum_39_V_loc      |    pointer   |
|sum_39_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_39_V_loc      |    pointer   |
|sum_39_V_loc_read              | out |    1|   ap_fifo  |      sum_39_V_loc      |    pointer   |
|sum_38_V_loc_dout              |  in |   18|   ap_fifo  |      sum_38_V_loc      |    pointer   |
|sum_38_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_38_V_loc      |    pointer   |
|sum_38_V_loc_read              | out |    1|   ap_fifo  |      sum_38_V_loc      |    pointer   |
|sum_37_V_loc_dout              |  in |   18|   ap_fifo  |      sum_37_V_loc      |    pointer   |
|sum_37_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_37_V_loc      |    pointer   |
|sum_37_V_loc_read              | out |    1|   ap_fifo  |      sum_37_V_loc      |    pointer   |
|sum_36_V_loc_dout              |  in |   18|   ap_fifo  |      sum_36_V_loc      |    pointer   |
|sum_36_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_36_V_loc      |    pointer   |
|sum_36_V_loc_read              | out |    1|   ap_fifo  |      sum_36_V_loc      |    pointer   |
|sum_35_V_loc_dout              |  in |   18|   ap_fifo  |      sum_35_V_loc      |    pointer   |
|sum_35_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_35_V_loc      |    pointer   |
|sum_35_V_loc_read              | out |    1|   ap_fifo  |      sum_35_V_loc      |    pointer   |
|sum_34_V_loc_dout              |  in |   18|   ap_fifo  |      sum_34_V_loc      |    pointer   |
|sum_34_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_34_V_loc      |    pointer   |
|sum_34_V_loc_read              | out |    1|   ap_fifo  |      sum_34_V_loc      |    pointer   |
|sum_33_V_loc_dout              |  in |   18|   ap_fifo  |      sum_33_V_loc      |    pointer   |
|sum_33_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_33_V_loc      |    pointer   |
|sum_33_V_loc_read              | out |    1|   ap_fifo  |      sum_33_V_loc      |    pointer   |
|sum_32_V_loc_dout              |  in |   18|   ap_fifo  |      sum_32_V_loc      |    pointer   |
|sum_32_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_32_V_loc      |    pointer   |
|sum_32_V_loc_read              | out |    1|   ap_fifo  |      sum_32_V_loc      |    pointer   |
|sum_31_V_loc_dout              |  in |   18|   ap_fifo  |      sum_31_V_loc      |    pointer   |
|sum_31_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_31_V_loc      |    pointer   |
|sum_31_V_loc_read              | out |    1|   ap_fifo  |      sum_31_V_loc      |    pointer   |
|sum_30_V_loc_dout              |  in |   18|   ap_fifo  |      sum_30_V_loc      |    pointer   |
|sum_30_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_30_V_loc      |    pointer   |
|sum_30_V_loc_read              | out |    1|   ap_fifo  |      sum_30_V_loc      |    pointer   |
|sum_29_V_loc_dout              |  in |   18|   ap_fifo  |      sum_29_V_loc      |    pointer   |
|sum_29_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_29_V_loc      |    pointer   |
|sum_29_V_loc_read              | out |    1|   ap_fifo  |      sum_29_V_loc      |    pointer   |
|sum_28_V_loc_dout              |  in |   18|   ap_fifo  |      sum_28_V_loc      |    pointer   |
|sum_28_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_28_V_loc      |    pointer   |
|sum_28_V_loc_read              | out |    1|   ap_fifo  |      sum_28_V_loc      |    pointer   |
|sum_27_V_loc_dout              |  in |   18|   ap_fifo  |      sum_27_V_loc      |    pointer   |
|sum_27_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_27_V_loc      |    pointer   |
|sum_27_V_loc_read              | out |    1|   ap_fifo  |      sum_27_V_loc      |    pointer   |
|sum_26_V_loc_dout              |  in |   18|   ap_fifo  |      sum_26_V_loc      |    pointer   |
|sum_26_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_26_V_loc      |    pointer   |
|sum_26_V_loc_read              | out |    1|   ap_fifo  |      sum_26_V_loc      |    pointer   |
|sum_25_V_loc_dout              |  in |   18|   ap_fifo  |      sum_25_V_loc      |    pointer   |
|sum_25_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_25_V_loc      |    pointer   |
|sum_25_V_loc_read              | out |    1|   ap_fifo  |      sum_25_V_loc      |    pointer   |
|sum_24_V_loc_dout              |  in |   18|   ap_fifo  |      sum_24_V_loc      |    pointer   |
|sum_24_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_24_V_loc      |    pointer   |
|sum_24_V_loc_read              | out |    1|   ap_fifo  |      sum_24_V_loc      |    pointer   |
|sum_23_V_loc_dout              |  in |   18|   ap_fifo  |      sum_23_V_loc      |    pointer   |
|sum_23_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_23_V_loc      |    pointer   |
|sum_23_V_loc_read              | out |    1|   ap_fifo  |      sum_23_V_loc      |    pointer   |
|sum_22_V_loc_dout              |  in |   18|   ap_fifo  |      sum_22_V_loc      |    pointer   |
|sum_22_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_22_V_loc      |    pointer   |
|sum_22_V_loc_read              | out |    1|   ap_fifo  |      sum_22_V_loc      |    pointer   |
|sum_21_V_loc_dout              |  in |   18|   ap_fifo  |      sum_21_V_loc      |    pointer   |
|sum_21_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_21_V_loc      |    pointer   |
|sum_21_V_loc_read              | out |    1|   ap_fifo  |      sum_21_V_loc      |    pointer   |
|sum_20_V_loc_dout              |  in |   18|   ap_fifo  |      sum_20_V_loc      |    pointer   |
|sum_20_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_20_V_loc      |    pointer   |
|sum_20_V_loc_read              | out |    1|   ap_fifo  |      sum_20_V_loc      |    pointer   |
|sum_19_V_loc_dout              |  in |   18|   ap_fifo  |      sum_19_V_loc      |    pointer   |
|sum_19_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_19_V_loc      |    pointer   |
|sum_19_V_loc_read              | out |    1|   ap_fifo  |      sum_19_V_loc      |    pointer   |
|sum_18_V_loc_dout              |  in |   18|   ap_fifo  |      sum_18_V_loc      |    pointer   |
|sum_18_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_18_V_loc      |    pointer   |
|sum_18_V_loc_read              | out |    1|   ap_fifo  |      sum_18_V_loc      |    pointer   |
|sum_17_V_loc_dout              |  in |   18|   ap_fifo  |      sum_17_V_loc      |    pointer   |
|sum_17_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_17_V_loc      |    pointer   |
|sum_17_V_loc_read              | out |    1|   ap_fifo  |      sum_17_V_loc      |    pointer   |
|sum_16_V_loc_dout              |  in |   18|   ap_fifo  |      sum_16_V_loc      |    pointer   |
|sum_16_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_16_V_loc      |    pointer   |
|sum_16_V_loc_read              | out |    1|   ap_fifo  |      sum_16_V_loc      |    pointer   |
|sum_15_V_loc_dout              |  in |   18|   ap_fifo  |      sum_15_V_loc      |    pointer   |
|sum_15_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_15_V_loc      |    pointer   |
|sum_15_V_loc_read              | out |    1|   ap_fifo  |      sum_15_V_loc      |    pointer   |
|sum_14_V_loc_dout              |  in |   18|   ap_fifo  |      sum_14_V_loc      |    pointer   |
|sum_14_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_14_V_loc      |    pointer   |
|sum_14_V_loc_read              | out |    1|   ap_fifo  |      sum_14_V_loc      |    pointer   |
|sum_13_V_loc_dout              |  in |   18|   ap_fifo  |      sum_13_V_loc      |    pointer   |
|sum_13_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_13_V_loc      |    pointer   |
|sum_13_V_loc_read              | out |    1|   ap_fifo  |      sum_13_V_loc      |    pointer   |
|sum_12_V_loc_dout              |  in |   18|   ap_fifo  |      sum_12_V_loc      |    pointer   |
|sum_12_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_12_V_loc      |    pointer   |
|sum_12_V_loc_read              | out |    1|   ap_fifo  |      sum_12_V_loc      |    pointer   |
|sum_11_V_loc_dout              |  in |   18|   ap_fifo  |      sum_11_V_loc      |    pointer   |
|sum_11_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_11_V_loc      |    pointer   |
|sum_11_V_loc_read              | out |    1|   ap_fifo  |      sum_11_V_loc      |    pointer   |
|sum_10_V_loc_dout              |  in |   18|   ap_fifo  |      sum_10_V_loc      |    pointer   |
|sum_10_V_loc_empty_n           |  in |    1|   ap_fifo  |      sum_10_V_loc      |    pointer   |
|sum_10_V_loc_read              | out |    1|   ap_fifo  |      sum_10_V_loc      |    pointer   |
|sum_9_V_loc_dout               |  in |   18|   ap_fifo  |       sum_9_V_loc      |    pointer   |
|sum_9_V_loc_empty_n            |  in |    1|   ap_fifo  |       sum_9_V_loc      |    pointer   |
|sum_9_V_loc_read               | out |    1|   ap_fifo  |       sum_9_V_loc      |    pointer   |
|sum_8_V_loc_dout               |  in |   18|   ap_fifo  |       sum_8_V_loc      |    pointer   |
|sum_8_V_loc_empty_n            |  in |    1|   ap_fifo  |       sum_8_V_loc      |    pointer   |
|sum_8_V_loc_read               | out |    1|   ap_fifo  |       sum_8_V_loc      |    pointer   |
|sum_7_V_loc_dout               |  in |   18|   ap_fifo  |       sum_7_V_loc      |    pointer   |
|sum_7_V_loc_empty_n            |  in |    1|   ap_fifo  |       sum_7_V_loc      |    pointer   |
|sum_7_V_loc_read               | out |    1|   ap_fifo  |       sum_7_V_loc      |    pointer   |
|sum_6_V_loc_dout               |  in |   18|   ap_fifo  |       sum_6_V_loc      |    pointer   |
|sum_6_V_loc_empty_n            |  in |    1|   ap_fifo  |       sum_6_V_loc      |    pointer   |
|sum_6_V_loc_read               | out |    1|   ap_fifo  |       sum_6_V_loc      |    pointer   |
|sum_5_V_loc_dout               |  in |   18|   ap_fifo  |       sum_5_V_loc      |    pointer   |
|sum_5_V_loc_empty_n            |  in |    1|   ap_fifo  |       sum_5_V_loc      |    pointer   |
|sum_5_V_loc_read               | out |    1|   ap_fifo  |       sum_5_V_loc      |    pointer   |
|sum_4_V_loc_dout               |  in |   18|   ap_fifo  |       sum_4_V_loc      |    pointer   |
|sum_4_V_loc_empty_n            |  in |    1|   ap_fifo  |       sum_4_V_loc      |    pointer   |
|sum_4_V_loc_read               | out |    1|   ap_fifo  |       sum_4_V_loc      |    pointer   |
|sum_3_V_loc_dout               |  in |   18|   ap_fifo  |       sum_3_V_loc      |    pointer   |
|sum_3_V_loc_empty_n            |  in |    1|   ap_fifo  |       sum_3_V_loc      |    pointer   |
|sum_3_V_loc_read               | out |    1|   ap_fifo  |       sum_3_V_loc      |    pointer   |
|sum_2_V_loc_dout               |  in |   18|   ap_fifo  |       sum_2_V_loc      |    pointer   |
|sum_2_V_loc_empty_n            |  in |    1|   ap_fifo  |       sum_2_V_loc      |    pointer   |
|sum_2_V_loc_read               | out |    1|   ap_fifo  |       sum_2_V_loc      |    pointer   |
|sum_1_V_loc_dout               |  in |   18|   ap_fifo  |       sum_1_V_loc      |    pointer   |
|sum_1_V_loc_empty_n            |  in |    1|   ap_fifo  |       sum_1_V_loc      |    pointer   |
|sum_1_V_loc_read               | out |    1|   ap_fifo  |       sum_1_V_loc      |    pointer   |
|sum_0_V_loc_dout               |  in |   18|   ap_fifo  |       sum_0_V_loc      |    pointer   |
|sum_0_V_loc_empty_n            |  in |    1|   ap_fifo  |       sum_0_V_loc      |    pointer   |
|sum_0_V_loc_read               | out |    1|   ap_fifo  |       sum_0_V_loc      |    pointer   |
|Layer2_Int_V_dout              |  in |   18|   ap_fifo  |      Layer2_Int_V      |    pointer   |
|Layer2_Int_V_empty_n           |  in |    1|   ap_fifo  |      Layer2_Int_V      |    pointer   |
|Layer2_Int_V_read              | out |    1|   ap_fifo  |      Layer2_Int_V      |    pointer   |
|Layer3_weightArray_0_V_Addr_A  | out |   32|    bram    | Layer3_weightArray_0_V |     array    |
|Layer3_weightArray_0_V_EN_A    | out |    1|    bram    | Layer3_weightArray_0_V |     array    |
|Layer3_weightArray_0_V_WEN_A   | out |    4|    bram    | Layer3_weightArray_0_V |     array    |
|Layer3_weightArray_0_V_Din_A   | out |   32|    bram    | Layer3_weightArray_0_V |     array    |
|Layer3_weightArray_0_V_Dout_A  |  in |   32|    bram    | Layer3_weightArray_0_V |     array    |
|Layer3_weightArray_1_V_Addr_A  | out |   32|    bram    | Layer3_weightArray_1_V |     array    |
|Layer3_weightArray_1_V_EN_A    | out |    1|    bram    | Layer3_weightArray_1_V |     array    |
|Layer3_weightArray_1_V_WEN_A   | out |    4|    bram    | Layer3_weightArray_1_V |     array    |
|Layer3_weightArray_1_V_Din_A   | out |   32|    bram    | Layer3_weightArray_1_V |     array    |
|Layer3_weightArray_1_V_Dout_A  |  in |   32|    bram    | Layer3_weightArray_1_V |     array    |
|Layer3_weightArray_2_V_Addr_A  | out |   32|    bram    | Layer3_weightArray_2_V |     array    |
|Layer3_weightArray_2_V_EN_A    | out |    1|    bram    | Layer3_weightArray_2_V |     array    |
|Layer3_weightArray_2_V_WEN_A   | out |    4|    bram    | Layer3_weightArray_2_V |     array    |
|Layer3_weightArray_2_V_Din_A   | out |   32|    bram    | Layer3_weightArray_2_V |     array    |
|Layer3_weightArray_2_V_Dout_A  |  in |   32|    bram    | Layer3_weightArray_2_V |     array    |
|Layer3_weightArray_3_V_Addr_A  | out |   32|    bram    | Layer3_weightArray_3_V |     array    |
|Layer3_weightArray_3_V_EN_A    | out |    1|    bram    | Layer3_weightArray_3_V |     array    |
|Layer3_weightArray_3_V_WEN_A   | out |    4|    bram    | Layer3_weightArray_3_V |     array    |
|Layer3_weightArray_3_V_Din_A   | out |   32|    bram    | Layer3_weightArray_3_V |     array    |
|Layer3_weightArray_3_V_Dout_A  |  in |   32|    bram    | Layer3_weightArray_3_V |     array    |
+-------------------------------+-----+-----+------------+------------------------+--------------+

