
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tap_state[3]$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: dr_reg[17]$_DFFE_NN0P_ (falling edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ tap_state[3]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_2)
     4    0.03    0.15    0.51    0.51 ^ tap_state[3]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         tap_state[3] (net)
                  0.15    0.00    0.51 ^ _212_/A (sky130_fd_sc_hd__clkinv_2)
     5    0.02    0.11    0.14    0.65 v _212_/Y (sky130_fd_sc_hd__clkinv_2)
                                         _084_ (net)
                  0.11    0.00    0.65 v _213_/C (sky130_fd_sc_hd__nor4_4)
     6    0.04    0.59    0.54    1.19 ^ _213_/Y (sky130_fd_sc_hd__nor4_4)
                                         _085_ (net)
                  0.59    0.00    1.19 ^ _364_/A (sky130_fd_sc_hd__buf_6)
    10    0.05    0.12    0.25    1.43 ^ _364_/X (sky130_fd_sc_hd__buf_6)
                                         _178_ (net)
                  0.12    0.00    1.43 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    1.77 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _069_ (net)
                  0.06    0.00    1.77 v dr_reg[17]$_DFFE_NN0P_/D (sky130_fd_sc_hd__dfrtn_1)
                                  1.77   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.8982278108596802

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4888180494308472

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6033

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.040930747985839844

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.043954998254776

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9312

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.74e-04   2.13e-04   8.09e-10   4.86e-04  62.1%
Combinational          1.62e-04   1.35e-04   5.94e-10   2.97e-04  37.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.36e-04   3.48e-04   1.40e-09   7.84e-04 100.0%
                          55.6%      44.4%       0.0%
