{
    "id": "1489500230",
    "title": "An automatic mapping from statecharts to verilog",
    "venue": "international colloquium on theoretical aspects of computing",
    "year": 2004,
    "authors": [
        {
            "name": "Viet-Anh Vu Tran",
            "id": "2281245287",
            "org": "Vietsoftware Company, Hanoi, Vietnam#TAB#"
        },
        {
            "name": "Shengchao Qin",
            "id": "2142556870",
            "org": "Singapore-MIT Alliance#TAB#"
        },
        {
            "name": "Wei-Ngan Chin",
            "id": "2027861108",
            "org": "Singapore-MIT Alliance#TAB#"
        }
    ],
    "fields_of_study": [
        "System requirements specification",
        "Verilog",
        "Theoretical computer science",
        "Software",
        "Computer science",
        "Front and back ends",
        "Textual representation",
        "Programming language",
        "Formalism (philosophy)",
        "Hardware description language"
    ],
    "references": [
        "1539086092",
        "1545032493",
        "1555192661",
        "1583399563",
        "1590410909",
        "1626323918",
        "2000882627",
        "2064650227",
        "2087075535",
        "2099529102",
        "2100500368",
        "2107517480",
        "2121163444",
        "2127964314",
        "2129395888",
        "2154982982",
        "2156027773",
        "2160196023",
        "2570991051",
        "2574861985"
    ]
}