Release 10.1.03 - xst K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/pierre/developpement/Perso/KNJN/PF/ISE_Test/myeth/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to /home/pierre/developpement/Perso/KNJN/PF/ISE_Test/myeth/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: TENBASET.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TENBASET.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TENBASET"
Output Format                      : NGC
Target Device                      : xc2s100-6-tq144

---- Source Options
Top Module Name                    : TENBASET
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : TENBASET.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "TENBASET.v" in library work
Module <TENBASET> compiled
Module <ram8x512> compiled
No errors in compilation
Analysis of file <"TENBASET.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TENBASET> in library <work> with parameters.
	IPdestination_1 = "11000000"
	IPdestination_2 = "10101000"
	IPdestination_3 = "00000001"
	IPdestination_4 = "01101110"
	PA_1 = "00000000"
	PA_2 = "00001101"
	PA_3 = "10000111"
	PA_4 = "10101001"
	PA_5 = "00010110"
	PA_6 = "11100011"
	Tx_UDPpayloadlength = "00000000000000000000000000010010"
	myIP_1 = "11000000"
	myIP_2 = "10101000"
	myIP_3 = "00000001"
	myIP_4 = "00010001"
	myPA_1 = "00000000"
	myPA_2 = "00010010"
	myPA_3 = "00110100"
	myPA_4 = "01010110"
	myPA_5 = "01111000"
	myPA_6 = "10010000"

Analyzing hierarchy for module <ram8x512> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TENBASET>.
	IPdestination_1 = 8'b11000000
	IPdestination_2 = 8'b10101000
	IPdestination_3 = 8'b00000001
	IPdestination_4 = 8'b01101110
	PA_1 = 8'b00000000
	PA_2 = 8'b00001101
	PA_3 = 8'b10000111
	PA_4 = 8'b10101001
	PA_5 = 8'b00010110
	PA_6 = 8'b11100011
	Tx_UDPpayloadlength = 32'sb00000000000000000000000000010010
	myIP_1 = 8'b11000000
	myIP_2 = 8'b10101000
	myIP_3 = 8'b00000001
	myIP_4 = 8'b00010001
	myPA_1 = 8'b00000000
	myPA_2 = 8'b00010010
	myPA_3 = 8'b00110100
	myPA_4 = 8'b01010110
	myPA_5 = 8'b01111000
	myPA_6 = 8'b10010000
Module <TENBASET> is correct for synthesis.
 
Analyzing module <ram8x512> in library <work>.
Module <ram8x512> is correct for synthesis.
 
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM> in unit <ram8x512>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAM> in unit <ram8x512>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ram8x512>.
    Related source file is "TENBASET.v".
Unit <ram8x512> synthesized.


Synthesizing Unit <TENBASET>.
    Related source file is "TENBASET.v".
    Found 1-bit register for signal <Ethernet_TDm>.
    Found 1-bit register for signal <Ethernet_TDp>.
    Found 3-bit register for signal <LED>.
    Found 8-bit tristate buffer for signal <USB_D>.
    Found 1-bit register for signal <clk20>.
    Found 24-bit up counter for signal <counter>.
    Found 32-bit register for signal <CRC>.
    Found 1-bit xor2 for signal <CRC$xor0000> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0001> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0002> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0003> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0004> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0005> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0006> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0007> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0008> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0009> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0010> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0011> created at line 190.
    Found 1-bit xor2 for signal <CRC$xor0012> created at line 190.
    Found 1-bit register for signal <CRCflush>.
    Found 1-bit register for signal <CRCinit>.
    Found 1-bit xor2 for signal <CRCinput$xor0000> created at line 189.
    Found 3-bit up counter for signal <idlecount>.
    Found 1-bit register for signal <LinkPulse>.
    Found 17-bit up counter for signal <LinkPulseCount>.
    Found 8-bit register for signal <pkt_data>.
    Found 1-bit register for signal <qo>.
    Found 1-bit xor2 for signal <qo$xor0000> created at line 200.
    Found 1-bit register for signal <qoe>.
    Found 3-bit comparator less for signal <qoe$cmp_lt0000> created at line 201.
    Found 14-bit up counter for signal <RxBitCount>.
    Found 32-bit register for signal <RxCRC>.
    Found 1-bit xor2 for signal <RxCRC$xor0000> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0001> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0002> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0003> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0004> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0005> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0006> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0007> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0008> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0009> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0010> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0011> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0012> created at line 295.
    Found 1-bit xor2 for signal <RxCRC$xor0013> created at line 295.
    Found 1-bit register for signal <RxCRC_CheckNow>.
    Found 1-bit register for signal <RxCRC_OK>.
    Found 8-bit register for signal <RxDataByteIn>.
    Found 1-bit register for signal <RxDataPolarity>.
    Found 1-bit xor2 for signal <RxDataPolarity$xor0000> created at line 290.
    Found 1-bit register for signal <RxFrame>.
    Found 1-bit register for signal <RxGoodPacket>.
    Found 3-bit register for signal <RxInSRn>.
    Found 3-bit register for signal <RxInSRp>.
    Found 1-bit xor2 for signal <RxInSRp$xor0000> created at line 212.
    Found 1-bit xor2 for signal <RxInTransition1>.
    Found 1-bit xor2 for signal <RxInTransition2>.
    Found 3-bit register for signal <RxLED>.
    Found 1-bit register for signal <RxNewBitAvailable>.
    Found 32-bit up counter for signal <RxPacketCount>.
    Found 14-bit comparator greatequal for signal <RxPacketLengthOK>.
    Found 1-bit register for signal <RxPacketReceivedOK>.
    Found 5-bit up counter for signal <RxPreambleBitsCount>.
    Found 2-bit up accumulator for signal <RxTransitionCount>.
    Found 3-bit up counter for signal <RxTransitionTimeout>.
    Found 1-bit register for signal <SendingPacket>.
    Found 1-bit register for signal <SendingPacketData>.
    Found 4-bit up counter for signal <ShiftCount>.
    Found 8-bit register for signal <ShiftData>.
    Found 1-bit register for signal <StartSending>.
    Found 11-bit up counter for signal <TxAddress>.
    Found 2-bit up counter for signal <USB_readcnt>.
    Found 8-bit 4-to-1 multiplexer for signal <USB_readmux>.
    Summary:
	inferred  10 Counter(s).
	inferred   1 Accumulator(s).
	inferred 118 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <TENBASET> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 10
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Accumulators                                         : 1
 2-bit up accumulator                                  : 1
# Registers                                            : 29
 1-bit register                                        : 21
 3-bit register                                        : 3
 32-bit register                                       : 2
 8-bit register                                        : 3
# Comparators                                          : 2
 14-bit comparator greatequal                          : 1
 3-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1
# Xors                                                 : 33
 1-bit xor2                                            : 33

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file 'v100.nph' in environment /opt/Xilinx/10.1/ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 10
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Accumulators                                         : 1
 2-bit up accumulator                                  : 1
# Registers                                            : 118
 Flip-Flops                                            : 118
# Comparators                                          : 2
 14-bit comparator greatequal                          : 1
 3-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 33
 1-bit xor2                                            : 33

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TENBASET> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TENBASET, actual ratio is 19.
FlipFlop TxAddress_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <TENBASET> :
	Found 2-bit shift register for signal <RxInSRn_2>.
	Found 2-bit shift register for signal <RxInSRp_1>.
Unit <TENBASET> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 232
 Flip-Flops                                            : 232
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TENBASET.ngr
Top Level Output File Name         : TENBASET
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 646
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 83
#      LUT2                        : 64
#      LUT2_D                      : 4
#      LUT3                        : 71
#      LUT3_D                      : 5
#      LUT3_L                      : 8
#      LUT4                        : 136
#      LUT4_D                      : 9
#      LUT4_L                      : 27
#      MUXCY                       : 107
#      MUXF5                       : 17
#      VCC                         : 1
#      XORCY                       : 98
# FlipFlops/Latches                : 234
#      FD                          : 34
#      FD_1                        : 2
#      FDE                         : 137
#      FDR                         : 20
#      FDRE                        : 25
#      FDS                         : 14
#      FDSE                        : 2
# RAMS                             : 1
#      RAMB4_S8_S8                 : 1
# Shift Registers                  : 2
#      SRL16                       : 1
#      SRL16_1                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 5
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s100tq144-6 

 Number of Slices:                      222  out of   1200    18%  
 Number of Slice Flip Flops:            234  out of   2400     9%  
 Number of 4 input LUTs:                424  out of   2400    17%  
    Number used as logic:               422
    Number used as Shift registers:       2
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of     92    18%  
 Number of BRAMs:                         1  out of     10    10%  
 Number of GCLKs:                         3  out of      4    75%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_USB                            | BUFGP                  | 118   |
CLK40                              | BUFGP                  | 1     |
clk20                              | BUFG                   | 119   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.592ns (Maximum Frequency: 79.416MHz)
   Minimum input arrival time before clock: 5.325ns
   Maximum output required time after clock: 10.352ns
   Maximum combinational path delay: 7.491ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_USB'
  Clock period: 11.524ns (frequency: 86.775MHz)
  Total number of paths / destination ports: 1992 / 262
-------------------------------------------------------------------------
Delay:               11.524ns (Levels of Logic = 6)
  Source:            RxDataByteIn_7 (FF)
  Destination:       RxGoodPacket (FF)
  Source Clock:      CLK_USB rising
  Destination Clock: CLK_USB rising

  Data Path: RxDataByteIn_7 to RxGoodPacket
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   1.085   3.465  RxDataByteIn_7 (RxDataByteIn_7)
     LUT4:I1->O            1   0.549   1.035  RxGoodPacket_mux0000329 (RxGoodPacket_mux0000329)
     LUT4:I3->O            1   0.549   0.000  RxGoodPacket_mux0000375_F (N239)
     MUXF5:I0->O           1   0.315   1.035  RxGoodPacket_mux0000375 (RxGoodPacket_mux0000375)
     LUT4:I1->O            1   0.549   1.035  RxGoodPacket_mux0000415 (RxGoodPacket_mux0000415)
     LUT4_L:I0->LO         1   0.549   0.100  RxGoodPacket_mux0000468_SW0 (N106)
     LUT4:I3->O            1   0.549   0.000  RxGoodPacket_mux0000468 (RxGoodPacket_mux0000)
     FDSE:D                    0.709          RxGoodPacket
    ----------------------------------------
    Total                     11.524ns (4.854ns logic, 6.670ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK40'
  Clock period: 3.025ns (frequency: 330.579MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.025ns (Levels of Logic = 0)
  Source:            clk20 (FF)
  Destination:       clk20 (FF)
  Source Clock:      CLK40 rising
  Destination Clock: CLK40 rising

  Data Path: clk20 to clk20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   1.085   1.206  clk20 (clk20)
     FDR:R                     0.734          clk20
    ----------------------------------------
    Total                      3.025ns (1.819ns logic, 1.206ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk20'
  Clock period: 12.592ns (frequency: 79.416MHz)
  Total number of paths / destination ports: 1987 / 221
-------------------------------------------------------------------------
Delay:               12.592ns (Levels of Logic = 5)
  Source:            TxAddress_7 (FF)
  Destination:       pkt_data_3 (FF)
  Source Clock:      clk20 rising
  Destination Clock: clk20 rising

  Data Path: TxAddress_7 to pkt_data_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   1.085   1.665  TxAddress_7 (TxAddress_7)
     LUT4_D:I0->O         13   0.549   2.250  SendingPacket_and000011 (N52)
     LUT4_D:I2->O         10   0.549   1.980  pkt_data_mux0000<4>110 (N12)
     LUT4:I3->O            3   0.549   1.332  pkt_data_cmp_eq00231 (pkt_data_cmp_eq0023)
     LUT3:I0->O            1   0.549   0.000  pkt_data_mux0000<4>62 (pkt_data_mux0000<4>62)
     MUXF5:I0->O           1   0.315   1.035  pkt_data_mux0000<4>6_f5 (pkt_data_mux0000<4>6)
     FDS:S                     0.734          pkt_data_3
    ----------------------------------------
    Total                     12.592ns (4.330ns logic, 8.262ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_USB'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.325ns (Levels of Logic = 2)
  Source:            USB_FRDn (PAD)
  Destination:       USB_readcnt_0 (FF)
  Destination Clock: CLK_USB rising

  Data Path: USB_FRDn to USB_readcnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.776   1.908  USB_FRDn_IBUF (USB_D_USB_readmux_not0000_inv)
     INV:I->O              2   0.549   1.206  USB_D_USB_readmux_not0000_inv_inv1_INV_0 (USB_D_USB_readmux_not0000_inv_inv)
     FDE:CE                    0.886          USB_readcnt_0
    ----------------------------------------
    Total                      5.325ns (2.211ns logic, 3.114ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk20'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.788ns (Levels of Logic = 1)
  Source:            Ethernet_TDm (FF)
  Destination:       Ethernet_TDm (PAD)
  Source Clock:      clk20 rising

  Data Path: Ethernet_TDm to Ethernet_TDm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   1.085   1.035  Ethernet_TDm (Ethernet_TDm_OBUF)
     OBUF:I->O                 4.668          Ethernet_TDm_OBUF (Ethernet_TDm)
    ----------------------------------------
    Total                      6.788ns (5.753ns logic, 1.035ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_USB'
  Total number of paths / destination ports: 59 / 11
-------------------------------------------------------------------------
Offset:              10.352ns (Levels of Logic = 3)
  Source:            USB_readcnt_0 (FF)
  Destination:       USB_D<7> (PAD)
  Source Clock:      CLK_USB rising

  Data Path: USB_readcnt_0 to USB_D<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   1.085   2.700  USB_readcnt_0 (USB_readcnt_0)
     LUT3:I0->O            1   0.549   0.000  Mmux_USB_readmux_4 (Mmux_USB_readmux_4)
     MUXF5:I0->O           1   0.315   1.035  Mmux_USB_readmux_2_f5 (USB_readmux<0>)
     OBUFT:I->O                4.668          USB_D_0_OBUFT (USB_D<0>)
    ----------------------------------------
    Total                     10.352ns (6.617ns logic, 3.735ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.491ns (Levels of Logic = 2)
  Source:            USB_FRDn (PAD)
  Destination:       USB_D<7> (PAD)

  Data Path: USB_FRDn to USB_D<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.776   1.908  USB_FRDn_IBUF (USB_D_USB_readmux_not0000_inv)
     OBUFT:T->O                4.807          USB_D_7_OBUFT (USB_D<7>)
    ----------------------------------------
    Total                      7.491ns (5.583ns logic, 1.908ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 6.84 secs
 
--> 


Total memory usage is 140716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

