
EX_OLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ffc  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080021d4  080021d4  000031d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021e4  080021e4  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080021e4  080021e4  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080021e4  080021e4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021e4  080021e4  000031e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080021e8  080021e8  000031e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080021ec  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  2000000c  080021f8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000094  080021f8  00004094  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000735c  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016d3  00000000  00000000  0000b398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e0  00000000  00000000  0000ca70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005dc  00000000  00000000  0000d250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001509  00000000  00000000  0000d82c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000883d  00000000  00000000  0000ed35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aec6b  00000000  00000000  00017572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c61dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e7c  00000000  00000000  000c6220  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000c809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080021bc 	.word	0x080021bc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	080021bc 	.word	0x080021bc

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 fb61 	bl	80008e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f80b 	bl	800023a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f890 	bl	8000348 <MX_GPIO_Init>
  MX_SPI3_Init();
 8000228:	f000 f850 	bl	80002cc <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  OLED_init();
 800022c:	f000 f974 	bl	8000518 <OLED_init>

  OLED_fill(0x0F); // 전체 흰색
 8000230:	200f      	movs	r0, #15
 8000232:	f000 fa4b 	bl	80006cc <OLED_fill>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000236:	bf00      	nop
 8000238:	e7fd      	b.n	8000236 <main+0x1e>

0800023a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800023a:	b580      	push	{r7, lr}
 800023c:	b094      	sub	sp, #80	@ 0x50
 800023e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000240:	f107 0318 	add.w	r3, r7, #24
 8000244:	2238      	movs	r2, #56	@ 0x38
 8000246:	2100      	movs	r1, #0
 8000248:	4618      	mov	r0, r3
 800024a:	f001 ff8b 	bl	8002164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	2200      	movs	r2, #0
 8000252:	601a      	str	r2, [r3, #0]
 8000254:	605a      	str	r2, [r3, #4]
 8000256:	609a      	str	r2, [r3, #8]
 8000258:	60da      	str	r2, [r3, #12]
 800025a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800025c:	2000      	movs	r0, #0
 800025e:	f000 fe51 	bl	8000f04 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000262:	2301      	movs	r3, #1
 8000264:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000266:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800026a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800026c:	2302      	movs	r3, #2
 800026e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000270:	2303      	movs	r3, #3
 8000272:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000274:	2301      	movs	r3, #1
 8000276:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000278:	2328      	movs	r3, #40	@ 0x28
 800027a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800027c:	2302      	movs	r3, #2
 800027e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000280:	2302      	movs	r3, #2
 8000282:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000284:	2302      	movs	r3, #2
 8000286:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000288:	f107 0318 	add.w	r3, r7, #24
 800028c:	4618      	mov	r0, r3
 800028e:	f000 feed 	bl	800106c <HAL_RCC_OscConfig>
 8000292:	4603      	mov	r3, r0
 8000294:	2b00      	cmp	r3, #0
 8000296:	d001      	beq.n	800029c <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000298:	f000 f8ba 	bl	8000410 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029c:	230f      	movs	r3, #15
 800029e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002a0:	2303      	movs	r3, #3
 80002a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a4:	2300      	movs	r3, #0
 80002a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002a8:	2300      	movs	r3, #0
 80002aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ac:	2300      	movs	r3, #0
 80002ae:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80002b0:	1d3b      	adds	r3, r7, #4
 80002b2:	2104      	movs	r1, #4
 80002b4:	4618      	mov	r0, r3
 80002b6:	f001 f9eb 	bl	8001690 <HAL_RCC_ClockConfig>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80002c0:	f000 f8a6 	bl	8000410 <Error_Handler>
  }
}
 80002c4:	bf00      	nop
 80002c6:	3750      	adds	r7, #80	@ 0x50
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}

080002cc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80002d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000340 <MX_SPI3_Init+0x74>)
 80002d2:	4a1c      	ldr	r2, [pc, #112]	@ (8000344 <MX_SPI3_Init+0x78>)
 80002d4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80002d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000340 <MX_SPI3_Init+0x74>)
 80002d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80002dc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80002de:	4b18      	ldr	r3, [pc, #96]	@ (8000340 <MX_SPI3_Init+0x74>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80002e4:	4b16      	ldr	r3, [pc, #88]	@ (8000340 <MX_SPI3_Init+0x74>)
 80002e6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80002ea:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002ec:	4b14      	ldr	r3, [pc, #80]	@ (8000340 <MX_SPI3_Init+0x74>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002f2:	4b13      	ldr	r3, [pc, #76]	@ (8000340 <MX_SPI3_Init+0x74>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80002f8:	4b11      	ldr	r3, [pc, #68]	@ (8000340 <MX_SPI3_Init+0x74>)
 80002fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002fe:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000300:	4b0f      	ldr	r3, [pc, #60]	@ (8000340 <MX_SPI3_Init+0x74>)
 8000302:	2228      	movs	r2, #40	@ 0x28
 8000304:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000306:	4b0e      	ldr	r3, [pc, #56]	@ (8000340 <MX_SPI3_Init+0x74>)
 8000308:	2200      	movs	r2, #0
 800030a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800030c:	4b0c      	ldr	r3, [pc, #48]	@ (8000340 <MX_SPI3_Init+0x74>)
 800030e:	2200      	movs	r2, #0
 8000310:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000312:	4b0b      	ldr	r3, [pc, #44]	@ (8000340 <MX_SPI3_Init+0x74>)
 8000314:	2200      	movs	r2, #0
 8000316:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000318:	4b09      	ldr	r3, [pc, #36]	@ (8000340 <MX_SPI3_Init+0x74>)
 800031a:	2207      	movs	r2, #7
 800031c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800031e:	4b08      	ldr	r3, [pc, #32]	@ (8000340 <MX_SPI3_Init+0x74>)
 8000320:	2200      	movs	r2, #0
 8000322:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000324:	4b06      	ldr	r3, [pc, #24]	@ (8000340 <MX_SPI3_Init+0x74>)
 8000326:	2208      	movs	r2, #8
 8000328:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800032a:	4805      	ldr	r0, [pc, #20]	@ (8000340 <MX_SPI3_Init+0x74>)
 800032c:	f001 fb94 	bl	8001a58 <HAL_SPI_Init>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d001      	beq.n	800033a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000336:	f000 f86b 	bl	8000410 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800033a:	bf00      	nop
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	20000028 	.word	0x20000028
 8000344:	40003c00 	.word	0x40003c00

08000348 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b088      	sub	sp, #32
 800034c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800034e:	f107 030c 	add.w	r3, r7, #12
 8000352:	2200      	movs	r2, #0
 8000354:	601a      	str	r2, [r3, #0]
 8000356:	605a      	str	r2, [r3, #4]
 8000358:	609a      	str	r2, [r3, #8]
 800035a:	60da      	str	r2, [r3, #12]
 800035c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800035e:	4b2a      	ldr	r3, [pc, #168]	@ (8000408 <MX_GPIO_Init+0xc0>)
 8000360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000362:	4a29      	ldr	r2, [pc, #164]	@ (8000408 <MX_GPIO_Init+0xc0>)
 8000364:	f043 0320 	orr.w	r3, r3, #32
 8000368:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800036a:	4b27      	ldr	r3, [pc, #156]	@ (8000408 <MX_GPIO_Init+0xc0>)
 800036c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800036e:	f003 0320 	and.w	r3, r3, #32
 8000372:	60bb      	str	r3, [r7, #8]
 8000374:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000376:	4b24      	ldr	r3, [pc, #144]	@ (8000408 <MX_GPIO_Init+0xc0>)
 8000378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800037a:	4a23      	ldr	r2, [pc, #140]	@ (8000408 <MX_GPIO_Init+0xc0>)
 800037c:	f043 0302 	orr.w	r3, r3, #2
 8000380:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000382:	4b21      	ldr	r3, [pc, #132]	@ (8000408 <MX_GPIO_Init+0xc0>)
 8000384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000386:	f003 0302 	and.w	r3, r3, #2
 800038a:	607b      	str	r3, [r7, #4]
 800038c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800038e:	4b1e      	ldr	r3, [pc, #120]	@ (8000408 <MX_GPIO_Init+0xc0>)
 8000390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000392:	4a1d      	ldr	r2, [pc, #116]	@ (8000408 <MX_GPIO_Init+0xc0>)
 8000394:	f043 0301 	orr.w	r3, r3, #1
 8000398:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800039a:	4b1b      	ldr	r3, [pc, #108]	@ (8000408 <MX_GPIO_Init+0xc0>)
 800039c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800039e:	f003 0301 	and.w	r3, r3, #1
 80003a2:	603b      	str	r3, [r7, #0]
 80003a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 80003a6:	2200      	movs	r2, #0
 80003a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80003ac:	4817      	ldr	r0, [pc, #92]	@ (800040c <MX_GPIO_Init+0xc4>)
 80003ae:	f000 fd91 	bl	8000ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DC_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 80003b2:	2200      	movs	r2, #0
 80003b4:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 80003b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003bc:	f000 fd8a 	bl	8000ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 80003c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80003c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003c6:	2301      	movs	r3, #1
 80003c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ca:	2300      	movs	r3, #0
 80003cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ce:	2300      	movs	r3, #0
 80003d0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 80003d2:	f107 030c 	add.w	r3, r7, #12
 80003d6:	4619      	mov	r1, r3
 80003d8:	480c      	ldr	r0, [pc, #48]	@ (800040c <MX_GPIO_Init+0xc4>)
 80003da:	f000 fbf9 	bl	8000bd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DC_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_CS_Pin;
 80003de:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 80003e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003e4:	2301      	movs	r3, #1
 80003e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e8:	2300      	movs	r3, #0
 80003ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ec:	2300      	movs	r3, #0
 80003ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003f0:	f107 030c 	add.w	r3, r7, #12
 80003f4:	4619      	mov	r1, r3
 80003f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003fa:	f000 fbe9 	bl	8000bd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003fe:	bf00      	nop
 8000400:	3720      	adds	r7, #32
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}
 8000406:	bf00      	nop
 8000408:	40021000 	.word	0x40021000
 800040c:	48000400 	.word	0x48000400

08000410 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000414:	b672      	cpsid	i
}
 8000416:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000418:	bf00      	nop
 800041a:	e7fd      	b.n	8000418 <Error_Handler+0x8>

0800041c <OLED_write_cmd>:


/* -------- SPI 전송 Low-level -------- */
// 명령어 1바이트 전송
static void OLED_write_cmd(uint8_t cmd)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
 8000422:	4603      	mov	r3, r0
 8000424:	71fb      	strb	r3, [r7, #7]
  DC_CMD(); // DC=0, 명령 모드
 8000426:	2200      	movs	r2, #0
 8000428:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800042c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000430:	f000 fd50 	bl	8000ed4 <HAL_GPIO_WritePin>
  CS_L();   // CS=0, OLED 칩 선택
 8000434:	2200      	movs	r2, #0
 8000436:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800043a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800043e:	f000 fd49 	bl	8000ed4 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, &cmd, 1, HAL_MAX_DELAY); // SPI로 1바이트 명령 전송
 8000442:	1df9      	adds	r1, r7, #7
 8000444:	f04f 33ff 	mov.w	r3, #4294967295
 8000448:	2201      	movs	r2, #1
 800044a:	4807      	ldr	r0, [pc, #28]	@ (8000468 <OLED_write_cmd+0x4c>)
 800044c:	f001 fbaf 	bl	8001bae <HAL_SPI_Transmit>
  CS_H();   // CS=1, 전송 끝
 8000450:	2201      	movs	r2, #1
 8000452:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000456:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800045a:	f000 fd3b 	bl	8000ed4 <HAL_GPIO_WritePin>
}
 800045e:	bf00      	nop
 8000460:	3708      	adds	r7, #8
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	20000028 	.word	0x20000028

0800046c <OLED_write_data>:

// 데이터 다중 바이트 전송
static void OLED_write_data(const uint8_t* p, uint16_t len)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
 8000474:	460b      	mov	r3, r1
 8000476:	807b      	strh	r3, [r7, #2]
  DC_DATA(); // DC=1, 데이터 모드
 8000478:	2201      	movs	r2, #1
 800047a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800047e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000482:	f000 fd27 	bl	8000ed4 <HAL_GPIO_WritePin>
  CS_L();    // CS=0, 칩 선택
 8000486:	2200      	movs	r2, #0
 8000488:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800048c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000490:	f000 fd20 	bl	8000ed4 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, (uint8_t*)p, len, HAL_MAX_DELAY); // 데이터 블록 전송
 8000494:	887a      	ldrh	r2, [r7, #2]
 8000496:	f04f 33ff 	mov.w	r3, #4294967295
 800049a:	6879      	ldr	r1, [r7, #4]
 800049c:	4806      	ldr	r0, [pc, #24]	@ (80004b8 <OLED_write_data+0x4c>)
 800049e:	f001 fb86 	bl	8001bae <HAL_SPI_Transmit>
  CS_H();    // CS=1, 전송 끝
 80004a2:	2201      	movs	r2, #1
 80004a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80004a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004ac:	f000 fd12 	bl	8000ed4 <HAL_GPIO_WritePin>
}
 80004b0:	bf00      	nop
 80004b2:	3708      	adds	r7, #8
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	20000028 	.word	0x20000028

080004bc <OLED_set_window>:
 * - SSD1322는 "컬럼 범위"와 "행 범위"를 따로 지정해야 한다.
 * - 이후 WRITERAM(0x5C) 명령을 주면 해당 영역에 데이터를 순서대로 써진다.
 */
static void OLED_set_window(uint8_t col_start, uint8_t col_end,
                            uint8_t row_start, uint8_t row_end)
{
 80004bc:	b590      	push	{r4, r7, lr}
 80004be:	b085      	sub	sp, #20
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	4604      	mov	r4, r0
 80004c4:	4608      	mov	r0, r1
 80004c6:	4611      	mov	r1, r2
 80004c8:	461a      	mov	r2, r3
 80004ca:	4623      	mov	r3, r4
 80004cc:	71fb      	strb	r3, [r7, #7]
 80004ce:	4603      	mov	r3, r0
 80004d0:	71bb      	strb	r3, [r7, #6]
 80004d2:	460b      	mov	r3, r1
 80004d4:	717b      	strb	r3, [r7, #5]
 80004d6:	4613      	mov	r3, r2
 80004d8:	713b      	strb	r3, [r7, #4]
  // Column (가로 영역) 지정
  OLED_write_cmd(OLED_SETCOLUMNADDR);
 80004da:	2015      	movs	r0, #21
 80004dc:	f7ff ff9e 	bl	800041c <OLED_write_cmd>
  uint8_t col[2] = { col_start, col_end };
 80004e0:	79fb      	ldrb	r3, [r7, #7]
 80004e2:	733b      	strb	r3, [r7, #12]
 80004e4:	79bb      	ldrb	r3, [r7, #6]
 80004e6:	737b      	strb	r3, [r7, #13]
  OLED_write_data(col, 2);
 80004e8:	f107 030c 	add.w	r3, r7, #12
 80004ec:	2102      	movs	r1, #2
 80004ee:	4618      	mov	r0, r3
 80004f0:	f7ff ffbc 	bl	800046c <OLED_write_data>

  // Row (세로 영역) 지정
  OLED_write_cmd(OLED_SETROWADDR);
 80004f4:	2075      	movs	r0, #117	@ 0x75
 80004f6:	f7ff ff91 	bl	800041c <OLED_write_cmd>
  uint8_t row[2] = { row_start, row_end };
 80004fa:	797b      	ldrb	r3, [r7, #5]
 80004fc:	723b      	strb	r3, [r7, #8]
 80004fe:	793b      	ldrb	r3, [r7, #4]
 8000500:	727b      	strb	r3, [r7, #9]
  OLED_write_data(row, 2);
 8000502:	f107 0308 	add.w	r3, r7, #8
 8000506:	2102      	movs	r1, #2
 8000508:	4618      	mov	r0, r3
 800050a:	f7ff ffaf 	bl	800046c <OLED_write_data>
}
 800050e:	bf00      	nop
 8000510:	3714      	adds	r7, #20
 8000512:	46bd      	mov	sp, r7
 8000514:	bd90      	pop	{r4, r7, pc}
	...

08000518 <OLED_init>:
/* -------- OLED 초기화 함수 --------
 * - 전원 인가 후 반드시 필요한 설정 시퀀스
 * - 데이터시트에 나온 권장 초기화 값들을 대부분 포함
 */
void OLED_init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
  // 0. 하드웨어 리셋 (핀을 내려줬다가 올려서 초기화)
  RST_L(); HAL_Delay(10);
 800051e:	2200      	movs	r2, #0
 8000520:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000524:	4867      	ldr	r0, [pc, #412]	@ (80006c4 <OLED_init+0x1ac>)
 8000526:	f000 fcd5 	bl	8000ed4 <HAL_GPIO_WritePin>
 800052a:	200a      	movs	r0, #10
 800052c:	f000 fa4a 	bl	80009c4 <HAL_Delay>
  RST_H(); HAL_Delay(10);
 8000530:	2201      	movs	r2, #1
 8000532:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000536:	4863      	ldr	r0, [pc, #396]	@ (80006c4 <OLED_init+0x1ac>)
 8000538:	f000 fccc 	bl	8000ed4 <HAL_GPIO_WritePin>
 800053c:	200a      	movs	r0, #10
 800053e:	f000 fa41 	bl	80009c4 <HAL_Delay>

  // 1. 화면 끄기 (설정은 반드시 OFF 상태에서 해야 함)
  OLED_write_cmd(OLED_DISPLAYOFF);
 8000542:	20ae      	movs	r0, #174	@ 0xae
 8000544:	f7ff ff6a 	bl	800041c <OLED_write_cmd>

  // 2. 명령어 잠금 해제 (모든 명령 사용 가능)
  OLED_write_cmd(OLED_SETCOMMANDLOCK);
 8000548:	20fd      	movs	r0, #253	@ 0xfd
 800054a:	f7ff ff67 	bl	800041c <OLED_write_cmd>
  d = 0x12;
 800054e:	4b5e      	ldr	r3, [pc, #376]	@ (80006c8 <OLED_init+0x1b0>)
 8000550:	2212      	movs	r2, #18
 8000552:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 8000554:	2101      	movs	r1, #1
 8000556:	485c      	ldr	r0, [pc, #368]	@ (80006c8 <OLED_init+0x1b0>)
 8000558:	f7ff ff88 	bl	800046c <OLED_write_data>

  // 3. 클럭 설정 (화면 동작 속도 관련)
  OLED_write_cmd(OLED_SETCLOCKDIVIDER);
 800055c:	20b3      	movs	r0, #179	@ 0xb3
 800055e:	f7ff ff5d 	bl	800041c <OLED_write_cmd>
  d = 0x91; // 분주비=1, 오실레이터=9
 8000562:	4b59      	ldr	r3, [pc, #356]	@ (80006c8 <OLED_init+0x1b0>)
 8000564:	2291      	movs	r2, #145	@ 0x91
 8000566:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 8000568:	2101      	movs	r1, #1
 800056a:	4857      	ldr	r0, [pc, #348]	@ (80006c8 <OLED_init+0x1b0>)
 800056c:	f7ff ff7e 	bl	800046c <OLED_write_data>

  // 4. 세로 해상도 (라인 수 = 64)
  OLED_write_cmd(OLED_SETMUXRATIO);
 8000570:	20ca      	movs	r0, #202	@ 0xca
 8000572:	f7ff ff53 	bl	800041c <OLED_write_cmd>
  d = 0x3F; // 63+1 = 64라인
 8000576:	4b54      	ldr	r3, [pc, #336]	@ (80006c8 <OLED_init+0x1b0>)
 8000578:	223f      	movs	r2, #63	@ 0x3f
 800057a:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 800057c:	2101      	movs	r1, #1
 800057e:	4852      	ldr	r0, [pc, #328]	@ (80006c8 <OLED_init+0x1b0>)
 8000580:	f7ff ff74 	bl	800046c <OLED_write_data>

  // 5. 화면 세로 오프셋 (위/아래로 밀기)
  OLED_write_cmd(OLED_SETDISPLAYOFFSET);
 8000584:	20a2      	movs	r0, #162	@ 0xa2
 8000586:	f7ff ff49 	bl	800041c <OLED_write_cmd>
  d = 0x00; // 안 밀기
 800058a:	4b4f      	ldr	r3, [pc, #316]	@ (80006c8 <OLED_init+0x1b0>)
 800058c:	2200      	movs	r2, #0
 800058e:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 8000590:	2101      	movs	r1, #1
 8000592:	484d      	ldr	r0, [pc, #308]	@ (80006c8 <OLED_init+0x1b0>)
 8000594:	f7ff ff6a 	bl	800046c <OLED_write_data>

  // 6. 시작 라인 (RAM에서 0번 라인부터 출력)
  OLED_write_cmd(OLED_SETSTARTLINE);
 8000598:	20a1      	movs	r0, #161	@ 0xa1
 800059a:	f7ff ff3f 	bl	800041c <OLED_write_cmd>
  d = 0x00;
 800059e:	4b4a      	ldr	r3, [pc, #296]	@ (80006c8 <OLED_init+0x1b0>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 80005a4:	2101      	movs	r1, #1
 80005a6:	4848      	ldr	r0, [pc, #288]	@ (80006c8 <OLED_init+0x1b0>)
 80005a8:	f7ff ff60 	bl	800046c <OLED_write_data>

  // 7. 화면 배치 (좌우/상하 반전, nibble 스왑 등)
  OLED_write_cmd(OLED_SETREMAP);
 80005ac:	20a0      	movs	r0, #160	@ 0xa0
 80005ae:	f7ff ff35 	bl	800041c <OLED_write_cmd>
  uint8_t remap[2] = {0x14, 0x11}; // 보편적인 설정
 80005b2:	f241 1314 	movw	r3, #4372	@ 0x1114
 80005b6:	81bb      	strh	r3, [r7, #12]
  OLED_write_data(remap, 2);
 80005b8:	f107 030c 	add.w	r3, r7, #12
 80005bc:	2102      	movs	r1, #2
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff ff54 	bl	800046c <OLED_write_data>

  // 8. GPIO 비활성화 (안 씀)
  OLED_write_cmd(OLED_SETGPIO);
 80005c4:	20b5      	movs	r0, #181	@ 0xb5
 80005c6:	f7ff ff29 	bl	800041c <OLED_write_cmd>
  d = 0x00;
 80005ca:	4b3f      	ldr	r3, [pc, #252]	@ (80006c8 <OLED_init+0x1b0>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 80005d0:	2101      	movs	r1, #1
 80005d2:	483d      	ldr	r0, [pc, #244]	@ (80006c8 <OLED_init+0x1b0>)
 80005d4:	f7ff ff4a 	bl	800046c <OLED_write_data>

  // 9. 내부 전원(VDD) 사용
  OLED_write_cmd(OLED_FUNCTIONSELECT);
 80005d8:	20ab      	movs	r0, #171	@ 0xab
 80005da:	f7ff ff1f 	bl	800041c <OLED_write_cmd>
  d = 0x01;
 80005de:	4b3a      	ldr	r3, [pc, #232]	@ (80006c8 <OLED_init+0x1b0>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 80005e4:	2101      	movs	r1, #1
 80005e6:	4838      	ldr	r0, [pc, #224]	@ (80006c8 <OLED_init+0x1b0>)
 80005e8:	f7ff ff40 	bl	800046c <OLED_write_data>

  // 10. 화면 향상 A (화질 최적화)
  OLED_write_cmd(OLED_DISPLAYENHANCE_A);
 80005ec:	20b4      	movs	r0, #180	@ 0xb4
 80005ee:	f7ff ff15 	bl	800041c <OLED_write_cmd>
  uint8_t enhA[2] = {0xA0, 0xFD};
 80005f2:	f64f 53a0 	movw	r3, #64928	@ 0xfda0
 80005f6:	813b      	strh	r3, [r7, #8]
  OLED_write_data(enhA, 2);
 80005f8:	f107 0308 	add.w	r3, r7, #8
 80005fc:	2102      	movs	r1, #2
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff ff34 	bl	800046c <OLED_write_data>

  // 11. 밝기 (세그먼트 전류, 0~255)
  OLED_write_cmd(OLED_SETCONTRAST);
 8000604:	20c1      	movs	r0, #193	@ 0xc1
 8000606:	f7ff ff09 	bl	800041c <OLED_write_cmd>
  d = 0xFF; // 최대 밝기
 800060a:	4b2f      	ldr	r3, [pc, #188]	@ (80006c8 <OLED_init+0x1b0>)
 800060c:	22ff      	movs	r2, #255	@ 0xff
 800060e:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 8000610:	2101      	movs	r1, #1
 8000612:	482d      	ldr	r0, [pc, #180]	@ (80006c8 <OLED_init+0x1b0>)
 8000614:	f7ff ff2a 	bl	800046c <OLED_write_data>

  // 12. 밝기 전체 스케일 (0~15)
  OLED_write_cmd(OLED_MASTERCURRENT);
 8000618:	20c7      	movs	r0, #199	@ 0xc7
 800061a:	f7ff feff 	bl	800041c <OLED_write_cmd>
  d = 0x0F; // 최대
 800061e:	4b2a      	ldr	r3, [pc, #168]	@ (80006c8 <OLED_init+0x1b0>)
 8000620:	220f      	movs	r2, #15
 8000622:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 8000624:	2101      	movs	r1, #1
 8000626:	4828      	ldr	r0, [pc, #160]	@ (80006c8 <OLED_init+0x1b0>)
 8000628:	f7ff ff20 	bl	800046c <OLED_write_data>

  // 13. 기본 그레이스케일 테이블 사용
  OLED_write_cmd(OLED_DEFAULTGRAYSCALE);
 800062c:	20b9      	movs	r0, #185	@ 0xb9
 800062e:	f7ff fef5 	bl	800041c <OLED_write_cmd>

  // 14. 신호 타이밍 (화면 깜빡임/잔상 관련)
  OLED_write_cmd(OLED_SETPHASELENGTH);
 8000632:	20b1      	movs	r0, #177	@ 0xb1
 8000634:	f7ff fef2 	bl	800041c <OLED_write_cmd>
  d = 0xE2;
 8000638:	4b23      	ldr	r3, [pc, #140]	@ (80006c8 <OLED_init+0x1b0>)
 800063a:	22e2      	movs	r2, #226	@ 0xe2
 800063c:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 800063e:	2101      	movs	r1, #1
 8000640:	4821      	ldr	r0, [pc, #132]	@ (80006c8 <OLED_init+0x1b0>)
 8000642:	f7ff ff13 	bl	800046c <OLED_write_data>

  // 15. 화면 향상 B
  OLED_write_cmd(OLED_DISPLAYENHANCE_B);
 8000646:	20d1      	movs	r0, #209	@ 0xd1
 8000648:	f7ff fee8 	bl	800041c <OLED_write_cmd>
  uint8_t enhB[2] = {0x82, 0x20};
 800064c:	f242 0382 	movw	r3, #8322	@ 0x2082
 8000650:	80bb      	strh	r3, [r7, #4]
  OLED_write_data(enhB, 2);
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	2102      	movs	r1, #2
 8000656:	4618      	mov	r0, r3
 8000658:	f7ff ff08 	bl	800046c <OLED_write_data>

  // 16. 프리차지 전압
  OLED_write_cmd(OLED_SETPRECHARGEVOLTAGE);
 800065c:	20bb      	movs	r0, #187	@ 0xbb
 800065e:	f7ff fedd 	bl	800041c <OLED_write_cmd>
  d = 0x1F;
 8000662:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <OLED_init+0x1b0>)
 8000664:	221f      	movs	r2, #31
 8000666:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 8000668:	2101      	movs	r1, #1
 800066a:	4817      	ldr	r0, [pc, #92]	@ (80006c8 <OLED_init+0x1b0>)
 800066c:	f7ff fefe 	bl	800046c <OLED_write_data>

  // 17. 두 번째 프리차지 기간
  OLED_write_cmd(OLED_SETSECONDPRECHARGE);
 8000670:	20b6      	movs	r0, #182	@ 0xb6
 8000672:	f7ff fed3 	bl	800041c <OLED_write_cmd>
  d = 0x08;
 8000676:	4b14      	ldr	r3, [pc, #80]	@ (80006c8 <OLED_init+0x1b0>)
 8000678:	2208      	movs	r2, #8
 800067a:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 800067c:	2101      	movs	r1, #1
 800067e:	4812      	ldr	r0, [pc, #72]	@ (80006c8 <OLED_init+0x1b0>)
 8000680:	f7ff fef4 	bl	800046c <OLED_write_data>

  // 18. 출력 전압 범위 (VCOMH)
  OLED_write_cmd(OLED_SETVCOMH);
 8000684:	20be      	movs	r0, #190	@ 0xbe
 8000686:	f7ff fec9 	bl	800041c <OLED_write_cmd>
  d = 0x07;
 800068a:	4b0f      	ldr	r3, [pc, #60]	@ (80006c8 <OLED_init+0x1b0>)
 800068c:	2207      	movs	r2, #7
 800068e:	701a      	strb	r2, [r3, #0]
  OLED_write_data(&d, 1);
 8000690:	2101      	movs	r1, #1
 8000692:	480d      	ldr	r0, [pc, #52]	@ (80006c8 <OLED_init+0x1b0>)
 8000694:	f7ff feea 	bl	800046c <OLED_write_data>

  // 19. 일반 디스플레이 모드
  OLED_write_cmd(OLED_NORMALDISPLAY);
 8000698:	20a6      	movs	r0, #166	@ 0xa6
 800069a:	f7ff febf 	bl	800041c <OLED_write_cmd>

  // 20. 부분 모드 해제
  OLED_write_cmd(OLED_EXITPARTIALDISPLAY);
 800069e:	20a9      	movs	r0, #169	@ 0xa9
 80006a0:	f7ff febc 	bl	800041c <OLED_write_cmd>

  // 21. 전체 화면 영역 지정 (256x64)
  OLED_set_window(OLED_COL_START, OLED_COL_END, OLED_ROW_START, OLED_ROW_END);
 80006a4:	233f      	movs	r3, #63	@ 0x3f
 80006a6:	2200      	movs	r2, #0
 80006a8:	219b      	movs	r1, #155	@ 0x9b
 80006aa:	201c      	movs	r0, #28
 80006ac:	f7ff ff06 	bl	80004bc <OLED_set_window>

  // 22. 화면 켜기
  OLED_write_cmd(OLED_DISPLAYON);
 80006b0:	20af      	movs	r0, #175	@ 0xaf
 80006b2:	f7ff feb3 	bl	800041c <OLED_write_cmd>
  HAL_Delay(50);
 80006b6:	2032      	movs	r0, #50	@ 0x32
 80006b8:	f000 f984 	bl	80009c4 <HAL_Delay>
}
 80006bc:	bf00      	nop
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	48000400 	.word	0x48000400
 80006c8:	2000008c 	.word	0x2000008c

080006cc <OLED_fill>:
 * gray : 0~15 (4비트 값, 0=검정 ~ 15=흰색)
 * 한 픽셀을 4비트로 표현하므로
 * 같은 값(상위4비트 + 하위4비트)으로 채워서 1바이트=2픽셀 처리
 */
void OLED_fill(uint8_t gray)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b0a4      	sub	sp, #144	@ 0x90
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	4603      	mov	r3, r0
 80006d4:	71fb      	strb	r3, [r7, #7]
  // gray 값을 상위/하위 nibble 모두 채운 1바이트 패턴으로 변환
  uint8_t b = (gray << 4) | gray;
 80006d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006da:	011b      	lsls	r3, r3, #4
 80006dc:	b25a      	sxtb	r2, r3
 80006de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e2:	4313      	orrs	r3, r2
 80006e4:	b25b      	sxtb	r3, r3
 80006e6:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

  // 한 줄 데이터 (256픽셀 / 2 = 128바이트)
  uint8_t line[OLED_W/2];
  memset(line, b, sizeof(line));
 80006ea:	f897 108b 	ldrb.w	r1, [r7, #139]	@ 0x8b
 80006ee:	f107 0308 	add.w	r3, r7, #8
 80006f2:	2280      	movs	r2, #128	@ 0x80
 80006f4:	4618      	mov	r0, r3
 80006f6:	f001 fd35 	bl	8002164 <memset>

  // 전체 영역 지정
  OLED_set_window(OLED_COL_START, OLED_COL_END, OLED_ROW_START, OLED_ROW_END);
 80006fa:	233f      	movs	r3, #63	@ 0x3f
 80006fc:	2200      	movs	r2, #0
 80006fe:	219b      	movs	r1, #155	@ 0x9b
 8000700:	201c      	movs	r0, #28
 8000702:	f7ff fedb 	bl	80004bc <OLED_set_window>

  // RAM 쓰기 시작
  OLED_write_cmd(OLED_WRITERAM);
 8000706:	205c      	movs	r0, #92	@ 0x5c
 8000708:	f7ff fe88 	bl	800041c <OLED_write_cmd>

  // 64줄 반복해서 같은 라인 데이터를 써 넣음
  for (int y=0; y<OLED_H; y++)
 800070c:	2300      	movs	r3, #0
 800070e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000712:	e00a      	b.n	800072a <OLED_fill+0x5e>
  {
    OLED_write_data(line, sizeof(line));
 8000714:	f107 0308 	add.w	r3, r7, #8
 8000718:	2180      	movs	r1, #128	@ 0x80
 800071a:	4618      	mov	r0, r3
 800071c:	f7ff fea6 	bl	800046c <OLED_write_data>
  for (int y=0; y<OLED_H; y++)
 8000720:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000724:	3301      	adds	r3, #1
 8000726:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800072a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800072e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000730:	ddf0      	ble.n	8000714 <OLED_fill+0x48>
  }
}
 8000732:	bf00      	nop
 8000734:	bf00      	nop
 8000736:	3790      	adds	r7, #144	@ 0x90
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000742:	4b0f      	ldr	r3, [pc, #60]	@ (8000780 <HAL_MspInit+0x44>)
 8000744:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000746:	4a0e      	ldr	r2, [pc, #56]	@ (8000780 <HAL_MspInit+0x44>)
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	6613      	str	r3, [r2, #96]	@ 0x60
 800074e:	4b0c      	ldr	r3, [pc, #48]	@ (8000780 <HAL_MspInit+0x44>)
 8000750:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800075a:	4b09      	ldr	r3, [pc, #36]	@ (8000780 <HAL_MspInit+0x44>)
 800075c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800075e:	4a08      	ldr	r2, [pc, #32]	@ (8000780 <HAL_MspInit+0x44>)
 8000760:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000764:	6593      	str	r3, [r2, #88]	@ 0x58
 8000766:	4b06      	ldr	r3, [pc, #24]	@ (8000780 <HAL_MspInit+0x44>)
 8000768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800076a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800076e:	603b      	str	r3, [r7, #0]
 8000770:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000772:	f000 fc6b 	bl	800104c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000776:	bf00      	nop
 8000778:	3708      	adds	r7, #8
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40021000 	.word	0x40021000

08000784 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08a      	sub	sp, #40	@ 0x28
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078c:	f107 0314 	add.w	r3, r7, #20
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a17      	ldr	r2, [pc, #92]	@ (8000800 <HAL_SPI_MspInit+0x7c>)
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d127      	bne.n	80007f6 <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80007a6:	4b17      	ldr	r3, [pc, #92]	@ (8000804 <HAL_SPI_MspInit+0x80>)
 80007a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007aa:	4a16      	ldr	r2, [pc, #88]	@ (8000804 <HAL_SPI_MspInit+0x80>)
 80007ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80007b2:	4b14      	ldr	r3, [pc, #80]	@ (8000804 <HAL_SPI_MspInit+0x80>)
 80007b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007ba:	613b      	str	r3, [r7, #16]
 80007bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007be:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <HAL_SPI_MspInit+0x80>)
 80007c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007c2:	4a10      	ldr	r2, [pc, #64]	@ (8000804 <HAL_SPI_MspInit+0x80>)
 80007c4:	f043 0302 	orr.w	r3, r3, #2
 80007c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <HAL_SPI_MspInit+0x80>)
 80007cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ce:	f003 0302 	and.w	r3, r3, #2
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80007d6:	2328      	movs	r3, #40	@ 0x28
 80007d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007da:	2302      	movs	r3, #2
 80007dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007de:	2300      	movs	r3, #0
 80007e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e2:	2300      	movs	r3, #0
 80007e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80007e6:	2306      	movs	r3, #6
 80007e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ea:	f107 0314 	add.w	r3, r7, #20
 80007ee:	4619      	mov	r1, r3
 80007f0:	4805      	ldr	r0, [pc, #20]	@ (8000808 <HAL_SPI_MspInit+0x84>)
 80007f2:	f000 f9ed 	bl	8000bd0 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80007f6:	bf00      	nop
 80007f8:	3728      	adds	r7, #40	@ 0x28
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40003c00 	.word	0x40003c00
 8000804:	40021000 	.word	0x40021000
 8000808:	48000400 	.word	0x48000400

0800080c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000810:	bf00      	nop
 8000812:	e7fd      	b.n	8000810 <NMI_Handler+0x4>

08000814 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000818:	bf00      	nop
 800081a:	e7fd      	b.n	8000818 <HardFault_Handler+0x4>

0800081c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000820:	bf00      	nop
 8000822:	e7fd      	b.n	8000820 <MemManage_Handler+0x4>

08000824 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000828:	bf00      	nop
 800082a:	e7fd      	b.n	8000828 <BusFault_Handler+0x4>

0800082c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <UsageFault_Handler+0x4>

08000834 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr

08000842 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000842:	b480      	push	{r7}
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr

08000850 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr

0800085e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800085e:	b580      	push	{r7, lr}
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000862:	f000 f891 	bl	8000988 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
	...

0800086c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <SystemInit+0x20>)
 8000872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000876:	4a05      	ldr	r2, [pc, #20]	@ (800088c <SystemInit+0x20>)
 8000878:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800087c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000890:	480d      	ldr	r0, [pc, #52]	@ (80008c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000892:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000894:	f7ff ffea 	bl	800086c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000898:	480c      	ldr	r0, [pc, #48]	@ (80008cc <LoopForever+0x6>)
  ldr r1, =_edata
 800089a:	490d      	ldr	r1, [pc, #52]	@ (80008d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800089c:	4a0d      	ldr	r2, [pc, #52]	@ (80008d4 <LoopForever+0xe>)
  movs r3, #0
 800089e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80008a0:	e002      	b.n	80008a8 <LoopCopyDataInit>

080008a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008a6:	3304      	adds	r3, #4

080008a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008ac:	d3f9      	bcc.n	80008a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ae:	4a0a      	ldr	r2, [pc, #40]	@ (80008d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008b0:	4c0a      	ldr	r4, [pc, #40]	@ (80008dc <LoopForever+0x16>)
  movs r3, #0
 80008b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008b4:	e001      	b.n	80008ba <LoopFillZerobss>

080008b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008b8:	3204      	adds	r2, #4

080008ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008bc:	d3fb      	bcc.n	80008b6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80008be:	f001 fc59 	bl	8002174 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008c2:	f7ff fca9 	bl	8000218 <main>

080008c6 <LoopForever>:

LoopForever:
    b LoopForever
 80008c6:	e7fe      	b.n	80008c6 <LoopForever>
  ldr   r0, =_estack
 80008c8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80008cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008d0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008d4:	080021ec 	.word	0x080021ec
  ldr r2, =_sbss
 80008d8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008dc:	20000094 	.word	0x20000094

080008e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008e0:	e7fe      	b.n	80008e0 <ADC1_2_IRQHandler>

080008e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	b082      	sub	sp, #8
 80008e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80008e8:	2300      	movs	r3, #0
 80008ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008ec:	2003      	movs	r0, #3
 80008ee:	f000 f93d 	bl	8000b6c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008f2:	200f      	movs	r0, #15
 80008f4:	f000 f80e 	bl	8000914 <HAL_InitTick>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d002      	beq.n	8000904 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80008fe:	2301      	movs	r3, #1
 8000900:	71fb      	strb	r3, [r7, #7]
 8000902:	e001      	b.n	8000908 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000904:	f7ff ff1a 	bl	800073c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000908:	79fb      	ldrb	r3, [r7, #7]

}
 800090a:	4618      	mov	r0, r3
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800091c:	2300      	movs	r3, #0
 800091e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000920:	4b16      	ldr	r3, [pc, #88]	@ (800097c <HAL_InitTick+0x68>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d022      	beq.n	800096e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000928:	4b15      	ldr	r3, [pc, #84]	@ (8000980 <HAL_InitTick+0x6c>)
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	4b13      	ldr	r3, [pc, #76]	@ (800097c <HAL_InitTick+0x68>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000934:	fbb1 f3f3 	udiv	r3, r1, r3
 8000938:	fbb2 f3f3 	udiv	r3, r2, r3
 800093c:	4618      	mov	r0, r3
 800093e:	f000 f93a 	bl	8000bb6 <HAL_SYSTICK_Config>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d10f      	bne.n	8000968 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2b0f      	cmp	r3, #15
 800094c:	d809      	bhi.n	8000962 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800094e:	2200      	movs	r2, #0
 8000950:	6879      	ldr	r1, [r7, #4]
 8000952:	f04f 30ff 	mov.w	r0, #4294967295
 8000956:	f000 f914 	bl	8000b82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800095a:	4a0a      	ldr	r2, [pc, #40]	@ (8000984 <HAL_InitTick+0x70>)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	6013      	str	r3, [r2, #0]
 8000960:	e007      	b.n	8000972 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000962:	2301      	movs	r3, #1
 8000964:	73fb      	strb	r3, [r7, #15]
 8000966:	e004      	b.n	8000972 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000968:	2301      	movs	r3, #1
 800096a:	73fb      	strb	r3, [r7, #15]
 800096c:	e001      	b.n	8000972 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800096e:	2301      	movs	r3, #1
 8000970:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000972:	7bfb      	ldrb	r3, [r7, #15]
}
 8000974:	4618      	mov	r0, r3
 8000976:	3710      	adds	r7, #16
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000008 	.word	0x20000008
 8000980:	20000000 	.word	0x20000000
 8000984:	20000004 	.word	0x20000004

08000988 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800098c:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <HAL_IncTick+0x1c>)
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	4b05      	ldr	r3, [pc, #20]	@ (80009a8 <HAL_IncTick+0x20>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4413      	add	r3, r2
 8000996:	4a03      	ldr	r2, [pc, #12]	@ (80009a4 <HAL_IncTick+0x1c>)
 8000998:	6013      	str	r3, [r2, #0]
}
 800099a:	bf00      	nop
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr
 80009a4:	20000090 	.word	0x20000090
 80009a8:	20000008 	.word	0x20000008

080009ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  return uwTick;
 80009b0:	4b03      	ldr	r3, [pc, #12]	@ (80009c0 <HAL_GetTick+0x14>)
 80009b2:	681b      	ldr	r3, [r3, #0]
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	20000090 	.word	0x20000090

080009c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009cc:	f7ff ffee 	bl	80009ac <HAL_GetTick>
 80009d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009dc:	d004      	beq.n	80009e8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80009de:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <HAL_Delay+0x40>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	68fa      	ldr	r2, [r7, #12]
 80009e4:	4413      	add	r3, r2
 80009e6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009e8:	bf00      	nop
 80009ea:	f7ff ffdf 	bl	80009ac <HAL_GetTick>
 80009ee:	4602      	mov	r2, r0
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	1ad3      	subs	r3, r2, r3
 80009f4:	68fa      	ldr	r2, [r7, #12]
 80009f6:	429a      	cmp	r2, r3
 80009f8:	d8f7      	bhi.n	80009ea <HAL_Delay+0x26>
  {
  }
}
 80009fa:	bf00      	nop
 80009fc:	bf00      	nop
 80009fe:	3710      	adds	r7, #16
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	20000008 	.word	0x20000008

08000a08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b085      	sub	sp, #20
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	f003 0307 	and.w	r3, r3, #7
 8000a16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a18:	4b0c      	ldr	r3, [pc, #48]	@ (8000a4c <__NVIC_SetPriorityGrouping+0x44>)
 8000a1a:	68db      	ldr	r3, [r3, #12]
 8000a1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a24:	4013      	ands	r3, r2
 8000a26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a3a:	4a04      	ldr	r2, [pc, #16]	@ (8000a4c <__NVIC_SetPriorityGrouping+0x44>)
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	60d3      	str	r3, [r2, #12]
}
 8000a40:	bf00      	nop
 8000a42:	3714      	adds	r7, #20
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	e000ed00 	.word	0xe000ed00

08000a50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a54:	4b04      	ldr	r3, [pc, #16]	@ (8000a68 <__NVIC_GetPriorityGrouping+0x18>)
 8000a56:	68db      	ldr	r3, [r3, #12]
 8000a58:	0a1b      	lsrs	r3, r3, #8
 8000a5a:	f003 0307 	and.w	r3, r3, #7
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr
 8000a68:	e000ed00 	.word	0xe000ed00

08000a6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4603      	mov	r3, r0
 8000a74:	6039      	str	r1, [r7, #0]
 8000a76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	db0a      	blt.n	8000a96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	b2da      	uxtb	r2, r3
 8000a84:	490c      	ldr	r1, [pc, #48]	@ (8000ab8 <__NVIC_SetPriority+0x4c>)
 8000a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a8a:	0112      	lsls	r2, r2, #4
 8000a8c:	b2d2      	uxtb	r2, r2
 8000a8e:	440b      	add	r3, r1
 8000a90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a94:	e00a      	b.n	8000aac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	b2da      	uxtb	r2, r3
 8000a9a:	4908      	ldr	r1, [pc, #32]	@ (8000abc <__NVIC_SetPriority+0x50>)
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	f003 030f 	and.w	r3, r3, #15
 8000aa2:	3b04      	subs	r3, #4
 8000aa4:	0112      	lsls	r2, r2, #4
 8000aa6:	b2d2      	uxtb	r2, r2
 8000aa8:	440b      	add	r3, r1
 8000aaa:	761a      	strb	r2, [r3, #24]
}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	e000e100 	.word	0xe000e100
 8000abc:	e000ed00 	.word	0xe000ed00

08000ac0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b089      	sub	sp, #36	@ 0x24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	60f8      	str	r0, [r7, #12]
 8000ac8:	60b9      	str	r1, [r7, #8]
 8000aca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	f003 0307 	and.w	r3, r3, #7
 8000ad2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ad4:	69fb      	ldr	r3, [r7, #28]
 8000ad6:	f1c3 0307 	rsb	r3, r3, #7
 8000ada:	2b04      	cmp	r3, #4
 8000adc:	bf28      	it	cs
 8000ade:	2304      	movcs	r3, #4
 8000ae0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ae2:	69fb      	ldr	r3, [r7, #28]
 8000ae4:	3304      	adds	r3, #4
 8000ae6:	2b06      	cmp	r3, #6
 8000ae8:	d902      	bls.n	8000af0 <NVIC_EncodePriority+0x30>
 8000aea:	69fb      	ldr	r3, [r7, #28]
 8000aec:	3b03      	subs	r3, #3
 8000aee:	e000      	b.n	8000af2 <NVIC_EncodePriority+0x32>
 8000af0:	2300      	movs	r3, #0
 8000af2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af4:	f04f 32ff 	mov.w	r2, #4294967295
 8000af8:	69bb      	ldr	r3, [r7, #24]
 8000afa:	fa02 f303 	lsl.w	r3, r2, r3
 8000afe:	43da      	mvns	r2, r3
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	401a      	ands	r2, r3
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b08:	f04f 31ff 	mov.w	r1, #4294967295
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b12:	43d9      	mvns	r1, r3
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b18:	4313      	orrs	r3, r2
         );
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3724      	adds	r7, #36	@ 0x24
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr
	...

08000b28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	3b01      	subs	r3, #1
 8000b34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b38:	d301      	bcc.n	8000b3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e00f      	b.n	8000b5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b68 <SysTick_Config+0x40>)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b46:	210f      	movs	r1, #15
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	f7ff ff8e 	bl	8000a6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b50:	4b05      	ldr	r3, [pc, #20]	@ (8000b68 <SysTick_Config+0x40>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b56:	4b04      	ldr	r3, [pc, #16]	@ (8000b68 <SysTick_Config+0x40>)
 8000b58:	2207      	movs	r2, #7
 8000b5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b5c:	2300      	movs	r3, #0
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	e000e010 	.word	0xe000e010

08000b6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f7ff ff47 	bl	8000a08 <__NVIC_SetPriorityGrouping>
}
 8000b7a:	bf00      	nop
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b086      	sub	sp, #24
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	4603      	mov	r3, r0
 8000b8a:	60b9      	str	r1, [r7, #8]
 8000b8c:	607a      	str	r2, [r7, #4]
 8000b8e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b90:	f7ff ff5e 	bl	8000a50 <__NVIC_GetPriorityGrouping>
 8000b94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b96:	687a      	ldr	r2, [r7, #4]
 8000b98:	68b9      	ldr	r1, [r7, #8]
 8000b9a:	6978      	ldr	r0, [r7, #20]
 8000b9c:	f7ff ff90 	bl	8000ac0 <NVIC_EncodePriority>
 8000ba0:	4602      	mov	r2, r0
 8000ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ba6:	4611      	mov	r1, r2
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff ff5f 	bl	8000a6c <__NVIC_SetPriority>
}
 8000bae:	bf00      	nop
 8000bb0:	3718      	adds	r7, #24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bbe:	6878      	ldr	r0, [r7, #4]
 8000bc0:	f7ff ffb2 	bl	8000b28 <SysTick_Config>
 8000bc4:	4603      	mov	r3, r0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
	...

08000bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b087      	sub	sp, #28
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000bde:	e15a      	b.n	8000e96 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	2101      	movs	r1, #1
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bec:	4013      	ands	r3, r2
 8000bee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f000 814c 	beq.w	8000e90 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f003 0303 	and.w	r3, r3, #3
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d005      	beq.n	8000c10 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c0c:	2b02      	cmp	r3, #2
 8000c0e:	d130      	bne.n	8000c72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	2203      	movs	r2, #3
 8000c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c20:	43db      	mvns	r3, r3
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	4013      	ands	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	68da      	ldr	r2, [r3, #12]
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	693a      	ldr	r2, [r7, #16]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c46:	2201      	movs	r2, #1
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	4013      	ands	r3, r2
 8000c54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	091b      	lsrs	r3, r3, #4
 8000c5c:	f003 0201 	and.w	r2, r3, #1
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	fa02 f303 	lsl.w	r3, r2, r3
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	f003 0303 	and.w	r3, r3, #3
 8000c7a:	2b03      	cmp	r3, #3
 8000c7c:	d017      	beq.n	8000cae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	68db      	ldr	r3, [r3, #12]
 8000c82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	2203      	movs	r2, #3
 8000c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8e:	43db      	mvns	r3, r3
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	4013      	ands	r3, r2
 8000c94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	689a      	ldr	r2, [r3, #8]
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	f003 0303 	and.w	r3, r3, #3
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	d123      	bne.n	8000d02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	08da      	lsrs	r2, r3, #3
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	3208      	adds	r2, #8
 8000cc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	f003 0307 	and.w	r3, r3, #7
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	220f      	movs	r2, #15
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	43db      	mvns	r3, r3
 8000cd8:	693a      	ldr	r2, [r7, #16]
 8000cda:	4013      	ands	r3, r2
 8000cdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	691a      	ldr	r2, [r3, #16]
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	f003 0307 	and.w	r3, r3, #7
 8000ce8:	009b      	lsls	r3, r3, #2
 8000cea:	fa02 f303 	lsl.w	r3, r2, r3
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	08da      	lsrs	r2, r3, #3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	3208      	adds	r2, #8
 8000cfc:	6939      	ldr	r1, [r7, #16]
 8000cfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	005b      	lsls	r3, r3, #1
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d12:	43db      	mvns	r3, r3
 8000d14:	693a      	ldr	r2, [r7, #16]
 8000d16:	4013      	ands	r3, r2
 8000d18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	f003 0203 	and.w	r2, r3, #3
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f000 80a6 	beq.w	8000e90 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d44:	4b5b      	ldr	r3, [pc, #364]	@ (8000eb4 <HAL_GPIO_Init+0x2e4>)
 8000d46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d48:	4a5a      	ldr	r2, [pc, #360]	@ (8000eb4 <HAL_GPIO_Init+0x2e4>)
 8000d4a:	f043 0301 	orr.w	r3, r3, #1
 8000d4e:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d50:	4b58      	ldr	r3, [pc, #352]	@ (8000eb4 <HAL_GPIO_Init+0x2e4>)
 8000d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d54:	f003 0301 	and.w	r3, r3, #1
 8000d58:	60bb      	str	r3, [r7, #8]
 8000d5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d5c:	4a56      	ldr	r2, [pc, #344]	@ (8000eb8 <HAL_GPIO_Init+0x2e8>)
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	089b      	lsrs	r3, r3, #2
 8000d62:	3302      	adds	r3, #2
 8000d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	f003 0303 	and.w	r3, r3, #3
 8000d70:	009b      	lsls	r3, r3, #2
 8000d72:	220f      	movs	r2, #15
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d86:	d01f      	beq.n	8000dc8 <HAL_GPIO_Init+0x1f8>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a4c      	ldr	r2, [pc, #304]	@ (8000ebc <HAL_GPIO_Init+0x2ec>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d019      	beq.n	8000dc4 <HAL_GPIO_Init+0x1f4>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4a4b      	ldr	r2, [pc, #300]	@ (8000ec0 <HAL_GPIO_Init+0x2f0>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d013      	beq.n	8000dc0 <HAL_GPIO_Init+0x1f0>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	4a4a      	ldr	r2, [pc, #296]	@ (8000ec4 <HAL_GPIO_Init+0x2f4>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d00d      	beq.n	8000dbc <HAL_GPIO_Init+0x1ec>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4a49      	ldr	r2, [pc, #292]	@ (8000ec8 <HAL_GPIO_Init+0x2f8>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d007      	beq.n	8000db8 <HAL_GPIO_Init+0x1e8>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4a48      	ldr	r2, [pc, #288]	@ (8000ecc <HAL_GPIO_Init+0x2fc>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d101      	bne.n	8000db4 <HAL_GPIO_Init+0x1e4>
 8000db0:	2305      	movs	r3, #5
 8000db2:	e00a      	b.n	8000dca <HAL_GPIO_Init+0x1fa>
 8000db4:	2306      	movs	r3, #6
 8000db6:	e008      	b.n	8000dca <HAL_GPIO_Init+0x1fa>
 8000db8:	2304      	movs	r3, #4
 8000dba:	e006      	b.n	8000dca <HAL_GPIO_Init+0x1fa>
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	e004      	b.n	8000dca <HAL_GPIO_Init+0x1fa>
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	e002      	b.n	8000dca <HAL_GPIO_Init+0x1fa>
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	e000      	b.n	8000dca <HAL_GPIO_Init+0x1fa>
 8000dc8:	2300      	movs	r3, #0
 8000dca:	697a      	ldr	r2, [r7, #20]
 8000dcc:	f002 0203 	and.w	r2, r2, #3
 8000dd0:	0092      	lsls	r2, r2, #2
 8000dd2:	4093      	lsls	r3, r2
 8000dd4:	693a      	ldr	r2, [r7, #16]
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dda:	4937      	ldr	r1, [pc, #220]	@ (8000eb8 <HAL_GPIO_Init+0x2e8>)
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	089b      	lsrs	r3, r3, #2
 8000de0:	3302      	adds	r3, #2
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000de8:	4b39      	ldr	r3, [pc, #228]	@ (8000ed0 <HAL_GPIO_Init+0x300>)
 8000dea:	689b      	ldr	r3, [r3, #8]
 8000dec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	43db      	mvns	r3, r3
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	4013      	ands	r3, r2
 8000df6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d003      	beq.n	8000e0c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000e04:	693a      	ldr	r2, [r7, #16]
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e0c:	4a30      	ldr	r2, [pc, #192]	@ (8000ed0 <HAL_GPIO_Init+0x300>)
 8000e0e:	693b      	ldr	r3, [r7, #16]
 8000e10:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000e12:	4b2f      	ldr	r3, [pc, #188]	@ (8000ed0 <HAL_GPIO_Init+0x300>)
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	43db      	mvns	r3, r3
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	4013      	ands	r3, r2
 8000e20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d003      	beq.n	8000e36 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e36:	4a26      	ldr	r2, [pc, #152]	@ (8000ed0 <HAL_GPIO_Init+0x300>)
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000e3c:	4b24      	ldr	r3, [pc, #144]	@ (8000ed0 <HAL_GPIO_Init+0x300>)
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	43db      	mvns	r3, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d003      	beq.n	8000e60 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e60:	4a1b      	ldr	r2, [pc, #108]	@ (8000ed0 <HAL_GPIO_Init+0x300>)
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000e66:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed0 <HAL_GPIO_Init+0x300>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	693a      	ldr	r2, [r7, #16]
 8000e72:	4013      	ands	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d003      	beq.n	8000e8a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e8a:	4a11      	ldr	r2, [pc, #68]	@ (8000ed0 <HAL_GPIO_Init+0x300>)
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	3301      	adds	r3, #1
 8000e94:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	f47f ae9d 	bne.w	8000be0 <HAL_GPIO_Init+0x10>
  }
}
 8000ea6:	bf00      	nop
 8000ea8:	bf00      	nop
 8000eaa:	371c      	adds	r7, #28
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	40010000 	.word	0x40010000
 8000ebc:	48000400 	.word	0x48000400
 8000ec0:	48000800 	.word	0x48000800
 8000ec4:	48000c00 	.word	0x48000c00
 8000ec8:	48001000 	.word	0x48001000
 8000ecc:	48001400 	.word	0x48001400
 8000ed0:	40010400 	.word	0x40010400

08000ed4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	807b      	strh	r3, [r7, #2]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ee4:	787b      	ldrb	r3, [r7, #1]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d003      	beq.n	8000ef2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000eea:	887a      	ldrh	r2, [r7, #2]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ef0:	e002      	b.n	8000ef8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ef2:	887a      	ldrh	r2, [r7, #2]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d141      	bne.n	8000f96 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f12:	4b4b      	ldr	r3, [pc, #300]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000f1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f1e:	d131      	bne.n	8000f84 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000f20:	4b47      	ldr	r3, [pc, #284]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f26:	4a46      	ldr	r2, [pc, #280]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f30:	4b43      	ldr	r3, [pc, #268]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000f38:	4a41      	ldr	r2, [pc, #260]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000f40:	4b40      	ldr	r3, [pc, #256]	@ (8001044 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2232      	movs	r2, #50	@ 0x32
 8000f46:	fb02 f303 	mul.w	r3, r2, r3
 8000f4a:	4a3f      	ldr	r2, [pc, #252]	@ (8001048 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f50:	0c9b      	lsrs	r3, r3, #18
 8000f52:	3301      	adds	r3, #1
 8000f54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f56:	e002      	b.n	8000f5e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	3b01      	subs	r3, #1
 8000f5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f5e:	4b38      	ldr	r3, [pc, #224]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f6a:	d102      	bne.n	8000f72 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d1f2      	bne.n	8000f58 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f72:	4b33      	ldr	r3, [pc, #204]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f74:	695b      	ldr	r3, [r3, #20]
 8000f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f7e:	d158      	bne.n	8001032 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000f80:	2303      	movs	r3, #3
 8000f82:	e057      	b.n	8001034 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000f84:	4b2e      	ldr	r3, [pc, #184]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f8a:	4a2d      	ldr	r2, [pc, #180]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000f94:	e04d      	b.n	8001032 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000f9c:	d141      	bne.n	8001022 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f9e:	4b28      	ldr	r3, [pc, #160]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000faa:	d131      	bne.n	8001010 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000fac:	4b24      	ldr	r3, [pc, #144]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fb2:	4a23      	ldr	r2, [pc, #140]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fbc:	4b20      	ldr	r3, [pc, #128]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000fc4:	4a1e      	ldr	r2, [pc, #120]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8001044 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2232      	movs	r2, #50	@ 0x32
 8000fd2:	fb02 f303 	mul.w	r3, r2, r3
 8000fd6:	4a1c      	ldr	r2, [pc, #112]	@ (8001048 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8000fdc:	0c9b      	lsrs	r3, r3, #18
 8000fde:	3301      	adds	r3, #1
 8000fe0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fe2:	e002      	b.n	8000fea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fea:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fec:	695b      	ldr	r3, [r3, #20]
 8000fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ff2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ff6:	d102      	bne.n	8000ffe <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d1f2      	bne.n	8000fe4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ffe:	4b10      	ldr	r3, [pc, #64]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800100a:	d112      	bne.n	8001032 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800100c:	2303      	movs	r3, #3
 800100e:	e011      	b.n	8001034 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001010:	4b0b      	ldr	r3, [pc, #44]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001012:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001016:	4a0a      	ldr	r2, [pc, #40]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001018:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800101c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001020:	e007      	b.n	8001032 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001022:	4b07      	ldr	r3, [pc, #28]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800102a:	4a05      	ldr	r2, [pc, #20]	@ (8001040 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800102c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001030:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001032:	2300      	movs	r3, #0
}
 8001034:	4618      	mov	r0, r3
 8001036:	3714      	adds	r7, #20
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	40007000 	.word	0x40007000
 8001044:	20000000 	.word	0x20000000
 8001048:	431bde83 	.word	0x431bde83

0800104c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001050:	4b05      	ldr	r3, [pc, #20]	@ (8001068 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	4a04      	ldr	r2, [pc, #16]	@ (8001068 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001056:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800105a:	6093      	str	r3, [r2, #8]
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	40007000 	.word	0x40007000

0800106c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d101      	bne.n	800107e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	e2fe      	b.n	800167c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 0301 	and.w	r3, r3, #1
 8001086:	2b00      	cmp	r3, #0
 8001088:	d075      	beq.n	8001176 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800108a:	4b97      	ldr	r3, [pc, #604]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	f003 030c 	and.w	r3, r3, #12
 8001092:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001094:	4b94      	ldr	r3, [pc, #592]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	f003 0303 	and.w	r3, r3, #3
 800109c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800109e:	69bb      	ldr	r3, [r7, #24]
 80010a0:	2b0c      	cmp	r3, #12
 80010a2:	d102      	bne.n	80010aa <HAL_RCC_OscConfig+0x3e>
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	2b03      	cmp	r3, #3
 80010a8:	d002      	beq.n	80010b0 <HAL_RCC_OscConfig+0x44>
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	2b08      	cmp	r3, #8
 80010ae:	d10b      	bne.n	80010c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b0:	4b8d      	ldr	r3, [pc, #564]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d05b      	beq.n	8001174 <HAL_RCC_OscConfig+0x108>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d157      	bne.n	8001174 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010c4:	2301      	movs	r3, #1
 80010c6:	e2d9      	b.n	800167c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010d0:	d106      	bne.n	80010e0 <HAL_RCC_OscConfig+0x74>
 80010d2:	4b85      	ldr	r3, [pc, #532]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a84      	ldr	r2, [pc, #528]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80010d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010dc:	6013      	str	r3, [r2, #0]
 80010de:	e01d      	b.n	800111c <HAL_RCC_OscConfig+0xb0>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010e8:	d10c      	bne.n	8001104 <HAL_RCC_OscConfig+0x98>
 80010ea:	4b7f      	ldr	r3, [pc, #508]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a7e      	ldr	r2, [pc, #504]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80010f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	4b7c      	ldr	r3, [pc, #496]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a7b      	ldr	r2, [pc, #492]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80010fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001100:	6013      	str	r3, [r2, #0]
 8001102:	e00b      	b.n	800111c <HAL_RCC_OscConfig+0xb0>
 8001104:	4b78      	ldr	r3, [pc, #480]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a77      	ldr	r2, [pc, #476]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 800110a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800110e:	6013      	str	r3, [r2, #0]
 8001110:	4b75      	ldr	r3, [pc, #468]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a74      	ldr	r2, [pc, #464]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001116:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800111a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d013      	beq.n	800114c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001124:	f7ff fc42 	bl	80009ac <HAL_GetTick>
 8001128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800112a:	e008      	b.n	800113e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800112c:	f7ff fc3e 	bl	80009ac <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b64      	cmp	r3, #100	@ 0x64
 8001138:	d901      	bls.n	800113e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e29e      	b.n	800167c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800113e:	4b6a      	ldr	r3, [pc, #424]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d0f0      	beq.n	800112c <HAL_RCC_OscConfig+0xc0>
 800114a:	e014      	b.n	8001176 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800114c:	f7ff fc2e 	bl	80009ac <HAL_GetTick>
 8001150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001154:	f7ff fc2a 	bl	80009ac <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b64      	cmp	r3, #100	@ 0x64
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e28a      	b.n	800167c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001166:	4b60      	ldr	r3, [pc, #384]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d1f0      	bne.n	8001154 <HAL_RCC_OscConfig+0xe8>
 8001172:	e000      	b.n	8001176 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001174:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 0302 	and.w	r3, r3, #2
 800117e:	2b00      	cmp	r3, #0
 8001180:	d075      	beq.n	800126e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001182:	4b59      	ldr	r3, [pc, #356]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	f003 030c 	and.w	r3, r3, #12
 800118a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800118c:	4b56      	ldr	r3, [pc, #344]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	f003 0303 	and.w	r3, r3, #3
 8001194:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	2b0c      	cmp	r3, #12
 800119a:	d102      	bne.n	80011a2 <HAL_RCC_OscConfig+0x136>
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d002      	beq.n	80011a8 <HAL_RCC_OscConfig+0x13c>
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	2b04      	cmp	r3, #4
 80011a6:	d11f      	bne.n	80011e8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011a8:	4b4f      	ldr	r3, [pc, #316]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d005      	beq.n	80011c0 <HAL_RCC_OscConfig+0x154>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d101      	bne.n	80011c0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80011bc:	2301      	movs	r3, #1
 80011be:	e25d      	b.n	800167c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011c0:	4b49      	ldr	r3, [pc, #292]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	691b      	ldr	r3, [r3, #16]
 80011cc:	061b      	lsls	r3, r3, #24
 80011ce:	4946      	ldr	r1, [pc, #280]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80011d0:	4313      	orrs	r3, r2
 80011d2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80011d4:	4b45      	ldr	r3, [pc, #276]	@ (80012ec <HAL_RCC_OscConfig+0x280>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff fb9b 	bl	8000914 <HAL_InitTick>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d043      	beq.n	800126c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e249      	b.n	800167c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d023      	beq.n	8001238 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011f0:	4b3d      	ldr	r3, [pc, #244]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a3c      	ldr	r2, [pc, #240]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80011f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011fc:	f7ff fbd6 	bl	80009ac <HAL_GetTick>
 8001200:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001202:	e008      	b.n	8001216 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001204:	f7ff fbd2 	bl	80009ac <HAL_GetTick>
 8001208:	4602      	mov	r2, r0
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	2b02      	cmp	r3, #2
 8001210:	d901      	bls.n	8001216 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001212:	2303      	movs	r3, #3
 8001214:	e232      	b.n	800167c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001216:	4b34      	ldr	r3, [pc, #208]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800121e:	2b00      	cmp	r3, #0
 8001220:	d0f0      	beq.n	8001204 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001222:	4b31      	ldr	r3, [pc, #196]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	691b      	ldr	r3, [r3, #16]
 800122e:	061b      	lsls	r3, r3, #24
 8001230:	492d      	ldr	r1, [pc, #180]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001232:	4313      	orrs	r3, r2
 8001234:	604b      	str	r3, [r1, #4]
 8001236:	e01a      	b.n	800126e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001238:	4b2b      	ldr	r3, [pc, #172]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a2a      	ldr	r2, [pc, #168]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 800123e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001242:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001244:	f7ff fbb2 	bl	80009ac <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800124a:	e008      	b.n	800125e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800124c:	f7ff fbae 	bl	80009ac <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e20e      	b.n	800167c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800125e:	4b22      	ldr	r3, [pc, #136]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001266:	2b00      	cmp	r3, #0
 8001268:	d1f0      	bne.n	800124c <HAL_RCC_OscConfig+0x1e0>
 800126a:	e000      	b.n	800126e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800126c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0308 	and.w	r3, r3, #8
 8001276:	2b00      	cmp	r3, #0
 8001278:	d041      	beq.n	80012fe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	695b      	ldr	r3, [r3, #20]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d01c      	beq.n	80012bc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001282:	4b19      	ldr	r3, [pc, #100]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 8001284:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001288:	4a17      	ldr	r2, [pc, #92]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 800128a:	f043 0301 	orr.w	r3, r3, #1
 800128e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001292:	f7ff fb8b 	bl	80009ac <HAL_GetTick>
 8001296:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001298:	e008      	b.n	80012ac <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800129a:	f7ff fb87 	bl	80009ac <HAL_GetTick>
 800129e:	4602      	mov	r2, r0
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d901      	bls.n	80012ac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80012a8:	2303      	movs	r3, #3
 80012aa:	e1e7      	b.n	800167c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012ac:	4b0e      	ldr	r3, [pc, #56]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80012ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012b2:	f003 0302 	and.w	r3, r3, #2
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d0ef      	beq.n	800129a <HAL_RCC_OscConfig+0x22e>
 80012ba:	e020      	b.n	80012fe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012bc:	4b0a      	ldr	r3, [pc, #40]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80012be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012c2:	4a09      	ldr	r2, [pc, #36]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80012c4:	f023 0301 	bic.w	r3, r3, #1
 80012c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012cc:	f7ff fb6e 	bl	80009ac <HAL_GetTick>
 80012d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012d2:	e00d      	b.n	80012f0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012d4:	f7ff fb6a 	bl	80009ac <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d906      	bls.n	80012f0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e1ca      	b.n	800167c <HAL_RCC_OscConfig+0x610>
 80012e6:	bf00      	nop
 80012e8:	40021000 	.word	0x40021000
 80012ec:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012f0:	4b8c      	ldr	r3, [pc, #560]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80012f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012f6:	f003 0302 	and.w	r3, r3, #2
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1ea      	bne.n	80012d4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0304 	and.w	r3, r3, #4
 8001306:	2b00      	cmp	r3, #0
 8001308:	f000 80a6 	beq.w	8001458 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800130c:	2300      	movs	r3, #0
 800130e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001310:	4b84      	ldr	r3, [pc, #528]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 8001312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001314:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d101      	bne.n	8001320 <HAL_RCC_OscConfig+0x2b4>
 800131c:	2301      	movs	r3, #1
 800131e:	e000      	b.n	8001322 <HAL_RCC_OscConfig+0x2b6>
 8001320:	2300      	movs	r3, #0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d00d      	beq.n	8001342 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001326:	4b7f      	ldr	r3, [pc, #508]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 8001328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800132a:	4a7e      	ldr	r2, [pc, #504]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 800132c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001330:	6593      	str	r3, [r2, #88]	@ 0x58
 8001332:	4b7c      	ldr	r3, [pc, #496]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 8001334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800133e:	2301      	movs	r3, #1
 8001340:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001342:	4b79      	ldr	r3, [pc, #484]	@ (8001528 <HAL_RCC_OscConfig+0x4bc>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800134a:	2b00      	cmp	r3, #0
 800134c:	d118      	bne.n	8001380 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800134e:	4b76      	ldr	r3, [pc, #472]	@ (8001528 <HAL_RCC_OscConfig+0x4bc>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a75      	ldr	r2, [pc, #468]	@ (8001528 <HAL_RCC_OscConfig+0x4bc>)
 8001354:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001358:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800135a:	f7ff fb27 	bl	80009ac <HAL_GetTick>
 800135e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001360:	e008      	b.n	8001374 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001362:	f7ff fb23 	bl	80009ac <HAL_GetTick>
 8001366:	4602      	mov	r2, r0
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	2b02      	cmp	r3, #2
 800136e:	d901      	bls.n	8001374 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001370:	2303      	movs	r3, #3
 8001372:	e183      	b.n	800167c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001374:	4b6c      	ldr	r3, [pc, #432]	@ (8001528 <HAL_RCC_OscConfig+0x4bc>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800137c:	2b00      	cmp	r3, #0
 800137e:	d0f0      	beq.n	8001362 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d108      	bne.n	800139a <HAL_RCC_OscConfig+0x32e>
 8001388:	4b66      	ldr	r3, [pc, #408]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 800138a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800138e:	4a65      	ldr	r2, [pc, #404]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 8001390:	f043 0301 	orr.w	r3, r3, #1
 8001394:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001398:	e024      	b.n	80013e4 <HAL_RCC_OscConfig+0x378>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	2b05      	cmp	r3, #5
 80013a0:	d110      	bne.n	80013c4 <HAL_RCC_OscConfig+0x358>
 80013a2:	4b60      	ldr	r3, [pc, #384]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80013a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013a8:	4a5e      	ldr	r2, [pc, #376]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80013aa:	f043 0304 	orr.w	r3, r3, #4
 80013ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013b2:	4b5c      	ldr	r3, [pc, #368]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80013b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013b8:	4a5a      	ldr	r2, [pc, #360]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80013ba:	f043 0301 	orr.w	r3, r3, #1
 80013be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013c2:	e00f      	b.n	80013e4 <HAL_RCC_OscConfig+0x378>
 80013c4:	4b57      	ldr	r3, [pc, #348]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80013c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013ca:	4a56      	ldr	r2, [pc, #344]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80013cc:	f023 0301 	bic.w	r3, r3, #1
 80013d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013d4:	4b53      	ldr	r3, [pc, #332]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80013d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013da:	4a52      	ldr	r2, [pc, #328]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80013dc:	f023 0304 	bic.w	r3, r3, #4
 80013e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d016      	beq.n	800141a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013ec:	f7ff fade 	bl	80009ac <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013f2:	e00a      	b.n	800140a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013f4:	f7ff fada 	bl	80009ac <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001402:	4293      	cmp	r3, r2
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e138      	b.n	800167c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800140a:	4b46      	ldr	r3, [pc, #280]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 800140c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d0ed      	beq.n	80013f4 <HAL_RCC_OscConfig+0x388>
 8001418:	e015      	b.n	8001446 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800141a:	f7ff fac7 	bl	80009ac <HAL_GetTick>
 800141e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001420:	e00a      	b.n	8001438 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001422:	f7ff fac3 	bl	80009ac <HAL_GetTick>
 8001426:	4602      	mov	r2, r0
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001430:	4293      	cmp	r3, r2
 8001432:	d901      	bls.n	8001438 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e121      	b.n	800167c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001438:	4b3a      	ldr	r3, [pc, #232]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 800143a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1ed      	bne.n	8001422 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001446:	7ffb      	ldrb	r3, [r7, #31]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d105      	bne.n	8001458 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800144c:	4b35      	ldr	r3, [pc, #212]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 800144e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001450:	4a34      	ldr	r2, [pc, #208]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 8001452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001456:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0320 	and.w	r3, r3, #32
 8001460:	2b00      	cmp	r3, #0
 8001462:	d03c      	beq.n	80014de <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d01c      	beq.n	80014a6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800146c:	4b2d      	ldr	r3, [pc, #180]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 800146e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001472:	4a2c      	ldr	r2, [pc, #176]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 8001474:	f043 0301 	orr.w	r3, r3, #1
 8001478:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800147c:	f7ff fa96 	bl	80009ac <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001484:	f7ff fa92 	bl	80009ac <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e0f2      	b.n	800167c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001496:	4b23      	ldr	r3, [pc, #140]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 8001498:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800149c:	f003 0302 	and.w	r3, r3, #2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0ef      	beq.n	8001484 <HAL_RCC_OscConfig+0x418>
 80014a4:	e01b      	b.n	80014de <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80014a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80014a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80014ae:	f023 0301 	bic.w	r3, r3, #1
 80014b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014b6:	f7ff fa79 	bl	80009ac <HAL_GetTick>
 80014ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80014bc:	e008      	b.n	80014d0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014be:	f7ff fa75 	bl	80009ac <HAL_GetTick>
 80014c2:	4602      	mov	r2, r0
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d901      	bls.n	80014d0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80014cc:	2303      	movs	r3, #3
 80014ce:	e0d5      	b.n	800167c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80014d0:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80014d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d1ef      	bne.n	80014be <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	f000 80c9 	beq.w	800167a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 030c 	and.w	r3, r3, #12
 80014f0:	2b0c      	cmp	r3, #12
 80014f2:	f000 8083 	beq.w	80015fc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	69db      	ldr	r3, [r3, #28]
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d15e      	bne.n	80015bc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014fe:	4b09      	ldr	r3, [pc, #36]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a08      	ldr	r2, [pc, #32]	@ (8001524 <HAL_RCC_OscConfig+0x4b8>)
 8001504:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001508:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800150a:	f7ff fa4f 	bl	80009ac <HAL_GetTick>
 800150e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001510:	e00c      	b.n	800152c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001512:	f7ff fa4b 	bl	80009ac <HAL_GetTick>
 8001516:	4602      	mov	r2, r0
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d905      	bls.n	800152c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e0ab      	b.n	800167c <HAL_RCC_OscConfig+0x610>
 8001524:	40021000 	.word	0x40021000
 8001528:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800152c:	4b55      	ldr	r3, [pc, #340]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1ec      	bne.n	8001512 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001538:	4b52      	ldr	r3, [pc, #328]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 800153a:	68da      	ldr	r2, [r3, #12]
 800153c:	4b52      	ldr	r3, [pc, #328]	@ (8001688 <HAL_RCC_OscConfig+0x61c>)
 800153e:	4013      	ands	r3, r2
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	6a11      	ldr	r1, [r2, #32]
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001548:	3a01      	subs	r2, #1
 800154a:	0112      	lsls	r2, r2, #4
 800154c:	4311      	orrs	r1, r2
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001552:	0212      	lsls	r2, r2, #8
 8001554:	4311      	orrs	r1, r2
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800155a:	0852      	lsrs	r2, r2, #1
 800155c:	3a01      	subs	r2, #1
 800155e:	0552      	lsls	r2, r2, #21
 8001560:	4311      	orrs	r1, r2
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001566:	0852      	lsrs	r2, r2, #1
 8001568:	3a01      	subs	r2, #1
 800156a:	0652      	lsls	r2, r2, #25
 800156c:	4311      	orrs	r1, r2
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001572:	06d2      	lsls	r2, r2, #27
 8001574:	430a      	orrs	r2, r1
 8001576:	4943      	ldr	r1, [pc, #268]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 8001578:	4313      	orrs	r3, r2
 800157a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800157c:	4b41      	ldr	r3, [pc, #260]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a40      	ldr	r2, [pc, #256]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 8001582:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001586:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001588:	4b3e      	ldr	r3, [pc, #248]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	4a3d      	ldr	r2, [pc, #244]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 800158e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001592:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001594:	f7ff fa0a 	bl	80009ac <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800159a:	e008      	b.n	80015ae <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800159c:	f7ff fa06 	bl	80009ac <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e066      	b.n	800167c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015ae:	4b35      	ldr	r3, [pc, #212]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d0f0      	beq.n	800159c <HAL_RCC_OscConfig+0x530>
 80015ba:	e05e      	b.n	800167a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015bc:	4b31      	ldr	r3, [pc, #196]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a30      	ldr	r2, [pc, #192]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 80015c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80015c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c8:	f7ff f9f0 	bl	80009ac <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015d0:	f7ff f9ec 	bl	80009ac <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e04c      	b.n	800167c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015e2:	4b28      	ldr	r3, [pc, #160]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80015ee:	4b25      	ldr	r3, [pc, #148]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 80015f0:	68da      	ldr	r2, [r3, #12]
 80015f2:	4924      	ldr	r1, [pc, #144]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 80015f4:	4b25      	ldr	r3, [pc, #148]	@ (800168c <HAL_RCC_OscConfig+0x620>)
 80015f6:	4013      	ands	r3, r2
 80015f8:	60cb      	str	r3, [r1, #12]
 80015fa:	e03e      	b.n	800167a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	69db      	ldr	r3, [r3, #28]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d101      	bne.n	8001608 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e039      	b.n	800167c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001608:	4b1e      	ldr	r3, [pc, #120]	@ (8001684 <HAL_RCC_OscConfig+0x618>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	f003 0203 	and.w	r2, r3, #3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a1b      	ldr	r3, [r3, #32]
 8001618:	429a      	cmp	r2, r3
 800161a:	d12c      	bne.n	8001676 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001626:	3b01      	subs	r3, #1
 8001628:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800162a:	429a      	cmp	r2, r3
 800162c:	d123      	bne.n	8001676 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001638:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800163a:	429a      	cmp	r2, r3
 800163c:	d11b      	bne.n	8001676 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001648:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800164a:	429a      	cmp	r2, r3
 800164c:	d113      	bne.n	8001676 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001658:	085b      	lsrs	r3, r3, #1
 800165a:	3b01      	subs	r3, #1
 800165c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800165e:	429a      	cmp	r2, r3
 8001660:	d109      	bne.n	8001676 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800166c:	085b      	lsrs	r3, r3, #1
 800166e:	3b01      	subs	r3, #1
 8001670:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001672:	429a      	cmp	r2, r3
 8001674:	d001      	beq.n	800167a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e000      	b.n	800167c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3720      	adds	r7, #32
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40021000 	.word	0x40021000
 8001688:	019f800c 	.word	0x019f800c
 800168c:	feeefffc 	.word	0xfeeefffc

08001690 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800169a:	2300      	movs	r3, #0
 800169c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d101      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e11e      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016a8:	4b91      	ldr	r3, [pc, #580]	@ (80018f0 <HAL_RCC_ClockConfig+0x260>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 030f 	and.w	r3, r3, #15
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d910      	bls.n	80016d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016b6:	4b8e      	ldr	r3, [pc, #568]	@ (80018f0 <HAL_RCC_ClockConfig+0x260>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f023 020f 	bic.w	r2, r3, #15
 80016be:	498c      	ldr	r1, [pc, #560]	@ (80018f0 <HAL_RCC_ClockConfig+0x260>)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016c6:	4b8a      	ldr	r3, [pc, #552]	@ (80018f0 <HAL_RCC_ClockConfig+0x260>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 030f 	and.w	r3, r3, #15
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d001      	beq.n	80016d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e106      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d073      	beq.n	80017cc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	2b03      	cmp	r3, #3
 80016ea:	d129      	bne.n	8001740 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ec:	4b81      	ldr	r3, [pc, #516]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d101      	bne.n	80016fc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e0f4      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80016fc:	f000 f966 	bl	80019cc <RCC_GetSysClockFreqFromPLLSource>
 8001700:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	4a7c      	ldr	r2, [pc, #496]	@ (80018f8 <HAL_RCC_ClockConfig+0x268>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d93f      	bls.n	800178a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800170a:	4b7a      	ldr	r3, [pc, #488]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d009      	beq.n	800172a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800171e:	2b00      	cmp	r3, #0
 8001720:	d033      	beq.n	800178a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001726:	2b00      	cmp	r3, #0
 8001728:	d12f      	bne.n	800178a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800172a:	4b72      	ldr	r3, [pc, #456]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001732:	4a70      	ldr	r2, [pc, #448]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001734:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001738:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800173a:	2380      	movs	r3, #128	@ 0x80
 800173c:	617b      	str	r3, [r7, #20]
 800173e:	e024      	b.n	800178a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	2b02      	cmp	r3, #2
 8001746:	d107      	bne.n	8001758 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001748:	4b6a      	ldr	r3, [pc, #424]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d109      	bne.n	8001768 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e0c6      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001758:	4b66      	ldr	r3, [pc, #408]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001760:	2b00      	cmp	r3, #0
 8001762:	d101      	bne.n	8001768 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e0be      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001768:	f000 f8ce 	bl	8001908 <HAL_RCC_GetSysClockFreq>
 800176c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	4a61      	ldr	r2, [pc, #388]	@ (80018f8 <HAL_RCC_ClockConfig+0x268>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d909      	bls.n	800178a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001776:	4b5f      	ldr	r3, [pc, #380]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800177e:	4a5d      	ldr	r2, [pc, #372]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001780:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001784:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001786:	2380      	movs	r3, #128	@ 0x80
 8001788:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800178a:	4b5a      	ldr	r3, [pc, #360]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f023 0203 	bic.w	r2, r3, #3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	4957      	ldr	r1, [pc, #348]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001798:	4313      	orrs	r3, r2
 800179a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800179c:	f7ff f906 	bl	80009ac <HAL_GetTick>
 80017a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017a2:	e00a      	b.n	80017ba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017a4:	f7ff f902 	bl	80009ac <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e095      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ba:	4b4e      	ldr	r3, [pc, #312]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f003 020c 	and.w	r2, r3, #12
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d1eb      	bne.n	80017a4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0302 	and.w	r3, r3, #2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d023      	beq.n	8001820 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d005      	beq.n	80017f0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017e4:	4b43      	ldr	r3, [pc, #268]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	4a42      	ldr	r2, [pc, #264]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80017ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80017ee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0308 	and.w	r3, r3, #8
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d007      	beq.n	800180c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80017fc:	4b3d      	ldr	r3, [pc, #244]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001804:	4a3b      	ldr	r2, [pc, #236]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001806:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800180a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800180c:	4b39      	ldr	r3, [pc, #228]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	4936      	ldr	r1, [pc, #216]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800181a:	4313      	orrs	r3, r2
 800181c:	608b      	str	r3, [r1, #8]
 800181e:	e008      	b.n	8001832 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	2b80      	cmp	r3, #128	@ 0x80
 8001824:	d105      	bne.n	8001832 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001826:	4b33      	ldr	r3, [pc, #204]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	4a32      	ldr	r2, [pc, #200]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800182c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001830:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001832:	4b2f      	ldr	r3, [pc, #188]	@ (80018f0 <HAL_RCC_ClockConfig+0x260>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	683a      	ldr	r2, [r7, #0]
 800183c:	429a      	cmp	r2, r3
 800183e:	d21d      	bcs.n	800187c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001840:	4b2b      	ldr	r3, [pc, #172]	@ (80018f0 <HAL_RCC_ClockConfig+0x260>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f023 020f 	bic.w	r2, r3, #15
 8001848:	4929      	ldr	r1, [pc, #164]	@ (80018f0 <HAL_RCC_ClockConfig+0x260>)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	4313      	orrs	r3, r2
 800184e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001850:	f7ff f8ac 	bl	80009ac <HAL_GetTick>
 8001854:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001856:	e00a      	b.n	800186e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001858:	f7ff f8a8 	bl	80009ac <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001866:	4293      	cmp	r3, r2
 8001868:	d901      	bls.n	800186e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e03b      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800186e:	4b20      	ldr	r3, [pc, #128]	@ (80018f0 <HAL_RCC_ClockConfig+0x260>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	429a      	cmp	r2, r3
 800187a:	d1ed      	bne.n	8001858 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0304 	and.w	r3, r3, #4
 8001884:	2b00      	cmp	r3, #0
 8001886:	d008      	beq.n	800189a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001888:	4b1a      	ldr	r3, [pc, #104]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	4917      	ldr	r1, [pc, #92]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001896:	4313      	orrs	r3, r2
 8001898:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 0308 	and.w	r3, r3, #8
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d009      	beq.n	80018ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018a6:	4b13      	ldr	r3, [pc, #76]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	00db      	lsls	r3, r3, #3
 80018b4:	490f      	ldr	r1, [pc, #60]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80018b6:	4313      	orrs	r3, r2
 80018b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018ba:	f000 f825 	bl	8001908 <HAL_RCC_GetSysClockFreq>
 80018be:	4602      	mov	r2, r0
 80018c0:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	091b      	lsrs	r3, r3, #4
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	490c      	ldr	r1, [pc, #48]	@ (80018fc <HAL_RCC_ClockConfig+0x26c>)
 80018cc:	5ccb      	ldrb	r3, [r1, r3]
 80018ce:	f003 031f 	and.w	r3, r3, #31
 80018d2:	fa22 f303 	lsr.w	r3, r2, r3
 80018d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001900 <HAL_RCC_ClockConfig+0x270>)
 80018d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80018da:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <HAL_RCC_ClockConfig+0x274>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff f818 	bl	8000914 <HAL_InitTick>
 80018e4:	4603      	mov	r3, r0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3718      	adds	r7, #24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40022000 	.word	0x40022000
 80018f4:	40021000 	.word	0x40021000
 80018f8:	04c4b400 	.word	0x04c4b400
 80018fc:	080021d4 	.word	0x080021d4
 8001900:	20000000 	.word	0x20000000
 8001904:	20000004 	.word	0x20000004

08001908 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001908:	b480      	push	{r7}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800190e:	4b2c      	ldr	r3, [pc, #176]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 030c 	and.w	r3, r3, #12
 8001916:	2b04      	cmp	r3, #4
 8001918:	d102      	bne.n	8001920 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800191a:	4b2a      	ldr	r3, [pc, #168]	@ (80019c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800191c:	613b      	str	r3, [r7, #16]
 800191e:	e047      	b.n	80019b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001920:	4b27      	ldr	r3, [pc, #156]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f003 030c 	and.w	r3, r3, #12
 8001928:	2b08      	cmp	r3, #8
 800192a:	d102      	bne.n	8001932 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800192c:	4b26      	ldr	r3, [pc, #152]	@ (80019c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	e03e      	b.n	80019b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001932:	4b23      	ldr	r3, [pc, #140]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	2b0c      	cmp	r3, #12
 800193c:	d136      	bne.n	80019ac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800193e:	4b20      	ldr	r3, [pc, #128]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	f003 0303 	and.w	r3, r3, #3
 8001946:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001948:	4b1d      	ldr	r3, [pc, #116]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	091b      	lsrs	r3, r3, #4
 800194e:	f003 030f 	and.w	r3, r3, #15
 8001952:	3301      	adds	r3, #1
 8001954:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2b03      	cmp	r3, #3
 800195a:	d10c      	bne.n	8001976 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800195c:	4a1a      	ldr	r2, [pc, #104]	@ (80019c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	fbb2 f3f3 	udiv	r3, r2, r3
 8001964:	4a16      	ldr	r2, [pc, #88]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001966:	68d2      	ldr	r2, [r2, #12]
 8001968:	0a12      	lsrs	r2, r2, #8
 800196a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800196e:	fb02 f303 	mul.w	r3, r2, r3
 8001972:	617b      	str	r3, [r7, #20]
      break;
 8001974:	e00c      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001976:	4a13      	ldr	r2, [pc, #76]	@ (80019c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	fbb2 f3f3 	udiv	r3, r2, r3
 800197e:	4a10      	ldr	r2, [pc, #64]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001980:	68d2      	ldr	r2, [r2, #12]
 8001982:	0a12      	lsrs	r2, r2, #8
 8001984:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001988:	fb02 f303 	mul.w	r3, r2, r3
 800198c:	617b      	str	r3, [r7, #20]
      break;
 800198e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001990:	4b0b      	ldr	r3, [pc, #44]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	0e5b      	lsrs	r3, r3, #25
 8001996:	f003 0303 	and.w	r3, r3, #3
 800199a:	3301      	adds	r3, #1
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80019a0:	697a      	ldr	r2, [r7, #20]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a8:	613b      	str	r3, [r7, #16]
 80019aa:	e001      	b.n	80019b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80019ac:	2300      	movs	r3, #0
 80019ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80019b0:	693b      	ldr	r3, [r7, #16]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	371c      	adds	r7, #28
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	40021000 	.word	0x40021000
 80019c4:	00f42400 	.word	0x00f42400
 80019c8:	007a1200 	.word	0x007a1200

080019cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b087      	sub	sp, #28
 80019d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80019d2:	4b1e      	ldr	r3, [pc, #120]	@ (8001a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80019dc:	4b1b      	ldr	r3, [pc, #108]	@ (8001a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	091b      	lsrs	r3, r3, #4
 80019e2:	f003 030f 	and.w	r3, r3, #15
 80019e6:	3301      	adds	r3, #1
 80019e8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	2b03      	cmp	r3, #3
 80019ee:	d10c      	bne.n	8001a0a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019f0:	4a17      	ldr	r2, [pc, #92]	@ (8001a50 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f8:	4a14      	ldr	r2, [pc, #80]	@ (8001a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80019fa:	68d2      	ldr	r2, [r2, #12]
 80019fc:	0a12      	lsrs	r2, r2, #8
 80019fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001a02:	fb02 f303 	mul.w	r3, r2, r3
 8001a06:	617b      	str	r3, [r7, #20]
    break;
 8001a08:	e00c      	b.n	8001a24 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a0a:	4a12      	ldr	r2, [pc, #72]	@ (8001a54 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a12:	4a0e      	ldr	r2, [pc, #56]	@ (8001a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a14:	68d2      	ldr	r2, [r2, #12]
 8001a16:	0a12      	lsrs	r2, r2, #8
 8001a18:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001a1c:	fb02 f303 	mul.w	r3, r2, r3
 8001a20:	617b      	str	r3, [r7, #20]
    break;
 8001a22:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a24:	4b09      	ldr	r3, [pc, #36]	@ (8001a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	0e5b      	lsrs	r3, r3, #25
 8001a2a:	f003 0303 	and.w	r3, r3, #3
 8001a2e:	3301      	adds	r3, #1
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001a34:	697a      	ldr	r2, [r7, #20]
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001a3e:	687b      	ldr	r3, [r7, #4]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	371c      	adds	r7, #28
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	007a1200 	.word	0x007a1200
 8001a54:	00f42400 	.word	0x00f42400

08001a58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e09d      	b.n	8001ba6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d108      	bne.n	8001a84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001a7a:	d009      	beq.n	8001a90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	61da      	str	r2, [r3, #28]
 8001a82:	e005      	b.n	8001a90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d106      	bne.n	8001ab0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7fe fe6a 	bl	8000784 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001ac6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001ad0:	d902      	bls.n	8001ad8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	e002      	b.n	8001ade <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001ad8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001adc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8001ae6:	d007      	beq.n	8001af8 <HAL_SPI_Init+0xa0>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001af0:	d002      	beq.n	8001af8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2200      	movs	r2, #0
 8001af6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001b08:	431a      	orrs	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	431a      	orrs	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	f003 0301 	and.w	r3, r3, #1
 8001b1c:	431a      	orrs	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	699b      	ldr	r3, [r3, #24]
 8001b22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b26:	431a      	orrs	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	69db      	ldr	r3, [r3, #28]
 8001b2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b30:	431a      	orrs	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6a1b      	ldr	r3, [r3, #32]
 8001b36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b3a:	ea42 0103 	orr.w	r1, r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b42:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	0c1b      	lsrs	r3, r3, #16
 8001b54:	f003 0204 	and.w	r2, r3, #4
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5c:	f003 0310 	and.w	r3, r3, #16
 8001b60:	431a      	orrs	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b66:	f003 0308 	and.w	r3, r3, #8
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001b74:	ea42 0103 	orr.w	r1, r2, r3
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	430a      	orrs	r2, r1
 8001b84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	69da      	ldr	r2, [r3, #28]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b088      	sub	sp, #32
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	60f8      	str	r0, [r7, #12]
 8001bb6:	60b9      	str	r1, [r7, #8]
 8001bb8:	603b      	str	r3, [r7, #0]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001bbe:	f7fe fef5 	bl	80009ac <HAL_GetTick>
 8001bc2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001bc4:	88fb      	ldrh	r3, [r7, #6]
 8001bc6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d001      	beq.n	8001bd8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	e15c      	b.n	8001e92 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d002      	beq.n	8001be4 <HAL_SPI_Transmit+0x36>
 8001bde:	88fb      	ldrh	r3, [r7, #6]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e154      	b.n	8001e92 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d101      	bne.n	8001bf6 <HAL_SPI_Transmit+0x48>
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	e14d      	b.n	8001e92 <HAL_SPI_Transmit+0x2e4>
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2203      	movs	r2, #3
 8001c02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	88fa      	ldrh	r2, [r7, #6]
 8001c16:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	88fa      	ldrh	r2, [r7, #6]
 8001c1c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2200      	movs	r2, #0
 8001c22:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2200      	movs	r2, #0
 8001c38:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c48:	d10f      	bne.n	8001c6a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001c58:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c68:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c74:	2b40      	cmp	r3, #64	@ 0x40
 8001c76:	d007      	beq.n	8001c88 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001c90:	d952      	bls.n	8001d38 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d002      	beq.n	8001ca0 <HAL_SPI_Transmit+0xf2>
 8001c9a:	8b7b      	ldrh	r3, [r7, #26]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d145      	bne.n	8001d2c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ca4:	881a      	ldrh	r2, [r3, #0]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cb0:	1c9a      	adds	r2, r3, #2
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	3b01      	subs	r3, #1
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001cc4:	e032      	b.n	8001d2c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d112      	bne.n	8001cfa <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cd8:	881a      	ldrh	r2, [r3, #0]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ce4:	1c9a      	adds	r2, r3, #2
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	b29a      	uxth	r2, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001cf8:	e018      	b.n	8001d2c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001cfa:	f7fe fe57 	bl	80009ac <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	683a      	ldr	r2, [r7, #0]
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d803      	bhi.n	8001d12 <HAL_SPI_Transmit+0x164>
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d10:	d102      	bne.n	8001d18 <HAL_SPI_Transmit+0x16a>
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d109      	bne.n	8001d2c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2200      	movs	r2, #0
 8001d24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e0b2      	b.n	8001e92 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d1c7      	bne.n	8001cc6 <HAL_SPI_Transmit+0x118>
 8001d36:	e083      	b.n	8001e40 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d002      	beq.n	8001d46 <HAL_SPI_Transmit+0x198>
 8001d40:	8b7b      	ldrh	r3, [r7, #26]
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d177      	bne.n	8001e36 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d912      	bls.n	8001d76 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d54:	881a      	ldrh	r2, [r3, #0]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d60:	1c9a      	adds	r2, r3, #2
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	3b02      	subs	r3, #2
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001d74:	e05f      	b.n	8001e36 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	330c      	adds	r3, #12
 8001d80:	7812      	ldrb	r2, [r2, #0]
 8001d82:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d88:	1c5a      	adds	r2, r3, #1
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	3b01      	subs	r3, #1
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8001d9c:	e04b      	b.n	8001e36 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d12b      	bne.n	8001e04 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d912      	bls.n	8001ddc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dba:	881a      	ldrh	r2, [r3, #0]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dc6:	1c9a      	adds	r2, r3, #2
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	3b02      	subs	r3, #2
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001dda:	e02c      	b.n	8001e36 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	330c      	adds	r3, #12
 8001de6:	7812      	ldrb	r2, [r2, #0]
 8001de8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dee:	1c5a      	adds	r2, r3, #1
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	b29a      	uxth	r2, r3
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001e02:	e018      	b.n	8001e36 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001e04:	f7fe fdd2 	bl	80009ac <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d803      	bhi.n	8001e1c <HAL_SPI_Transmit+0x26e>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e1a:	d102      	bne.n	8001e22 <HAL_SPI_Transmit+0x274>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d109      	bne.n	8001e36 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2201      	movs	r2, #1
 8001e26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e02d      	b.n	8001e92 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d1ae      	bne.n	8001d9e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001e40:	69fa      	ldr	r2, [r7, #28]
 8001e42:	6839      	ldr	r1, [r7, #0]
 8001e44:	68f8      	ldr	r0, [r7, #12]
 8001e46:	f000 f947 	bl	80020d8 <SPI_EndRxTxTransaction>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d002      	beq.n	8001e56 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2220      	movs	r2, #32
 8001e54:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d10a      	bne.n	8001e74 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e5e:	2300      	movs	r3, #0
 8001e60:	617b      	str	r3, [r7, #20]
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	617b      	str	r3, [r7, #20]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	617b      	str	r3, [r7, #20]
 8001e72:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e000      	b.n	8001e92 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8001e90:	2300      	movs	r3, #0
  }
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3720      	adds	r7, #32
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
	...

08001e9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b088      	sub	sp, #32
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	603b      	str	r3, [r7, #0]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001eac:	f7fe fd7e 	bl	80009ac <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001eb4:	1a9b      	subs	r3, r3, r2
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	4413      	add	r3, r2
 8001eba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001ebc:	f7fe fd76 	bl	80009ac <HAL_GetTick>
 8001ec0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001ec2:	4b39      	ldr	r3, [pc, #228]	@ (8001fa8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	015b      	lsls	r3, r3, #5
 8001ec8:	0d1b      	lsrs	r3, r3, #20
 8001eca:	69fa      	ldr	r2, [r7, #28]
 8001ecc:	fb02 f303 	mul.w	r3, r2, r3
 8001ed0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001ed2:	e054      	b.n	8001f7e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eda:	d050      	beq.n	8001f7e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001edc:	f7fe fd66 	bl	80009ac <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	69fa      	ldr	r2, [r7, #28]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d902      	bls.n	8001ef2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d13d      	bne.n	8001f6e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	685a      	ldr	r2, [r3, #4]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001f00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001f0a:	d111      	bne.n	8001f30 <SPI_WaitFlagStateUntilTimeout+0x94>
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001f14:	d004      	beq.n	8001f20 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f1e:	d107      	bne.n	8001f30 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001f2e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f38:	d10f      	bne.n	8001f5a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001f58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e017      	b.n	8001f9e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	3b01      	subs	r3, #1
 8001f7c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	4013      	ands	r3, r2
 8001f88:	68ba      	ldr	r2, [r7, #8]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	bf0c      	ite	eq
 8001f8e:	2301      	moveq	r3, #1
 8001f90:	2300      	movne	r3, #0
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	461a      	mov	r2, r3
 8001f96:	79fb      	ldrb	r3, [r7, #7]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d19b      	bne.n	8001ed4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3720      	adds	r7, #32
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000000 	.word	0x20000000

08001fac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	@ 0x28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	60b9      	str	r1, [r7, #8]
 8001fb6:	607a      	str	r2, [r7, #4]
 8001fb8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001fbe:	f7fe fcf5 	bl	80009ac <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fc6:	1a9b      	subs	r3, r3, r2
 8001fc8:	683a      	ldr	r2, [r7, #0]
 8001fca:	4413      	add	r3, r2
 8001fcc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8001fce:	f7fe fced 	bl	80009ac <HAL_GetTick>
 8001fd2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	330c      	adds	r3, #12
 8001fda:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001fdc:	4b3d      	ldr	r3, [pc, #244]	@ (80020d4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	4413      	add	r3, r2
 8001fe6:	00da      	lsls	r2, r3, #3
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	0d1b      	lsrs	r3, r3, #20
 8001fec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fee:	fb02 f303 	mul.w	r3, r2, r3
 8001ff2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001ff4:	e060      	b.n	80020b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8001ffc:	d107      	bne.n	800200e <SPI_WaitFifoStateUntilTimeout+0x62>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d104      	bne.n	800200e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	b2db      	uxtb	r3, r3
 800200a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800200c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002014:	d050      	beq.n	80020b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002016:	f7fe fcc9 	bl	80009ac <HAL_GetTick>
 800201a:	4602      	mov	r2, r0
 800201c:	6a3b      	ldr	r3, [r7, #32]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002022:	429a      	cmp	r2, r3
 8002024:	d902      	bls.n	800202c <SPI_WaitFifoStateUntilTimeout+0x80>
 8002026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002028:	2b00      	cmp	r3, #0
 800202a:	d13d      	bne.n	80020a8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	685a      	ldr	r2, [r3, #4]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800203a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002044:	d111      	bne.n	800206a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800204e:	d004      	beq.n	800205a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002058:	d107      	bne.n	800206a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002068:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800206e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002072:	d10f      	bne.n	8002094 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002092:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e010      	b.n	80020ca <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80020ae:	2300      	movs	r3, #0
 80020b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	3b01      	subs	r3, #1
 80020b6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	4013      	ands	r3, r2
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d196      	bne.n	8001ff6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3728      	adds	r7, #40	@ 0x28
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20000000 	.word	0x20000000

080020d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af02      	add	r7, sp, #8
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f7ff ff5b 	bl	8001fac <SPI_WaitFifoStateUntilTimeout>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d007      	beq.n	800210c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002100:	f043 0220 	orr.w	r2, r3, #32
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e027      	b.n	800215c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	2200      	movs	r2, #0
 8002114:	2180      	movs	r1, #128	@ 0x80
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f7ff fec0 	bl	8001e9c <SPI_WaitFlagStateUntilTimeout>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d007      	beq.n	8002132 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002126:	f043 0220 	orr.w	r2, r3, #32
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e014      	b.n	800215c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	9300      	str	r3, [sp, #0]
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	2200      	movs	r2, #0
 800213a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800213e:	68f8      	ldr	r0, [r7, #12]
 8002140:	f7ff ff34 	bl	8001fac <SPI_WaitFifoStateUntilTimeout>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d007      	beq.n	800215a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800214e:	f043 0220 	orr.w	r2, r3, #32
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e000      	b.n	800215c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3710      	adds	r7, #16
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <memset>:
 8002164:	4402      	add	r2, r0
 8002166:	4603      	mov	r3, r0
 8002168:	4293      	cmp	r3, r2
 800216a:	d100      	bne.n	800216e <memset+0xa>
 800216c:	4770      	bx	lr
 800216e:	f803 1b01 	strb.w	r1, [r3], #1
 8002172:	e7f9      	b.n	8002168 <memset+0x4>

08002174 <__libc_init_array>:
 8002174:	b570      	push	{r4, r5, r6, lr}
 8002176:	4d0d      	ldr	r5, [pc, #52]	@ (80021ac <__libc_init_array+0x38>)
 8002178:	4c0d      	ldr	r4, [pc, #52]	@ (80021b0 <__libc_init_array+0x3c>)
 800217a:	1b64      	subs	r4, r4, r5
 800217c:	10a4      	asrs	r4, r4, #2
 800217e:	2600      	movs	r6, #0
 8002180:	42a6      	cmp	r6, r4
 8002182:	d109      	bne.n	8002198 <__libc_init_array+0x24>
 8002184:	4d0b      	ldr	r5, [pc, #44]	@ (80021b4 <__libc_init_array+0x40>)
 8002186:	4c0c      	ldr	r4, [pc, #48]	@ (80021b8 <__libc_init_array+0x44>)
 8002188:	f000 f818 	bl	80021bc <_init>
 800218c:	1b64      	subs	r4, r4, r5
 800218e:	10a4      	asrs	r4, r4, #2
 8002190:	2600      	movs	r6, #0
 8002192:	42a6      	cmp	r6, r4
 8002194:	d105      	bne.n	80021a2 <__libc_init_array+0x2e>
 8002196:	bd70      	pop	{r4, r5, r6, pc}
 8002198:	f855 3b04 	ldr.w	r3, [r5], #4
 800219c:	4798      	blx	r3
 800219e:	3601      	adds	r6, #1
 80021a0:	e7ee      	b.n	8002180 <__libc_init_array+0xc>
 80021a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80021a6:	4798      	blx	r3
 80021a8:	3601      	adds	r6, #1
 80021aa:	e7f2      	b.n	8002192 <__libc_init_array+0x1e>
 80021ac:	080021e4 	.word	0x080021e4
 80021b0:	080021e4 	.word	0x080021e4
 80021b4:	080021e4 	.word	0x080021e4
 80021b8:	080021e8 	.word	0x080021e8

080021bc <_init>:
 80021bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021be:	bf00      	nop
 80021c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021c2:	bc08      	pop	{r3}
 80021c4:	469e      	mov	lr, r3
 80021c6:	4770      	bx	lr

080021c8 <_fini>:
 80021c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ca:	bf00      	nop
 80021cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021ce:	bc08      	pop	{r3}
 80021d0:	469e      	mov	lr, r3
 80021d2:	4770      	bx	lr
