Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 17 09:59:08 2018
| Host         : LAPTOP-26490T87 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    26 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |              19 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                  |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                 |                                  |                1 |              1 |
|  clk_use       | mysell_machine/charge_val[3]_i_1_n_0            |                                  |                3 |              4 |
|  clk_use       | mysell_machine/hold_ind_i_1_n_0                 |                                  |                3 |              5 |
|  clk_use       | mysell_machine/display/display/light[1]_i_1_n_0 |                                  |                3 |             10 |
|  clk_use       |                                                 |                                  |               11 |             16 |
|  clk_use       | mysell_machine/count[20]_i_2_n_0                | mysell_machine/count[20]_i_1_n_0 |                5 |             20 |
|  clk_IBUF_BUFG |                                                 | mysell_machine/press/clear       |                6 |             22 |
+----------------+-------------------------------------------------+----------------------------------+------------------+----------------+


