Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Fri May 31 04:35:17 2024
| Host             : binhkieudo-ASUS running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file VC707woDDRHarness_power_routed.rpt -pb VC707woDDRHarness_power_summary_routed.pb -rpx VC707woDDRHarness_power_routed.rpx
| Design           : VC707woDDRHarness
| Device           : xc7vx485tffg1157-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.407        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.162        |
| Device Static (W)        | 0.245        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.021 |        6 |       --- |             --- |
| Slice Logic              |     0.009 |    21335 |       --- |             --- |
|   LUT as Logic           |     0.009 |    10450 |    303600 |            3.44 |
|   CARRY4                 |    <0.001 |      394 |     75900 |            0.52 |
|   LUT as Distributed RAM |    <0.001 |      712 |    130800 |            0.54 |
|   Register               |    <0.001 |     5979 |    607200 |            0.98 |
|   F7/F8 Muxes            |    <0.001 |      470 |    303600 |            0.15 |
|   LUT as Shift Register  |    <0.001 |        2 |    130800 |           <0.01 |
|   Others                 |     0.000 |      271 |       --- |             --- |
| Signals                  |     0.011 |    15775 |       --- |             --- |
| Block RAM                |     0.009 |     13.5 |      1030 |            1.31 |
| MMCM                     |     0.107 |        1 |        14 |            7.14 |
| DSPs                     |    <0.001 |        4 |      2800 |            0.14 |
| I/O                      |     0.004 |       13 |       600 |            2.17 |
| Static Power             |     0.245 |          |           |                 |
| Total                    |     0.407 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.187 |       0.052 |      0.136 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.098 |       0.061 |      0.038 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-------------------------------------------+-----------------+
| Clock                  | Domain                                    | Constraint (ns) |
+------------------------+-------------------------------------------+-----------------+
| JTCK                   | jtag_jtag_TCK                             |           100.0 |
| clk_out1_harnessSysPLL | harnessSysPLL/inst/clk_out1_harnessSysPLL |            20.0 |
| clkfbout_harnessSysPLL | harnessSysPLL/inst/clkfbout_harnessSysPLL |             5.0 |
| sys_clock              | sys_clock_p                               |             5.0 |
+------------------------+-------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------+-----------+
| Name                                                    | Power (W) |
+---------------------------------------------------------+-----------+
| VC707woDDRHarness                                       |     0.162 |
|   bram                                                  |     0.004 |
|     U0                                                  |     0.004 |
|       gint_inst.xpm_spram_mem_gen.xpm_memory_spram_inst |     0.003 |
|   chiptop0                                              |     0.041 |
|     system                                              |     0.041 |
|       spiClockDomainWrapper                             |     0.001 |
|       subsystem_cbus                                    |     0.004 |
|       subsystem_pbus                                    |     0.002 |
|       tile_prci_domain                                  |     0.029 |
|       tlDM                                              |     0.002 |
|   fpga_power_on                                         |     0.002 |
|   harnessSysPLL                                         |     0.111 |
|     inst                                                |     0.111 |
+---------------------------------------------------------+-----------+


