\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields}{}\section{\+\_\+hw\+\_\+mcm\+\_\+iscr\+:\+:\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields Struct Reference}
\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields}\index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a1ce54f36c75acc4864edd3378f68abfa}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a013be3db2faad0ef07dc26f575d51798}{I\+RQ}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a963e59e121fb87d67dda46ac3330a89b}{N\+MI}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a0ea028b9721dd4d9d33a71fb66244ba4}{D\+H\+R\+EQ}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_aa8a2a7de8087ff642bd648c300c678de}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_ac18aa6e16c229b1ec5f13de17e185415}{F\+I\+OC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a736f6bfd3cdd5632c124a2144c721e7b}{F\+D\+ZC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_aa4b2ad1c17bc0aab8a044f6d65d92385}{F\+O\+FC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_acf8beda4c358d51f4b25cd38c7e287d5}{F\+U\+FC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a07957eb840d1caccd8420fde87226244}{F\+I\+XC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a02a6963ab453ffdf30e200fe937321bf}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a6eacff1e017085613564d097eda30de5}{F\+I\+DC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_aab4b4bf6dca1b0182e6863f99b8b3874}{R\+E\+S\+E\+R\+V\+E\+D3}\+: 8
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_ade21770fa22d405f3dd96b8754ed3e41}{F\+I\+O\+CE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a33d66c179ca9fc0c0d8be3345becf17a}{F\+D\+Z\+CE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a1a06ea5eea9e42528ef17c4e1e6fded4}{F\+O\+F\+CE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_acf0293b2426e7a53cea51dfbe3138baa}{F\+U\+F\+CE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a9f257a019e72ac4cfa0662cd8526f53d}{F\+I\+X\+CE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_abd4eccc45cf6ce6e1513bb974bb5497f}{R\+E\+S\+E\+R\+V\+E\+D4}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a9c9cb07d8301c3ea3f0dfe8a5d93682d}{F\+I\+D\+CE}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!D\+H\+R\+EQ@{D\+H\+R\+EQ}}
\index{D\+H\+R\+EQ@{D\+H\+R\+EQ}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+H\+R\+EQ}{DHREQ}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+D\+H\+R\+EQ}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a0ea028b9721dd4d9d33a71fb66244ba4}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a0ea028b9721dd4d9d33a71fb66244ba4}
\mbox{[}3\mbox{]} Debug Halt Request Indicator \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+D\+ZC@{F\+D\+ZC}}
\index{F\+D\+ZC@{F\+D\+ZC}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+D\+ZC}{FDZC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+D\+ZC}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a736f6bfd3cdd5632c124a2144c721e7b}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a736f6bfd3cdd5632c124a2144c721e7b}
\mbox{[}9\mbox{]} F\+PU divide-\/by-\/zero interrupt status \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+D\+Z\+CE@{F\+D\+Z\+CE}}
\index{F\+D\+Z\+CE@{F\+D\+Z\+CE}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+D\+Z\+CE}{FDZCE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+D\+Z\+CE}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a33d66c179ca9fc0c0d8be3345becf17a}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a33d66c179ca9fc0c0d8be3345becf17a}
\mbox{[}25\mbox{]} F\+PU divide-\/by-\/zero interrupt enable \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+I\+DC@{F\+I\+DC}}
\index{F\+I\+DC@{F\+I\+DC}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+I\+DC}{FIDC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+I\+DC}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a6eacff1e017085613564d097eda30de5}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a6eacff1e017085613564d097eda30de5}
\mbox{[}15\mbox{]} F\+PU input denormal interrupt status \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+I\+D\+CE@{F\+I\+D\+CE}}
\index{F\+I\+D\+CE@{F\+I\+D\+CE}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+I\+D\+CE}{FIDCE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+I\+D\+CE}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a9c9cb07d8301c3ea3f0dfe8a5d93682d}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a9c9cb07d8301c3ea3f0dfe8a5d93682d}
\mbox{[}31\mbox{]} F\+PU input denormal interrupt enable \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+I\+OC@{F\+I\+OC}}
\index{F\+I\+OC@{F\+I\+OC}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+I\+OC}{FIOC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+I\+OC}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_ac18aa6e16c229b1ec5f13de17e185415}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_ac18aa6e16c229b1ec5f13de17e185415}
\mbox{[}8\mbox{]} F\+PU invalid operation interrupt status \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+I\+O\+CE@{F\+I\+O\+CE}}
\index{F\+I\+O\+CE@{F\+I\+O\+CE}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+I\+O\+CE}{FIOCE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+I\+O\+CE}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_ade21770fa22d405f3dd96b8754ed3e41}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_ade21770fa22d405f3dd96b8754ed3e41}
\mbox{[}24\mbox{]} F\+PU invalid operation interrupt enable \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+I\+XC@{F\+I\+XC}}
\index{F\+I\+XC@{F\+I\+XC}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+I\+XC}{FIXC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+I\+XC}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a07957eb840d1caccd8420fde87226244}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a07957eb840d1caccd8420fde87226244}
\mbox{[}12\mbox{]} F\+PU inexact interrupt status \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+I\+X\+CE@{F\+I\+X\+CE}}
\index{F\+I\+X\+CE@{F\+I\+X\+CE}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+I\+X\+CE}{FIXCE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+I\+X\+CE}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a9f257a019e72ac4cfa0662cd8526f53d}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a9f257a019e72ac4cfa0662cd8526f53d}
\mbox{[}28\mbox{]} F\+PU inexact interrupt enable \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+O\+FC@{F\+O\+FC}}
\index{F\+O\+FC@{F\+O\+FC}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+O\+FC}{FOFC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+O\+FC}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_aa4b2ad1c17bc0aab8a044f6d65d92385}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_aa4b2ad1c17bc0aab8a044f6d65d92385}
\mbox{[}10\mbox{]} F\+PU overflow interrupt status \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+O\+F\+CE@{F\+O\+F\+CE}}
\index{F\+O\+F\+CE@{F\+O\+F\+CE}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+O\+F\+CE}{FOFCE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+O\+F\+CE}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a1a06ea5eea9e42528ef17c4e1e6fded4}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a1a06ea5eea9e42528ef17c4e1e6fded4}
\mbox{[}26\mbox{]} F\+PU overflow interrupt enable \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+U\+FC@{F\+U\+FC}}
\index{F\+U\+FC@{F\+U\+FC}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+U\+FC}{FUFC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+U\+FC}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_acf8beda4c358d51f4b25cd38c7e287d5}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_acf8beda4c358d51f4b25cd38c7e287d5}
\mbox{[}11\mbox{]} F\+PU underflow interrupt status \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!F\+U\+F\+CE@{F\+U\+F\+CE}}
\index{F\+U\+F\+CE@{F\+U\+F\+CE}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+U\+F\+CE}{FUFCE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+F\+U\+F\+CE}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_acf0293b2426e7a53cea51dfbe3138baa}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_acf0293b2426e7a53cea51dfbe3138baa}
\mbox{[}27\mbox{]} F\+PU underflow interrupt enable \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!I\+RQ@{I\+RQ}}
\index{I\+RQ@{I\+RQ}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+RQ}{IRQ}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+I\+RQ}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a013be3db2faad0ef07dc26f575d51798}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a013be3db2faad0ef07dc26f575d51798}
\mbox{[}1\mbox{]} Normal Interrupt Pending \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!N\+MI@{N\+MI}}
\index{N\+MI@{N\+MI}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{N\+MI}{NMI}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+N\+MI}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a963e59e121fb87d67dda46ac3330a89b}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a963e59e121fb87d67dda46ac3330a89b}
\mbox{[}2\mbox{]} Non-\/maskable Interrupt Pending \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a1ce54f36c75acc4864edd3378f68abfa}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a1ce54f36c75acc4864edd3378f68abfa}
\mbox{[}0\mbox{]} \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_aa8a2a7de8087ff642bd648c300c678de}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_aa8a2a7de8087ff642bd648c300c678de}
\mbox{[}7\+:4\mbox{]} \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a02a6963ab453ffdf30e200fe937321bf}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_a02a6963ab453ffdf30e200fe937321bf}
\mbox{[}14\+:13\mbox{]} \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_aab4b4bf6dca1b0182e6863f99b8b3874}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_aab4b4bf6dca1b0182e6863f99b8b3874}
\mbox{[}23\+:16\mbox{]} \index{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields@{\+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mcm\+\_\+iscr\+::\+\_\+hw\+\_\+mcm\+\_\+iscr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_abd4eccc45cf6ce6e1513bb974bb5497f}{}\label{struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_abd4eccc45cf6ce6e1513bb974bb5497f}
\mbox{[}30\+:29\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcm.\+h\end{DoxyCompactItemize}
