//===----------------------------------------------------------------------===//
//
//                       === Libarch Disassembler ===
//
//  This  document  is the property of "Is This On?" It is considered to be
//  confidential and proprietary and may not be, in any form, reproduced or
//  transmitted, in whole or in part, without express permission of Is This
//  On?.
//
//  Copyright (C) 2023, Harry Moulton - Is This On? Holdings Ltd
//
//  Harry Moulton <me@h3adsh0tzz.com>
//
//===----------------------------------------------------------------------===//

#ifndef __LIBARCH_ARM64_REGISTERS_H__
#define __LIBARCH_ARM64_REGISTERS_H__

/**
 *  NOTE:   This header contains definitions of general-purpose and system registers
 *          for the AArch64/arm64 architecture. Register definitions can be found in
 *          section B1.2.1 of the AArch64 Architecture Reference Manual:
 * 
 *          https://developer.arm.com/documentation/ddi0487/latest/
 * 
 *          ---
 * 
 *          ** General Purpose Registers **
 * 
 *          AArch64 has 31 general-purpose registers, and each can be accessed as:
 *          - A 64-bit register, from x0 to x30
 *          - A 32-bit register, from w0 to w30
 * 
 *          +-----------------------------------+-----------------------------------+
 *          |                                   Rn                                  |
 *          +-----------------------------------+-----------------------------------+
 *                                              |               Wn                  |
 *          |                                   Xn                                  |
 * 
 *          Some notes:
 *          - x30 is used as the Link Register.
 *          - A 64-bit dedicated Stack Pointer (SP) register. The lowest 32-bit's can 
 *            be accessed via WSP.
 *          - A 64-bit Program Counter (PC) register. Cannot be written to, updated on
 *            branch instruction or exception return.
 * 
 */

typedef unsigned int        arm64_reg_t;

/**
 *  \brief      64-bit General Purpose register definitions.
 */
enum
{
    ARM64_REG_X0 = 0,
    ARM64_REG_X1,
    ARM64_REG_X2,
    ARM64_REG_X3,
    ARM64_REG_X4,
    ARM64_REG_X5,
    ARM64_REG_X6,
    ARM64_REG_X7,
    ARM64_REG_X8,
    ARM64_REG_X9,
    ARM64_REG_X10,
    ARM64_REG_X11,
    ARM64_REG_X12,
    ARM64_REG_X13,
    ARM64_REG_X14,
    ARM64_REG_X15,
    ARM64_REG_X16,
    ARM64_REG_X17,
    ARM64_REG_X18,
    ARM64_REG_X19,
    ARM64_REG_X20,
    ARM64_REG_X21,
    ARM64_REG_X22,
    ARM64_REG_X23,
    ARM64_REG_X24,
    ARM64_REG_X25,
    ARM64_REG_X26,
    ARM64_REG_X27,
    ARM64_REG_X28,
    ARM64_REG_X29,
    ARM64_REG_SP,
    ARM64_REG_XZR,
};

/**
 *  \brief      32-bit General Purpose register definitions.
 */
enum
{
    ARM64_32_REG_W0 = 0,
    ARM64_32_REG_W1,
    ARM64_32_REG_W2,
    ARM64_32_REG_W3,
    ARM64_32_REG_W4,
    ARM64_32_REG_W5,
    ARM64_32_REG_W6,
    ARM64_32_REG_W7,
    ARM64_32_REG_W8,
    ARM64_32_REG_W9,
    ARM64_32_REG_W10,
    ARM64_32_REG_W11,
    ARM64_32_REG_W12,
    ARM64_32_REG_W13,
    ARM64_32_REG_W14,
    ARM64_32_REG_W15,
    ARM64_32_REG_W16,
    ARM64_32_REG_W17,
    ARM64_32_REG_W18,
    ARM64_32_REG_W19,
    ARM64_32_REG_W20,
    ARM64_32_REG_W21,
    ARM64_32_REG_W22,
    ARM64_32_REG_W23,
    ARM64_32_REG_W24,
    ARM64_32_REG_W25,
    ARM64_32_REG_W26,
    ARM64_32_REG_W27,
    ARM64_32_REG_W28,
    ARM64_32_REG_W29,
    ARM64_32_REG_WP,
    ARM64_32_REG_WZR,
};


/*
 *          ** Single Instruction Multiple Data (SIMD) Registers **
 * 
 *          AArch64 has 32 SIMD registers, from v0 to v31, and each can be accessed
 *          as:
 *          - A 128-bit register, from q0 to q31
 *          - A 64-bit register, from d0 to d31
 *          - A 32-bit register, from s0 to s31
 *          - A 16-bit register, from h0 to h31
 *          - An 8-bit register, from b0 to b31
 * 
 *          127                                64               32      16    8     0
 *          +-----------------------------------+-----------------------------------+
 *          |                                  Vn                                   |
 *          +-----------------------------------+-----------------------------------+
 *                                                                            |  Bn |
 *                                                                       |    Hn    |
 *                                                               |        Sn        |
 *                                               |               Dn                 |
 *          |                                   Qn                                  |
 * 
 *          ** Scalable Vector Extension (SVE) Registers **
 * 
 *          AArch64 has 32 scalable vector registers, z0 to z31, and each can be accessed
 *          as:
 *          - A fixed-length 128-bit vector of elements, from v0 to v31
 *          - A 128-bit register, from q0 to q31
 *          - A 64-bit register, from d0 to d31
 *          - A 32-bit register, from s0 to s31
 *          - A 16-bit register, from h0 to h31
 *          - An 8-bit register, from b0 to b31
 * 
 *          (See the Reference Manual for the register diagram because I can't be bothered
 *           to draw a 128-bit register :P)
 */

/**
 *  \brief      128-bit Scalable Vector Extension registers.
 */
enum
{
    ARM64_SVE_REG_V0 = 0,
    ARM64_SVE_REG_V1,
    ARM64_SVE_REG_V2,
    ARM64_SVE_REG_V3,
    ARM64_SVE_REG_V4,
    ARM64_SVE_REG_V5,
    ARM64_SVE_REG_V6,
    ARM64_SVE_REG_V7,
    ARM64_SVE_REG_V8,
    ARM64_SVE_REG_V9,
    ARM64_SVE_REG_V10,
    ARM64_SVE_REG_V11,
    ARM64_SVE_REG_V12,
    ARM64_SVE_REG_V13,
    ARM64_SVE_REG_V14,
    ARM64_SVE_REG_V15,
    ARM64_SVE_REG_V16,
    ARM64_SVE_REG_V17,
    ARM64_SVE_REG_V18,
    ARM64_SVE_REG_V19,
    ARM64_SVE_REG_V20,
    ARM64_SVE_REG_V21,
    ARM64_SVE_REG_V22,
    ARM64_SVE_REG_V23,
    ARM64_SVE_REG_V24,
    ARM64_SVE_REG_V25,
    ARM64_SVE_REG_V26,
    ARM64_SVE_REG_V27,
    ARM64_SVE_REG_V28,
    ARM64_SVE_REG_V29,
    ARM64_SVE_REG_V30,
    ARM64_SVE_REG_V31
};

/**
 *  \brief      Single Instruction Multiple Data (SIMD) registers.
 */
enum
{
    /* 128-bit Qn registers */
    ARM64_SIMD_REG_Q0 = 0,
    ARM64_SIMD_REG_Q1,
    ARM64_SIMD_REG_Q2,
    ARM64_SIMD_REG_Q3,
    ARM64_SIMD_REG_Q4,
    ARM64_SIMD_REG_Q5,
    ARM64_SIMD_REG_Q6,
    ARM64_SIMD_REG_Q7,
    ARM64_SIMD_REG_Q8,
    ARM64_SIMD_REG_Q9,
    ARM64_SIMD_REG_Q10,
    ARM64_SIMD_REG_Q11,
    ARM64_SIMD_REG_Q12,
    ARM64_SIMD_REG_Q13,
    ARM64_SIMD_REG_Q14,
    ARM64_SIMD_REG_Q15,
    ARM64_SIMD_REG_Q16,
    ARM64_SIMD_REG_Q17,
    ARM64_SIMD_REG_Q18,
    ARM64_SIMD_REG_Q19,
    ARM64_SIMD_REG_Q20,
    ARM64_SIMD_REG_Q21,
    ARM64_SIMD_REG_Q22,
    ARM64_SIMD_REG_Q23,
    ARM64_SIMD_REG_Q24,
    ARM64_SIMD_REG_Q25,
    ARM64_SIMD_REG_Q26,
    ARM64_SIMD_REG_Q27,
    ARM64_SIMD_REG_Q28,
    ARM64_SIMD_REG_Q29,
    ARM64_SIMD_REG_Q30,
    ARM64_SIMD_REG_Q31,

    /* 64-bit Dn registers */
    ARM64_SIMD_REG_D0 = 0,
    ARM64_SIMD_REG_D1,
    ARM64_SIMD_REG_D2,
    ARM64_SIMD_REG_D3,
    ARM64_SIMD_REG_D4,
    ARM64_SIMD_REG_D5,
    ARM64_SIMD_REG_D6,
    ARM64_SIMD_REG_D7,
    ARM64_SIMD_REG_D8,
    ARM64_SIMD_REG_D9,
    ARM64_SIMD_REG_D10,
    ARM64_SIMD_REG_D11,
    ARM64_SIMD_REG_D12,
    ARM64_SIMD_REG_D13,
    ARM64_SIMD_REG_D14,
    ARM64_SIMD_REG_D15,
    ARM64_SIMD_REG_D16,
    ARM64_SIMD_REG_D17,
    ARM64_SIMD_REG_D18,
    ARM64_SIMD_REG_D19,
    ARM64_SIMD_REG_D20,
    ARM64_SIMD_REG_D21,
    ARM64_SIMD_REG_D22,
    ARM64_SIMD_REG_D23,
    ARM64_SIMD_REG_D24,
    ARM64_SIMD_REG_D25,
    ARM64_SIMD_REG_D26,
    ARM64_SIMD_REG_D27,
    ARM64_SIMD_REG_D28,
    ARM64_SIMD_REG_D29,
    ARM64_SIMD_REG_D30,
    ARM64_SIMD_REG_D31,

    /* 32-bit Sn registers */
    ARM64_SIMD_REG_S0 = 0,
    ARM64_SIMD_REG_S1,
    ARM64_SIMD_REG_S2,
    ARM64_SIMD_REG_S3,
    ARM64_SIMD_REG_S4,
    ARM64_SIMD_REG_S5,
    ARM64_SIMD_REG_S6,
    ARM64_SIMD_REG_S7,
    ARM64_SIMD_REG_S8,
    ARM64_SIMD_REG_S9,
    ARM64_SIMD_REG_S10,
    ARM64_SIMD_REG_S11,
    ARM64_SIMD_REG_S12,
    ARM64_SIMD_REG_S13,
    ARM64_SIMD_REG_S14,
    ARM64_SIMD_REG_S15,
    ARM64_SIMD_REG_S16,
    ARM64_SIMD_REG_S17,
    ARM64_SIMD_REG_S18,
    ARM64_SIMD_REG_S19,
    ARM64_SIMD_REG_S20,
    ARM64_SIMD_REG_S21,
    ARM64_SIMD_REG_S22,
    ARM64_SIMD_REG_S23,
    ARM64_SIMD_REG_S24,
    ARM64_SIMD_REG_S25,
    ARM64_SIMD_REG_S26,
    ARM64_SIMD_REG_S27,
    ARM64_SIMD_REG_S28,
    ARM64_SIMD_REG_S29,
    ARM64_SIMD_REG_S30,
    ARM64_SIMD_REG_S31,

    /* 16-bit Hn registers */
    ARM64_SIMD_REG_H0 = 0,
    ARM64_SIMD_REG_H1,
    ARM64_SIMD_REG_H2,
    ARM64_SIMD_REG_H3,
    ARM64_SIMD_REG_H4,
    ARM64_SIMD_REG_H5,
    ARM64_SIMD_REG_H6,
    ARM64_SIMD_REG_H7,
    ARM64_SIMD_REG_H8,
    ARM64_SIMD_REG_H9,
    ARM64_SIMD_REG_H10,
    ARM64_SIMD_REG_H11,
    ARM64_SIMD_REG_H12,
    ARM64_SIMD_REG_H13,
    ARM64_SIMD_REG_H14,
    ARM64_SIMD_REG_H15,
    ARM64_SIMD_REG_H16,
    ARM64_SIMD_REG_H17,
    ARM64_SIMD_REG_H18,
    ARM64_SIMD_REG_H19,
    ARM64_SIMD_REG_H20,
    ARM64_SIMD_REG_H21,
    ARM64_SIMD_REG_H22,
    ARM64_SIMD_REG_H23,
    ARM64_SIMD_REG_H24,
    ARM64_SIMD_REG_H25,
    ARM64_SIMD_REG_H26,
    ARM64_SIMD_REG_H27,
    ARM64_SIMD_REG_H28,
    ARM64_SIMD_REG_H29,
    ARM64_SIMD_REG_H30,
    ARM64_SIMD_REG_H31,

    /* 8-bit Bn registers */
    ARM64_SIMD_REG_B0 = 0,
    ARM64_SIMD_REG_B1,
    ARM64_SIMD_REG_B2,
    ARM64_SIMD_REG_B3,
    ARM64_SIMD_REG_B4,
    ARM64_SIMD_REG_B5,
    ARM64_SIMD_REG_B6,
    ARM64_SIMD_REG_B7,
    ARM64_SIMD_REG_B8,
    ARM64_SIMD_REG_B9,
    ARM64_SIMD_REG_B10,
    ARM64_SIMD_REG_B11,
    ARM64_SIMD_REG_B12,
    ARM64_SIMD_REG_B13,
    ARM64_SIMD_REG_B14,
    ARM64_SIMD_REG_B15,
    ARM64_SIMD_REG_B16,
    ARM64_SIMD_REG_B17,
    ARM64_SIMD_REG_B18,
    ARM64_SIMD_REG_B19,
    ARM64_SIMD_REG_B20,
    ARM64_SIMD_REG_B21,
    ARM64_SIMD_REG_B22,
    ARM64_SIMD_REG_B23,
    ARM64_SIMD_REG_B24,
    ARM64_SIMD_REG_B25,
    ARM64_SIMD_REG_B26,
    ARM64_SIMD_REG_B27,
    ARM64_SIMD_REG_B28,
    ARM64_SIMD_REG_B29,
    ARM64_SIMD_REG_B30,
    ARM64_SIMD_REG_B31
};


/**
 *  \brief      AArch64 System Registers. 
 */
enum {
    ARM64_SYSREG_ACTLR_EL1 = 0xc081,
    ARM64_SYSREG_ACTLR_EL2 = 0xe081,
    ARM64_SYSREG_ACTLR_EL3 = 0xf081,
    ARM64_SYSREG_AFSR0_EL1 = 0xc288,
    ARM64_SYSREG_AFSR0_EL12 = 0xea88,
    ARM64_SYSREG_AFSR0_EL2 = 0xe288,
    ARM64_SYSREG_AFSR0_EL3 = 0xf288,
    ARM64_SYSREG_AFSR1_EL1 = 0xc289,
    ARM64_SYSREG_AFSR1_EL12 = 0xea89,
    ARM64_SYSREG_AFSR1_EL2 = 0xe289,
    ARM64_SYSREG_AFSR1_EL3 = 0xf289,
    ARM64_SYSREG_AIDR_EL1 = 0xc807,
    ARM64_SYSREG_AMAIR_EL1 = 0xc518,
    ARM64_SYSREG_AMAIR_EL12 = 0xed18,
    ARM64_SYSREG_AMAIR_EL2 = 0xe518,
    ARM64_SYSREG_AMAIR_EL3 = 0xf518,
    ARM64_SYSREG_AMCFGR_EL0 = 0xde91,
    ARM64_SYSREG_AMCGCR_EL0 = 0xde92,
    ARM64_SYSREG_AMCNTENCLR0_EL0 = 0xde94,
    ARM64_SYSREG_AMCNTENCLR1_EL0 = 0xde98,
    ARM64_SYSREG_AMCNTENSET0_EL0 = 0xde95,
    ARM64_SYSREG_AMCNTENSET1_EL0 = 0xde99,
    ARM64_SYSREG_AMCR_EL0 = 0xde90,
    ARM64_SYSREG_AMUSERENR_EL0 = 0xde93,
    ARM64_SYSREG_APDAKeyHi_EL1 = 0xc111,
    ARM64_SYSREG_APDAKeyLo_EL1 = 0xc110,
    ARM64_SYSREG_APDBKeyHi_EL1 = 0xc113,
    ARM64_SYSREG_APDBKeyLo_EL1 = 0xc112,
    ARM64_SYSREG_APGAKeyHi_EL1 = 0xc119,
    ARM64_SYSREG_APGAKeyLo_EL1 = 0xc118,
    ARM64_SYSREG_APIAKeyHi_EL1 = 0xc109,
    ARM64_SYSREG_APIAKeyLo_EL1 = 0xc108,
    ARM64_SYSREG_APIBKeyHi_EL1 = 0xc10b,
    ARM64_SYSREG_APIBKeyLo_EL1 = 0xc10a,
    ARM64_SYSREG_CCSIDR2_EL1 = 0xc802,
    ARM64_SYSREG_CCSIDR_EL1 = 0xc800,
    ARM64_SYSREG_CLIDR_EL1 = 0xc801,
    ARM64_SYSREG_CNTFRQ_EL0 = 0xdf00,
    ARM64_SYSREG_CNTHCTL_EL2 = 0xe708,
    ARM64_SYSREG_CNTHPS_CTL_EL2 = 0xe729,
    ARM64_SYSREG_CNTHPS_CVAL_EL2 = 0xe72a,
    ARM64_SYSREG_CNTHPS_TVAL_EL2 = 0xe728,
    ARM64_SYSREG_CNTHP_CTL_EL2 = 0xe711,
    ARM64_SYSREG_CNTHP_CVAL_EL2 = 0xe712,
    ARM64_SYSREG_CNTHP_TVAL_EL2 = 0xe710,
    ARM64_SYSREG_CNTHVS_CTL_EL2 = 0xe721,
    ARM64_SYSREG_CNTHVS_CVAL_EL2 = 0xe722,
    ARM64_SYSREG_CNTHVS_TVAL_EL2 = 0xe720,
    ARM64_SYSREG_CNTHV_CTL_EL2 = 0xe719,
    ARM64_SYSREG_CNTHV_CVAL_EL2 = 0xe71a,
    ARM64_SYSREG_CNTHV_TVAL_EL2 = 0xe718,
    ARM64_SYSREG_CNTKCTL_EL1 = 0xc708,
    ARM64_SYSREG_CNTKCTL_EL12 = 0xc708,
    ARM64_SYSREG_CNTPCT_EL0 = 0xdf01,
    ARM64_SYSREG_CNTPS_CTL_EL1 = 0xff11,
    ARM64_SYSREG_CNTPS_CVAL_EL1 = 0xff12,
    ARM64_SYSREG_CNTPS_TVAL_EL1 = 0xff10,
    ARM64_SYSREG_CNTP_CTL_EL0 = 0xdf11,
    ARM64_SYSREG_CNTP_CTL_EL02 = 0xef11,
    ARM64_SYSREG_CNTP_CVAL_EL0 = 0xdf12,
    ARM64_SYSREG_CNTP_CVAL_EL02 = 0xef12,
    ARM64_SYSREG_CNTP_TVAL_EL0 = 0xdf10,
    ARM64_SYSREG_CNTP_TVAL_EL02 = 0xef10,
    ARM64_SYSREG_CNTVCT_EL0 = 0xdf02,
    ARM64_SYSREG_CNTVOFF_EL2 = 0xe703,
    ARM64_SYSREG_CNTV_CTL_EL0 = 0xdf19,
    ARM64_SYSREG_CNTV_CTL_EL02 = 0xef19,
    ARM64_SYSREG_CNTV_CVAL_EL0 = 0xdf1a,
    ARM64_SYSREG_CNTV_CVAL_EL02 = 0xef1a,
    ARM64_SYSREG_CNTV_TVAL_EL0 = 0xdf18,
    ARM64_SYSREG_CNTV_TVAL_EL02 = 0xef18,
    ARM64_SYSREG_CONTEXTIDR_EL1 = 0xc681,
    ARM64_SYSREG_CONTEXTIDR_EL12 = 0xee81,
    ARM64_SYSREG_CONTEXTIDR_EL2 = 0xe681,
    ARM64_SYSREG_CPACR_EL1 = 0xc082,
    ARM64_SYSREG_CPACR_EL12 = 0xe882,
    ARM64_SYSREG_CPTR_EL2 = 0xe08a,
    ARM64_SYSREG_CPTR_EL3 = 0xf08a,
    ARM64_SYSREG_CSSELR_EL1 = 0xd000,
    ARM64_SYSREG_CTR_EL0 = 0xd801,
    ARM64_SYSREG_CurrentEL = 0xc212,
    ARM64_SYSREG_DACR32_EL2 = 0xe180,
    ARM64_SYSREG_DAIF = 0xda11,
    ARM64_SYSREG_DBGAUTHSTATUS_EL1 = 0x83f6,
    ARM64_SYSREG_DBGCLAIMCLR_EL1 = 0x83ce,
    ARM64_SYSREG_DBGCLAIMSET_EL1 = 0x83c6,
    ARM64_SYSREG_DBGDTRRX_EL0 = 0x9828,
    ARM64_SYSREG_DBGDTRTX_EL0 = 0x9828,
    ARM64_SYSREG_DBGDTR_EL0 = 0x9820,
    ARM64_SYSREG_DBGPRCR_EL1 = 0x80a4,
    ARM64_SYSREG_DBGVCR32_EL2 = 0xa038,
    ARM64_SYSREG_DCZID_EL0 = 0xd807,
    ARM64_SYSREG_DISR_EL1 = 0xc609,
    ARM64_SYSREG_DIT = 0xda15,
    ARM64_SYSREG_DLR_EL0 = 0xda29,
    ARM64_SYSREG_DSPSR_EL0 = 0xda28,
    ARM64_SYSREG_ELR_EL1 = 0xc201,
    ARM64_SYSREG_ELR_EL12 = 0xea01,
    ARM64_SYSREG_ELR_EL2 = 0xe201,
    ARM64_SYSREG_ELR_EL3 = 0xf201,
    ARM64_SYSREG_ERRIDR_EL1 = 0xc298,
    ARM64_SYSREG_ERRSELR_EL1 = 0xc299,
    ARM64_SYSREG_ERXADDR_EL1 = 0xc2a3,
    ARM64_SYSREG_ERXCTLR_EL1 = 0xc2a1,
    ARM64_SYSREG_ERXFR_EL1 = 0xc2a0,
    ARM64_SYSREG_ERXMISC0_EL1 = 0xc2a8,
    ARM64_SYSREG_ERXMISC1_EL1 = 0xc2a9,
    ARM64_SYSREG_ERXMISC2_EL1 = 0xc2aa,
    ARM64_SYSREG_ERXMISC3_EL1 = 0xc2ab,
    ARM64_SYSREG_ERXPFGCDN_EL1 = 0xc2a6,
    ARM64_SYSREG_ERXPFGCTL_EL1 = 0xc2a5,
    ARM64_SYSREG_ERXPFGF_EL1 = 0xc2a4,
    ARM64_SYSREG_ERXSTATUS_EL1 = 0xc2a2,
    ARM64_SYSREG_ESR_EL1 = 0xc290,
    ARM64_SYSREG_ESR_EL12 = 0xea90,
    ARM64_SYSREG_ESR_EL2 = 0xe290,
    ARM64_SYSREG_ESR_EL3 = 0xf290,
    ARM64_SYSREG_FAR_EL1 = 0xc300,
    ARM64_SYSREG_FAR_EL12 = 0xeb00,
    ARM64_SYSREG_FAR_EL2 = 0xe300,
    ARM64_SYSREG_FAR_EL3 = 0xf300,
    ARM64_SYSREG_FPCR = 0xd184,
    ARM64_SYSREG_FPEXC32_EL2 = 0xe298,
    ARM64_SYSREG_FPSR = 0xd194,
    ARM64_SYSREG_GCR_EL1 = 0xc086,
    ARM64_SYSREG_GMID_EL1 = 0xcc0,
    ARM64_SYSREG_HACR_EL2 = 0xe08f,
    ARM64_SYSREG_HCR_EL2 = 0xe088,
    ARM64_SYSREG_HPFAR_EL2 = 0xe304,
    ARM64_SYSREG_HSTR_EL2 = 0xe08b,
    ARM64_SYSREG_ID_AA64AFR0_EL1 = 0xc02c,
    ARM64_SYSREG_ID_AA64AFR1_EL1 = 0xc02d,
    ARM64_SYSREG_ID_AA64DFR0_EL1 = 0xc028,
    ARM64_SYSREG_ID_AA64DFR1_EL1 = 0xc029,
    ARM64_SYSREG_ID_AA64ISAR0_EL1 = 0xc030,
    ARM64_SYSREG_ID_AA64ISAR1_EL1 = 0xc031,
    ARM64_SYSREG_ID_AA64MMFR0_EL1 = 0xc038,
    ARM64_SYSREG_ID_AA64MMFR1_EL1 = 0xc039,
    ARM64_SYSREG_ID_AA64MMFR2_EL1 = 0xc03a,
    ARM64_SYSREG_ID_AA64PFR0_EL1 = 0xc020,
    ARM64_SYSREG_ID_AA64PFR1_EL1 = 0xc021,
    ARM64_SYSREG_ID_AFR0_EL1 = 0xc00b,
    ARM64_SYSREG_ID_DFR0_EL1 = 0xc00a,
    ARM64_SYSREG_ID_ISAR0_EL1 = 0xc010,
    ARM64_SYSREG_ID_ISAR1_EL1 = 0xc011,
    ARM64_SYSREG_ID_ISAR2_EL1 = 0xc012,
    ARM64_SYSREG_ID_ISAR3_EL1 = 0xc013,
    ARM64_SYSREG_ID_ISAR4_EL1 = 0xc014,
    ARM64_SYSREG_ID_ISAR5_EL1 = 0xc015,
    ARM64_SYSREG_ID_ISAR6_EL1 = 0xc017,
    ARM64_SYSREG_ID_MMFR0_EL1 = 0xc00c,
    ARM64_SYSREG_ID_MMFR1_EL1 = 0xc00d,
    ARM64_SYSREG_ID_MMFR2_EL1 = 0xc00e,
    ARM64_SYSREG_ID_MMFR3_EL1 = 0xc00f,
    ARM64_SYSREG_ID_MMFR4_EL1 = 0xc016,
    ARM64_SYSREG_ID_PFR0_EL1 = 0xc008,
    ARM64_SYSREG_ID_PFR1_EL1 = 0xc009,
    ARM64_SYSREG_ID_PFR2_EL1 = 0xc01c,
    ARM64_SYSREG_IFSR32_EL2 = 0xe281,
    ARM64_SYSREG_ISR_EL1 = 0xc608,
    ARM64_SYSREG_LORC_EL1 = 0xc523,
    ARM64_SYSREG_LOREA_EL1 = 0xc521,
    ARM64_SYSREG_LORID_EL1 = 0xc527,
    ARM64_SYSREG_LORN_EL1 = 0xc522,
    ARM64_SYSREG_LORSA_EL1 = 0xc520,
    ARM64_SYSREG_MAIR_EL1 = 0xc510,
    ARM64_SYSREG_MAIR_EL12 = 0xed10,
    ARM64_SYSREG_MAIR_EL2 = 0xe510,
    ARM64_SYSREG_MAIR_EL3 = 0xf510,
    ARM64_SYSREG_MDCCINT_EL1 = 0x8010,
    ARM64_SYSREG_MDCCSR_EL0 = 0x9808,
    ARM64_SYSREG_MDCR_EL2 = 0xe089,
    ARM64_SYSREG_MDCR_EL3 = 0xf099,
    ARM64_SYSREG_MDRAR_EL1 = 0x8080,
    ARM64_SYSREG_MDSCR_EL1 = 0x8012,
    ARM64_SYSREG_MIDR_EL1 = 0xc000,
    ARM64_SYSREG_MPIDR_EL1 = 0xc005,
    ARM64_SYSREG_MVFR0_EL1 = 0xc018,
    ARM64_SYSREG_MVFR1_EL1 = 0xc019,
    ARM64_SYSREG_MVFR2_EL1 = 0xc01a,
    ARM64_SYSREG_NZCV = 0xda10,
    ARM64_SYSREG_OSDLR_EL1 = 0x809c,
    ARM64_SYSREG_OSDTRRX_EL1 = 0x8002,
    ARM64_SYSREG_OSDTRTX_EL1 = 0x801a,
    ARM64_SYSREG_OSECCR_EL1 = 0x8032,
    ARM64_SYSREG_OSLAR_EL1 = 0x8084,
    ARM64_SYSREG_OSLSR_EL1 = 0x808c,
    ARM64_SYSREG_PAN = 0xc213,
    ARM64_SYSREG_PAR_EL1 = 0xc3a0,
    ARM64_SYSREG_PMBIDR_EL1 = 0xc4d7,
    ARM64_SYSREG_PMBLIMITR_EL1 = 0xc4d0,
    ARM64_SYSREG_PMBPTR_EL1 = 0xc4d1,
    ARM64_SYSREG_PMBSR_EL1 = 0xc4d3,
    ARM64_SYSREG_PMCCFILTR_EL0 = 0xdf7f,
    ARM64_SYSREG_PMCCNTR_EL0 = 0xdce8,
    ARM64_SYSREG_PMCEID0_EL0 = 0xdce6,
    ARM64_SYSREG_PMCEID1_EL0 = 0xdce7,
    ARM64_SYSREG_PMCNTENCLR_EL0 = 0xdce2,
    ARM64_SYSREG_PMCNTENSET_EL0 = 0xdce1,
    ARM64_SYSREG_PMCR_EL0 = 0xdce0,
    ARM64_SYSREG_PMINTENCLR_EL1 = 0xc4f2,
    ARM64_SYSREG_PMINTENSET_EL1 = 0xc4f1,
    ARM64_SYSREG_PMMIR_EL1 = 0xc4f6,
    ARM64_SYSREG_PMOVSCLR_EL0 = 0xdce3,
    ARM64_SYSREG_PMOVSSET_EL0 = 0xdcf3,
    ARM64_SYSREG_PMSCR_EL1 = 0xc4c8,
    ARM64_SYSREG_PMSCR_EL12 = 0xecc8,
    ARM64_SYSREG_PMSCR_EL2 = 0xe4c8,
    ARM64_SYSREG_PMSELR_EL0 = 0xdce5,
    ARM64_SYSREG_PMSEVFR_EL1 = 0xc4cd,
    ARM64_SYSREG_PMSFCR_EL1 = 0xc4cc,
    ARM64_SYSREG_PMSICR_EL1 = 0xc4ca,
    ARM64_SYSREG_PMSIDR_EL1 = 0xc4cf,
    ARM64_SYSREG_PMSIRR_EL1 = 0xc4cb,
    ARM64_SYSREG_PMSLATFR_EL1 = 0xc4ce,
    ARM64_SYSREG_PMSWINC_EL0 = 0xdce4,
    ARM64_SYSREG_PMUSERENR_EL0 = 0xdcf0,
    ARM64_SYSREG_PMXEVCNTR_EL0 = 0xdcea,
    ARM64_SYSREG_PMXEVTYPER_EL0 = 0xdce9,
    ARM64_SYSREG_REVIDR_EL1 = 0xc006,
    ARM64_SYSREG_RGSR_EL1 = 0xc085,
    ARM64_SYSREG_RMR_EL1 = 0xc602,
    ARM64_SYSREG_RMR_EL2 = 0xe602,
    ARM64_SYSREG_RMR_EL3 = 0xf602,
    ARM64_SYSREG_RNDR = 0xd920,
    ARM64_SYSREG_RNDRRS = 0xd921,
    ARM64_SYSREG_RVBAR_EL1 = 0xc601,
    ARM64_SYSREG_RVBAR_EL2 = 0xe601,
    ARM64_SYSREG_RVBAR_EL3 = 0xf601,
    ARM64_SYSREG_SCR_EL3 = 0xf088,
    ARM64_SYSREG_SCTLR_EL1 = 0xc080,
    ARM64_SYSREG_SCTLR_EL12 = 0xe880,
    ARM64_SYSREG_SCTLR_EL2 = 0xe080,
    ARM64_SYSREG_SCTLR_EL3 = 0xf080,
    ARM64_SYSREG_SCXTNUM_EL0 = 0xde87,
    ARM64_SYSREG_SCXTNUM_EL1 = 0xc687,
    ARM64_SYSREG_SCXTNUM_EL12 = 0xee87,
    ARM64_SYSREG_SCXTNUM_EL2 = 0xe687,
    ARM64_SYSREG_SCXTNUM_EL3 = 0xf687,
    ARM64_SYSREG_SDER32_EL2 = 0xe099,
    ARM64_SYSREG_SDER32_EL3 = 0xf089,
    ARM64_SYSREG_SPSR_EL1 = 0xc200,
    ARM64_SYSREG_SPSR_EL12 = 0xea00,
    ARM64_SYSREG_SPSR_EL2 = 0xe200,
    ARM64_SYSREG_SPSR_EL3 = 0xf200,
    ARM64_SYSREG_SPSR_abt = 0xe219,
    ARM64_SYSREG_SPSR_fiq = 0xe21b,
    ARM64_SYSREG_SPSR_irq = 0xe218,
    ARM64_SYSREG_SPSR_und = 0xe21a,
    ARM64_SYSREG_SPSel = 0xc210,
    ARM64_SYSREG_SP_EL0 = 0xc208,
    ARM64_SYSREG_SP_EL1 = 0xe208,
    ARM64_SYSREG_SP_EL2 = 0xf208,
    ARM64_SYSREG_SSBS = 0xda16,
    ARM64_SYSREG_TCO = 0xda17,
    ARM64_SYSREG_TCR_EL1 = 0xc102,
    ARM64_SYSREG_TCR_EL12 = 0xe902,
    ARM64_SYSREG_TCR_EL2 = 0xe102,
    ARM64_SYSREG_TCR_EL3 = 0xf102,
    ARM64_SYSREG_TFSRE0_EL1 = 0xc2b1,
    ARM64_SYSREG_TFSR_EL1 = 0xc2b0,
    ARM64_SYSREG_TFSR_EL12 = 0xeab0,
    ARM64_SYSREG_TFSR_EL2 = 0xe2b0,
    ARM64_SYSREG_TFSR_EL3 = 0xf2b0,
    ARM64_SYSREG_TPIDRRO_EL0 = 0xde83,
    ARM64_SYSREG_TPIDR_EL0 = 0xde82,
    ARM64_SYSREG_TPIDR_EL1 = 0xc684,
    ARM64_SYSREG_TPIDR_EL2 = 0xe682,
    ARM64_SYSREG_TPIDR_EL3 = 0xf682,
    ARM64_SYSREG_TRFCR_EL1 = 0xc091,
    ARM64_SYSREG_TRFCR_EL12 = 0xe891,
    ARM64_SYSREG_TRFCR_EL2 = 0xe091,
    ARM64_SYSREG_TTBR0_EL1 = 0xc100,
    ARM64_SYSREG_TTBR0_EL12 = 0xe900,
    ARM64_SYSREG_TTBR0_EL2 = 0xe100,
    ARM64_SYSREG_TTBR0_EL3 = 0xf100,
    ARM64_SYSREG_TTBR1_EL1 = 0xc101,
    ARM64_SYSREG_TTBR1_EL12 = 0xe901,
    ARM64_SYSREG_TTBR1_EL2 = 0xe101,
    ARM64_SYSREG_UAO = 0xc214,
    ARM64_SYSREG_VBAR_EL1 = 0xc600,
    ARM64_SYSREG_VBAR_EL12 = 0xee00,
    ARM64_SYSREG_VBAR_EL2 = 0xe600,
    ARM64_SYSREG_VBAR_EL3 = 0xf600,
    ARM64_SYSREG_VDISR_EL2 = 0xe609,
    ARM64_SYSREG_VMPIDR_EL2 = 0xe005,
    ARM64_SYSREG_VNCR_EL2 = 0xe110,
    ARM64_SYSREG_VPIDR_EL2 = 0xe000,
    ARM64_SYSREG_VSESR_EL2 = 0xe293,
    ARM64_SYSREG_VSTCR_EL2 = 0xe132,
    ARM64_SYSREG_VSTTBR_EL2 = 0xe130,
    ARM64_SYSREG_VTCR_EL2 = 0xe10a,
    ARM64_SYSREG_VTTBR_EL2 = 0xe108,
    ARM64_SYSREG_AMEVCNTR00_EL0 = 0xdea0,
    ARM64_SYSREG_AMEVCNTR01_EL0 = 0xdea1,
    ARM64_SYSREG_AMEVCNTR02_EL0 = 0xdea2,
    ARM64_SYSREG_AMEVCNTR03_EL0 = 0xdea3,
    ARM64_SYSREG_AMEVCNTR04_EL0 = 0xdea4,
    ARM64_SYSREG_AMEVCNTR05_EL0 = 0xdea5,
    ARM64_SYSREG_AMEVCNTR06_EL0 = 0xdea6,
    ARM64_SYSREG_AMEVCNTR07_EL0 = 0xdea7,
    ARM64_SYSREG_AMEVCNTR08_EL0 = 0xdea8,
    ARM64_SYSREG_AMEVCNTR09_EL0 = 0xdea9,
    ARM64_SYSREG_AMEVCNTR010_EL0 = 0xdeaa,
    ARM64_SYSREG_AMEVCNTR011_EL0 = 0xdeab,
    ARM64_SYSREG_AMEVCNTR012_EL0 = 0xdeac,
    ARM64_SYSREG_AMEVCNTR013_EL0 = 0xdead,
    ARM64_SYSREG_AMEVCNTR014_EL0 = 0xdeae,
    ARM64_SYSREG_AMEVCNTR015_EL0 = 0xdeaf,
    ARM64_SYSREG_AMEVCNTR10_EL0 = 0xdee0,
    ARM64_SYSREG_AMEVCNTR11_EL0 = 0xdee1,
    ARM64_SYSREG_AMEVCNTR12_EL0 = 0xdee2,
    ARM64_SYSREG_AMEVCNTR13_EL0 = 0xdee3,
    ARM64_SYSREG_AMEVCNTR14_EL0 = 0xdee4,
    ARM64_SYSREG_AMEVCNTR15_EL0 = 0xdee5,
    ARM64_SYSREG_AMEVCNTR16_EL0 = 0xdee6,
    ARM64_SYSREG_AMEVCNTR17_EL0 = 0xdee7,
    ARM64_SYSREG_AMEVCNTR18_EL0 = 0xdee8,
    ARM64_SYSREG_AMEVCNTR19_EL0 = 0xdee9,
    ARM64_SYSREG_AMEVCNTR110_EL0 = 0xdeea,
    ARM64_SYSREG_AMEVCNTR111_EL0 = 0xdeeb,
    ARM64_SYSREG_AMEVCNTR112_EL0 = 0xdeec,
    ARM64_SYSREG_AMEVCNTR113_EL0 = 0xdeed,
    ARM64_SYSREG_AMEVCNTR114_EL0 = 0xdeee,
    ARM64_SYSREG_AMEVCNTR115_EL0 = 0xdeef,
    ARM64_SYSREG_AMEVTYPER00_EL0 = 0xdeb0,
    ARM64_SYSREG_AMEVTYPER01_EL0 = 0xdeb1,
    ARM64_SYSREG_AMEVTYPER02_EL0 = 0xdeb2,
    ARM64_SYSREG_AMEVTYPER03_EL0 = 0xdeb3,
    ARM64_SYSREG_AMEVTYPER04_EL0 = 0xdeb4,
    ARM64_SYSREG_AMEVTYPER05_EL0 = 0xdeb5,
    ARM64_SYSREG_AMEVTYPER06_EL0 = 0xdeb6,
    ARM64_SYSREG_AMEVTYPER07_EL0 = 0xdeb7,
    ARM64_SYSREG_AMEVTYPER08_EL0 = 0xdeb8,
    ARM64_SYSREG_AMEVTYPER09_EL0 = 0xdeb9,
    ARM64_SYSREG_AMEVTYPER010_EL0 = 0xdeba,
    ARM64_SYSREG_AMEVTYPER011_EL0 = 0xdebb,
    ARM64_SYSREG_AMEVTYPER012_EL0 = 0xdebc,
    ARM64_SYSREG_AMEVTYPER013_EL0 = 0xdebd,
    ARM64_SYSREG_AMEVTYPER014_EL0 = 0xdebe,
    ARM64_SYSREG_AMEVTYPER015_EL0 = 0xdebf,
    ARM64_SYSREG_AMEVTYPER10_EL0 = 0xdef0,
    ARM64_SYSREG_AMEVTYPER11_EL0 = 0xdef1,
    ARM64_SYSREG_AMEVTYPER12_EL0 = 0xdef2,
    ARM64_SYSREG_AMEVTYPER13_EL0 = 0xdef3,
    ARM64_SYSREG_AMEVTYPER14_EL0 = 0xdef4,
    ARM64_SYSREG_AMEVTYPER15_EL0 = 0xdef5,
    ARM64_SYSREG_AMEVTYPER16_EL0 = 0xdef6,
    ARM64_SYSREG_AMEVTYPER17_EL0 = 0xdef7,
    ARM64_SYSREG_AMEVTYPER18_EL0 = 0xdef8,
    ARM64_SYSREG_AMEVTYPER19_EL0 = 0xdef9,
    ARM64_SYSREG_AMEVTYPER110_EL0 = 0xdefa,
    ARM64_SYSREG_AMEVTYPER111_EL0 = 0xdefb,
    ARM64_SYSREG_AMEVTYPER112_EL0 = 0xdefc,
    ARM64_SYSREG_AMEVTYPER113_EL0 = 0xdefd,
    ARM64_SYSREG_AMEVTYPER114_EL0 = 0xdefe,
    ARM64_SYSREG_AMEVTYPER115_EL0 = 0xdeff,
    ARM64_SYSREG_DBGBCR0_EL1 = 0x8005,
    ARM64_SYSREG_DBGBCR1_EL1 = 0x800d,
    ARM64_SYSREG_DBGBCR2_EL1 = 0x8015,
    ARM64_SYSREG_DBGBCR3_EL1 = 0x801d,
    ARM64_SYSREG_DBGBCR4_EL1 = 0x8025,
    ARM64_SYSREG_DBGBCR5_EL1 = 0x802d,
    ARM64_SYSREG_DBGBCR6_EL1 = 0x8035,
    ARM64_SYSREG_DBGBCR7_EL1 = 0x803d,
    ARM64_SYSREG_DBGBCR8_EL1 = 0x8045,
    ARM64_SYSREG_DBGBCR9_EL1 = 0x804d,
    ARM64_SYSREG_DBGBCR10_EL1 = 0x8055,
    ARM64_SYSREG_DBGBCR11_EL1 = 0x805d,
    ARM64_SYSREG_DBGBCR12_EL1 = 0x8065,
    ARM64_SYSREG_DBGBCR13_EL1 = 0x806d,
    ARM64_SYSREG_DBGBCR14_EL1 = 0x8075,
    ARM64_SYSREG_DBGBCR15_EL1 = 0x807d,
    ARM64_SYSREG_DBGBVR0_EL1 = 0x8004,
    ARM64_SYSREG_DBGBVR1_EL1 = 0x800c,
    ARM64_SYSREG_DBGBVR2_EL1 = 0x8014,
    ARM64_SYSREG_DBGBVR3_EL1 = 0x801c,
    ARM64_SYSREG_DBGBVR4_EL1 = 0x8024,
    ARM64_SYSREG_DBGBVR5_EL1 = 0x802c,
    ARM64_SYSREG_DBGBVR6_EL1 = 0x8034,
    ARM64_SYSREG_DBGBVR7_EL1 = 0x803c,
    ARM64_SYSREG_DBGBVR8_EL1 = 0x8044,
    ARM64_SYSREG_DBGBVR9_EL1 = 0x804c,
    ARM64_SYSREG_DBGBVR10_EL1 = 0x8054,
    ARM64_SYSREG_DBGBVR11_EL1 = 0x805c,
    ARM64_SYSREG_DBGBVR12_EL1 = 0x8064,
    ARM64_SYSREG_DBGBVR13_EL1 = 0x806c,
    ARM64_SYSREG_DBGBVR14_EL1 = 0x8074,
    ARM64_SYSREG_DBGBVR15_EL1 = 0x807c,
    ARM64_SYSREG_DBGWCR0_EL1 = 0x8007,
    ARM64_SYSREG_DBGWCR1_EL1 = 0x800f,
    ARM64_SYSREG_DBGWCR2_EL1 = 0x8017,
    ARM64_SYSREG_DBGWCR3_EL1 = 0x801f,
    ARM64_SYSREG_DBGWCR4_EL1 = 0x8027,
    ARM64_SYSREG_DBGWCR5_EL1 = 0x802f,
    ARM64_SYSREG_DBGWCR6_EL1 = 0x8037,
    ARM64_SYSREG_DBGWCR7_EL1 = 0x803f,
    ARM64_SYSREG_DBGWCR8_EL1 = 0x8047,
    ARM64_SYSREG_DBGWCR9_EL1 = 0x804f,
    ARM64_SYSREG_DBGWCR10_EL1 = 0x8057,
    ARM64_SYSREG_DBGWCR11_EL1 = 0x805f,
    ARM64_SYSREG_DBGWCR12_EL1 = 0x8067,
    ARM64_SYSREG_DBGWCR13_EL1 = 0x806f,
    ARM64_SYSREG_DBGWCR14_EL1 = 0x8077,
    ARM64_SYSREG_DBGWCR15_EL1 = 0x807f,
    ARM64_SYSREG_DBGWVR0_EL1 = 0x8006,
    ARM64_SYSREG_DBGWVR1_EL1 = 0x800e,
    ARM64_SYSREG_DBGWVR2_EL1 = 0x8016,
    ARM64_SYSREG_DBGWVR3_EL1 = 0x801e,
    ARM64_SYSREG_DBGWVR4_EL1 = 0x8026,
    ARM64_SYSREG_DBGWVR5_EL1 = 0x802e,
    ARM64_SYSREG_DBGWVR6_EL1 = 0x8036,
    ARM64_SYSREG_DBGWVR7_EL1 = 0x803e,
    ARM64_SYSREG_DBGWVR8_EL1 = 0x8046,
    ARM64_SYSREG_DBGWVR9_EL1 = 0x804e,
    ARM64_SYSREG_DBGWVR10_EL1 = 0x8056,
    ARM64_SYSREG_DBGWVR11_EL1 = 0x805e,
    ARM64_SYSREG_DBGWVR12_EL1 = 0x8066,
    ARM64_SYSREG_DBGWVR13_EL1 = 0x806e,
    ARM64_SYSREG_DBGWVR14_EL1 = 0x8076,
    ARM64_SYSREG_DBGWVR15_EL1 = 0x807e,
    ARM64_SYSREG_PMEVCNTR0_EL0 = 0xdf40,
    ARM64_SYSREG_PMEVCNTR1_EL0 = 0xdf41,
    ARM64_SYSREG_PMEVCNTR2_EL0 = 0xdf42,
    ARM64_SYSREG_PMEVCNTR3_EL0 = 0xdf43,
    ARM64_SYSREG_PMEVCNTR4_EL0 = 0xdf44,
    ARM64_SYSREG_PMEVCNTR5_EL0 = 0xdf45,
    ARM64_SYSREG_PMEVCNTR6_EL0 = 0xdf46,
    ARM64_SYSREG_PMEVCNTR7_EL0 = 0xdf47,
    ARM64_SYSREG_PMEVCNTR8_EL0 = 0xdf48,
    ARM64_SYSREG_PMEVCNTR9_EL0 = 0xdf49,
    ARM64_SYSREG_PMEVCNTR10_EL0 = 0xdf4a,
    ARM64_SYSREG_PMEVCNTR11_EL0 = 0xdf4b,
    ARM64_SYSREG_PMEVCNTR12_EL0 = 0xdf4c,
    ARM64_SYSREG_PMEVCNTR13_EL0 = 0xdf4d,
    ARM64_SYSREG_PMEVCNTR14_EL0 = 0xdf4e,
    ARM64_SYSREG_PMEVCNTR15_EL0 = 0xdf4f,
    ARM64_SYSREG_PMEVCNTR16_EL0 = 0xdf50,
    ARM64_SYSREG_PMEVCNTR17_EL0 = 0xdf51,
    ARM64_SYSREG_PMEVCNTR18_EL0 = 0xdf52,
    ARM64_SYSREG_PMEVCNTR19_EL0 = 0xdf53,
    ARM64_SYSREG_PMEVCNTR20_EL0 = 0xdf54,
    ARM64_SYSREG_PMEVCNTR21_EL0 = 0xdf55,
    ARM64_SYSREG_PMEVCNTR22_EL0 = 0xdf56,
    ARM64_SYSREG_PMEVCNTR23_EL0 = 0xdf57,
    ARM64_SYSREG_PMEVCNTR24_EL0 = 0xdf58,
    ARM64_SYSREG_PMEVCNTR25_EL0 = 0xdf59,
    ARM64_SYSREG_PMEVCNTR26_EL0 = 0xdf5a,
    ARM64_SYSREG_PMEVCNTR27_EL0 = 0xdf5b,
    ARM64_SYSREG_PMEVCNTR28_EL0 = 0xdf5c,
    ARM64_SYSREG_PMEVCNTR29_EL0 = 0xdf5d,
    ARM64_SYSREG_PMEVCNTR30_EL0 = 0xdf5e,
    ARM64_SYSREG_PMEVCNTR31_EL0 = 0xdf5f,
    ARM64_SYSREG_PMEVTYPER0_EL0 = 0xdf60,
    ARM64_SYSREG_PMEVTYPER1_EL0 = 0xdf61,
    ARM64_SYSREG_PMEVTYPER2_EL0 = 0xdf62,
    ARM64_SYSREG_PMEVTYPER3_EL0 = 0xdf63,
    ARM64_SYSREG_PMEVTYPER4_EL0 = 0xdf64,
    ARM64_SYSREG_PMEVTYPER5_EL0 = 0xdf65,
    ARM64_SYSREG_PMEVTYPER6_EL0 = 0xdf66,
    ARM64_SYSREG_PMEVTYPER7_EL0 = 0xdf67,
    ARM64_SYSREG_PMEVTYPER8_EL0 = 0xdf68,
    ARM64_SYSREG_PMEVTYPER9_EL0 = 0xdf69,
    ARM64_SYSREG_PMEVTYPER10_EL0 = 0xdf6a,
    ARM64_SYSREG_PMEVTYPER11_EL0 = 0xdf6b,
    ARM64_SYSREG_PMEVTYPER12_EL0 = 0xdf6c,
    ARM64_SYSREG_PMEVTYPER13_EL0 = 0xdf6d,
    ARM64_SYSREG_PMEVTYPER14_EL0 = 0xdf6e,
    ARM64_SYSREG_PMEVTYPER15_EL0 = 0xdf6f,
    ARM64_SYSREG_PMEVTYPER16_EL0 = 0xdf70,
    ARM64_SYSREG_PMEVTYPER17_EL0 = 0xdf71,
    ARM64_SYSREG_PMEVTYPER18_EL0 = 0xdf72,
    ARM64_SYSREG_PMEVTYPER19_EL0 = 0xdf73,
    ARM64_SYSREG_PMEVTYPER20_EL0 = 0xdf74,
    ARM64_SYSREG_PMEVTYPER21_EL0 = 0xdf75,
    ARM64_SYSREG_PMEVTYPER22_EL0 = 0xdf76,
    ARM64_SYSREG_PMEVTYPER23_EL0 = 0xdf77,
    ARM64_SYSREG_PMEVTYPER24_EL0 = 0xdf78,
    ARM64_SYSREG_PMEVTYPER25_EL0 = 0xdf79,
    ARM64_SYSREG_PMEVTYPER26_EL0 = 0xdf7a,
    ARM64_SYSREG_PMEVTYPER27_EL0 = 0xdf7b,
    ARM64_SYSREG_PMEVTYPER28_EL0 = 0xdf7c,
    ARM64_SYSREG_PMEVTYPER29_EL0 = 0xdf7d,
    ARM64_SYSREG_PMEVTYPER30_EL0 = 0xdf7e,
    ARM64_SYSREG_PMEVTYPER31_EL0 = 0xdf7f,
};

#endif /* __libarch_arm64_registers_h__ */