# ASSIGNMENT 5

## GENERATING THE ASSEMBLY FOR THE SMARTBIN CODE.

#### All the unique op-codes present in the assemblycode generated: 

1. `addi`
2. `sw`
3. `lw`
4. `li`
5. `and`
6. `or`
7. `andi`
8. `j`
9. `bge`
10. `lui`
11. `slli`

### - Create a json file according to your configurations as upload in the repo.

### - Upload the json file and the txt file into the software.

![WhatsApp Image 2024-06-18 at 17 32 02_d5425fb0](https://github.com/SoahamMoulree/RISC-V-Repo/assets/169994191/78b5fc12-2705-4894-93de-2545253924a2)

### - A zip file will be created and the extract the zip file to get the two verilog files(processor.v and testbench.v).

