P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		   16 B
associativity 		4-way
n_set 			1024
n_cache_line 	4096
tag: 18, index: 10, offset: 4
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		244909
0.n_misses 		5092
0.hit_rate 		97.96
0.miss_rate 		2.04
0.n_upgrade_miss 	1617
0.n_bus_snoops 	4888
0.n_snoop_hits 	2793
0.n_writebacks 	2563
Memory Traffic:
0.B_written_bus_to_cache 	81472
0.B_written_cache_to_bus_wb 	41008
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	122480
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		245111
1.n_misses 		4888
1.hit_rate 		98.04
1.miss_rate 		1.96
1.n_upgrade_miss 	1364
1.n_bus_snoops 	5092
1.n_snoop_hits 	2556
1.n_writebacks 	2350
Memory Traffic:
1.B_written_bus_to_cache 	78208
1.B_written_cache_to_bus_wb 	37600
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	115808
1.B_total_traffic_wt 	0
