// Seed: 4195452438
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output uwire id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    output logic id_6,
    output id_7,
    output logic id_8,
    output id_9,
    input id_10,
    input id_11,
    output logic id_12
);
  type_20(
      (id_1[1'b0 : 1'b0]), 1, 1, id_10, id_11
  );
endmodule
