<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4829" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4829{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4829{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4829{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4829{left:70px;bottom:676px;letter-spacing:0.13px;}
#t5_4829{left:152px;bottom:676px;letter-spacing:0.15px;word-spacing:-0.59px;}
#t6_4829{left:152px;bottom:655px;letter-spacing:0.15px;}
#t7_4829{left:70px;bottom:631px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_4829{left:70px;bottom:614px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#t9_4829{left:70px;bottom:597px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ta_4829{left:190px;bottom:979px;letter-spacing:-0.14px;}
#tb_4829{left:535px;bottom:979px;letter-spacing:-0.14px;}
#tc_4829{left:190px;bottom:955px;letter-spacing:-0.16px;}
#td_4829{left:535px;bottom:955px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_4829{left:190px;bottom:930px;letter-spacing:-0.16px;}
#tf_4829{left:535px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_4829{left:190px;bottom:906px;letter-spacing:-0.21px;}
#th_4829{left:535px;bottom:906px;letter-spacing:-0.12px;}
#ti_4829{left:190px;bottom:881px;letter-spacing:-0.14px;}
#tj_4829{left:535px;bottom:881px;letter-spacing:-0.14px;}
#tk_4829{left:83px;bottom:857px;letter-spacing:-0.16px;}
#tl_4829{left:139px;bottom:857px;letter-spacing:-0.16px;}
#tm_4829{left:190px;bottom:857px;letter-spacing:-0.15px;}
#tn_4829{left:442px;bottom:857px;letter-spacing:-0.13px;}
#to_4829{left:535px;bottom:857px;letter-spacing:-0.12px;}
#tp_4829{left:190px;bottom:833px;}
#tq_4829{left:535px;bottom:833px;letter-spacing:-0.12px;}
#tr_4829{left:190px;bottom:808px;}
#ts_4829{left:535px;bottom:808px;letter-spacing:-0.12px;}
#tt_4829{left:190px;bottom:784px;}
#tu_4829{left:535px;bottom:784px;letter-spacing:-0.14px;}
#tv_4829{left:190px;bottom:759px;}
#tw_4829{left:535px;bottom:759px;letter-spacing:-0.11px;}
#tx_4829{left:190px;bottom:735px;letter-spacing:-0.14px;}
#ty_4829{left:535px;bottom:735px;letter-spacing:-0.14px;}
#tz_4829{left:74px;bottom:553px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t10_4829{left:160px;bottom:553px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t11_4829{left:229px;bottom:534px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t12_4829{left:101px;bottom:512px;letter-spacing:-0.12px;}
#t13_4829{left:102px;bottom:495px;letter-spacing:-0.14px;}
#t14_4829{left:228px;bottom:495px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t15_4829{left:462px;bottom:495px;letter-spacing:-0.14px;}
#t16_4829{left:644px;bottom:495px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t17_4829{left:88px;bottom:470px;letter-spacing:-0.17px;}
#t18_4829{left:144px;bottom:470px;letter-spacing:-0.16px;}
#t19_4829{left:86px;bottom:446px;letter-spacing:-0.17px;}
#t1a_4829{left:143px;bottom:446px;letter-spacing:-0.17px;}
#t1b_4829{left:190px;bottom:446px;letter-spacing:-0.15px;}
#t1c_4829{left:440px;bottom:446px;letter-spacing:-0.13px;}
#t1d_4829{left:533px;bottom:446px;letter-spacing:-0.13px;}
#t1e_4829{left:190px;bottom:422px;}
#t1f_4829{left:533px;bottom:422px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_4829{left:533px;bottom:400px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#t1h_4829{left:533px;bottom:383px;letter-spacing:-0.11px;}
#t1i_4829{left:533px;bottom:367px;letter-spacing:-0.11px;}
#t1j_4829{left:190px;bottom:342px;letter-spacing:-0.14px;}
#t1k_4829{left:533px;bottom:342px;letter-spacing:-0.14px;}
#t1l_4829{left:190px;bottom:318px;letter-spacing:-0.14px;}
#t1m_4829{left:533px;bottom:318px;letter-spacing:-0.14px;}
#t1n_4829{left:533px;bottom:296px;letter-spacing:-0.12px;}
#t1o_4829{left:83px;bottom:272px;letter-spacing:-0.16px;}
#t1p_4829{left:143px;bottom:272px;letter-spacing:-0.17px;}
#t1q_4829{left:190px;bottom:272px;letter-spacing:-0.15px;}
#t1r_4829{left:440px;bottom:272px;letter-spacing:-0.13px;}
#t1s_4829{left:533px;bottom:272px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_4829{left:533px;bottom:255px;letter-spacing:-0.12px;}
#t1u_4829{left:190px;bottom:231px;letter-spacing:-0.1px;}
#t1v_4829{left:533px;bottom:231px;letter-spacing:-0.16px;}
#t1w_4829{left:533px;bottom:209px;letter-spacing:-0.14px;}
#t1x_4829{left:190px;bottom:185px;letter-spacing:-0.14px;}
#t1y_4829{left:533px;bottom:185px;letter-spacing:-0.14px;}
#t1z_4829{left:190px;bottom:160px;letter-spacing:-0.14px;}
#t20_4829{left:533px;bottom:160px;letter-spacing:-0.13px;}
#t21_4829{left:533px;bottom:139px;letter-spacing:-0.13px;}
#t22_4829{left:190px;bottom:114px;letter-spacing:-0.14px;}
#t23_4829{left:533px;bottom:114px;letter-spacing:-0.14px;}
#t24_4829{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t25_4829{left:172px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t26_4829{left:265px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.03px;}
#t27_4829{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t28_4829{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t29_4829{left:229px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2a_4829{left:464px;bottom:1028px;letter-spacing:-0.14px;}
#t2b_4829{left:646px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2c_4829{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2d_4829{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4829{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4829{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4829{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4829{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4829{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4829{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4829{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4829" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4829Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4829" style="-webkit-user-select: none;"><object width="935" height="1210" data="4829/4829.svg" type="image/svg+xml" id="pdf4829" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4829" class="t s1_4829">Vol. 4 </span><span id="t2_4829" class="t s1_4829">2-307 </span>
<span id="t3_4829" class="t s2_4829">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4829" class="t s3_4829">2.17.1 </span><span id="t5_4829" class="t s3_4829">MSRs Introduced in 7th Generation and 8th Generation Intel® Core™ Processors Based </span>
<span id="t6_4829" class="t s3_4829">on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture </span>
<span id="t7_4829" class="t s4_4829">Table 2-41 lists additional MSRs for 7th generation and 8th generation Intel Core processors with a CPUID Signa- </span>
<span id="t8_4829" class="t s4_4829">ture DisplayFamily_DisplayModel value of 06_8EH or 06_9EH. For an MSR listed in Table 2-41 that also appears in </span>
<span id="t9_4829" class="t s4_4829">the model-specific tables of prior generations, Table 2-41 supersedes prior generation tables. </span>
<span id="ta_4829" class="t s5_4829">18:5 </span><span id="tb_4829" class="t s5_4829">Reserved </span>
<span id="tc_4829" class="t s5_4829">29 </span><span id="td_4829" class="t s5_4829">Enable all uncore counters. </span>
<span id="te_4829" class="t s5_4829">30 </span><span id="tf_4829" class="t s5_4829">Enable wake on PMI. </span>
<span id="tg_4829" class="t s5_4829">31 </span><span id="th_4829" class="t s5_4829">Enable Freezing counter when overflow. </span>
<span id="ti_4829" class="t s5_4829">63:32 </span><span id="tj_4829" class="t s5_4829">Reserved </span>
<span id="tk_4829" class="t s5_4829">E02H </span><span id="tl_4829" class="t s5_4829">3586 </span><span id="tm_4829" class="t s5_4829">MSR_UNC_PERF_GLOBAL_STATUS </span><span id="tn_4829" class="t s5_4829">Package </span><span id="to_4829" class="t s5_4829">Uncore PMU Main Status </span>
<span id="tp_4829" class="t s5_4829">0 </span><span id="tq_4829" class="t s5_4829">Fixed counter overflowed. </span>
<span id="tr_4829" class="t s5_4829">1 </span><span id="ts_4829" class="t s5_4829">An ARB counter overflowed. </span>
<span id="tt_4829" class="t s5_4829">2 </span><span id="tu_4829" class="t s5_4829">Reserved </span>
<span id="tv_4829" class="t s5_4829">3 </span><span id="tw_4829" class="t s5_4829">A CBox counter overflowed (on any slice). </span>
<span id="tx_4829" class="t s5_4829">63:4 </span><span id="ty_4829" class="t s5_4829">Reserved </span>
<span id="tz_4829" class="t s6_4829">Table 2-41. </span><span id="t10_4829" class="t s6_4829">Additional MSRs Supported by the 7th Generation and 8th Generation Intel® Core™ Processors Based </span>
<span id="t11_4829" class="t s6_4829">on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture </span>
<span id="t12_4829" class="t s7_4829">Register </span>
<span id="t13_4829" class="t s7_4829">Address </span><span id="t14_4829" class="t s7_4829">Register Name / Bit Fields </span><span id="t15_4829" class="t s7_4829">Scope </span><span id="t16_4829" class="t s7_4829">Bit Description </span>
<span id="t17_4829" class="t s7_4829">Hex </span><span id="t18_4829" class="t s7_4829">Dec </span>
<span id="t19_4829" class="t s5_4829">80H </span><span id="t1a_4829" class="t s5_4829">128 </span><span id="t1b_4829" class="t s5_4829">MSR_TRACE_HUB_STH_ACPIBAR_BASE </span><span id="t1c_4829" class="t s5_4829">Package </span><span id="t1d_4829" class="t s5_4829">NPK Address Used by AET Messages (R/W) </span>
<span id="t1e_4829" class="t s5_4829">0 </span><span id="t1f_4829" class="t s5_4829">Lock Bit </span>
<span id="t1g_4829" class="t s5_4829">If set, this MSR cannot be re-written anymore. Lock bit </span>
<span id="t1h_4829" class="t s5_4829">has to be set in order for the AET packets to be </span>
<span id="t1i_4829" class="t s5_4829">directed to NPK MMIO. </span>
<span id="t1j_4829" class="t s5_4829">17:1 </span><span id="t1k_4829" class="t s5_4829">Reserved </span>
<span id="t1l_4829" class="t s5_4829">63:18 </span><span id="t1m_4829" class="t s5_4829">ACPIBAR_BASE_ADDRESS </span>
<span id="t1n_4829" class="t s5_4829">AET target address in NPK MMIO space. </span>
<span id="t1o_4829" class="t s5_4829">1F4H </span><span id="t1p_4829" class="t s5_4829">500 </span><span id="t1q_4829" class="t s5_4829">MSR_PRMRR_PHYS_BASE </span><span id="t1r_4829" class="t s5_4829">Core </span><span id="t1s_4829" class="t s5_4829">Processor Reserved Memory Range Register - </span>
<span id="t1t_4829" class="t s5_4829">Physical Base Control Register (R/W) </span>
<span id="t1u_4829" class="t s5_4829">2:0 </span><span id="t1v_4829" class="t s5_4829">MemType </span>
<span id="t1w_4829" class="t s5_4829">PRMRR BASE MemType. </span>
<span id="t1x_4829" class="t s5_4829">11:3 </span><span id="t1y_4829" class="t s5_4829">Reserved </span>
<span id="t1z_4829" class="t s5_4829">45:12 </span><span id="t20_4829" class="t s5_4829">Base </span>
<span id="t21_4829" class="t s5_4829">PRMRR Base Address. </span>
<span id="t22_4829" class="t s5_4829">63:46 </span><span id="t23_4829" class="t s5_4829">Reserved </span>
<span id="t24_4829" class="t s6_4829">Table 2-40. </span><span id="t25_4829" class="t s6_4829">Uncore PMU MSRs Supported by 6th Generation, 7th Generation, and 8th Generation Intel® Core™ </span>
<span id="t26_4829" class="t s6_4829">Processors, and 8th generation Intel® Core™ i3 Processors </span>
<span id="t27_4829" class="t s7_4829">Register </span>
<span id="t28_4829" class="t s7_4829">Address </span><span id="t29_4829" class="t s7_4829">Register Name / Bit Fields </span><span id="t2a_4829" class="t s7_4829">Scope </span><span id="t2b_4829" class="t s7_4829">Bit Description </span>
<span id="t2c_4829" class="t s7_4829">Hex </span><span id="t2d_4829" class="t s7_4829">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
