# 5-stage Pipelined RISC-V Processor
The processor implements a forwarding unit, hazard detection unit, flushing and branch prediction. Only implements add,sub,and,or(R-type),lw(I-type),sw(S-type),beq(SB-type) instructions.
![image](https://github.com/user-attachments/assets/3f03c92a-0fd4-4741-898c-9fdf596d4019)
