 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : b14
Version: V-2023.12-SP5
Date   : Tue Apr 29 13:59:39 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: wr_reg (rising edge-triggered flip-flop)
  Endpoint: SERIAL_OUT (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  b14                16000                 saed32lvt_tt0p85v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  wr_reg/CLK (SDFFARX1_LVT)                0.00       0.00 r
  wr_reg/Q (SDFFARX1_LVT)                  0.13       0.13 r
  U4043/Y (NBUFFX2_LVT)                    0.04       0.17 r
  SERIAL_OUT (out)                         0.00       0.17 r
  data arrival time                                   0.17
  -----------------------------------------------------------
  (Path is unconstrained)


1
