{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590045752675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590045752681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 12:52:32 2020 " "Processing started: Thu May 21 12:52:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590045752681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590045752681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off First_Project -c First_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off First_Project -c First_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590045752681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590045753127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590045753127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_GATE-BEHAVIOURAL " "Found design unit 1: AND_GATE-BEHAVIOURAL" {  } { { "And_Gate.vhd" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590045761437 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE " "Found entity 1: AND_GATE" {  } { { "And_Gate.vhd" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590045761437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590045761437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 And_Gate_Block " "Found entity 1: And_Gate_Block" {  } { { "And_Gate_Block.bdf" "" { Schematic "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590045761444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590045761444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_test_bench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate_test_bench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_Gate_Test_Bench-BEHAVIOURAL " "Found design unit 1: And_Gate_Test_Bench-BEHAVIOURAL" {  } { { "And_Gate_Test_Bench.vhd" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Test_Bench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590045761445 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_Gate_Test_Bench " "Found entity 1: And_Gate_Test_Bench" {  } { { "And_Gate_Test_Bench.vhd" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Test_Bench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590045761445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590045761445 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" And_Gate_Verilog.v(2) " "Verilog HDL syntax error at And_Gate_Verilog.v(2) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "And_Gate_Verilog.v" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Verilog.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1590045761457 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"Out\";  expecting \";\" And_Gate_Verilog.v(4) " "Verilog HDL syntax error at And_Gate_Verilog.v(4) near text: \"Out\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "And_Gate_Verilog.v" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Verilog.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1590045761458 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects And_Gate_Verilog.v(1) " "Verilog HDL error at And_Gate_Verilog.v(1): declaring global objects is a SystemVerilog feature" {  } { { "And_Gate_Verilog.v" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Verilog.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1590045761458 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects And_Gate_Verilog.v(7) " "Verilog HDL error at And_Gate_Verilog.v(7): declaring global objects is a SystemVerilog feature" {  } { { "And_Gate_Verilog.v" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Verilog.v" 7 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1590045761459 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier And_Gate_Verilog.v(9) " "Verilog HDL syntax error at And_Gate_Verilog.v(9) near end of file ;  expecting \".\", or an identifier" {  } { { "And_Gate_Verilog.v" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Verilog.v" 9 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590045761459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_verilog.v 0 0 " "Found 0 design units, including 0 entities, in source file and_gate_verilog.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590045761459 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "And_Gate_Test_Bench work " "Can't compile duplicate declarations of entity \"And_Gate_Test_Bench\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "And_Gate_Test_Bench And_Gate_Test_Bench.vhd work " "Instance could be entity \"And_Gate_Test_Bench\" in file And_Gate_Test_Bench.vhd compiled in library work" {  } { { "And_Gate_Test_Bench.vhd" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Test_Bench.vhd" 4 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1590045761463 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "And_Gate_Test_Bench And_Gate_Verilog_testbench.v work " "Instance could be entity \"And_Gate_Test_Bench\" in file And_Gate_Verilog_testbench.v compiled in library work" {  } { { "And_Gate_Verilog_testbench.v" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Verilog_testbench.v" 1 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1590045761463 ""}  } { { "And_Gate_Verilog_testbench.v" "" { Text "C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Verilog_testbench.v" 1 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590045761463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_verilog_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_verilog_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590045761463 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590045761555 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 21 12:52:41 2020 " "Processing ended: Thu May 21 12:52:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590045761555 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590045761555 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590045761555 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590045761555 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590045762311 ""}
