// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module matrixmul_FLP_matrixmul_FLP_Pipeline_RA_L1_RA_L2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_AB_TVALID,
        input_A_address0,
        input_A_ce0,
        input_A_we0,
        input_A_d0,
        in_AB_TDATA,
        in_AB_TREADY,
        in_AB_TKEEP,
        in_AB_TSTRB,
        in_AB_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in_AB_TVALID;
output  [8:0] input_A_address0;
output   input_A_ce0;
output   input_A_we0;
output  [31:0] input_A_d0;
input  [31:0] in_AB_TDATA;
output   in_AB_TREADY;
input  [3:0] in_AB_TKEEP;
input  [3:0] in_AB_TSTRB;
input  [0:0] in_AB_TLAST;

reg ap_idle;
reg input_A_ce0;
reg input_A_we0;
reg in_AB_TREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] icmp_ln16_fu_117_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in_AB_TDATA_blk_n;
wire    ap_block_pp0_stage0;
wire   [8:0] add_ln21_1_fu_193_p2;
reg   [8:0] add_ln21_1_reg_256;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] p_0_reg_261;
wire   [63:0] zext_ln21_2_fu_224_p1;
reg   [4:0] col_fu_62;
wire   [4:0] add_ln18_fu_203_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_col_load;
reg   [4:0] row_fu_66;
wire   [4:0] select_ln16_1_fu_155_p3;
reg   [4:0] ap_sig_allocacmp_row_load;
reg   [8:0] indvar_flatten_fu_70;
wire   [8:0] add_ln16_1_fu_123_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [0:0] icmp_ln18_fu_141_p2;
wire   [4:0] add_ln16_fu_135_p2;
wire   [6:0] tmp_3_fu_171_p3;
wire   [8:0] tmp_2_fu_163_p3;
wire   [8:0] zext_ln21_fu_179_p1;
wire   [4:0] select_ln16_fu_147_p3;
wire   [8:0] add_ln21_fu_183_p2;
wire   [8:0] zext_ln21_1_fu_189_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

matrixmul_FLP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln16_fu_117_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            col_fu_62 <= add_ln18_fu_203_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_fu_62 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln16_fu_117_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            indvar_flatten_fu_70 <= add_ln16_1_fu_123_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_70 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln16_fu_117_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            row_fu_66 <= select_ln16_1_fu_155_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            row_fu_66 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln16_fu_117_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln21_1_reg_256 <= add_ln21_1_fu_193_p2;
        p_0_reg_261 <= in_AB_TDATA;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln16_fu_117_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_col_load = 5'd0;
    end else begin
        ap_sig_allocacmp_col_load = col_fu_62;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_row_load = 5'd0;
    end else begin
        ap_sig_allocacmp_row_load = row_fu_66;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln16_fu_117_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_AB_TDATA_blk_n = in_AB_TVALID;
    end else begin
        in_AB_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln16_fu_117_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_AB_TREADY = 1'b1;
    end else begin
        in_AB_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_A_ce0 = 1'b1;
    end else begin
        input_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_A_we0 = 1'b1;
    end else begin
        input_A_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln16_1_fu_123_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign add_ln16_fu_135_p2 = (ap_sig_allocacmp_row_load + 5'd1);

assign add_ln18_fu_203_p2 = (select_ln16_fu_147_p3 + 5'd1);

assign add_ln21_1_fu_193_p2 = (add_ln21_fu_183_p2 + zext_ln21_1_fu_189_p1);

assign add_ln21_fu_183_p2 = (tmp_2_fu_163_p3 + zext_ln21_fu_179_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln16_fu_117_p2 == 1'd0) & (in_AB_TVALID == 1'b0) & (ap_start_int == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln16_fu_117_p2 == 1'd0) & (in_AB_TVALID == 1'b0) & (ap_start_int == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((icmp_ln16_fu_117_p2 == 1'd0) & (in_AB_TVALID == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln16_fu_117_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd400) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_141_p2 = ((ap_sig_allocacmp_col_load == 5'd20) ? 1'b1 : 1'b0);

assign input_A_address0 = zext_ln21_2_fu_224_p1;

assign input_A_d0 = p_0_reg_261;

assign select_ln16_1_fu_155_p3 = ((icmp_ln18_fu_141_p2[0:0] == 1'b1) ? add_ln16_fu_135_p2 : ap_sig_allocacmp_row_load);

assign select_ln16_fu_147_p3 = ((icmp_ln18_fu_141_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_col_load);

assign tmp_2_fu_163_p3 = {{select_ln16_1_fu_155_p3}, {4'd0}};

assign tmp_3_fu_171_p3 = {{select_ln16_1_fu_155_p3}, {2'd0}};

assign zext_ln21_1_fu_189_p1 = select_ln16_fu_147_p3;

assign zext_ln21_2_fu_224_p1 = add_ln21_1_reg_256;

assign zext_ln21_fu_179_p1 = tmp_3_fu_171_p3;

endmodule //matrixmul_FLP_matrixmul_FLP_Pipeline_RA_L1_RA_L2
