// Seed: 2893064250
module module_0 (
    output wire id_0,
    input  tri1 id_1
);
  id_3(
      .id_0(1),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(id_1),
      .id_4(id_0),
      .id_5(id_1 - 1),
      .id_6(1),
      .id_7(1'h0),
      .id_8(id_1)
  );
  assign id_0 = 1 == 1;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output wor id_7,
    input tri id_8,
    input tri id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output supply1 id_14
);
  assign id_14 = id_3;
  module_0(
      id_0, id_2
  );
endmodule
