Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 87E808D14FD
	for <lists+qemu-devel@lfdr.de>; Tue, 28 May 2024 09:11:22 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sBqzJ-0007YI-4t; Tue, 28 May 2024 03:11:13 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alexghiti@rivosinc.com>)
 id 1sBqzG-0007WG-CF
 for qemu-devel@nongnu.org; Tue, 28 May 2024 03:11:10 -0400
Received: from mail-ed1-x536.google.com ([2a00:1450:4864:20::536])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alexghiti@rivosinc.com>)
 id 1sBqyd-00063G-Ag
 for qemu-devel@nongnu.org; Tue, 28 May 2024 03:11:09 -0400
Received: by mail-ed1-x536.google.com with SMTP id
 4fb4d7f45d1cf-579cd80450fso2993714a12.0
 for <qemu-devel@nongnu.org>; Tue, 28 May 2024 00:10:30 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1716880229; x=1717485029;
 darn=nongnu.org; 
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=QfQe5tANg4JV3sYYYGdASt4sab9YvH75ZQPDrejpr80=;
 b=R2hca9x0tIVXI+B3H/P31k2UjfZmtRCQ64kQInoqovbsrEOxc/UyjFJN+9918wBG0e
 nlmz3Qb8YplOxCNCQFduXUyiHXXXyFQgPXQWR+hWuUljSDpRed9Bir7pPdw+znxm/f4S
 aBbJsn3mezu5bApZLY8YJF3iKiqmYQ1hvoyasKXRl6QvKE5neG8aGx+mTkFnS0JaLh21
 5YLAwg39SwKrQO1XTATqvaG4HJvGy5PKq4rLCNu238C4RL0+MpATwG3+3dH3tSCLw5r7
 PtelwkdDPUrcegWrty3ZuINEKuJkeLgBmRDsd+9hLfsqNjYkMwgl5/CxCL+qsGOxLUQu
 gsFw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1716880229; x=1717485029;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=QfQe5tANg4JV3sYYYGdASt4sab9YvH75ZQPDrejpr80=;
 b=rm3Z1h9Rcu+25hjU0Hz09/nwSGSxZCIGodC8dZAsdWT7n1dm2i7d/fgQSgw6FJnGC8
 gNq2PcYnloh74NKB5jkWS2yUbP/lEoMtgHZ6nzdqP6LtjxJ02yR1fvNOs33j9RCfzEtS
 UJo/FK1O2+6OVp+zA8CHOz+AM3yvjW0ZKb8ktGNdSw6Yb+U0yLodU/0FC8/lPuIsUPFn
 grHsjal+Da22pfIwURzJTWonppf23No1r3mHBKCYGEncmottld1JNURl7S11iblxLlSh
 3tlv7IL9D/lg4mO3V/H9AkK/Cx3xU3WrbyZg2zkQizOJwedceIm8TYKKcL4bgkqorj4b
 1c9w==
X-Forwarded-Encrypted: i=1;
 AJvYcCXQztNDtfI2cr2AkBrU0uEtmHOfv37YkjP/Zqtm30N3vyf58GFk/ywqzpJS1hKzth354klF9ZJ0SXYGeALw1xW4u6Nav44=
X-Gm-Message-State: AOJu0Yx3rwYTGrAWATrXKabHtavDjQ61AW0e8uzqGmU7JSyP3DSdWliq
 GKkQuttEZbnOXHCWC4fBC1LzOsS+rDXq6r3sk6pl0MwOB8g5od/FihbiS8/ipHe7FXwnPBSm2UI
 X8ZBQDggynQ5iEyIQt+AiPJiMPuUW0XvBSbTNbA==
X-Google-Smtp-Source: AGHT+IHqbMhyDW5eP2pT1Mb7+gPCPBYdlrjJxQ5op9BMDbPJn6QWhQBAdj6nRFtuZ5lyu3fAUtN9uElikN/tNLH/unE=
X-Received: by 2002:a50:d75d:0:b0:579:fa8e:31a0 with SMTP id
 4fb4d7f45d1cf-579fa8e35afmr118917a12.10.1716880228940; Tue, 28 May 2024
 00:10:28 -0700 (PDT)
MIME-Version: 1.0
References: <20240528054535.290953-1-alexghiti@rivosinc.com>
 <80fb43eb-0e24-4fc3-9aaa-77e040317b0d@linux.alibaba.com>
In-Reply-To: <80fb43eb-0e24-4fc3-9aaa-77e040317b0d@linux.alibaba.com>
From: Alexandre Ghiti <alexghiti@rivosinc.com>
Date: Tue, 28 May 2024 09:10:18 +0200
Message-ID: <CAHVXubjdDtTBzh8+cfgiWoFxFK1s3wA-3-52PibmwPM6+KaH4Q@mail.gmail.com>
Subject: Re: [PATCH] targer/riscv: Implement Zabha extension
To: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>, 
 Bin Meng <bin.meng@windriver.com>, Weiwei Li <liwei1518@gmail.com>, 
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>, qemu-riscv@nongnu.org,
 qemu-devel@nongnu.org, Gianluca Guida <gianluca@rivosinc.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::536;
 envelope-from=alexghiti@rivosinc.com; helo=mail-ed1-x536.google.com
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Hi Zhiwei,

On Tue, May 28, 2024 at 8:57=E2=80=AFAM LIU Zhiwei <zhiwei_liu@linux.alibab=
a.com> wrote:
>
> Hi Alexandre,
>
> I have sent the patch set about Zabha before last week.

Sorry I did not check!

>
> https://lore.kernel.org/all/fed99165-58da-458c-b68f-a9717fc15034@linux.al=
ibaba.com/T/
>
> Welcome to review it and give comments.

Sure, I'll do that, your patchset seems more complete than ours.

Thanks,

Alex

>
> Thanks,
> Zhiwei
>
> On 2024/5/28 13:45, Alexandre Ghiti wrote:
> > From: Gianluca Guida <gianluca@rivosinc.com>
> >
> > Add Zabha implementation.
> >
> > Signed-off-by: Gianluca Guida <gianluca@rivosinc.com>
> > Signed-off-by: Alexandre Ghiti <alexghiti@rivosinc.com>
> > ---
> >   target/riscv/cpu.c                          |   2 +
> >   target/riscv/cpu_cfg.h                      |   1 +
> >   target/riscv/insn32.decode                  |  22 +++
> >   target/riscv/insn_trans/trans_rvzabha.c.inc | 149 +++++++++++++++++++=
+
> >   target/riscv/tcg/tcg-cpu.c                  |   5 +
> >   target/riscv/translate.c                    |   1 +
> >   6 files changed, 180 insertions(+)
> >   create mode 100644 target/riscv/insn_trans/trans_rvzabha.c.inc
> >
> > diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
> > index 70d1a527a1..b01f82002b 100644
> > --- a/target/riscv/cpu.c
> > +++ b/target/riscv/cpu.c
> > @@ -116,6 +116,7 @@ const RISCVIsaExtData isa_edata_arr[] =3D {
> >       ISA_EXT_DATA_ENTRY(zmmul, PRIV_VERSION_1_12_0, ext_zmmul),
> >       ISA_EXT_DATA_ENTRY(za64rs, PRIV_VERSION_1_12_0, has_priv_1_11),
> >       ISA_EXT_DATA_ENTRY(zaamo, PRIV_VERSION_1_12_0, ext_zaamo),
> > +    ISA_EXT_DATA_ENTRY(zabha, PRIV_VERSION_1_12_0, ext_zabha),
> >       ISA_EXT_DATA_ENTRY(zacas, PRIV_VERSION_1_12_0, ext_zacas),
> >       ISA_EXT_DATA_ENTRY(zalrsc, PRIV_VERSION_1_12_0, ext_zalrsc),
> >       ISA_EXT_DATA_ENTRY(zawrs, PRIV_VERSION_1_12_0, ext_zawrs),
> > @@ -1464,6 +1465,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions=
[] =3D {
> >       MULTI_EXT_CFG_BOOL("zicsr", ext_zicsr, true),
> >       MULTI_EXT_CFG_BOOL("zihintntl", ext_zihintntl, true),
> >       MULTI_EXT_CFG_BOOL("zihintpause", ext_zihintpause, true),
> > +    MULTI_EXT_CFG_BOOL("zabha", ext_zabha, false),
> >       MULTI_EXT_CFG_BOOL("zacas", ext_zacas, false),
> >       MULTI_EXT_CFG_BOOL("zaamo", ext_zaamo, false),
> >       MULTI_EXT_CFG_BOOL("zalrsc", ext_zalrsc, false),
> > diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h
> > index d36c416ef0..7f614da4e2 100644
> > --- a/target/riscv/cpu_cfg.h
> > +++ b/target/riscv/cpu_cfg.h
> > @@ -81,6 +81,7 @@ struct RISCVCPUConfig {
> >       bool ext_svvptc;
> >       bool ext_zdinx;
> >       bool ext_zaamo;
> > +    bool ext_zabha;
> >       bool ext_zacas;
> >       bool ext_zalrsc;
> >       bool ext_zawrs;
> > diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode
> > index f22df04cfd..6d7726120f 100644
> > --- a/target/riscv/insn32.decode
> > +++ b/target/riscv/insn32.decode
> > @@ -1010,3 +1010,25 @@ amocas_w    00101 . . ..... ..... 010 ..... 0101=
111 @atom_st
> >   amocas_d    00101 . . ..... ..... 011 ..... 0101111 @atom_st
> >   # *** RV64 Zacas Standard Extension ***
> >   amocas_q    00101 . . ..... ..... 100 ..... 0101111 @atom_st
> > +
> > +# *** Zabha Standard Extension ***
> > +amoswap_b  00001 . . ..... ..... 000 ..... 0101111 @atom_st
> > +amoadd_b   00000 . . ..... ..... 000 ..... 0101111 @atom_st
> > +amoxor_b   00100 . . ..... ..... 000 ..... 0101111 @atom_st
> > +amoand_b   01100 . . ..... ..... 000 ..... 0101111 @atom_st
> > +amoor_b    01000 . . ..... ..... 000 ..... 0101111 @atom_st
> > +amomin_b   10000 . . ..... ..... 000 ..... 0101111 @atom_st
> > +amomax_b   10100 . . ..... ..... 000 ..... 0101111 @atom_st
> > +amominu_b  11000 . . ..... ..... 000 ..... 0101111 @atom_st
> > +amomaxu_b  11100 . . ..... ..... 000 ..... 0101111 @atom_st
> > +amocas_b   00101 . . ..... ..... 000 ..... 0101111 @atom_st
> > +amoswap_h  00001 . . ..... ..... 001 ..... 0101111 @atom_st
> > +amoadd_h   00000 . . ..... ..... 001 ..... 0101111 @atom_st
> > +amoxor_h   00100 . . ..... ..... 001 ..... 0101111 @atom_st
> > +amoand_h   01100 . . ..... ..... 001 ..... 0101111 @atom_st
> > +amoor_h    01000 . . ..... ..... 001 ..... 0101111 @atom_st
> > +amomin_h   10000 . . ..... ..... 001 ..... 0101111 @atom_st
> > +amomax_h   10100 . . ..... ..... 001 ..... 0101111 @atom_st
> > +amominu_h  11000 . . ..... ..... 001 ..... 0101111 @atom_st
> > +amomaxu_h  11100 . . ..... ..... 001 ..... 0101111 @atom_st
> > +amocas_h   00101 . . ..... ..... 001 ..... 0101111 @atom_st
> > diff --git a/target/riscv/insn_trans/trans_rvzabha.c.inc b/target/riscv=
/insn_trans/trans_rvzabha.c.inc
> > new file mode 100644
> > index 0000000000..74f43bb95a
> > --- /dev/null
> > +++ b/target/riscv/insn_trans/trans_rvzabha.c.inc
> > @@ -0,0 +1,149 @@
> > +/*
> > + * RISC-V translation routines for the Zabha Standard Extension.
> > + *
> > + * Copyright (c) 2023 Rivos Inc.
> > + *
> > + * This program is free software; you can redistribute it and/or modif=
y it
> > + * under the terms and conditions of the GNU General Public License,
> > + * version 2 or later, as published by the Free Software Foundation.
> > + *
> > + * This program is distributed in the hope it will be useful, but WITH=
OUT
> > + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY =
or
> > + * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public Licen=
se for
> > + * more details.
> > + *
> > + * You should have received a copy of the GNU General Public License a=
long with
> > + * this program.  If not, see <http://www.gnu.org/licenses/>.
> > + */
> > +
> > +#define REQUIRE_ZABHA(ctx) do {                 \
> > +        if (!ctx->cfg_ptr->ext_zabha) {         \
> > +            return false;                       \
> > +        }                                       \
> > +    } while (0)
> > +
> > +#define REQUIRE_ZABHA_AND_ZACAS(ctx) do {                             =
  \
> > +        if (!ctx->cfg_ptr->ext_zabha || !ctx->cfg_ptr->ext_zacas) {   =
  \
> > +            return false;                                             =
  \
> > +        }                                                             =
  \
> > +    } while (0)
> > +
> > +static bool trans_amoswap_b(DisasContext *ctx, arg_amoswap_b *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_xchg_tl, MO_SB);
> > +}
> > +
> > +static bool trans_amoswap_h(DisasContext *ctx, arg_amoswap_h *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_xchg_tl, (MO_ALIGN | MO_TES=
W));
> > +}
> > +
> > +static bool trans_amoadd_b(DisasContext *ctx, arg_amoadd_b *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_add_tl, MO_SB);
> > +}
> > +
> > +static bool trans_amoadd_h(DisasContext *ctx, arg_amoadd_h *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_add_tl, (MO_ALIGN | M=
O_TESW));
> > +}
> > +
> > +static bool trans_amoxor_b(DisasContext *ctx, arg_amoxor_b *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_xor_tl, MO_SB);
> > +}
> > +
> > +static bool trans_amoxor_h(DisasContext *ctx, arg_amoxor_h *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_xor_tl, (MO_ALIGN | M=
O_TESW));
> > +}
> > +
> > +static bool trans_amoand_b(DisasContext *ctx, arg_amoand_b *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_and_tl, MO_SB);
> > +}
> > +
> > +static bool trans_amoand_h(DisasContext *ctx, arg_amoand_h *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_and_tl, (MO_ALIGN | M=
O_TESW));
> > +}
> > +
> > +static bool trans_amoor_b(DisasContext *ctx, arg_amoor_b *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_or_tl, MO_SB);
> > +}
> > +
> > +static bool trans_amoor_h(DisasContext *ctx, arg_amoor_h *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_or_tl, (MO_ALIGN | MO=
_TESW));
> > +}
> > +
> > +static bool trans_amomin_b(DisasContext *ctx, arg_amomin_b *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_smin_tl, MO_SB);
> > +}
> > +
> > +static bool trans_amomin_h(DisasContext *ctx, arg_amomin_h *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_smin_tl, (MO_ALIGN | =
MO_TESW));
> > +}
> > +
> > +static bool trans_amomax_b(DisasContext *ctx, arg_amomax_b *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_smax_tl, MO_SB);
> > +}
> > +
> > +static bool trans_amomax_h(DisasContext *ctx, arg_amomax_h *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_smax_tl, (MO_ALIGN | =
MO_TESW));
> > +}
> > +
> > +static bool trans_amominu_b(DisasContext *ctx, arg_amominu_b *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_umin_tl, MO_SB);
> > +}
> > +
> > +static bool trans_amominu_h(DisasContext *ctx, arg_amominu_h *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_umin_tl, (MO_ALIGN | =
MO_TESW));
> > +}
> > +
> > +static bool trans_amomaxu_b(DisasContext *ctx, arg_amomaxu_b *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_umax_tl, MO_SB);
> > +}
> > +
> > +static bool trans_amomaxu_h(DisasContext *ctx, arg_amomaxu_h *a)
> > +{
> > +    REQUIRE_ZABHA(ctx);
> > +    return gen_amo(ctx, a, &tcg_gen_atomic_fetch_umax_tl, (MO_ALIGN | =
MO_TESW));
> > +}
> > +
> > +static bool trans_amocas_b(DisasContext *ctx, arg_amocas_b *a)
> > +{
> > +    REQUIRE_ZABHA_AND_ZACAS(ctx);
> > +    return gen_cmpxchg(ctx, a, MO_SB);
> > +}
> > +
> > +static bool trans_amocas_h(DisasContext *ctx, arg_amocas_h *a)
> > +{
> > +    REQUIRE_ZABHA_AND_ZACAS(ctx);
> > +    return gen_cmpxchg(ctx, a, (MO_ALIGN | MO_TESW));
> > +}
> > diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c
> > index b5b95e052d..25a57bac0f 100644
> > --- a/target/riscv/tcg/tcg-cpu.c
> > +++ b/target/riscv/tcg/tcg-cpu.c
> > @@ -456,6 +456,11 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *c=
pu, Error **errp)
> >           return;
> >       }
> >
> > +    if ((cpu->cfg.ext_zabha) && !riscv_has_ext(env, RVA)) {
> > +        error_setg(errp, "Zabha extension requires A extension");
> > +        return;
> > +    }
> > +
> >       if ((cpu->cfg.ext_zawrs) && !riscv_has_ext(env, RVA)) {
> >           error_setg(errp, "Zawrs extension requires A extension");
> >           return;
> > diff --git a/target/riscv/translate.c b/target/riscv/translate.c
> > index 9ff09ebdb6..1e128711db 100644
> > --- a/target/riscv/translate.c
> > +++ b/target/riscv/translate.c
> > @@ -1097,6 +1097,7 @@ static uint32_t opcode_at(DisasContextBase *dcbas=
e, target_ulong pc)
> >   #include "insn_trans/trans_rvb.c.inc"
> >   #include "insn_trans/trans_rvzicond.c.inc"
> >   #include "insn_trans/trans_rvzacas.c.inc"
> > +#include "insn_trans/trans_rvzabha.c.inc"
> >   #include "insn_trans/trans_rvzawrs.c.inc"
> >   #include "insn_trans/trans_rvzicbo.c.inc"
> >   #include "insn_trans/trans_rvzfa.c.inc"

