strict digraph "" {
	node [label="\N"];
	"Leaf_713:AL"	 [def_var="['cnt128d_rd']",
		label="Leaf_713:AL"];
	"713:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9d7db6ba90>",
		clk_sens=False,
		fillcolor=gold,
		label="713:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cnt128d_rd_valid', 'rstn', 'cnt128d_rd']"];
	"714:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d7db6bc90>",
		fillcolor=springgreen,
		label="714:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"713:AL" -> "714:IF"	 [cond="[]",
		lineno=None];
	"714:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d7db95cd0>",
		fillcolor=firebrick,
		label="714:NS
cnt128d_rd <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d7db95cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"714:IF" -> "714:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=714];
	"715:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d7db6bd50>",
		fillcolor=springgreen,
		label="715:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"714:IF" -> "715:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=714];
	"714:NS" -> "Leaf_713:AL"	 [cond="[]",
		lineno=None];
	"715:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d7db6bdd0>",
		fillcolor=firebrick,
		label="715:NS
cnt128d_rd <= #1 cnt128d_rd + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d7db6bdd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"715:NS" -> "Leaf_713:AL"	 [cond="[]",
		lineno=None];
	"715:IF" -> "715:NS"	 [cond="['cnt128d_rd_valid']",
		label=cnt128d_rd_valid,
		lineno=715];
}
