// Seed: 2598699972
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  always @(posedge 1 - id_5[1] or id_4) begin
    if (id_3) SystemTFIdentifier(1);
    else id_1 <= id_4;
  end
  logic id_6;
endmodule
