#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov 23 16:08:05 2024
# Process ID: 2340
# Current directory: D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.runs/synth_1
# Command line: vivado.exe -log top_dht11.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_dht11.tcl
# Log file: D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.runs/synth_1/top_dht11.vds
# Journal file: D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_dht11.tcl -notrace
Command: synth_design -top top_dht11 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11164
WARNING: [Synth 8-2611] redeclaration of ansi port tem_hum_data is not allowed [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:37]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1098.688 ; gain = 9.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control_unit' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_io' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:112]
INFO: [Synth 8-6155] done synthesizing module 'select_io' (1#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:112]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:142]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:142]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:82]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (3#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:82]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:170]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (4#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:170]
INFO: [Synth 8-6157] synthesizing module 'receive_data' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:249]
	Parameter NONE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter WAIT_RECEIVE bound to: 2'b10 
	Parameter RECEIVE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:296]
INFO: [Synth 8-6155] done synthesizing module 'receive_data' (5#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:249]
INFO: [Synth 8-6155] done synthesizing module 'dht11_control_unit' (6#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:57]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:57]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (8#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (9#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:23]
WARNING: [Synth 8-689] width (40) of port connection 'wdata' does not match port width (8) of module 'fifo' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:45]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:71]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (10#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:71]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:101]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (11#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:101]
INFO: [Synth 8-6157] synthesizing module 'reciever' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:291]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reciever' (12#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:291]
INFO: [Synth 8-6155] done synthesizing module 'uart' (13#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_dht11' (14#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.410 ; gain = 65.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.410 ; gain = 65.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.410 ; gain = 65.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1154.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_dht11_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_dht11_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1267.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1267.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1267.242 ; gain = 178.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1267.242 ; gain = 178.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1267.242 ; gain = 178.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'receive_data'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'reciever'
WARNING: [Synth 8-327] inferring latch for variable 'in_data_reg' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:126]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    NONE |                               00 |                               00
                    WAIT |                               01 |                               01
            WAIT_RECEIVE |                               10 |                               10
                 RECEIVE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'receive_data'
WARNING: [Synth 8-327] inferring latch for variable 'mode_reg' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:323]
WARNING: [Synth 8-327] inferring latch for variable 'i_reg' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:320]
WARNING: [Synth 8-327] inferring latch for variable 'tem_hum_data_reg_reg' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:290]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'reciever'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1267.242 ; gain = 178.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   40 Bit        Muxes := 1     
	   4 Input   40 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 23    
	   4 Input    1 Bit        Muxes := 24    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_start_signal/mode_reg_reg/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:190]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[31]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[30]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[29]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[28]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[27]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[26]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[25]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[24]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[23]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[22]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[21]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[20]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[19]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[18]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[17]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[16]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[15]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[14]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[13]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[12]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[11]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[10]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[9]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[8]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[7]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[6]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[5]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[4]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[3]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[2]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[1]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_dht11_control_unit/U_receive_data/i_reg[0]__0/Q' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:278]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1267.242 ; gain = 178.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1267.242 ; gain = 178.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1267.242 ; gain = 178.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1267.242 ; gain = 178.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.750 ; gain = 183.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.750 ; gain = 183.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.750 ; gain = 183.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.750 ; gain = 183.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.750 ; gain = 183.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.750 ; gain = 183.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     4|
|5     |LUT4 |     6|
|6     |LUT5 |     7|
|7     |LUT6 |     7|
|8     |FDCE |    21|
|9     |IBUF |     2|
|10    |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.750 ; gain = 183.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 99 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1272.750 ; gain = 70.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.750 ; gain = 183.766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1284.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1284.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 6 Warnings, 99 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1284.832 ; gain = 195.848
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.runs/synth_1/top_dht11.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_dht11_utilization_synth.rpt -pb top_dht11_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 23 16:08:42 2024...
