{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 12:04:34 2025 " "Info: Processing started: Mon Apr 21 12:04:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FSo " "Info: Assuming node \"FSo\" is an undefined clock" {  } { { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSo" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_1kHz~reg0 " "Info: Detected ripple clock \"CLK_1kHz~reg0\" as buffer" {  } { { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 35 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_1kHz~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FSo register counter\[3\] register counter\[2\] 224.22 MHz 4.46 ns Internal " "Info: Clock \"FSo\" has Internal fmax of 224.22 MHz between source register \"counter\[3\]\" and destination register \"counter\[2\]\" (period= 4.46 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.017 ns + Longest register register " "Info: + Longest register to register delay is 4.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[3\] 1 REG LC_X9_Y13_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y13_N2; Fanout = 4; REG Node = 'counter\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.571 ns) 1.374 ns LessThan0~0 2 COMB LC_X9_Y13_N9 1 " "Info: 2: + IC(0.803 ns) + CELL(0.571 ns) = 1.374 ns; Loc. = LC_X9_Y13_N9; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { counter[3] LessThan0~0 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.125 ns) 2.538 ns LessThan0~1 3 COMB LC_X10_Y13_N2 10 " "Info: 3: + IC(1.039 ns) + CELL(0.125 ns) = 2.538 ns; Loc. = LC_X10_Y13_N2; Fanout = 10; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { LessThan0~0 LessThan0~1 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.777 ns) 4.017 ns counter\[2\] 4 REG LC_X9_Y13_N1 4 " "Info: 4: + IC(0.702 ns) + CELL(0.777 ns) = 4.017 ns; Loc. = LC_X9_Y13_N1; Fanout = 4; REG Node = 'counter\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { LessThan0~1 counter[2] } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.473 ns ( 36.67 % ) " "Info: Total cell delay = 1.473 ns ( 36.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.544 ns ( 63.33 % ) " "Info: Total interconnect delay = 2.544 ns ( 63.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { counter[3] LessThan0~0 LessThan0~1 counter[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.017 ns" { counter[3] {} LessThan0~0 {} LessThan0~1 {} counter[2] {} } { 0.000ns 0.803ns 1.039ns 0.702ns } { 0.000ns 0.571ns 0.125ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FSo destination 6.914 ns + Shortest register " "Info: + Shortest clock path from clock \"FSo\" to destination register is 6.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns FSo 1 CLK PIN_J6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 11; CLK Node = 'FSo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSo } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns CLK_1kHz~reg0 2 REG LC_X15_Y12_N3 12 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { FSo CLK_1kHz~reg0 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.633 ns) + CELL(0.574 ns) 6.914 ns counter\[2\] 3 REG LC_X9_Y13_N1 4 " "Info: 3: + IC(3.633 ns) + CELL(0.574 ns) = 6.914 ns; Loc. = LC_X9_Y13_N1; Fanout = 4; REG Node = 'counter\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { CLK_1kHz~reg0 counter[2] } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 30.52 % ) " "Info: Total cell delay = 2.110 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.804 ns ( 69.48 % ) " "Info: Total interconnect delay = 4.804 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { FSo CLK_1kHz~reg0 counter[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} counter[2] {} } { 0.000ns 0.000ns 1.171ns 3.633ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FSo source 6.914 ns - Longest register " "Info: - Longest clock path from clock \"FSo\" to source register is 6.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns FSo 1 CLK PIN_J6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 11; CLK Node = 'FSo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSo } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns CLK_1kHz~reg0 2 REG LC_X15_Y12_N3 12 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { FSo CLK_1kHz~reg0 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.633 ns) + CELL(0.574 ns) 6.914 ns counter\[3\] 3 REG LC_X9_Y13_N2 4 " "Info: 3: + IC(3.633 ns) + CELL(0.574 ns) = 6.914 ns; Loc. = LC_X9_Y13_N2; Fanout = 4; REG Node = 'counter\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { CLK_1kHz~reg0 counter[3] } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 30.52 % ) " "Info: Total cell delay = 2.110 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.804 ns ( 69.48 % ) " "Info: Total interconnect delay = 4.804 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { FSo CLK_1kHz~reg0 counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} counter[3] {} } { 0.000ns 0.000ns 1.171ns 3.633ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { FSo CLK_1kHz~reg0 counter[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} counter[2] {} } { 0.000ns 0.000ns 1.171ns 3.633ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { FSo CLK_1kHz~reg0 counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} counter[3] {} } { 0.000ns 0.000ns 1.171ns 3.633ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { counter[3] LessThan0~0 LessThan0~1 counter[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.017 ns" { counter[3] {} LessThan0~0 {} LessThan0~1 {} counter[2] {} } { 0.000ns 0.803ns 1.039ns 0.702ns } { 0.000ns 0.571ns 0.125ns 0.777ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { FSo CLK_1kHz~reg0 counter[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} counter[2] {} } { 0.000ns 0.000ns 1.171ns 3.633ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { FSo CLK_1kHz~reg0 counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} counter[3] {} } { 0.000ns 0.000ns 1.171ns 3.633ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CLK_1kHz~reg0 clear FSo 1.469 ns register " "Info: tsu for register \"CLK_1kHz~reg0\" (data pin = \"clear\", clock pin = \"FSo\") is 1.469 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.733 ns + Longest pin register " "Info: + Longest pin to register delay is 3.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clear 1 PIN PIN_K6 21 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 21; PIN Node = 'clear'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.637 ns) + CELL(0.369 ns) 3.733 ns CLK_1kHz~reg0 2 REG LC_X15_Y12_N3 12 " "Info: 2: + IC(2.637 ns) + CELL(0.369 ns) = 3.733 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { clear CLK_1kHz~reg0 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 29.36 % ) " "Info: Total cell delay = 1.096 ns ( 29.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.637 ns ( 70.64 % ) " "Info: Total interconnect delay = 2.637 ns ( 70.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.733 ns" { clear CLK_1kHz~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.733 ns" { clear {} clear~combout {} CLK_1kHz~reg0 {} } { 0.000ns 0.000ns 2.637ns } { 0.000ns 0.727ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 35 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FSo destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"FSo\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns FSo 1 CLK PIN_J6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 11; CLK Node = 'FSo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSo } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns CLK_1kHz~reg0 2 REG LC_X15_Y12_N3 12 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { FSo CLK_1kHz~reg0 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { FSo CLK_1kHz~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.733 ns" { clear CLK_1kHz~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.733 ns" { clear {} clear~combout {} CLK_1kHz~reg0 {} } { 0.000ns 0.000ns 2.637ns } { 0.000ns 0.727ns 0.369ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { FSo CLK_1kHz~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "FSo READY READY~reg0 10.508 ns register " "Info: tco from clock \"FSo\" to destination pin \"READY\" through register \"READY~reg0\" is 10.508 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FSo source 6.914 ns + Longest register " "Info: + Longest clock path from clock \"FSo\" to source register is 6.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns FSo 1 CLK PIN_J6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 11; CLK Node = 'FSo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSo } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns CLK_1kHz~reg0 2 REG LC_X15_Y12_N3 12 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { FSo CLK_1kHz~reg0 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.633 ns) + CELL(0.574 ns) 6.914 ns READY~reg0 3 REG LC_X10_Y13_N3 1 " "Info: 3: + IC(3.633 ns) + CELL(0.574 ns) = 6.914 ns; Loc. = LC_X10_Y13_N3; Fanout = 1; REG Node = 'READY~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { CLK_1kHz~reg0 READY~reg0 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 30.52 % ) " "Info: Total cell delay = 2.110 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.804 ns ( 69.48 % ) " "Info: Total interconnect delay = 4.804 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { FSo CLK_1kHz~reg0 READY~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} READY~reg0 {} } { 0.000ns 0.000ns 1.171ns 3.633ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.359 ns + Longest register pin " "Info: + Longest register to pin delay is 3.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns READY~reg0 1 REG LC_X10_Y13_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y13_N3; Fanout = 1; REG Node = 'READY~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { READY~reg0 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(1.454 ns) 3.359 ns READY 2 PIN PIN_C3 0 " "Info: 2: + IC(1.905 ns) + CELL(1.454 ns) = 3.359 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'READY'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.359 ns" { READY~reg0 READY } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 43.29 % ) " "Info: Total cell delay = 1.454 ns ( 43.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.905 ns ( 56.71 % ) " "Info: Total interconnect delay = 1.905 ns ( 56.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.359 ns" { READY~reg0 READY } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.359 ns" { READY~reg0 {} READY {} } { 0.000ns 1.905ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { FSo CLK_1kHz~reg0 READY~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} READY~reg0 {} } { 0.000ns 0.000ns 1.171ns 3.633ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.359 ns" { READY~reg0 READY } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.359 ns" { READY~reg0 {} READY {} } { 0.000ns 1.905ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "READY~reg0 clear FSo 3.918 ns register " "Info: th for register \"READY~reg0\" (data pin = \"clear\", clock pin = \"FSo\") is 3.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FSo destination 6.914 ns + Longest register " "Info: + Longest clock path from clock \"FSo\" to destination register is 6.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns FSo 1 CLK PIN_J6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 11; CLK Node = 'FSo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSo } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns CLK_1kHz~reg0 2 REG LC_X15_Y12_N3 12 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { FSo CLK_1kHz~reg0 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.633 ns) + CELL(0.574 ns) 6.914 ns READY~reg0 3 REG LC_X10_Y13_N3 1 " "Info: 3: + IC(3.633 ns) + CELL(0.574 ns) = 6.914 ns; Loc. = LC_X10_Y13_N3; Fanout = 1; REG Node = 'READY~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { CLK_1kHz~reg0 READY~reg0 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 30.52 % ) " "Info: Total cell delay = 2.110 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.804 ns ( 69.48 % ) " "Info: Total interconnect delay = 4.804 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { FSo CLK_1kHz~reg0 READY~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} READY~reg0 {} } { 0.000ns 0.000ns 1.171ns 3.633ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.134 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clear 1 PIN PIN_K6 21 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 21; PIN Node = 'clear'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.777 ns) 3.134 ns READY~reg0 2 REG LC_X10_Y13_N3 1 " "Info: 2: + IC(1.630 ns) + CELL(0.777 ns) = 3.134 ns; Loc. = LC_X10_Y13_N3; Fanout = 1; REG Node = 'READY~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { clear READY~reg0 } "NODE_NAME" } } { "F7_ReadyIII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyIII.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 47.99 % ) " "Info: Total cell delay = 1.504 ns ( 47.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 52.01 % ) " "Info: Total interconnect delay = 1.630 ns ( 52.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { clear READY~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { clear {} clear~combout {} READY~reg0 {} } { 0.000ns 0.000ns 1.630ns } { 0.000ns 0.727ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { FSo CLK_1kHz~reg0 READY~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { FSo {} FSo~combout {} CLK_1kHz~reg0 {} READY~reg0 {} } { 0.000ns 0.000ns 1.171ns 3.633ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { clear READY~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { clear {} clear~combout {} READY~reg0 {} } { 0.000ns 0.000ns 1.630ns } { 0.000ns 0.727ns 0.777ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 12:04:35 2025 " "Info: Processing ended: Mon Apr 21 12:04:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
