Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/uzeyir/projelerim/FPGA_Lesson_projects/LAB PROJECTS/Lab1/full_adder/Full_Adder_sim_isim_beh.exe -prj F:/uzeyir/projelerim/FPGA_Lesson_projects/LAB PROJECTS/Lab1/full_adder/Full_Adder_sim_beh.prj work.Full_Adder_sim 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/uzeyir/projelerim/FPGA_Lesson_projects/LAB PROJECTS/Lab1/full_adder/full_adder_imp.vhd" into library work
Parsing VHDL file "F:/uzeyir/projelerim/FPGA_Lesson_projects/LAB PROJECTS/Lab1/full_adder/Full_Adder_sim.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity full_adder_imp [full_adder_imp_default]
Compiling architecture behavior of entity full_adder_sim
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable F:/uzeyir/projelerim/FPGA_Lesson_projects/LAB PROJECTS/Lab1/full_adder/Full_Adder_sim_isim_beh.exe
Fuse Memory Usage: 28808 KB
Fuse CPU Usage: 531 ms
