#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 16 01:02:38 2023
# Process ID: 6300
# Current directory: C:/Users/drpro/Downloads/YOLO2/YOLO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13732 C:\Users\drpro\Downloads\YOLO2\YOLO\YOLO.xpr
# Log file: C:/Users/drpro/Downloads/YOLO2/YOLO/vivado.log
# Journal file: C:/Users/drpro/Downloads/YOLO2/YOLO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/drpro/AppData/Roaming/Xilinx/Vivado/Proj_1/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 840.738 ; gain = 240.488
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 01:06:14 2023...
 instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:hls:FPGA_Acc:1.0 - FPGA_Acc_0
Successfully read diagram <design_1> from BD file <C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 1007.762 ; gain = 107.375
update_compile_order -fileset sources_1
