
*** Running vivado
    with args -log AER_Encoder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AER_Encoder.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source AER_Encoder.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 449.543 ; gain = 163.695
Command: read_checkpoint -auto_incremental -incremental C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/sim/time_analyze_test/time_analyze_test.srcs/utils_1/imports/synth_1/AER_Encoder.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/sim/time_analyze_test/time_analyze_test.srcs/utils_1/imports/synth_1/AER_Encoder.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top AER_Encoder -part xc7a75tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4504
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1291.398 ; gain = 416.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AER_Encoder' [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:24]
WARNING: [Synth 8-614] signal 'time_buffer' is read in the process but is not in the sensitivity list [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'AER_Encoder' (0#1) [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:24]
WARNING: [Synth 8-7129] Port Input_Valid in module AER_Encoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1381.895 ; gain = 507.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1381.895 ; gain = 507.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1381.895 ; gain = 507.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1381.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/sim/time_analyze_test/time_analyze_test.srcs/constrs_1/new/top_cc.xdc]
Finished Parsing XDC File [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/sim/time_analyze_test/time_analyze_test.srcs/constrs_1/new/top_cc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1484.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1484.020 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Input_Valid in module AER_Encoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : plusOp_inferred/time_buffer[0]
      : plusOp_inferred/time_buffer0_out[0]
      : plusOp_inferred/time_buffer[1]
      : plusOp_inferred/time_buffer0_out[1]
      : plusOp_inferred/time_buffer[2]
      : plusOp_inferred/time_buffer0_out[2]
      : plusOp_inferred/time_buffer[3]
      : plusOp_inferred/time_buffer0_out[3]
      : plusOp_inferred/time_buffer[4]
      : plusOp_inferred/time_buffer0_out[4]
      : plusOp_inferred/time_buffer[5]
      : plusOp_inferred/time_buffer0_out[5]
      : plusOp_inferred/time_buffer[6]
      : plusOp_inferred/time_buffer0_out[6]
      : plusOp_inferred/time_buffer[7]
      : plusOp_inferred/time_buffer0_out[7]
      : plusOp_inferred/time_buffer[8]
      : plusOp_inferred/time_buffer0_out[8]
      : plusOp_inferred/time_buffer[9]
      : plusOp_inferred/time_buffer0_out[9]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_15/O (LUT2)
      [(null):0]
     1: i_15/I1 (LUT2)
     2: i_15/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I1 -to O i_15"
Found timing loop:
     0: i_12/O (LUT2)
      [(null):0]
     1: i_12/I1 (LUT2)
     2: i_12/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I1 -to O i_12"
Found timing loop:
     0: i_10/O (LUT2)
      [(null):0]
     1: i_10/I1 (LUT2)
     2: i_10/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I1 -to O i_10"
Found timing loop:
     0: i_9/O (LUT2)
      [(null):0]
     1: i_9/I1 (LUT2)
     2: i_9/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I1 -to O i_9"
Found timing loop:
     0: i_11/O (LUT2)
      [(null):0]
     1: i_11/I1 (LUT2)
     2: i_11/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I1 -to O i_11"
Found timing loop:
     0: i_13/O (LUT2)
      [(null):0]
     1: i_13/I1 (LUT2)
     2: i_13/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I1 -to O i_13"
Found timing loop:
     0: i_14/O (LUT2)
      [(null):0]
     1: i_14/I1 (LUT2)
     2: i_14/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I1 -to O i_14"
Found timing loop:
     0: i_16/O (LUT2)
      [(null):0]
     1: i_16/I1 (LUT2)
     2: i_16/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I1 -to O i_16"
Found timing loop:
     0: i_17/O (LUT2)
      [(null):0]
     1: i_17/I1 (LUT2)
     2: i_17/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I1 -to O i_17"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
Found timing loop:
     0: \time_attach[9]_i_2 /O (LUT5)
      [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
     1: \time_attach[9]_i_2 /I4 (LUT5)
     2: \time_attach[9]_i_2 /O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I4 -to O \time_attach[9]_i_2 "
Found timing loop:
     0: \time_attach[7]_i_1 /O (LUT3)
      [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
     1: \time_attach[7]_i_1 /I2 (LUT3)
     2: \time_attach[7]_i_1 /O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I2 -to O \time_attach[7]_i_1 "
Found timing loop:
     0: \time_attach[8]_i_1 /O (LUT4)
      [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
     1: \time_attach[8]_i_1 /I3 (LUT4)
     2: \time_attach[8]_i_1 /O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I3 -to O \time_attach[8]_i_1 "
Found timing loop:
     0: \time_attach[5]_i_1 /O (LUT6)
      [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
     1: \time_attach[5]_i_1 /I5 (LUT6)
     2: \time_attach[5]_i_1 /O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I5 -to O \time_attach[5]_i_1 "
Found timing loop:
     0: \time_attach[3]_i_1 /O (LUT4)
      [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
     1: \time_attach[3]_i_1 /I3 (LUT4)
     2: \time_attach[3]_i_1 /O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I3 -to O \time_attach[3]_i_1 "
Found timing loop:
     0: \time_attach[2]_i_1 /O (LUT3)
      [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
     1: \time_attach[2]_i_1 /I2 (LUT3)
     2: \time_attach[2]_i_1 /O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I2 -to O \time_attach[2]_i_1 "
Found timing loop:
     0: \time_attach[4]_i_1 /O (LUT5)
      [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
     1: \time_attach[4]_i_1 /I4 (LUT5)
     2: \time_attach[4]_i_1 /O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/encoder.vhd:6]
Inferred a: "set_disable_timing -from I4 -to O \time_attach[4]_i_1 "
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     5|
|4     |LUT2   |    53|
|5     |LUT3   |     4|
|6     |LUT4   |     2|
|7     |LUT5   |     7|
|8     |LUT6   |    13|
|9     |FDCE   |    42|
|10    |FDRE   |    53|
|11    |IBUF   |    12|
|12    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.020 ; gain = 609.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1484.020 ; gain = 507.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.020 ; gain = 609.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1484.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1484.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 184a5c0e
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 4 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1484.020 ; gain = 1010.578
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/62390/Desktop/ARE/zz_useless/time_analyze_test/sim/time_analyze_test/time_analyze_test.runs/synth_1/AER_Encoder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AER_Encoder_utilization_synth.rpt -pb AER_Encoder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 18:12:52 2023...
