;chisel3.BuildInfo$@527a8665
circuit DecodeTestModule : 
  module DecodeTestModule : 
    input clock : Clock
    input reset : UInt<1>
    input i : UInt<3>
    
    wire unminimizedI : UInt<3> @[pla.scala 62:22]
    node invInputs = not(unminimizedI) @[pla.scala 63:21]
    wire unminimizedO : UInt<1> @[pla.scala 66:23]
    node hi_hi = bits(unminimizedI, 0, 0) @[pla.scala 76:47]
    node hi_lo = bits(unminimizedI, 1, 1) @[pla.scala 76:47]
    node lo = bits(invInputs, 2, 2) @[pla.scala 77:31]
    node hi = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
    node _T = cat(hi, lo) @[Cat.scala 30:58]
    node _T_1 = andr(_T) @[pla.scala 84:13]
    node hi_hi_1 = bits(invInputs, 0, 0) @[pla.scala 77:31]
    node hi_lo_1 = bits(unminimizedI, 1, 1) @[pla.scala 76:47]
    node lo_1 = bits(invInputs, 2, 2) @[pla.scala 77:31]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[Cat.scala 30:58]
    node _T_2 = cat(hi_1, lo_1) @[Cat.scala 30:58]
    node _T_3 = andr(_T_2) @[pla.scala 84:13]
    node hi_hi_2 = bits(invInputs, 0, 0) @[pla.scala 77:31]
    node hi_lo_2 = bits(unminimizedI, 1, 1) @[pla.scala 76:47]
    node lo_2 = bits(unminimizedI, 2, 2) @[pla.scala 76:47]
    node hi_2 = cat(hi_hi_2, hi_lo_2) @[Cat.scala 30:58]
    node _T_4 = cat(hi_2, lo_2) @[Cat.scala 30:58]
    node _T_5 = andr(_T_4) @[pla.scala 84:13]
    node hi_hi_3 = bits(invInputs, 0, 0) @[pla.scala 77:31]
    node hi_lo_3 = bits(invInputs, 1, 1) @[pla.scala 77:31]
    node lo_3 = bits(invInputs, 2, 2) @[pla.scala 77:31]
    node hi_3 = cat(hi_hi_3, hi_lo_3) @[Cat.scala 30:58]
    node _T_6 = cat(hi_3, lo_3) @[Cat.scala 30:58]
    node _T_7 = andr(_T_6) @[pla.scala 84:13]
    node hi_hi_4 = bits(unminimizedI, 0, 0) @[pla.scala 76:47]
    node hi_lo_4 = bits(invInputs, 1, 1) @[pla.scala 77:31]
    node lo_4 = bits(invInputs, 2, 2) @[pla.scala 77:31]
    node hi_4 = cat(hi_hi_4, hi_lo_4) @[Cat.scala 30:58]
    node _T_8 = cat(hi_4, lo_4) @[Cat.scala 30:58]
    node _T_9 = andr(_T_8) @[pla.scala 84:13]
    unminimizedO <= UInt<1>("h00") @[pla.scala 115:13]
    unminimizedI <= i @[MinimizerSpec.scala 14:16]
    wire minimizedO_plaInput : UInt<3> @[pla.scala 62:22]
    node minimizedO_invInputs = not(minimizedO_plaInput) @[pla.scala 63:21]
    wire minimizedO : UInt<1> @[pla.scala 66:23]
    node _minimizedO_T = bits(minimizedO_invInputs, 2, 2) @[pla.scala 77:31]
    node minimizedO_orMatrixOutputs_hi = andr(_minimizedO_T) @[pla.scala 84:13]
    node minimizedO_hi = bits(minimizedO_invInputs, 0, 0) @[pla.scala 77:31]
    node minimizedO_lo = bits(minimizedO_plaInput, 1, 1) @[pla.scala 76:47]
    node _minimizedO_T_1 = cat(minimizedO_hi, minimizedO_lo) @[Cat.scala 30:58]
    node minimizedO_orMatrixOutputs_lo = andr(_minimizedO_T_1) @[pla.scala 84:13]
    node _minimizedO_orMatrixOutputs_T = cat(minimizedO_orMatrixOutputs_hi, minimizedO_orMatrixOutputs_lo) @[Cat.scala 30:58]
    node minimizedO_orMatrixOutputs = orr(_minimizedO_orMatrixOutputs_T) @[pla.scala 100:41]
    node _minimizedO_invMatrixOutputs_T = bits(minimizedO_orMatrixOutputs, 0, 0) @[pla.scala 109:56]
    node minimizedO_invMatrixOutputs = not(_minimizedO_invMatrixOutputs_T) @[pla.scala 109:40]
    minimizedO <= minimizedO_invMatrixOutputs @[pla.scala 115:13]
    minimizedO_plaInput <= i @[decoder.scala 30:16]
    node _T_10 = and(i, UInt<3>("h07")) @[MinimizerSpec.scala 19:48]
    node _T_11 = eq(UInt<2>("h03"), _T_10) @[MinimizerSpec.scala 19:48]
    node _T_12 = and(minimizedO, UInt<1>("h01")) @[MinimizerSpec.scala 19:72]
    node _T_13 = eq(UInt<1>("h00"), _T_12) @[MinimizerSpec.scala 19:72]
    node _T_14 = and(_T_11, _T_13) @[MinimizerSpec.scala 19:57]
    node _T_15 = and(i, UInt<3>("h07")) @[MinimizerSpec.scala 19:48]
    node _T_16 = eq(UInt<2>("h02"), _T_15) @[MinimizerSpec.scala 19:48]
    node _T_17 = and(minimizedO, UInt<1>("h00")) @[MinimizerSpec.scala 19:72]
    node _T_18 = eq(UInt<1>("h00"), _T_17) @[MinimizerSpec.scala 19:72]
    node _T_19 = and(_T_16, _T_18) @[MinimizerSpec.scala 19:57]
    node _T_20 = and(i, UInt<3>("h07")) @[MinimizerSpec.scala 19:48]
    node _T_21 = eq(UInt<3>("h06"), _T_20) @[MinimizerSpec.scala 19:48]
    node _T_22 = and(minimizedO, UInt<1>("h01")) @[MinimizerSpec.scala 19:72]
    node _T_23 = eq(UInt<1>("h00"), _T_22) @[MinimizerSpec.scala 19:72]
    node _T_24 = and(_T_21, _T_23) @[MinimizerSpec.scala 19:57]
    node _T_25 = and(i, UInt<3>("h07")) @[MinimizerSpec.scala 19:48]
    node _T_26 = eq(UInt<1>("h00"), _T_25) @[MinimizerSpec.scala 19:48]
    node _T_27 = and(minimizedO, UInt<1>("h01")) @[MinimizerSpec.scala 19:72]
    node _T_28 = eq(UInt<1>("h00"), _T_27) @[MinimizerSpec.scala 19:72]
    node _T_29 = and(_T_26, _T_28) @[MinimizerSpec.scala 19:57]
    node _T_30 = and(i, UInt<3>("h07")) @[MinimizerSpec.scala 19:48]
    node _T_31 = eq(UInt<1>("h01"), _T_30) @[MinimizerSpec.scala 19:48]
    node _T_32 = and(minimizedO, UInt<1>("h00")) @[MinimizerSpec.scala 19:72]
    node _T_33 = eq(UInt<1>("h00"), _T_32) @[MinimizerSpec.scala 19:72]
    node _T_34 = and(_T_31, _T_33) @[MinimizerSpec.scala 19:57]
    node _T_35 = and(i, UInt<3>("h07")) @[MinimizerSpec.scala 20:34]
    node _T_36 = eq(UInt<2>("h03"), _T_35) @[MinimizerSpec.scala 20:34]
    node _T_37 = eq(_T_36, UInt<1>("h00")) @[MinimizerSpec.scala 20:34]
    node _T_38 = and(i, UInt<3>("h07")) @[MinimizerSpec.scala 20:34]
    node _T_39 = eq(UInt<2>("h02"), _T_38) @[MinimizerSpec.scala 20:34]
    node _T_40 = eq(_T_39, UInt<1>("h00")) @[MinimizerSpec.scala 20:34]
    node _T_41 = and(i, UInt<3>("h07")) @[MinimizerSpec.scala 20:34]
    node _T_42 = eq(UInt<3>("h06"), _T_41) @[MinimizerSpec.scala 20:34]
    node _T_43 = eq(_T_42, UInt<1>("h00")) @[MinimizerSpec.scala 20:34]
    node _T_44 = and(i, UInt<3>("h07")) @[MinimizerSpec.scala 20:34]
    node _T_45 = eq(UInt<1>("h00"), _T_44) @[MinimizerSpec.scala 20:34]
    node _T_46 = eq(_T_45, UInt<1>("h00")) @[MinimizerSpec.scala 20:34]
    node _T_47 = and(i, UInt<3>("h07")) @[MinimizerSpec.scala 20:34]
    node _T_48 = eq(UInt<1>("h01"), _T_47) @[MinimizerSpec.scala 20:34]
    node _T_49 = eq(_T_48, UInt<1>("h00")) @[MinimizerSpec.scala 20:34]
    node _T_50 = and(_T_46, _T_49) @[MinimizerSpec.scala 20:50]
    node _T_51 = and(_T_50, _T_37) @[MinimizerSpec.scala 20:50]
    node _T_52 = and(_T_51, _T_43) @[MinimizerSpec.scala 20:50]
    node _T_53 = and(_T_52, _T_40) @[MinimizerSpec.scala 20:50]
    node _T_54 = and(minimizedO, UInt<1>("h01")) @[MinimizerSpec.scala 20:70]
    node _T_55 = eq(UInt<1>("h01"), _T_54) @[MinimizerSpec.scala 20:70]
    node _T_56 = and(_T_53, _T_55) @[MinimizerSpec.scala 20:56]
    node _T_57 = or(_T_14, _T_19) @[MinimizerSpec.scala 20:99]
    node _T_58 = or(_T_57, _T_24) @[MinimizerSpec.scala 20:99]
    node _T_59 = or(_T_58, _T_29) @[MinimizerSpec.scala 20:99]
    node _T_60 = or(_T_59, _T_34) @[MinimizerSpec.scala 20:99]
    node _T_61 = or(_T_60, _T_56) @[MinimizerSpec.scala 20:99]
    node _T_62 = bits(reset, 0, 0) @[MinimizerSpec.scala 17:43]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[MinimizerSpec.scala 17:43]
    when _T_63 : @[MinimizerSpec.scala 17:43]
      assert(clock, _T_61, UInt<1>(1), "") : SIM @[MinimizerSpec.scala 17:43]
      skip @[MinimizerSpec.scala 17:43]
    
