{"Source Block": ["oh/mio/hdl/mio_regs.v@107:117@HdlStmAssign", "     if(!nreset)\n       config_reg[15:0] <= 'b0;   \n     else if(config_write)\n       config_reg[15:0] <= data_in[15:0];\n\n   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n"], "Clone Blocks": [["oh/mio/hdl/mio_regs.v@113:123", "   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign lsbfirst      = ~config_reg[12];        // msb first transmit\n   assign ddr_mode      = config_reg[13];         // dual data rate mode   \n\n   //###############################\n   //# STATUS\n   //################################ \n"], ["oh/mio/hdl/mio_regs.v@109:119", "     else if(config_write)\n       config_reg[15:0] <= data_in[15:0];\n\n   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign lsbfirst      = ~config_reg[12];        // msb first transmit\n   assign ddr_mode      = config_reg[13];         // dual data rate mode   \n"], ["oh/mio/hdl/mio_regs.v@110:120", "       config_reg[15:0] <= data_in[15:0];\n\n   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign lsbfirst      = ~config_reg[12];        // msb first transmit\n   assign ddr_mode      = config_reg[13];         // dual data rate mode   \n\n"], ["oh/mio/hdl/mio_regs.v@111:121", "\n   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign lsbfirst      = ~config_reg[12];        // msb first transmit\n   assign ddr_mode      = config_reg[13];         // dual data rate mode   \n\n   //###############################\n"], ["oh/mio/hdl/mio_regs.v@108:118", "       config_reg[15:0] <= 'b0;   \n     else if(config_write)\n       config_reg[15:0] <= data_in[15:0];\n\n   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign lsbfirst      = ~config_reg[12];        // msb first transmit\n"], ["oh/mio/hdl/mio_regs.v@112:122", "   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign lsbfirst      = ~config_reg[12];        // msb first transmit\n   assign ddr_mode      = config_reg[13];         // dual data rate mode   \n\n   //###############################\n   //# STATUS\n"], ["oh/mio/hdl/mio_regs.v@101:115", "   \n   //################################\n   //# CONFIG\n   //################################ \n\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       config_reg[15:0] <= 'b0;   \n     else if(config_write)\n       config_reg[15:0] <= data_in[15:0];\n\n   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n"]], "Diff Content": {"Delete": [[112, "   assign tx_en         = ~config_reg[0];         // tx disable\n"]], "Add": []}}