Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\UOM\Xilinx Workspace\Processor\REG24bit.v" into library work
Parsing module <REG24bit>.
Analyzing Verilog file "E:\UOM\Xilinx Workspace\Processor\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "E:\UOM\Xilinx Workspace\Processor\MUX8to1.v" into library work
Parsing module <MUX8to1>.
Analyzing Verilog file "E:\UOM\Xilinx Workspace\Processor\MUX3to1.v" into library work
Parsing module <MUX3to1>.
Analyzing Verilog file "E:\UOM\Xilinx Workspace\Processor\DMUX1to2.v" into library work
Parsing module <DMUX1to2>.
Analyzing Verilog file "E:\UOM\Xilinx Workspace\Processor\DMUX1to10.v" into library work
Parsing module <DMUX1to10>.
Analyzing Verilog file "E:\UOM\Xilinx Workspace\Processor\DECODER.v" into library work
Parsing module <DECODER>.
Analyzing Verilog file "E:\UOM\Xilinx Workspace\Processor\ALU.v" into library work
Parsing module <ALU24bit>.
Analyzing Verilog file "E:\UOM\Xilinx Workspace\Processor\CPU.v" into library work
Parsing module <CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU>.

Elaborating module <REG24bit>.
WARNING:HDLCompiler:189 - "E:\UOM\Xilinx Workspace\Processor\CPU.v" Line 62: Size mismatch in connection of port <OUT>. Formal port size is 24-bit while actual signal size is 16-bit.

Elaborating module <PC>.
WARNING:HDLCompiler:413 - "E:\UOM\Xilinx Workspace\Processor\PC.v" Line 31: Result of 25-bit expression is truncated to fit in 24-bit target.

Elaborating module <MUX8to1>.

Elaborating module <DMUX1to2>.
WARNING:HDLCompiler:189 - "E:\UOM\Xilinx Workspace\Processor\CPU.v" Line 72: Size mismatch in connection of port <B>. Formal port size is 24-bit while actual signal size is 16-bit.

Elaborating module <MUX3to1>.

Elaborating module <DMUX1to10>.

Elaborating module <ALU24bit>.
WARNING:HDLCompiler:413 - "E:\UOM\Xilinx Workspace\Processor\ALU.v" Line 53: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "E:\UOM\Xilinx Workspace\Processor\ALU.v" Line 54: Result of 32-bit expression is truncated to fit in 24-bit target.

Elaborating module <DECODER>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "E:\UOM\Xilinx Workspace\Processor\CPU.v".
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <REG24bit>.
    Related source file is "E:\UOM\Xilinx Workspace\Processor\REG24bit.v".
    Found 24-bit register for signal <OUT>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <REG24bit> synthesized.

Synthesizing Unit <PC>.
    Related source file is "E:\UOM\Xilinx Workspace\Processor\PC.v".
    Found 24-bit register for signal <OUT>.
    Found 24-bit adder for signal <OUT[23]_GND_3_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PC> synthesized.

Synthesizing Unit <MUX8to1>.
    Related source file is "E:\UOM\Xilinx Workspace\Processor\MUX8to1.v".
    Found 24-bit 8-to-1 multiplexer for signal <OUT> created at line 28.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8to1> synthesized.

Synthesizing Unit <DMUX1to2>.
    Related source file is "E:\UOM\Xilinx Workspace\Processor\DMUX1to2.v".
WARNING:Xst:737 - Found 1-bit latch for signal <B<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  48 Latch(s).
Unit <DMUX1to2> synthesized.

Synthesizing Unit <MUX3to1>.
    Related source file is "E:\UOM\Xilinx Workspace\Processor\MUX3to1.v".
    Found 24-bit 4-to-1 multiplexer for signal <OUT> created at line 29.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX3to1> synthesized.

Synthesizing Unit <DMUX1to10>.
    Related source file is "E:\UOM\Xilinx Workspace\Processor\DMUX1to10.v".
    Summary:
	inferred  10 Multiplexer(s).
Unit <DMUX1to10> synthesized.

Synthesizing Unit <ALU24bit>.
    Related source file is "E:\UOM\Xilinx Workspace\Processor\ALU.v".
        NOP = 4'b0000
        ADD = 4'b0001
        SUB = 4'b0010
        MUL = 4'b0011
        DIV = 4'b0100
        INC = 4'b0101
        DEC = 4'b0110
        NEG = 4'b0111
        NOT = 4'b1000
        AND = 4'b1001
        OR = 4'b1010
        XOR = 4'b1011
    Found 24-bit subtractor for signal <A[23]_B[23]_sub_2_OUT> created at line 50.
    Found 24-bit subtractor for signal <A[23]_unary_minus_7_OUT> created at line 55.
    Found 24-bit adder for signal <A[23]_B[23]_add_0_OUT> created at line 49.
    Found 24-bit adder for signal <A[23]_GND_56_o_add_4_OUT> created at line 53.
    Found 24-bit subtractor for signal <GND_56_o_GND_56_o_sub_6_OUT<23:0>> created at line 54.
    Found 24-bit shifter logical left for signal <A[23]_B[23]_shift_left_2_OUT> created at line 51
    Found 24-bit shifter logical right for signal <A[23]_B[23]_shift_right_3_OUT> created at line 52
    Found 24-bit 13-to-1 multiplexer for signal <_n0093> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[23]_Mux_14_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[22]_Mux_16_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[21]_Mux_18_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[20]_Mux_20_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[19]_Mux_22_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[18]_Mux_24_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[17]_Mux_26_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[16]_Mux_28_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[15]_Mux_30_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[14]_Mux_32_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[13]_Mux_34_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[12]_Mux_36_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[11]_Mux_38_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[10]_Mux_40_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[9]_Mux_42_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[8]_Mux_44_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[7]_Mux_46_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[6]_Mux_48_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[5]_Mux_50_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[4]_Mux_52_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[3]_Mux_54_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[2]_Mux_56_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[1]_Mux_58_o> created at line 47.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_OUT[0]_Mux_60_o> created at line 47.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUT<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 Latch(s).
	inferred  28 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU24bit> synthesized.

Synthesizing Unit <DECODER>.
    Related source file is "E:\UOM\Xilinx Workspace\Processor\DECODER.v".
        NOP = 5'b00000
        LOAD = 5'b00001
        STORE = 5'b00010
        MOVE = 5'b00011
        LDMAR = 5'b00100
        LDMARI = 5'b00101
        LOADI = 5'b00110
        LDACI = 5'b00111
        ADD = 5'b01000
        SUB = 5'b01001
        MUL = 5'b01010
        DIV = 5'b01011
        INC = 5'b01100
        DEC = 5'b01101
        NEG = 5'b01110
        NOT = 5'b01111
        AND = 5'b10000
        OR = 5'b10001
        XOR = 5'b10010
        JGT = 5'b10011
        JEQ = 5'b10100
        JGE = 5'b10101
        JLT = 5'b10110
        JNE = 5'b10111
        JLE = 5'b11000
        JMP = 5'b11001
        FIN = 5'b11010
    Register <WRITE> equivalent to <DMUX_A_SEL> has been removed
    Found 1-bit register for signal <INC_PC>.
    Found 1-bit register for signal <LOAD_REG>.
    Found 3-bit register for signal <MUX_A_SEL>.
    Found 3-bit register for signal <MUX_B_SEL>.
    Found 2-bit register for signal <MUX_C_SEL>.
    Found 1-bit register for signal <DMUX_A_SEL>.
    Found 4-bit register for signal <DMUX_B_SEL>.
    Found 4-bit register for signal <ALU_CONTROL>.
    Found 24-bit register for signal <IMMEDIATE>.
    Found 1-bit register for signal <FINISH>.
    Found 32x6-bit Read Only RAM for signal <_n0146>
    Summary:
	inferred   1 RAM(s).
	inferred  44 D-type flip-flop(s).
	inferred  84 Multiplexer(s).
Unit <DECODER> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x6-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 24-bit adder                                          : 3
 24-bit subtractor                                     : 3
# Registers                                            : 18
 1-bit register                                        : 2
 2-bit register                                        : 1
 24-bit register                                       : 11
 3-bit register                                        : 2
 4-bit register                                        : 1
 6-bit register                                        : 1
# Latches                                              : 72
 1-bit latch                                           : 72
# Multiplexers                                         : 126
 1-bit 12-to-1 multiplexer                             : 24
 1-bit 2-to-1 multiplexer                              : 36
 2-bit 2-to-1 multiplexer                              : 15
 24-bit 13-to-1 multiplexer                            : 1
 24-bit 2-to-1 multiplexer                             : 25
 24-bit 4-to-1 multiplexer                             : 1
 24-bit 8-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 18
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# Xors                                                 : 1
 24-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <OUT_16> of sequential type is unconnected in block <MAR>.
WARNING:Xst:2677 - Node <OUT_17> of sequential type is unconnected in block <MAR>.
WARNING:Xst:2677 - Node <OUT_18> of sequential type is unconnected in block <MAR>.
WARNING:Xst:2677 - Node <OUT_19> of sequential type is unconnected in block <MAR>.
WARNING:Xst:2677 - Node <OUT_20> of sequential type is unconnected in block <MAR>.
WARNING:Xst:2677 - Node <OUT_21> of sequential type is unconnected in block <MAR>.
WARNING:Xst:2677 - Node <OUT_22> of sequential type is unconnected in block <MAR>.
WARNING:Xst:2677 - Node <OUT_23> of sequential type is unconnected in block <MAR>.

Synthesizing (advanced) Unit <DECODER>.
INFO:Xst:3231 - The small RAM <Mram__n0146> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <INSTRUCTION<23:19>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DECODER> synthesized (advanced).

Synthesizing (advanced) Unit <PC>.
The following registers are absorbed into counter <OUT>: 1 register on signal <OUT>.
Unit <PC> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x6-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 5
 24-bit adder                                          : 2
 24-bit subtractor                                     : 3
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 260
 Flip-Flops                                            : 260
# Multiplexers                                         : 148
 1-bit 12-to-1 multiplexer                             : 24
 1-bit 13-to-1 multiplexer                             : 24
 1-bit 2-to-1 multiplexer                              : 36
 2-bit 2-to-1 multiplexer                              : 15
 24-bit 2-to-1 multiplexer                             : 24
 24-bit 4-to-1 multiplexer                             : 1
 24-bit 8-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 18
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# Xors                                                 : 1
 24-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <MAR/OUT_23> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <MAR/OUT_22> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <MAR/OUT_21> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <MAR/OUT_20> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <MAR/OUT_19> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <MAR/OUT_18> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <MAR/OUT_17> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <MAR/OUT_16> of sequential type is unconnected in block <CPU>.
WARNING:Xst:1710 - FF/Latch <IMMEDIATE_19> (without init value) has a constant value of 0 in block <DECODER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IMMEDIATE_20> (without init value) has a constant value of 0 in block <DECODER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IMMEDIATE_21> (without init value) has a constant value of 0 in block <DECODER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IMMEDIATE_22> (without init value) has a constant value of 0 in block <DECODER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IMMEDIATE_23> (without init value) has a constant value of 0 in block <DECODER>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <CPU> ...

Optimizing unit <DECODER> ...

Optimizing unit <ALU24bit> ...

Optimizing unit <DMUX1to2> ...
WARNING:Xst:2677 - Node <DMUX_A/B_23> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <DMUX_A/B_16> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <DMUX_A/B_18> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <DMUX_A/B_19> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <DMUX_A/B_17> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <DMUX_A/B_21> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <DMUX_A/B_22> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <DMUX_A/B_20> of sequential type is unconnected in block <CPU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 3.
FlipFlop DEC/ALU_CONTROL_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 272
 Flip-Flops                                            : 272

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1006
#      GND                         : 1
#      INV                         : 49
#      LUT1                        : 24
#      LUT2                        : 50
#      LUT3                        : 45
#      LUT4                        : 46
#      LUT5                        : 98
#      LUT6                        : 322
#      MUXCY                       : 138
#      MUXF7                       : 88
#      VCC                         : 1
#      XORCY                       : 144
# FlipFlops/Latches                : 336
#      FD_1                        : 40
#      FDE                         : 208
#      FDRE                        : 24
#      LD                          : 64
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 99
#      IBUF                        : 41
#      OBUF                        : 58

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             318  out of  54576     0%  
 Number of Slice LUTs:                  634  out of  27288     2%  
    Number used as Logic:               634  out of  27288     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    744
   Number with an unused Flip Flop:     426  out of    744    57%  
   Number with an unused LUT:           110  out of    744    14%  
   Number of fully used LUT-FF pairs:   208  out of    744    27%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of    218    45%  
    IOB Flip Flops/Latches:              18

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------+------------------------+-------+
clk                                                          | BUFGP                  | 272   |
ALU/sel[3]_GND_60_o_Mux_15_o(ALU/sel[3]_GND_60_o_Mux_15_o1:O)| BUFG(*)(ALU/OUT_0)     | 24    |
DEC/ALU_CONTROL_1                                            | BUFG                   | 40    |
-------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 19.333ns (Maximum Frequency: 51.724MHz)
   Minimum input arrival time before clock: 4.652ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 19.333ns (frequency: 51.724MHz)
  Total number of paths / destination ports: 1012822 / 488
-------------------------------------------------------------------------
Delay:               9.667ns (Levels of Logic = 10)
  Source:            R6/OUT_1 (FF)
  Destination:       DEC/IMMEDIATE_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: R6/OUT_1 to DEC/IMMEDIATE_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.864  R6/OUT_1 (R6/OUT_1)
     LUT6:I2->O            1   0.203   0.000  MUX_A/Mmux_OUT_311 (MUX_A/Mmux_OUT_311)
     MUXF7:I1->O          14   0.140   1.186  MUX_A/Mmux_OUT_2_f7_10 (MUX_A_OUT<1>)
     LUT5:I2->O            6   0.205   0.849  ALU/Sh21 (ALU/Sh2)
     LUT6:I4->O            1   0.203   0.580  ALU/Mmux__n0097211 (ALU/_n0097<6>)
     LUT6:I5->O            2   0.205   0.845  ALU/mux20_6 (ALU/Mmux_sel[3]_OUT[6]_Mux_48_o_7)
     LUT4:I1->O            1   0.205   0.684  ALU/_n0125<0>16_SW0 (N64)
     LUT6:I4->O            1   0.203   0.580  ALU/_n0125<0>17 (ALU/_n0125<0>16)
     LUT6:I5->O            2   0.205   0.617  ALU/_n0125<0>20_SW0 (N84)
     LUT6:I5->O           13   0.205   0.933  ALU/_n0125<0>21 (Z_FLAG)
     LUT6:I5->O            1   0.205   0.000  DEC/Mmux_INSTRUCTION[23]_GND_84_o_Mux_30_o2 (DEC/INSTRUCTION[23]_GND_84_o_Mux_30_o)
     FD_1:D                    0.102          DEC/LOAD_REG
    ----------------------------------------
    Total                      9.667ns (2.528ns logic, 7.139ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 897 / 232
-------------------------------------------------------------------------
Offset:              4.652ns (Levels of Logic = 3)
  Source:            INSTRUCTION<21> (PAD)
  Destination:       DEC/IMMEDIATE_15 (FF)
  Destination Clock: clk falling

  Data Path: INSTRUCTION<21> to DEC/IMMEDIATE_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  INSTRUCTION_21_IBUF (INSTRUCTION_21_IBUF)
     LUT4:I0->O           16   0.203   1.369  DEC/Mmux_INSTRUCTION[23]_GND_84_o_wide_mux_29_OUT2211_SW0 (N46)
     LUT6:I0->O            1   0.203   0.000  DEC/Mmux_INSTRUCTION[23]_GND_84_o_wide_mux_27_OUT31 (DEC/INSTRUCTION[23]_GND_84_o_wide_mux_27_OUT<0>)
     FD_1:D                    0.102          DEC/IMMEDIATE_0
    ----------------------------------------
    Total                      4.652ns (1.730ns logic, 2.922ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DEC/ALU_CONTROL_1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            DMUX_A/B_15 (LATCH)
  Destination:       RAM_OUT<15> (PAD)
  Source Clock:      DEC/ALU_CONTROL_1 falling

  Data Path: DMUX_A/B_15 to RAM_OUT<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  DMUX_A/B_15 (DMUX_A/B_15)
     OBUF:I->O                 2.571          RAM_OUT_15_OBUF (RAM_OUT<15>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            ProgramCounter/OUT_23 (FF)
  Destination:       PC_ADDR<23> (PAD)
  Source Clock:      clk rising

  Data Path: ProgramCounter/OUT_23 to PC_ADDR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.616  ProgramCounter/OUT_23 (ProgramCounter/OUT_23)
     OBUF:I->O                 2.571          PC_ADDR_23_OBUF (PC_ADDR<23>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ALU/sel[3]_GND_60_o_Mux_15_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
DEC/ALU_CONTROL_1|         |         |    8.850|         |
clk              |         |         |    7.904|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock DEC/ALU_CONTROL_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.691|    2.711|    2.711|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
ALU/sel[3]_GND_60_o_Mux_15_o|         |    3.482|    7.777|         |
DEC/ALU_CONTROL_1           |         |         |   11.678|         |
clk                         |    2.243|    4.381|   10.686|         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.31 secs
 
--> 

Total memory usage is 299536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  106 (   0 filtered)
Number of infos    :    1 (   0 filtered)

