/*
    This file was generated automatically by Alchitry Labs 2.0.34-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module sigmoid (
        input wire [7:0] x,
        output reg [7:0] out
    );
    logic [7:0] y;
    localparam M = 3'h4;
    localparam C = 6'h32;
    always @* begin
        if (x[3'h7] == 1'h0) begin
            y = (($bits(x / 3'h4) > $bits(6'h32) ? $bits(x / 3'h4) : $bits(6'h32)) + 1)'(x / 3'h4 + 6'h32);
        end else begin
            y = (($bits(-(-x / 3'h4)) > $bits(6'h32) ? $bits(-(-x / 3'h4)) : $bits(6'h32)) + 1)'(-(-x / 3'h4) + 6'h32);
        end
        if (x[3'h7] == 1'h1) begin
            if (-x >= 8'h96) begin
                y = 3'h5;
            end
        end else begin
            if (x >= 8'h96) begin
                y = 7'h5f;
            end
        end
        out = y;
    end
    
    
endmodule