verilog blk_mem_gen_v8_4_4 -d "FLOAT_MAC=1" \
    $FYP_DIR/hw/build/build_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v

verilog xil_defaultlib \
--include $FYP_DIR/hw/build/regbanks/aggregation_engine_regbank \
--include $FYP_DIR/hw/build/regbanks/node_scoreboard_regbank \
--include $FYP_DIR/imports \
-d "FLOAT_MAC=1" \
-d "XSIM" \
    $FYP_DIR/hw/build/build_project.srcs/sources_1/ip/axi_memory_interconnect/sim/axi_memory_interconnect.v \
    $FYP_DIR/hw/build/build_project.srcs/sources_1/ip/axi_L_register_control_crossbar/sim/axi_L_register_control_crossbar.v \
    $FYP_DIR/hw/build/build_project.srcs/sources_1/ip/aggregation_buffer_sdp_bram/sim/aggregation_buffer_sdp_bram.v \
    $FYP_DIR/hw/build/build_project.srcs/sources_1/ip/transformation_buffer_sdp_bram/sim/transformation_buffer_sdp_bram.v \
    $FYP_DIR/hw/build/build_project.srcs/sources_1/ip/scale_factor_queue/sim/scale_factor_queue.v \
    $FYP_DIR/imports/verilog-axi/rtl/axi_ram.v \
    $FYP_DIR/hw/build/ip/lib/buffers/ultraram.v \

sv xil_defaultlib \
--include $FYP_DIR/hw/build/regbanks/aggregation_engine_regbank \
--include $FYP_DIR/hw/build/regbanks/node_scoreboard_regbank \
--include $FYP_DIR/imports \
-d "FLOAT_MAC=1" \
-d "XSIM" \
    $FYP_DIR/hw/ip/lib/buffers/bram_fifo.sv \

sv xil_defaultlib \
--include $FYP_DIR/hw/build/regbanks/aggregation_engine_regbank \
--include $FYP_DIR/hw/build/regbanks/node_scoreboard_regbank \
--include $FYP_DIR/imports \
-d "FLOAT_MAC=1" \
-d "XSIM" \
    $FYP_DIR/imports/nocrouter/src/rtl/noc/noc_pkg.sv \
    $FYP_DIR/hw/ip/include/top_pkg.sv \
    $FYP_DIR/hw/ip/aggregation_engine/include/age_pkg.sv \
    $FYP_DIR/hw/ip/node_scoreboard/include/node_scoreboard_pkg.sv \
    $FYP_DIR/hw/ip/prefetcher/include/prefetcher_pkg.sv \
    $FYP_DIR/hw/build/regbanks/aggregation_engine_regbank/aggregation_engine_regbank_regs_pkg.sv \
    $FYP_DIR/hw/build/regbanks/node_scoreboard_regbank/node_scoreboard_regbank_regs_pkg.sv \
    $FYP_DIR/hw/build/regbanks/prefetcher_regbank/prefetcher_regbank_regs_pkg.sv \
    $FYP_DIR/hw/build/regbanks/feature_transformation_engine_regbank/feature_transformation_engine_regbank_regs_pkg.sv \

sv xil_defaultlib \
--include $FYP_DIR/hw/build/regbanks/aggregation_engine_regbank \
--include $FYP_DIR/hw/build/regbanks/node_scoreboard_regbank \
--include $FYP_DIR/imports \
-d "FLOAT_MAC=1" \
-d "XSIM" \
    $FYP_DIR/imports/nocrouter/src/if/input_block2crossbar.sv \
    $FYP_DIR/imports/nocrouter/src/if/input_block2switch_allocator.sv \
    $FYP_DIR/imports/nocrouter/src/if/input_block2vc_allocator.sv \
    $FYP_DIR/imports/nocrouter/src/if/router2router.sv   \
    $FYP_DIR/imports/nocrouter/src/if/switch_allocator2crossbar.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/allocators/round_robin_arbiter.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/allocators/separable_input_first_allocator.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/allocators/switch_allocator.sv   \
    $FYP_DIR/imports/nocrouter/src/rtl/allocators/vc_allocator.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/router/router.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/crossbar/crossbar.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/input_port/circular_buffer.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/input_port/input_block.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/input_port/input_buffer.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/input_port/input_port.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/input_port/rc_unit.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/noc/node_link.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/noc/router_link.sv \
    $FYP_DIR/imports/nocrouter/src/rtl/noc/mesh.sv \

sv xil_defaultlib \
--include $FYP_DIR/hw/build/regbanks/aggregation_engine_regbank \
--include $FYP_DIR/hw/build/regbanks/node_scoreboard_regbank \
--include $FYP_DIR/imports \
-d "FLOAT_MAC=1" \
-d "XSIM" \
    $FYP_DIR/hw/ip/lib/arithmetic/aggregators/passthrough_aggregator.sv \
    $FYP_DIR/hw/ip/lib/arithmetic/aggregators/sum_aggregator.sv \
    $FYP_DIR/hw/ip/lib/buffers/hybrid_buffer/hybrid_buffer_slot.sv \
    $FYP_DIR/hw/ip/lib/buffers/hybrid_buffer/hybrid_buffer.sv \
    $FYP_DIR/hw/ip/lib/buffers/hybrid_buffer/hybrid_buffer_driver.sv \
    $FYP_DIR/hw/ip/lib/axi/axi_read_master.sv \
    $FYP_DIR/hw/ip/lib/axi/axi_write_master.sv \
    $FYP_DIR/hw/ip/lib/arithmetic/float_mac.sv \
    $FYP_DIR/hw/ip/lib/arithmetic/fixed_point_mac.sv \
    $FYP_DIR/hw/ip/lib/arithmetic/mac.sv \
    $FYP_DIR/hw/ip/lib/base_components/binary_to_onehot.sv \
    $FYP_DIR/hw/ip/lib/base_components/count_ones.sv \
    $FYP_DIR/hw/ip/lib/base_components/onehot_to_binary_comb.sv \
    $FYP_DIR/hw/ip/lib/base_components/rr_arbiter.sv \
    $FYP_DIR/hw/ip/lib/systolic_modules/activation_core.sv \
    $FYP_DIR/hw/ip/lib/systolic_modules/processing_element.sv \
    $FYP_DIR/hw/ip/lib/systolic_modules/systolic_module.sv \

sv xil_defaultlib \
--include $FYP_DIR/hw/build/regbanks/aggregation_engine_regbank \
--include $FYP_DIR/hw/build/regbanks/node_scoreboard_regbank \
--include $FYP_DIR/imports \
-d "FLOAT_MAC=1" \
-d "XSIM" \
    $FYP_DIR/hw/build/regbanks/aggregation_engine_regbank/aggregation_engine_regbank_regs.sv \
    $FYP_DIR/hw/build/regbanks/aggregation_engine_regbank/aggregation_engine_regbank_wrapper.sv \
    $FYP_DIR/hw/build/regbanks/node_scoreboard_regbank/node_scoreboard_regbank_regs.sv \
    $FYP_DIR/hw/build/regbanks/node_scoreboard_regbank/node_scoreboard_regbank_wrapper.sv \
    $FYP_DIR/hw/build/regbanks/prefetcher_regbank/prefetcher_regbank_regs.sv \
    $FYP_DIR/hw/build/regbanks/prefetcher_regbank/prefetcher_regbank_wrapper.sv \
    $FYP_DIR/hw/build/regbanks/feature_transformation_engine_regbank/feature_transformation_engine_regbank_regs.sv \
    $FYP_DIR/hw/build/regbanks/feature_transformation_engine_regbank/feature_transformation_engine_regbank_wrapper.sv \
    $FYP_DIR/hw/ip/include/arch_package.sv \
    $FYP_DIR/hw/ip/include/arch_defines.v \

sv xil_defaultlib \
--include $FYP_DIR/hw/build/regbanks/aggregation_engine_regbank \
--include $FYP_DIR/hw/build/regbanks/node_scoreboard_regbank \
--include $FYP_DIR/imports \
-d "FLOAT_MAC=1" \
-d "XSIM" \
    $FYP_DIR/hw/ip/aggregation_engine/rtl/feature_aggregator.sv \
    $FYP_DIR/hw/ip/aggregation_engine/rtl/aggregation_core_allocator.sv \
    $FYP_DIR/hw/ip/aggregation_engine/rtl/aggregation_core.sv \
    $FYP_DIR/hw/ip/aggregation_engine/rtl/aggregation_manager.sv \
    $FYP_DIR/hw/ip/aggregation_engine/rtl/buffer_manager.sv \
    $FYP_DIR/hw/ip/aggregation_engine/rtl/aggregation_mesh.sv \
    $FYP_DIR/hw/ip/aggregation_engine/rtl/aggregation_engine.sv \
    $FYP_DIR/hw/ip/node_scoreboard/rtl/node_scoreboard.sv \
    $FYP_DIR/hw/ip/lib/buffers/ultraram_fifo.sv \
    $FYP_DIR/hw/ip/prefetcher/rtl/prefetcher_streaming_manager.sv \
    $FYP_DIR/hw/ip/prefetcher/rtl/prefetcher_fetch_tag.sv \
    $FYP_DIR/hw/ip/prefetcher/rtl/prefetcher_feature_bank.sv \
    $FYP_DIR/hw/ip/prefetcher/rtl/prefetcher_weight_bank.sv \
    $FYP_DIR/hw/ip/prefetcher/rtl/prefetcher.sv \
    $FYP_DIR/hw/ip/transformation_engine/rtl/feature_transformation_core.sv \
    $FYP_DIR/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv \
    $FYP_DIR/hw/ip/top/rtl/top.sv \
    $FYP_DIR/hw/ip/top/rtl/top_fast_build.sv

nosort
