

================================================================
== Vitis HLS Report for 'state_buffer_kernel_Pipeline_VITIS_LOOP_101_2'
================================================================
* Date:           Tue Jul 30 03:10:35 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.505 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_2  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      96|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     122|    -|
|Register         |        -|     -|      90|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      90|     218|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |list_lp_sizes_V_d0     |         +|   0|  0|  23|          16|           2|
    |removed_V_fu_212_p2    |         +|   0|  0|  23|          16|           1|
    |and_ln105_fu_188_p2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_fu_177_p2   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1065_fu_197_p2  |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1069_fu_162_p2  |      icmp|   0|  0|  13|          16|           2|
    |or_ln105_fu_182_p2     |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  96|          98|          41|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  20|          4|    1|          4|
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_current_V_4  |   9|          2|   16|         32|
    |current_V_fu_52               |   9|          2|   16|         32|
    |keep_next_fu_48               |  14|          3|    1|          3|
    |list_free_head_V_o            |   9|          2|   16|         32|
    |list_nodes_next_V_address0    |  20|          4|    7|         28|
    |list_nodes_next_V_d0          |  14|          3|   16|         48|
    |prev_V_fu_56                  |   9|          2|   16|         32|
    |removed_V_3_out_o             |   9|          2|   16|         32|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 122|         26|  106|        245|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |current_V_4_reg_286             |  16|   0|   16|          0|
    |current_V_5_reg_316             |  16|   0|   16|          0|
    |current_V_fu_52                 |  16|   0|   16|          0|
    |icmp_ln1069_reg_302             |   1|   0|    1|          0|
    |keep_next_fu_48                 |   1|   0|    1|          0|
    |list_lp_heads_V_addr_reg_292    |   6|   0|    6|          0|
    |list_lp_sizes_V_addr_reg_297    |   6|   0|    6|          0|
    |list_nodes_next_V_addr_reg_306  |   7|   0|    7|          0|
    |or_ln105_reg_321                |   1|   0|    1|          0|
    |prev_V_fu_56                    |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  90|   0|   90|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  state_buffer_kernel_Pipeline_VITIS_LOOP_101_2|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  state_buffer_kernel_Pipeline_VITIS_LOOP_101_2|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  state_buffer_kernel_Pipeline_VITIS_LOOP_101_2|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  state_buffer_kernel_Pipeline_VITIS_LOOP_101_2|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  state_buffer_kernel_Pipeline_VITIS_LOOP_101_2|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  state_buffer_kernel_Pipeline_VITIS_LOOP_101_2|  return value|
|current_V_2                      |   in|   16|     ap_none|                                    current_V_2|        scalar|
|zext_ln1073                      |   in|    6|     ap_none|                                    zext_ln1073|        scalar|
|commit_time_V                    |   in|   32|     ap_none|                                  commit_time_V|        scalar|
|removed_V_3_out_i                |   in|   16|     ap_ovld|                                removed_V_3_out|       pointer|
|removed_V_3_out_o                |  out|   16|     ap_ovld|                                removed_V_3_out|       pointer|
|removed_V_3_out_o_ap_vld         |  out|    1|     ap_ovld|                                removed_V_3_out|       pointer|
|list_nodes_next_V_address0       |  out|    7|   ap_memory|                              list_nodes_next_V|         array|
|list_nodes_next_V_ce0            |  out|    1|   ap_memory|                              list_nodes_next_V|         array|
|list_nodes_next_V_we0            |  out|    1|   ap_memory|                              list_nodes_next_V|         array|
|list_nodes_next_V_d0             |  out|   16|   ap_memory|                              list_nodes_next_V|         array|
|list_nodes_next_V_q0             |   in|   16|   ap_memory|                              list_nodes_next_V|         array|
|list_nodes_state_lvt_V_address0  |  out|    7|   ap_memory|                         list_nodes_state_lvt_V|         array|
|list_nodes_state_lvt_V_ce0       |  out|    1|   ap_memory|                         list_nodes_state_lvt_V|         array|
|list_nodes_state_lvt_V_q0        |   in|   32|   ap_memory|                         list_nodes_state_lvt_V|         array|
|list_free_head_V_i               |   in|   16|     ap_ovld|                               list_free_head_V|       pointer|
|list_free_head_V_o               |  out|   16|     ap_ovld|                               list_free_head_V|       pointer|
|list_free_head_V_o_ap_vld        |  out|    1|     ap_ovld|                               list_free_head_V|       pointer|
|list_lp_sizes_V_address0         |  out|    6|   ap_memory|                                list_lp_sizes_V|         array|
|list_lp_sizes_V_ce0              |  out|    1|   ap_memory|                                list_lp_sizes_V|         array|
|list_lp_sizes_V_we0              |  out|    1|   ap_memory|                                list_lp_sizes_V|         array|
|list_lp_sizes_V_d0               |  out|   16|   ap_memory|                                list_lp_sizes_V|         array|
|list_lp_sizes_V_q0               |   in|   16|   ap_memory|                                list_lp_sizes_V|         array|
|list_lp_heads_V_address0         |  out|    6|   ap_memory|                                list_lp_heads_V|         array|
|list_lp_heads_V_ce0              |  out|    1|   ap_memory|                                list_lp_heads_V|         array|
|list_lp_heads_V_we0              |  out|    1|   ap_memory|                                list_lp_heads_V|         array|
|list_lp_heads_V_d0               |  out|   16|   ap_memory|                                list_lp_heads_V|         array|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

