// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2022 Edgeble AI Technologies Pvt. Ltd.
 */

#include "rockchip-u-boot.dtsi"

/ {
	dmc {
		compatible = "rockchip,rk3588-dmc";
		bootph-all;
		u-boot,dm-spl;
		status = "okay";
	};

clk_sdmmc: sdmmc-clock {
               u-boot,dm-spl;
               compatible = "fixed-clock";
               #clock-cells = <0>;
               clock-frequency = <0>;
       };

	pmu1_grf: syscon@fd58a000 {
		bootph-all;
		u-boot,dm-spl;
		compatible = "rockchip,rk3588-pmu1-grf", "syscon";
		reg = <0x0 0xfd58a000 0x0 0x2000>;
	};

	sdmmc: mmc@fe2c0000 {
		u-boot,dm-spl;
		compatible = "rockchip,rk3588-dw-mshc", "rockchip,rk3288-dw-mshc";
		reg = <0x0 0xfe2c0000 0x0 0x4000>;
		interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>,
			 <&scmi_clk SCMI_HCLK_SD>, <&scmi_clk SCMI_CCLK_SD>;
		clock-names = "ciu-drive", "ciu-sample", "biu", "ciu";
		fifo-depth = <0x100>;
		max-frequency = <200000000>;
		pinctrl-names = "default";
		pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_det &sdmmc_bus4>;
		status = "disabled";
	};

	otp: nvmem@fecc0000 {
		compatible = "rockchip,rk3588-otp";
		reg = <0x0 0xfecc0000 0x0 0x400>;
		#address-cells = <1>;
		#size-cells = <1>;
		status = "okay";

		cpu_id: id@7 {
			reg = <0x07 0x10>;
		};
	};
};

&xin24m {
	bootph-all;
	u-boot,dm-spl;
	status = "okay";
};

&cru {
	bootph-pre-ram;
	u-boot,dm-spl;
	status = "okay";
};

&sys_grf {
	bootph-pre-ram;
	u-boot,dm-spl;
	status = "okay";
};

&uart2 {
	clock-frequency = <24000000>;
	bootph-pre-ram;
	u-boot,dm-spl;
	status = "okay";
};

&sdhci {
	u-boot,dm-spl;
	status = "okay";
};

&sdmmc {
	u-boot,dm-spl;
	u-boot,spl-fifo-mode;
	clocks = <&clk_sdmmc>, <&clk_sdmmc>,
		 <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>;
	clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
	max-frequency = <400000>;
	status = "okay";
};

&ioc {
	u-boot,dm-spl;
	bootph-pre-ram;
};
