INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link
	Log files: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin.link_summary, at Wed Sep  6 16:58:30 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Sep  6 16:58:30 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/v++_link_Bert_layer.link_guidance.html', at Wed Sep  6 16:58:31 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:00:20] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Sep  6 17:00:23 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:00:27] build_xd_ip_db started: /opt/xilinx/2022.1/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/hw.hpfm -clkid 0 -ip /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/iprepo/xilinx_com_hls_Bert_layer_1_0,Bert_layer -o /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:00:35] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2433.266 ; gain = 0.000 ; free physical = 15664 ; free virtual = 192401
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:00:35] cfgen started: /opt/xilinx/2022.1/Vitis/2022.1/bin/cfgen -dmclkid 0 -r /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: Bert_layer, num: 1  {Bert_layer_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v323 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v324 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v325 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v326 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v327 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v328 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v329 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v330 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v331 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v332 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v333 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v334 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v335 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v336 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v337 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v338 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v339 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v340 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v341 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v342 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v343 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v344 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v345 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v346 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v347 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v348 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v349 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v350 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v351 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument Bert_layer_1.v352 to HBM[0]
INFO: [SYSTEM_LINK 82-37] [17:00:48] cfgen finished successfully
Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2433.266 ; gain = 0.000 ; free physical = 15671 ; free virtual = 192408
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [17:00:48] cf2bd started: /opt/xilinx/2022.1/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.xsd --temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link --output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [17:00:54] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2433.266 ; gain = 0.000 ; free physical = 15665 ; free virtual = 192407
INFO: [v++ 60-1441] [17:00:54] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2338.676 ; gain = 0.000 ; free physical = 15707 ; free virtual = 192450
INFO: [v++ 60-1443] [17:00:54] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/sdsl.dat -rtd /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw.rtd -nofilter /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw_full.rtd -xclbin /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.xml -o /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link
INFO: [v++ 60-1441] [17:01:02] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2338.676 ; gain = 0.000 ; free physical = 15673 ; free virtual = 192417
INFO: [v++ 60-1443] [17:01:02] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link
INFO: [v++ 60-1441] [17:01:04] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:02 . Memory (MB): peak = 2338.676 ; gain = 0.000 ; free physical = 15601 ; free virtual = 192345
INFO: [v++ 60-1443] [17:01:04] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --remote_ip_cache /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/.ipcache -s --output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --log_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link --report_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link --config /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini -k /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link --no-info --iprepo /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0 --messageDb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/vpl.pb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link

****** vpl v2022.1.2 (64-bit)
  **** SW Build 3602371 on 2022-08-02-23:13:43
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform
[17:01:29] Run vpl: Step create_project: Started
Creating Vivado project.
[17:01:35] Run vpl: Step create_project: Completed
[17:01:35] Run vpl: Step create_bd: Started
[17:02:16] Run vpl: Step create_bd: Completed
[17:02:16] Run vpl: Step update_bd: Started
[17:02:16] Run vpl: Step update_bd: Completed
[17:02:16] Run vpl: Step generate_target: Started
[17:03:10] Run vpl: Step generate_target: Completed
[17:03:10] Run vpl: Step config_hw_runs: Started
[17:03:56] Run vpl: Step config_hw_runs: Completed
[17:03:56] Run vpl: Step synth: Started
[17:04:27] Block-level synthesis in progress, 0 of 134 jobs complete, 8 jobs running.
[17:04:57] Block-level synthesis in progress, 0 of 134 jobs complete, 8 jobs running.
[17:05:28] Block-level synthesis in progress, 0 of 134 jobs complete, 8 jobs running.
[17:05:58] Block-level synthesis in progress, 8 of 134 jobs complete, 4 jobs running.
[17:06:28] Block-level synthesis in progress, 8 of 134 jobs complete, 8 jobs running.
[17:06:58] Block-level synthesis in progress, 8 of 134 jobs complete, 8 jobs running.
[17:07:28] Block-level synthesis in progress, 13 of 134 jobs complete, 5 jobs running.
[17:07:58] Block-level synthesis in progress, 15 of 134 jobs complete, 8 jobs running.
[17:08:29] Block-level synthesis in progress, 18 of 134 jobs complete, 6 jobs running.
[17:08:59] Block-level synthesis in progress, 20 of 134 jobs complete, 6 jobs running.
[17:09:29] Block-level synthesis in progress, 22 of 134 jobs complete, 6 jobs running.
[17:09:59] Block-level synthesis in progress, 25 of 134 jobs complete, 6 jobs running.
[17:10:30] Block-level synthesis in progress, 27 of 134 jobs complete, 7 jobs running.
[17:11:00] Block-level synthesis in progress, 31 of 134 jobs complete, 5 jobs running.
[17:11:30] Block-level synthesis in progress, 38 of 134 jobs complete, 2 jobs running.
[17:12:00] Block-level synthesis in progress, 44 of 134 jobs complete, 4 jobs running.
[17:12:31] Block-level synthesis in progress, 45 of 134 jobs complete, 8 jobs running.
[17:13:01] Block-level synthesis in progress, 46 of 134 jobs complete, 7 jobs running.
[17:13:31] Block-level synthesis in progress, 53 of 134 jobs complete, 3 jobs running.
[17:14:02] Block-level synthesis in progress, 62 of 134 jobs complete, 2 jobs running.
[17:14:32] Block-level synthesis in progress, 70 of 134 jobs complete, 2 jobs running.
[17:15:02] Block-level synthesis in progress, 75 of 134 jobs complete, 5 jobs running.
[17:15:33] Block-level synthesis in progress, 76 of 134 jobs complete, 7 jobs running.
[17:16:03] Block-level synthesis in progress, 77 of 134 jobs complete, 7 jobs running.
[17:16:33] Block-level synthesis in progress, 83 of 134 jobs complete, 3 jobs running.
[17:17:04] Block-level synthesis in progress, 85 of 134 jobs complete, 6 jobs running.
[17:17:34] Block-level synthesis in progress, 87 of 134 jobs complete, 6 jobs running.
[17:18:04] Block-level synthesis in progress, 90 of 134 jobs complete, 5 jobs running.
[17:18:35] Block-level synthesis in progress, 94 of 134 jobs complete, 5 jobs running.
[17:19:05] Block-level synthesis in progress, 101 of 134 jobs complete, 3 jobs running.
[17:19:36] Block-level synthesis in progress, 107 of 134 jobs complete, 4 jobs running.
[17:20:06] Block-level synthesis in progress, 107 of 134 jobs complete, 8 jobs running.
[17:20:36] Block-level synthesis in progress, 109 of 134 jobs complete, 6 jobs running.
[17:21:07] Block-level synthesis in progress, 114 of 134 jobs complete, 4 jobs running.
[17:21:37] Block-level synthesis in progress, 115 of 134 jobs complete, 8 jobs running.
[17:22:08] Block-level synthesis in progress, 115 of 134 jobs complete, 8 jobs running.
[17:22:38] Block-level synthesis in progress, 120 of 134 jobs complete, 6 jobs running.
[17:23:09] Block-level synthesis in progress, 126 of 134 jobs complete, 7 jobs running.
[17:23:39] Block-level synthesis in progress, 129 of 134 jobs complete, 5 jobs running.
[17:24:09] Block-level synthesis in progress, 130 of 134 jobs complete, 4 jobs running.
[17:24:40] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:25:10] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:25:41] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:26:11] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:26:42] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:27:13] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:27:43] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:28:14] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:28:44] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:29:15] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:29:45] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:30:16] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:30:46] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:31:17] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:31:47] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:32:18] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:32:48] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:33:19] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:33:49] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:34:20] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:34:50] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:35:21] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:35:51] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:36:22] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:36:52] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:37:23] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:37:53] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:38:24] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:38:54] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:39:25] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:39:55] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:40:26] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:40:57] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:41:27] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:41:58] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:42:28] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:42:59] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:43:29] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:44:00] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:44:30] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:45:01] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:45:31] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:46:02] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:46:32] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:47:03] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:47:33] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:48:04] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:48:35] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:49:05] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:49:36] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:50:06] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:50:37] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:51:07] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:51:38] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:52:08] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:52:39] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:53:09] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:53:40] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:54:10] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:54:41] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:55:12] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:55:42] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:56:13] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:56:43] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:57:14] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:57:44] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:58:15] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:58:46] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:59:16] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[17:59:47] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:00:17] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:00:48] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:01:18] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:01:49] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:02:19] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:02:50] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:03:21] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:03:51] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:04:22] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:04:52] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:05:23] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:05:53] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:06:24] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:06:55] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:07:25] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:07:56] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[18:08:26] Block-level synthesis in progress, 134 of 134 jobs complete, 0 jobs running.
[18:08:57] Top-level synthesis in progress.
[18:09:27] Top-level synthesis in progress.
[18:09:58] Top-level synthesis in progress.
[18:10:21] Run vpl: Step synth: Completed
[18:10:21] Run vpl: Step impl: Started
[18:25:09] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 24m 03s 

[18:25:09] Starting logic optimization..
[18:26:41] Phase 1 Retarget
[18:27:12] Phase 2 Constant propagation
[18:27:12] Phase 3 Sweep
[18:28:43] Phase 4 BUFG optimization
[18:28:43] Phase 5 Shift Register Optimization
[18:29:14] Phase 6 Post Processing Netlist
[18:31:47] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 06m 37s 

[18:31:47] Starting logic placement..
[18:32:48] Phase 1 Placer Initialization
[18:32:48] Phase 1.1 Placer Initialization Netlist Sorting
[18:37:23] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[18:38:25] Phase 1.3 Build Placer Netlist Model
[18:42:29] Phase 1.4 Constrain Clocks/Macros
[18:43:30] Phase 2 Global Placement
[18:43:30] Phase 2.1 Floorplanning
[18:46:34] Phase 2.1.1 Partition Driven Placement
[18:46:34] Phase 2.1.1.1 PBP: Partition Driven Placement
[18:51:41] Phase 2.1.1.2 PBP: Clock Region Placement
[18:53:44] Phase 2.1.1.3 PBP: Discrete Incremental
[18:53:44] Phase 2.1.1.4 PBP: Compute Congestion
[18:54:15] Phase 2.1.1.5 PBP: Macro Placement
[18:54:15] Phase 2.1.1.6 PBP: UpdateTiming
[18:54:45] Phase 2.1.1.7 PBP: Add part constraints
[18:54:45] Phase 2.2 Physical Synthesis After Floorplan
[18:55:47] Phase 2.3 Update Timing before SLR Path Opt
[18:55:47] Phase 2.4 Post-Processing in Floorplanning
[18:56:18] Phase 2.5 Global Placement Core
[19:13:45] Phase 2.5.1 Physical Synthesis In Placer
[19:18:53] Phase 3 Detail Placement
[19:18:53] Phase 3.1 Commit Multi Column Macros
[19:18:53] Phase 3.2 Commit Most Macros & LUTRAMs
[19:22:29] Phase 3.3 Small Shape DP
[19:22:29] Phase 3.3.1 Small Shape Clustering
[19:23:00] Phase 3.3.2 Flow Legalize Slice Clusters
[19:23:00] Phase 3.3.3 Slice Area Swap
[19:23:31] Phase 3.3.3.1 Slice Area Swap Initial
[19:27:07] Phase 3.4 Place Remaining
[19:27:07] Phase 3.5 Re-assign LUT pins
[19:28:08] Phase 3.6 Pipeline Register Optimization
[19:28:08] Phase 3.7 Fast Optimization
[19:30:12] Phase 4 Post Placement Optimization and Clean-Up
[19:30:12] Phase 4.1 Post Commit Optimization
[19:33:17] Phase 4.1.1 Post Placement Optimization
[19:33:47] Phase 4.1.1.1 BUFG Insertion
[19:33:47] Phase 1 Physical Synthesis Initialization
[19:34:49] Phase 4.1.1.2 BUFG Replication
[19:35:51] Phase 4.1.1.3 Post Placement Timing Optimization
[19:43:02] Phase 4.1.1.4 Replication
[19:46:07] Phase 4.2 Post Placement Cleanup
[19:46:38] Phase 4.3 Placer Reporting
[19:46:38] Phase 4.3.1 Print Estimated Congestion
[19:46:38] Phase 4.4 Final Placement Cleanup
[20:10:16] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 38m 29s 

[20:10:16] Starting logic routing..
[20:11:18] Phase 1 Build RT Design
[20:14:54] Phase 2 Router Initialization
[20:14:54] Phase 2.1 Fix Topology Constraints
[20:15:25] Phase 2.2 Pre Route Cleanup
[20:15:55] Phase 2.3 Global Clock Net Routing
[20:16:57] Phase 2.4 Update Timing
[20:21:34] Phase 2.5 Update Timing for Bus Skew
[20:21:34] Phase 2.5.1 Update Timing
[20:24:09] Phase 3 Initial Routing
[20:24:09] Phase 3.1 Global Routing
[20:26:43] Phase 4 Rip-up And Reroute
[20:26:43] Phase 4.1 Global Iteration 0
[21:35:02] Phase 4.2 Global Iteration 1
[01:34:57] Phase 5 Delay and Skew Optimization
[01:34:57] Phase 5.1 Delay CleanUp
[01:35:28] Phase 5.2 Clock Skew Optimization
[01:35:58] Phase 6 Post Hold Fix
[01:35:58] Phase 6.1 Hold Fix Iter
[01:37:00] Phase 6.2 Additional Hold Fix
[01:37:31] Phase 7 Leaf Clock Prog Delay Opt
[01:39:03] Phase 8 Route finalize
[01:39:34] Phase 9 Verifying routed nets
[01:40:05] Phase 10 Depositing Routes
[01:44:38] Run vpl: Step impl: Failed
[01:44:39] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL 18-1000] Routing results verification failed due to partially-conflicted nets (Up to first 10 of violated nets):  level0_i/ulp/Bert_layer_1/inst/buf7_V_8_U/q0[0] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_418_U/U_Bert_layer_fifo_w24_d13_S_ram/out[0] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_418_U/U_Bert_layer_fifo_w24_d13_S_ram/out[2] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_418_U/U_Bert_layer_fifo_w24_d13_S_ram/out[4] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_418_U/U_Bert_layer_fifo_w24_d13_S_ram/out[5] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_418_U/U_Bert_layer_fifo_w24_d13_S_ram/out[9] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_418_U/U_Bert_layer_fifo_w24_d13_S_ram/out[7] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_418_U/U_Bert_layer_fifo_w24_d13_S_ram/out[8] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_418_U/U_Bert_layer_fifo_w24_d13_S_ram/out[10] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_418_U/U_Bert_layer_fifo_w24_d13_S_ram/out[11] 
ERROR: [VPL 60-773] In '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: route_design ERROR, please look at the run log file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: route_design ERROR, please look at the run log file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [01:44:40] Run run_link: Step vpl: Failed
Time (s): cpu = 00:11:51 ; elapsed = 08:43:36 . Memory (MB): peak = 2338.676 ; gain = 0.000 ; free physical = 43968 ; free virtual = 199095
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
