{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492093252882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492093252883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 17:20:52 2017 " "Processing started: Thu Apr 13 17:20:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492093252883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492093252883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my1 -c my1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492093252883 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492093253809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_rsp_xbar_mux " "Found entity 1: embcpu_rsp_xbar_mux" {  } { { "embcpu/synthesis/submodules/embcpu_rsp_xbar_mux.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_rsp_xbar_demux " "Found entity 1: embcpu_rsp_xbar_demux" {  } { { "embcpu/synthesis/submodules/embcpu_rsp_xbar_demux.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_pio_0 " "Found entity 1: embcpu_pio_0" {  } { { "embcpu/synthesis/submodules/embcpu_pio_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_onchip_memory2_0 " "Found entity 1: embcpu_onchip_memory2_0" {  } { { "embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_test_bench " "Found entity 1: embcpu_nios2_qsys_0_test_bench" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_test_bench.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_oci_test_bench " "Found entity 1: embcpu_nios2_qsys_0_oci_test_bench" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: embcpu_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: embcpu_nios2_qsys_0_jtag_debug_module_tck" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: embcpu_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_register_bank_a_module " "Found entity 1: embcpu_nios2_qsys_0_register_bank_a_module" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpu_nios2_qsys_0_register_bank_b_module " "Found entity 2: embcpu_nios2_qsys_0_register_bank_b_module" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "3 embcpu_nios2_qsys_0_nios2_oci_debug " "Found entity 3: embcpu_nios2_qsys_0_nios2_oci_debug" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "4 embcpu_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: embcpu_nios2_qsys_0_ociram_sp_ram_module" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "5 embcpu_nios2_qsys_0_nios2_ocimem " "Found entity 5: embcpu_nios2_qsys_0_nios2_ocimem" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "6 embcpu_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: embcpu_nios2_qsys_0_nios2_avalon_reg" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "7 embcpu_nios2_qsys_0_nios2_oci_break " "Found entity 7: embcpu_nios2_qsys_0_nios2_oci_break" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "8 embcpu_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: embcpu_nios2_qsys_0_nios2_oci_xbrk" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "9 embcpu_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: embcpu_nios2_qsys_0_nios2_oci_dbrk" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "10 embcpu_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: embcpu_nios2_qsys_0_nios2_oci_itrace" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "11 embcpu_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: embcpu_nios2_qsys_0_nios2_oci_td_mode" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "12 embcpu_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: embcpu_nios2_qsys_0_nios2_oci_dtrace" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "13 embcpu_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: embcpu_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "14 embcpu_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: embcpu_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "15 embcpu_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: embcpu_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "16 embcpu_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: embcpu_nios2_qsys_0_nios2_oci_fifo" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "17 embcpu_nios2_qsys_0_nios2_oci_pib " "Found entity 17: embcpu_nios2_qsys_0_nios2_oci_pib" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "18 embcpu_nios2_qsys_0_nios2_oci_im " "Found entity 18: embcpu_nios2_qsys_0_nios2_oci_im" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "19 embcpu_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: embcpu_nios2_qsys_0_nios2_performance_monitors" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "20 embcpu_nios2_qsys_0_nios2_oci " "Found entity 20: embcpu_nios2_qsys_0_nios2_oci" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""} { "Info" "ISGN_ENTITY_NAME" "21 embcpu_nios2_qsys_0 " "Found entity 21: embcpu_nios2_qsys_0" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_irq_mapper " "Found entity 1: embcpu_irq_mapper" {  } { { "embcpu/synthesis/submodules/embcpu_irq_mapper.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embcpu_id_router.sv(48) " "Verilog HDL Declaration information at embcpu_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embcpu/synthesis/submodules/embcpu_id_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492093253971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embcpu_id_router.sv(49) " "Verilog HDL Declaration information at embcpu_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embcpu/synthesis/submodules/embcpu_id_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492093253972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpu/synthesis/submodules/embcpu_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_id_router_default_decode " "Found entity 1: embcpu_id_router_default_decode" {  } { { "embcpu/synthesis/submodules/embcpu_id_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253973 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpu_id_router " "Found entity 2: embcpu_id_router" {  } { { "embcpu/synthesis/submodules/embcpu_id_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_cmd_xbar_mux " "Found entity 1: embcpu_cmd_xbar_mux" {  } { { "embcpu/synthesis/submodules/embcpu_cmd_xbar_mux.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_cmd_xbar_demux " "Found entity 1: embcpu_cmd_xbar_demux" {  } { { "embcpu/synthesis/submodules/embcpu_cmd_xbar_demux.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embcpu_addr_router.sv(48) " "Verilog HDL Declaration information at embcpu_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embcpu/synthesis/submodules/embcpu_addr_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492093253987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embcpu_addr_router.sv(49) " "Verilog HDL Declaration information at embcpu_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embcpu/synthesis/submodules/embcpu_addr_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492093253988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpu/synthesis/submodules/embcpu_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_addr_router_default_decode " "Found entity 1: embcpu_addr_router_default_decode" {  } { { "embcpu/synthesis/submodules/embcpu_addr_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253989 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpu_addr_router " "Found entity 2: embcpu_addr_router" {  } { { "embcpu/synthesis/submodules/embcpu_addr_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "embcpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093253993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093253993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "embcpu/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "embcpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "embcpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "embcpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "embcpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "embcpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254037 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "embcpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu_pio_0_s1_translator-rtl " "Found design unit 1: embcpu_pio_0_s1_translator-rtl" {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254757 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu_pio_0_s1_translator " "Found entity 1: embcpu_pio_0_s1_translator" {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: embcpu_onchip_memory2_0_s1_translator-rtl" {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254762 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu_onchip_memory2_0_s1_translator " "Found entity 1: embcpu_onchip_memory2_0_s1_translator" {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: embcpu_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254768 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: embcpu_nios2_qsys_0_jtag_debug_module_translator" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: embcpu_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254773 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_instruction_master_translator " "Found entity 1: embcpu_nios2_qsys_0_instruction_master_translator" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: embcpu_nios2_qsys_0_data_master_translator-rtl" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254779 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_data_master_translator " "Found entity 1: embcpu_nios2_qsys_0_data_master_translator" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu-rtl " "Found design unit 1: embcpu-rtl" {  } { { "embcpu/synthesis/embcpu.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254792 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu " "Found entity 1: embcpu" {  } { { "embcpu/synthesis/embcpu.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my1_top-rtl " "Found design unit 1: my1_top-rtl" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254800 ""} { "Info" "ISGN_ENTITY_NAME" "1 my1_top " "Found entity 1: my1_top" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492093254800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492093254800 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpu_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at embcpu_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492093254822 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpu_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at embcpu_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492093254823 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpu_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at embcpu_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492093254824 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpu_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at embcpu_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492093254831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my1_top " "Elaborating entity \"my1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492093255006 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RST my1.vhd(31) " "VHDL Signal Declaration warning at my1.vhd(31): used explicit default value for signal \"RST\" because signal was never assigned a value" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1492093255009 "|my1_top"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "niosinst embcpu4k " "Node instance \"niosinst\" instantiates undefined entity \"embcpu4k\"" {  } { { "my1.vhd" "niosinst" { Text "D:/speccy/my1/my1.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492093255022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/speccy/my1/my1_top.map.smsg " "Generated suppressed messages file D:/speccy/my1/my1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1492093255176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492093255404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 13 17:20:55 2017 " "Processing ended: Thu Apr 13 17:20:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492093255404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492093255404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492093255404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492093255404 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492093256055 ""}
