// Seed: 604049405
`timescale 1ps / 1 ps `default_nettype id_1
module module_0 (
    output logic id_0,
    input id_1
);
  logic id_2 = 1;
  tri0  id_4;
  logic id_5;
  logic id_6;
  type_13 id_7 (
      .id_0(1),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_2),
      .id_4(id_1[1])
  );
  assign id_0 = 1;
  assign id_4 = id_1;
endmodule
