
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 356.160 ; gain = 99.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
INFO: [Synth 8-6157] synthesizing module 'switch_debouncer' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/switch_debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_FF' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/D_FF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'D_FF' (2#1) [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/D_FF.v:23]
WARNING: [Synth 8-350] instance 'd1' of module 'D_FF' requires 4 connections, but only 3 given [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/switch_debouncer.v:33]
WARNING: [Synth 8-350] instance 'd2' of module 'D_FF' requires 4 connections, but only 3 given [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/switch_debouncer.v:34]
INFO: [Synth 8-6155] done synthesizing module 'switch_debouncer' (3#1) [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/switch_debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (4#1) [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (5#1) [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
WARNING: [Synth 8-689] width (32) of port connection 'teststate' does not match port width (5) of module 'Oled_Display' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/Top_Student.v:58]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/Top_Student.v:58]
INFO: [Synth 8-6157] synthesizing module 'main_menu' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/main_menu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_menu' (6#1) [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/main_menu.v:23]
INFO: [Synth 8-6157] synthesizing module 'OTA' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/OTA.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register counter_reg in module OTA. [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/OTA.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register led_reg in module OTA. [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/OTA.v:37]
WARNING: [Synth 8-5788] Register led_reg in module OTA is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/OTA.v:37]
INFO: [Synth 8-6155] done synthesizing module 'OTA' (7#1) [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/OTA.v:23]
INFO: [Synth 8-6157] synthesizing module 'volume_level' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/volume_level.v:23]
WARNING: [Synth 8-6014] Unused sequential element maxout_reg was removed.  [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/volume_level.v:37]
INFO: [Synth 8-6155] done synthesizing module 'volume_level' (8#1) [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/volume_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'waveform' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/waveform.v:23]
WARNING: [Synth 8-6014] Unused sequential element num_reg was removed.  [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/waveform.v:38]
INFO: [Synth 8-6155] done synthesizing module 'waveform' (9#1) [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/waveform.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_module' [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/draw_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'draw_module' (10#1) [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/draw_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (11#1) [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[15]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[6]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 413.188 ; gain = 156.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 413.188 ; gain = 156.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 413.188 ; gain = 156.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 755.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 755.918 ; gain = 499.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 755.918 ; gain = 499.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 755.918 ; gain = 499.621
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count20000" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "max0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count20000" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "waveform" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 755.918 ; gain = 499.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              570 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 103   
	   5 Input     11 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module main_menu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module OTA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module volume_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module waveform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              570 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module draw_module 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 103   
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element d1/Qbar_reg was removed.  [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/D_FF.v:32]
WARNING: [Synth 8-6014] Unused sequential element d2/Qbar_reg was removed.  [C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.srcs/sources_1/new/D_FF.v:32]
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count20000" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design OTA has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[15]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[6]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[5]
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[0]' (FDR) to 'dm1/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[1]' (FDR) to 'dm1/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[2]' (FDR) to 'dm1/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[3]' (FDR) to 'dm1/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[5]' (FDR) to 'dm1/oled_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[6]' (FDR) to 'dm1/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[7]' (FDR) to 'dm1/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[8]' (FDR) to 'dm1/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[9]' (FDR) to 'dm1/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[11]' (FDS) to 'dm1/oled_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[12]' (FDS) to 'dm1/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[13]' (FDS) to 'dm1/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[14]' (FDS) to 'dm1/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'wvfm/waveform_reg[0]' (FDE) to 'wvfm/waveform_reg[5]'
INFO: [Synth 8-3886] merging instance 'wvfm/waveform_reg[1]' (FDE) to 'wvfm/waveform_reg[5]'
INFO: [Synth 8-3886] merging instance 'wvfm/waveform_reg[2]' (FDE) to 'wvfm/waveform_reg[5]'
INFO: [Synth 8-3886] merging instance 'wvfm/waveform_reg[3]' (FDE) to 'wvfm/waveform_reg[5]'
INFO: [Synth 8-3886] merging instance 'wvfm/waveform_reg[4]' (FDE) to 'wvfm/waveform_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wvfm/\waveform_reg[5] )
WARNING: [Synth 8-3332] Sequential element (waveform_reg[5]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (fourthz/slow_clk_reg) is unused and will be removed from module switch_debouncer.
WARNING: [Synth 8-3332] Sequential element (d1/Q_reg) is unused and will be removed from module switch_debouncer.
WARNING: [Synth 8-3332] Sequential element (d2/Q_reg) is unused and will be removed from module switch_debouncer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 755.918 ; gain = 499.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 755.918 ; gain = 499.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 769.113 ; gain = 512.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 813.180 ; gain = 556.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 813.180 ; gain = 556.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 813.180 ; gain = 556.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 813.180 ; gain = 556.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 813.180 ; gain = 556.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 813.180 ; gain = 556.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 813.180 ; gain = 556.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |   110|
|3     |LUT1   |    47|
|4     |LUT2   |   167|
|5     |LUT3   |    73|
|6     |LUT4   |   138|
|7     |LUT5   |   175|
|8     |LUT6   |   550|
|9     |FDE_1  |    32|
|10    |FDRE   |  1009|
|11    |FDSE   |    10|
|12    |IBUF   |    22|
|13    |OBUF   |    15|
|14    |OBUFT  |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |  2363|
|2     |  A              |Audio_Capture      |    80|
|3     |  B              |Oled_Display       |   773|
|4     |  db1            |switch_debouncer   |    54|
|5     |    d1           |D_FF_13            |     2|
|6     |    d2           |D_FF_14            |     2|
|7     |    fourthz      |clock_divider_15   |    50|
|8     |  db2            |switch_debouncer_0 |    52|
|9     |    d1           |D_FF_10            |     1|
|10    |    d2           |D_FF_11            |     1|
|11    |    fourthz      |clock_divider_12   |    50|
|12    |  db3            |switch_debouncer_1 |    53|
|13    |    d1           |D_FF_7             |     2|
|14    |    d2           |D_FF_8             |     1|
|15    |    fourthz      |clock_divider_9    |    50|
|16    |  db4            |switch_debouncer_2 |    52|
|17    |    d1           |D_FF               |     1|
|18    |    d2           |D_FF_5             |     1|
|19    |    fourthz      |clock_divider_6    |    50|
|20    |  dm1            |draw_module        |    76|
|21    |  mm             |main_menu          |    20|
|22    |  oledtaskA      |OTA                |    96|
|23    |  six25mhz       |clock_divider      |    78|
|24    |  twentykhz      |clock_divider_3    |    76|
|25    |  vl             |volume_level       |    98|
|26    |  wvfm           |waveform           |   799|
|27    |    custom_clock |clock_divider_4    |    50|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 813.180 ; gain = 556.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 813.180 ; gain = 214.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 813.180 ; gain = 556.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 62 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 813.180 ; gain = 569.977
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/princ/Desktop/ee2026 project/EE2026_Y2S1_Team9_2/SoundDisplay.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 813.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct  7 19:36:25 2022...
