#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sun Jun  1 13:31:38 2014
# Process ID: 22809
# Log file: /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/vivado.log
# Journal file: /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
create_project k_means_zynq /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq -part xc7z020clg484-1
set_property board xilinx.com:zynq:zc702:1.0 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2013.4/Vivado/2013.4/data/ip'.
WARNING: [IP_Flow 19-3549] Detected incompatibility between IP design_1_lloyds_kernel_top_0_0 and its definition xilinx.com:hls:lloyds_kernel_top:1.0
WARNING: [IP_Flow 19-3549] Detected incompatibility between IP design_1_init_memory_top_0_0 and its definition xilinx.com:hls:init_memory_top:1.0
WARNING: [IP_Flow 19-3549] Detected incompatibility between IP design_1_combiner_top_0_0 and its definition xilinx.com:hls:combiner_top:1.0
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_bd_design {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.1 - blk_mem_gen_0
Adding component instance block -- xilinx.com:hls:init_memory_top:1.0 - init_memory_top_0
Adding component instance block -- xilinx.com:hls:lloyds_kernel_top:1.0 - lloyds_kernel_top_0
Adding component instance block -- xilinx.com:hls:combiner_top:1.0 - combiner_top_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s07_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s06_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s05_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s04_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s03_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s02_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Successfully read diagram <design_1> from BD file </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status_1 
set_property ip_repo_paths  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner'.
set_property ip_repo_paths  {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/init_memory/HLS/init_memory/init_memory} [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/init_memory/HLS/init_memory/init_memory'.
set_property ip_repo_paths  {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/init_memory/HLS/init_memory/init_memory /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel} [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/init_memory/HLS/init_memory/init_memory'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel'.
report_ip_status -name ip_status_1 
current_bd_design design_1
upgrade_bd_cells [get_bd_cells [list /lloyds_kernel_top_0 /combiner_top_0 /init_memory_top_0 ] ]
INFO: [IP_Flow 19-3422] Upgraded design_1_lloyds_kernel_top_0_0 (Lloyds_kernel_top 1.0) from revision 1405262152 to revision 1406011329
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/ip/design_1_lloyds_kernel_top_0_0/design_1_lloyds_kernel_top_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_combiner_top_0_0 (Combiner_top 1.0) from revision 1405262153 to revision 1406011320
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/ip/design_1_combiner_top_0_0/design_1_combiner_top_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_init_memory_top_0_0 (Init_memory_top 1.0) from revision 1405262012 to revision 1406011325
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/ip/design_1_init_memory_top_0_0/design_1_init_memory_top_0_0.upgrade_log'.
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status_1 
set_property location {2478 866} [get_bd_ports distortion_out_ap_vld]
undo
INFO: [Common 17-17] undo 'set_property location {2478 866} [get_bd_ports distortion_out_ap_vld]'
delete_bd_objs [get_bd_nets init_memory_top_0_ap_idle] [get_bd_intf_nets init_memory_top_0_M_AXI_DATA_POINTS_OUT] [get_bd_nets data_points_in_empty_n_1] [get_bd_intf_nets init_memory_top_0_M_AXI_CENTRES_OUT] [get_bd_nets init_memory_top_0_data_points_in_read] [get_bd_nets centres_in_dout_1] [get_bd_nets init_memory_top_0_ap_done] [get_bd_nets init_memory_top_0_centres_in_read] [get_bd_nets centres_in_empty_n_1] [get_bd_nets init_memory_top_0_ap_ready] [get_bd_nets data_points_in_dout_1] [get_bd_nets ap_start_1_1] [get_bd_cells init_memory_top_0]
delete_bd_objs [get_bd_ports data_points_in_read]
delete_bd_objs [get_bd_ports centres_in_read]
delete_bd_objs [get_bd_ports ap_ready_1]
delete_bd_objs [get_bd_ports ap_done_1]
delete_bd_objs [get_bd_ports ap_idle_1]
delete_bd_objs [get_bd_ports data_points_in_dout]
delete_bd_objs [get_bd_ports data_points_in_empty_n]
delete_bd_objs [get_bd_ports centres_in_dout]
delete_bd_objs [get_bd_ports centres_in_empty_n]
delete_bd_objs [get_bd_ports ap_start_1]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_M_AXI_DATA_POINTS_TARGET_ADDR {0x38400000} CONFIG.C_M_AXI_CENTRES_IN_TARGET_ADDR {0x39000000} CONFIG.C_M_AXI_OUTPUT_R_TARGET_ADDR {0x39000C00}] [get_bd_cells lloyds_kernel_top_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_DATA_POINTS_IN_TARGET_ADDR {0x38400000} CONFIG.C_M_AXI_KERNEL_INFO_IN_TARGET_ADDR {0x39000C00} CONFIG.C_M_AXI_CENTRES_OUT_TARGET_ADDR {0x39000000}] [get_bd_cells combiner_top_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells blk_mem_gen_0]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 MASTER_PORTA
connect_bd_intf_net [get_bd_intf_ports MASTER_PORTA] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
set_property location {1883 632} [get_bd_intf_ports MASTER_PORTA]
set_property location {1868 645} [get_bd_intf_ports MASTER_PORTA]
assign_bd_address
</MASTER_PORTA/Reg> is being mapped into </combiner_top_0/Data> at <0x44A00000[ 64K ]>
</MASTER_PORTA/Reg> is being mapped into </lloyds_kernel_top_0/Data> at <0x44A00000[ 64K ]>
undo
INFO: [Common 17-17] undo 'assign_bd_address'
regenerate_bd_layout
generate_target all [get_files  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-968] AXI interface port /MASTER_PORTA is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port.
CRITICAL WARNING: [BD 41-678] Address block </MASTER_PORTA/Reg> is not mapped into any Master Address space. Please use Address Editor to map it.
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S00_AXI(1) and /axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S01_AXI(1) and /axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S02_AXI(1) and /axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S05_AXI(1) and /axi_interconnect_0/s05_couplers/s05_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S06_AXI(1) and /axi_interconnect_0/s06_couplers/s06_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S07_AXI(1) and /axi_interconnect_0/s07_couplers/s07_data_fifo/M_AXI(0)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's00_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/M_AXI_bid'(6) to net 's00_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's00_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(6) to net 's00_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's01_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(6) to net 's01_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's01_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(6) to net 's01_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's02_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(6) to net 's02_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's02_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(6) to net 's02_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's05_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s05_couplers/M_AXI_bid'(6) to net 's05_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's05_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s05_couplers/M_AXI_rid'(6) to net 's05_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's06_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s06_couplers/M_AXI_bid'(6) to net 's06_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's06_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s06_couplers/M_AXI_rid'(6) to net 's06_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's07_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s07_couplers/M_AXI_bid'(6) to net 's07_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's07_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s07_couplers/M_AXI_rid'(6) to net 's07_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_awlock'(1) to net 'S02_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_arlock'(1) to net 'S02_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_awlock'(1) to net 'S00_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_arlock'(1) to net 'S00_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S05_AXI_awlock'(1) to net 'S05_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S05_AXI_arlock'(1) to net 'S05_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S06_AXI_awlock'(1) to net 'S06_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S06_AXI_arlock'(1) to net 'S06_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S07_AXI_awlock'(1) to net 'S07_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S07_AXI_arlock'(1) to net 'S07_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : design_1.vhd
VHDL Output written to : design_1_wrapper.vhd
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_lloyds_kernel_top_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_lloyds_kernel_top_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_lloyds_kernel_top_0_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_lloyds_kernel_top_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_lloyds_kernel_top_0_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_lloyds_kernel_top_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /lloyds_kernel_top_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_xbar_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_combiner_top_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_combiner_top_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_combiner_top_0_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_combiner_top_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_combiner_top_0_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_combiner_top_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /combiner_top_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s00_data_fifo_143'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s00_data_fifo_143'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s00_data_fifo_143' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s00_data_fifo_143'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s00_data_fifo_143' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s00_data_fifo_143'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s01_data_fifo_144'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s01_data_fifo_144'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s01_data_fifo_144' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s01_data_fifo_144'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s01_data_fifo_144' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s01_data_fifo_144'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/s01_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s02_data_fifo_145'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s02_data_fifo_145'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s02_data_fifo_145' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s02_data_fifo_145'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s02_data_fifo_145' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s02_data_fifo_145'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s02_couplers/s02_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s03_data_fifo_146'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s03_data_fifo_146'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s03_data_fifo_146' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s03_data_fifo_146'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s03_data_fifo_146' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s03_data_fifo_146'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s03_couplers/s03_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s04_data_fifo_147'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s04_data_fifo_147'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s04_data_fifo_147' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s04_data_fifo_147'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s04_data_fifo_147' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s04_data_fifo_147'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s04_couplers/s04_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s05_data_fifo_148'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s05_data_fifo_148'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s05_data_fifo_148' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s05_data_fifo_148'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s05_data_fifo_148' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s05_data_fifo_148'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s05_couplers/s05_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s06_data_fifo_149'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s06_data_fifo_149'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s06_data_fifo_149' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s06_data_fifo_149'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s06_data_fifo_149' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s06_data_fifo_149'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s06_couplers/s06_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s07_data_fifo_150'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s07_data_fifo_150'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s07_data_fifo_150' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s07_data_fifo_150'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s07_data_fifo_150' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s07_data_fifo_150'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s07_couplers/s07_data_fifo .
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 5022.875 ; gain = 48.383
ipx::package_project -module design_1
Packaging design <design_1>....
Wrote <design_1_package_design.tcl>
Sourcing <design_1_package_design.tcl>
WARNING: [IP_Flow 19-3158] Bus Interface 'MASTER_PORTA': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK.clk_in1 (Clk)': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/init_memory/HLS/init_memory/init_memory'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel'.
Sourced <design_1_package_design.tcl>
Successfully packaged design_1_v1_0
1
ipx::add_address_space {MASTER_PORTA} [ipx::current_core]
set_property master_address_space_ref {MASTER_PORTA} [ipx::get_bus_interface MASTER_PORTA [ipx::current_core]]
set_property range {4G} [ipx::get_address_space MASTER_PORTA [ipx::current_core]]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_ports MASTER_PORTA]
set_property location {4.5 1570 594} [get_bd_cells axi_interconnect_0]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI
connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_ports /M00_AXI]
endgroup
ipx::unload_core {component xilinx.com:ip:design_1:1.0}
save_bd_design
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd> 
assign_bd_address
</M00_AXI/Reg> is being mapped into </combiner_top_0/Data> at <0x44A00000[ 64K ]>
</M00_AXI/Reg> is being mapped into </lloyds_kernel_top_0/Data> at <0x44A00000[ 64K ]>
undo
INFO: [Common 17-17] undo 'assign_bd_address'
generate_target all [get_files  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-968] AXI interface port /M00_AXI is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port.
CRITICAL WARNING: [BD 41-678] Address block </M00_AXI/Reg> is not mapped into any Master Address space. Please use Address Editor to map it.
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S00_AXI(1) and /axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S01_AXI(1) and /axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S02_AXI(1) and /axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S05_AXI(1) and /axi_interconnect_0/s05_couplers/s05_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S06_AXI(1) and /axi_interconnect_0/s06_couplers/s06_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S07_AXI(1) and /axi_interconnect_0/s07_couplers/s07_data_fifo/M_AXI(0)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's00_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/M_AXI_bid'(6) to net 's00_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's00_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(6) to net 's00_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's01_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(6) to net 's01_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's01_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(6) to net 's01_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's02_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(6) to net 's02_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's02_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(6) to net 's02_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's05_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s05_couplers/M_AXI_bid'(6) to net 's05_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's05_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s05_couplers/M_AXI_rid'(6) to net 's05_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's06_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s06_couplers/M_AXI_bid'(6) to net 's06_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's06_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s06_couplers/M_AXI_rid'(6) to net 's06_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's07_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s07_couplers/M_AXI_bid'(6) to net 's07_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's07_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s07_couplers/M_AXI_rid'(6) to net 's07_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_awlock'(1) to net 'S02_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_arlock'(1) to net 'S02_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_awlock'(1) to net 'S00_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_arlock'(1) to net 'S00_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S05_AXI_awlock'(1) to net 'S05_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S05_AXI_arlock'(1) to net 'S05_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S06_AXI_awlock'(1) to net 'S06_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S06_AXI_arlock'(1) to net 'S06_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S07_AXI_awlock'(1) to net 'S07_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S07_AXI_arlock'(1) to net 'S07_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : design_1.vhd
VHDL Output written to : design_1_wrapper.vhd
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'design_1_lloyds_kernel_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_lloyds_kernel_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_lloyds_kernel_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'design_1_lloyds_kernel_top_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /lloyds_kernel_top_0 .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'design_1_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'design_1_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset_0 .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'design_1_combiner_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_combiner_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_combiner_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'design_1_combiner_top_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /combiner_top_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s00_data_fifo_151'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s00_data_fifo_151'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s00_data_fifo_151' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s00_data_fifo_151'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s00_data_fifo_151' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s00_data_fifo_151'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s01_data_fifo_152'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s01_data_fifo_152'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s01_data_fifo_152' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s01_data_fifo_152'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s01_data_fifo_152' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s01_data_fifo_152'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/s01_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s02_data_fifo_153'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s02_data_fifo_153'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s02_data_fifo_153' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s02_data_fifo_153'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s02_data_fifo_153' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s02_data_fifo_153'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s02_couplers/s02_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s03_data_fifo_154'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s03_data_fifo_154'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s03_data_fifo_154' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s03_data_fifo_154'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s03_data_fifo_154' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s03_data_fifo_154'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s03_couplers/s03_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s04_data_fifo_155'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s04_data_fifo_155'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s04_data_fifo_155' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s04_data_fifo_155'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s04_data_fifo_155' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s04_data_fifo_155'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s04_couplers/s04_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s05_data_fifo_156'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s05_data_fifo_156'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s05_data_fifo_156' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s05_data_fifo_156'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s05_data_fifo_156' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s05_data_fifo_156'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s05_couplers/s05_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s06_data_fifo_157'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s06_data_fifo_157'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s06_data_fifo_157' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s06_data_fifo_157'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s06_data_fifo_157' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s06_data_fifo_157'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s06_couplers/s06_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s07_data_fifo_158'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s07_data_fifo_158'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s07_data_fifo_158' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s07_data_fifo_158'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s07_data_fifo_158' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s07_data_fifo_158'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s07_couplers/s07_data_fifo .
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 5078.871 ; gain = 0.000
ipx::package_project -module design_1
Packaging design <design_1>....
Wrote <design_1_package_design.tcl>
Sourcing <design_1_package_design.tcl>
WARNING: [IP_Flow 19-3158] Bus Interface 'M00_AXI': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK.clk_in1 (Clk)': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
Sourced <design_1_package_design.tcl>
Successfully packaged design_1_v1_0
1
assign_bd_address
</M00_AXI/Reg> is being mapped into </combiner_top_0/Data> at <0x44A00000[ 64K ]>
</M00_AXI/Reg> is being mapped into </lloyds_kernel_top_0/Data> at <0x44A00000[ 64K ]>
set_property offset 0x00000000 [get_bd_addr_segs {combiner_top_0/Data/SEG_design_1_Reg}]
set_property range 4G [get_bd_addr_segs {combiner_top_0/Data/SEG_design_1_Reg}]
set_property range 2G [get_bd_addr_segs {combiner_top_0/Data/SEG_design_1_Reg}]
set_property range 1G [get_bd_addr_segs {combiner_top_0/Data/SEG_design_1_Reg}]
set_property offset 0x00000000 [get_bd_addr_segs {lloyds_kernel_top_0/Data/SEG_design_1_Reg}]
set_property range 1G [get_bd_addr_segs {lloyds_kernel_top_0/Data/SEG_design_1_Reg}]
ipx::unload_core {component xilinx.com:ip:design_1:1.0}
save_bd_design
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-968] AXI interface port /M00_AXI is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port.
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S00_AXI(1) and /axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S01_AXI(1) and /axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S02_AXI(1) and /axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S05_AXI(1) and /axi_interconnect_0/s05_couplers/s05_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S06_AXI(1) and /axi_interconnect_0/s06_couplers/s06_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S07_AXI(1) and /axi_interconnect_0/s07_couplers/s07_data_fifo/M_AXI(0)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's00_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/M_AXI_bid'(6) to net 's00_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's00_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(6) to net 's00_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's01_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(6) to net 's01_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's01_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(6) to net 's01_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's02_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(6) to net 's02_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's02_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(6) to net 's02_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's05_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s05_couplers/M_AXI_bid'(6) to net 's05_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's05_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s05_couplers/M_AXI_rid'(6) to net 's05_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's06_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s06_couplers/M_AXI_bid'(6) to net 's06_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's06_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s06_couplers/M_AXI_rid'(6) to net 's06_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's07_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s07_couplers/M_AXI_bid'(6) to net 's07_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's07_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s07_couplers/M_AXI_rid'(6) to net 's07_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_awlock'(1) to net 'S02_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_arlock'(1) to net 'S02_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_awlock'(1) to net 'S00_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_arlock'(1) to net 'S00_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S05_AXI_awlock'(1) to net 'S05_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S05_AXI_arlock'(1) to net 'S05_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S06_AXI_awlock'(1) to net 'S06_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S06_AXI_arlock'(1) to net 'S06_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S07_AXI_awlock'(1) to net 'S07_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S07_AXI_arlock'(1) to net 'S07_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : design_1.vhd
VHDL Output written to : design_1_wrapper.vhd
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'design_1_lloyds_kernel_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_lloyds_kernel_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_lloyds_kernel_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'design_1_lloyds_kernel_top_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /lloyds_kernel_top_0 .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'design_1_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'design_1_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_xbar_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'design_1_combiner_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_combiner_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_combiner_top_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'design_1_combiner_top_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /combiner_top_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s00_data_fifo_159'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s00_data_fifo_159'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s00_data_fifo_159' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s00_data_fifo_159'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s00_data_fifo_159' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s00_data_fifo_159'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s01_data_fifo_160'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s01_data_fifo_160'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s01_data_fifo_160' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s01_data_fifo_160'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s01_data_fifo_160' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s01_data_fifo_160'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/s01_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s02_data_fifo_161'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s02_data_fifo_161'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s02_data_fifo_161' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s02_data_fifo_161'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s02_data_fifo_161' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s02_data_fifo_161'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s02_couplers/s02_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s03_data_fifo_162'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s03_data_fifo_162'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s03_data_fifo_162' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s03_data_fifo_162'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s03_data_fifo_162' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s03_data_fifo_162'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s03_couplers/s03_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s04_data_fifo_163'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s04_data_fifo_163'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s04_data_fifo_163' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s04_data_fifo_163'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s04_data_fifo_163' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s04_data_fifo_163'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s04_couplers/s04_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s05_data_fifo_164'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s05_data_fifo_164'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s05_data_fifo_164' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s05_data_fifo_164'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s05_data_fifo_164' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s05_data_fifo_164'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s05_couplers/s05_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s06_data_fifo_165'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s06_data_fifo_165'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s06_data_fifo_165' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s06_data_fifo_165'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s06_data_fifo_165' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s06_data_fifo_165'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s06_couplers/s06_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s07_data_fifo_166'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s07_data_fifo_166'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s07_data_fifo_166' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s07_data_fifo_166'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s07_data_fifo_166' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s07_data_fifo_166'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s07_couplers/s07_data_fifo .
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 5104.840 ; gain = 0.000
ipx::package_project -module design_1
Packaging design <design_1>....
Wrote <design_1_package_design.tcl>
Sourcing <design_1_package_design.tcl>
WARNING: [IP_Flow 19-3158] Bus Interface 'M00_AXI': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK.clk_in1 (Clk)': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
Sourced <design_1_package_design.tcl>
Successfully packaged design_1_v1_0
1
set_property display_name {K_means_block} [ipx::current_core]
set_property vendor_display_name {K_means_block} [ipx::current_core]
ipx::remove_all_hdl_parameter [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/hdl/design_1.vhd} -top_module_name {design_1}
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/hdl/design_1.vhd} -top_module_name {design_1}
ipx::add_address_space {M00_AXI} [ipx::current_core]
set_property master_address_space_ref {M00_AXI} [ipx::get_bus_interface M00_AXI [ipx::current_core]]
set_property range {4G} [ipx::get_address_space M00_AXI [ipx::current_core]]
set_property width {32} [ipx::get_address_space M00_AXI [ipx::current_core]]
ipx::create_xgui_files [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property ip_repo_paths  {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1 /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/init_memory/HLS/init_memory/init_memory /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel} [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/init_memory/HLS/init_memory/init_memory'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel'.
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/xilinx.com_ip_design_1_1.0.zip} [ipx::current_core]
ipx::unload_core {xilinx.com:ip:design_1:1.0}
create_bd_design "zynq_system"
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
update_compile_order -fileset sources_1
startgroup
current_bd_design [get_bd_designs zynq_system]
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.3 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:design_1:1.0 design_1_0
endgroup
delete_bd_objs [get_bd_cells design_1_0]
open_bd_design {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd}
open_bd_design {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd}
set_property CONFIG.ASSOCIATED_BUSIF {M00_AXI} [get_bd_ports /clk_in1]
save_bd_design
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /M00_AXI(design_1_clk_in1) and /axi_interconnect_0/xbar/M00_AXI(design_1_clk_wiz_0_0_clk_out1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S00_AXI(1) and /axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S01_AXI(1) and /axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S02_AXI(1) and /axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S05_AXI(1) and /axi_interconnect_0/s05_couplers/s05_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S06_AXI(1) and /axi_interconnect_0/s06_couplers/s06_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S07_AXI(1) and /axi_interconnect_0/s07_couplers/s07_data_fifo/M_AXI(0)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd 
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5131.988 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
create_bd_port -dir I -type clk AXIM_CLOCK
set_property CONFIG.FREQ_HZ 100000000 [ get_bd_ports AXIM_CLOCK]
endgroup
startgroup
set_property CONFIG.ASSOCIATED_BUSIF {M00_AXI} [get_bd_ports /AXIM_CLOCK]
set_property CONFIG.ASSOCIATED_BUSIF {} [get_bd_ports /clk_in1]
endgroup
save_bd_design
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /M00_AXI(design_1_AXIM_CLOCK) and /axi_interconnect_0/xbar/M00_AXI(design_1_clk_wiz_0_0_clk_out1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S00_AXI(1) and /axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S01_AXI(1) and /axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S02_AXI(1) and /axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S05_AXI(1) and /axi_interconnect_0/s05_couplers/s05_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S06_AXI(1) and /axi_interconnect_0/s06_couplers/s06_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S07_AXI(1) and /axi_interconnect_0/s07_couplers/s07_data_fifo/M_AXI(0)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd 
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 5320.801 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
reset_property LOCATION [get_bd_ports AXIM_CLOCK]
ERROR: [Common 17-229] Tcl reset_property command for property <LOCATION> is currently not supported.  The property <LOCATION> cannot be reset.
ERROR: [Common 17-39] 'reset_property' failed due to earlier errors.
set_property location {679 783} [get_bd_ports AXIM_CLOCK]
set_property location {1934 671} [get_bd_ports AXIM_CLOCK]
reset_target all [get_files  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /M00_AXI(design_1_AXIM_CLOCK) and /axi_interconnect_0/xbar/M00_AXI(design_1_clk_wiz_0_0_clk_out1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S00_AXI(1) and /axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S01_AXI(1) and /axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S02_AXI(1) and /axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S05_AXI(1) and /axi_interconnect_0/s05_couplers/s05_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S06_AXI(1) and /axi_interconnect_0/s06_couplers/s06_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S07_AXI(1) and /axi_interconnect_0/s07_couplers/s07_data_fifo/M_AXI(0)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd 
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5320.801 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property location {2558 722} [get_bd_ports AXIM_CLOCK]
delete_bd_objs [get_bd_ports AXIM_CLOCK]
create_bd_port -dir O -type clk AXIM_CLOCK
set_property location {1740 772} [get_bd_ports AXIM_CLOCK]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_ports AXIM_CLOCK] [get_bd_pins clk_wiz_0/clk_out1]
set_property CONFIG.ASSOCIATED_BUSIF {M00_AXI} [get_bd_ports /AXIM_CLOCK]
save_bd_design
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd> 
reset_target all [get_files  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S00_AXI(1) and /axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S01_AXI(1) and /axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S02_AXI(1) and /axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S05_AXI(1) and /axi_interconnect_0/s05_couplers/s05_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S06_AXI(1) and /axi_interconnect_0/s06_couplers/s06_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S07_AXI(1) and /axi_interconnect_0/s07_couplers/s07_data_fifo/M_AXI(0)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's00_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/M_AXI_bid'(6) to net 's00_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's00_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(6) to net 's00_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's01_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(6) to net 's01_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's01_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(6) to net 's01_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's02_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(6) to net 's02_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's02_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(6) to net 's02_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's05_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s05_couplers/M_AXI_bid'(6) to net 's05_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's05_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s05_couplers/M_AXI_rid'(6) to net 's05_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's06_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s06_couplers/M_AXI_bid'(6) to net 's06_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's06_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s06_couplers/M_AXI_rid'(6) to net 's06_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(9) to net 's07_couplers_to_xbar_ARID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s07_couplers/M_AXI_bid'(6) to net 's07_couplers_to_xbar_BID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(9) to net 's07_couplers_to_xbar_AWID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s07_couplers/M_AXI_rid'(6) to net 's07_couplers_to_xbar_RID'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_awlock'(1) to net 'S02_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_arlock'(1) to net 'S02_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_awlock'(1) to net 'S00_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_arlock'(1) to net 'S00_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S05_AXI_awlock'(1) to net 'S05_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S05_AXI_arlock'(1) to net 'S05_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S06_AXI_awlock'(1) to net 'S06_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S06_AXI_arlock'(1) to net 'S06_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S07_AXI_awlock'(1) to net 'S07_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S07_AXI_arlock'(1) to net 'S07_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : design_1.vhd
VHDL Output written to : design_1_wrapper.vhd
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_lloyds_kernel_top_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_lloyds_kernel_top_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_lloyds_kernel_top_0_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_lloyds_kernel_top_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_lloyds_kernel_top_0_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_lloyds_kernel_top_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /lloyds_kernel_top_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_xbar_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_combiner_top_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_combiner_top_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_combiner_top_0_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_combiner_top_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_combiner_top_0_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_combiner_top_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /combiner_top_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s00_data_fifo_191'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s00_data_fifo_191'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s00_data_fifo_191' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s00_data_fifo_191'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s00_data_fifo_191' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s00_data_fifo_191'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s01_data_fifo_192'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s01_data_fifo_192'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s01_data_fifo_192' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s01_data_fifo_192'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s01_data_fifo_192' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s01_data_fifo_192'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/s01_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s02_data_fifo_193'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s02_data_fifo_193'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s02_data_fifo_193' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s02_data_fifo_193'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s02_data_fifo_193' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s02_data_fifo_193'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s02_couplers/s02_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s03_data_fifo_194'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s03_data_fifo_194'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s03_data_fifo_194' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s03_data_fifo_194'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s03_data_fifo_194' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s03_data_fifo_194'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s03_couplers/s03_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s04_data_fifo_195'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s04_data_fifo_195'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s04_data_fifo_195' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s04_data_fifo_195'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s04_data_fifo_195' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s04_data_fifo_195'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s04_couplers/s04_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s05_data_fifo_196'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s05_data_fifo_196'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s05_data_fifo_196' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s05_data_fifo_196'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s05_data_fifo_196' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s05_data_fifo_196'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s05_couplers/s05_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s06_data_fifo_197'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s06_data_fifo_197'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s06_data_fifo_197' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s06_data_fifo_197'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s06_data_fifo_197' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s06_data_fifo_197'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s06_couplers/s06_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s07_data_fifo_198'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s07_data_fifo_198'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s07_data_fifo_198' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s07_data_fifo_198'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_s07_data_fifo_198' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s07_data_fifo_198'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s07_couplers/s07_data_fifo .
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 5320.801 ; gain = 0.000
ipx::package_project -module design_1
Packaging design <design_1>....
Wrote <design_1_package_design.tcl>
Sourcing <design_1_package_design.tcl>
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK.clk_in1 (Clk)': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'AXIM_CLOCK' and definition port 'CLK'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/init_memory/HLS/init_memory/init_memory'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel'.
Sourced <design_1_package_design.tcl>
Successfully packaged design_1_v1_0
1
ipx::create_xgui_files [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/xilinx.com_ip_design_1_1.0.zip} [ipx::current_core]
ipx::unload_core {xilinx.com:ip:design_1:1.0}
open_bd_design {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:design_1:1.0 design_1_0
endgroup
set_property location {1 312 261} [get_bd_cells design_1_0]
set_property location {1 180 146} [get_bd_cells design_1_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_cells design_1_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
file delete -force /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system
remove_files /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd
open_bd_design {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.3 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_ports M00_AXI]
delete_bd_objs [get_bd_ports AXIM_CLOCK]
CRITICAL WARNING: [BD 41-1287] Associated interface by name M00_AXI not found for clock port /AXIM_CLOCK
delete_bd_objs [get_bd_intf_nets S01_AXI_1] [get_bd_intf_nets S07_AXI_1] [get_bd_intf_nets S05_AXI_1] [get_bd_nets ARESETN_1] [get_bd_intf_nets S02_AXI_1] [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets S06_AXI_1] [get_bd_cells axi_interconnect_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/combiner_top_0/M_AXI_CENTRES_OUT" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
delete_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5329.320 ; gain = 0.000
</processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into </combiner_top_0/Data> at <0x00000000[ 1G ]>
</processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is being mapped into </combiner_top_0/Data> at <0xFC000000[ 16M ]>
</processing_system7_0/S_AXI_GP0/GP0_IOP> is being mapped into </combiner_top_0/Data> at <0xE0000000[ 4M ]>
apply_bd_automation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 5329.320 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_GP0" }  [get_bd_intf_pins lloyds_kernel_top_0/M_AXI_DATA_POINTS]
</processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into </lloyds_kernel_top_0/Data> at <0x00000000[ 1G ]>
</processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is being mapped into </lloyds_kernel_top_0/Data> at <0xFC000000[ 16M ]>
</processing_system7_0/S_AXI_GP0/GP0_IOP> is being mapped into </lloyds_kernel_top_0/Data> at <0xE0000000[ 4M ]>
apply_bd_automation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5329.320 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.NUM_SI {3}] [get_bd_cells axi_mem_intercon]
0
endgroup
connect_bd_intf_net [get_bd_intf_pins lloyds_kernel_top_0/M_AXI_CENTRES_IN] [get_bd_intf_pins axi_mem_intercon/S02_AXI]
startgroup
set_property -dict [list CONFIG.NUM_SI {4}] [get_bd_cells axi_mem_intercon]
0
endgroup
connect_bd_intf_net [get_bd_intf_pins lloyds_kernel_top_0/M_AXI_OUTPUT_R] [get_bd_intf_pins axi_mem_intercon/S03_AXI]
startgroup
set_property -dict [list CONFIG.NUM_SI {5}] [get_bd_cells axi_mem_intercon]
0
endgroup
connect_bd_intf_net [get_bd_intf_pins combiner_top_0/M_AXI_DATA_POINTS_IN] [get_bd_intf_pins axi_mem_intercon/S04_AXI]
startgroup
set_property -dict [list CONFIG.NUM_SI {6}] [get_bd_cells axi_mem_intercon]
0
endgroup
connect_bd_intf_net [get_bd_intf_pins combiner_top_0/M_AXI_KERNEL_INFO_IN] [get_bd_intf_pins axi_mem_intercon/S05_AXI]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK
/axi_mem_intercon/S02_ACLK
/axi_mem_intercon/S03_ACLK
/axi_mem_intercon/S04_ACLK
/axi_mem_intercon/S05_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins axi_mem_intercon/S02_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins axi_mem_intercon/S03_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins axi_mem_intercon/S04_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins axi_mem_intercon/S05_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_pins axi_mem_intercon/S02_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net -net [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_pins axi_mem_intercon/S03_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net -net [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_pins axi_mem_intercon/S04_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net -net [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_pins axi_mem_intercon/S05_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
regenerate_bd_layout
validate_bd_design
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /lloyds_kernel_top_0/M_AXI_DATA_POINTS(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_DATA_POINTS(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_DATA_POINTS(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S02_AXI(1) and /lloyds_kernel_top_0/M_AXI_CENTRES_IN(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S02_AXI(2) and /lloyds_kernel_top_0/M_AXI_CENTRES_IN(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S02_AXI(2) and /lloyds_kernel_top_0/M_AXI_CENTRES_IN(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S03_AXI(1) and /lloyds_kernel_top_0/M_AXI_OUTPUT_R(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S03_AXI(2) and /lloyds_kernel_top_0/M_AXI_OUTPUT_R(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S03_AXI(2) and /lloyds_kernel_top_0/M_AXI_OUTPUT_R(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S04_AXI(1) and /combiner_top_0/M_AXI_DATA_POINTS_IN(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S04_AXI(2) and /combiner_top_0/M_AXI_DATA_POINTS_IN(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S04_AXI(2) and /combiner_top_0/M_AXI_DATA_POINTS_IN(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S05_AXI(1) and /combiner_top_0/M_AXI_KERNEL_INFO_IN(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S05_AXI(2) and /combiner_top_0/M_AXI_KERNEL_INFO_IN(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S05_AXI(2) and /combiner_top_0/M_AXI_KERNEL_INFO_IN(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /combiner_top_0/M_AXI_CENTRES_OUT(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_CENTRES_OUT(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_CENTRES_OUT(1)
ERROR: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_GP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(9)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_USE_S_AXI_HP3 {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets lloyds_kernel_top_0_M_AXI_OUTPUT_R] [get_bd_intf_nets combiner_top_0_M_AXI_DATA_POINTS_IN] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets lloyds_kernel_top_0_M_AXI_DATA_POINTS] [get_bd_intf_nets lloyds_kernel_top_0_M_AXI_CENTRES_IN] [get_bd_intf_nets combiner_top_0_M_AXI_CENTRES_OUT] [get_bd_nets proc_sys_reset_0_interconnect_aresetn] [get_bd_intf_nets combiner_top_0_M_AXI_KERNEL_INFO_IN] [get_bd_cells axi_mem_intercon]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/combiner_top_0/M_AXI_CENTRES_OUT" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
delete_bd_objs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5329.766 ; gain = 0.000
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </combiner_top_0/Data> at <0x00000000[ 1G ]>
apply_bd_automation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 5329.766 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/combiner_top_0/M_AXI_CENTRES_OUT" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
INFO: [Common 17-365] Interrupt caught but 'apply_bd_automation' cannot be canceled. Please wait for command to finish.
CRITICAL WARNING: [BD 41-1268] Forcibly assigning </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> into an overlapping range of <0x00000000[ 1G ]>. This must be resolved in order to pass validation
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </combiner_top_0/Data> at <0x00000000[ 1G ]>
apply_bd_automation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5329.766 ; gain = 0.000
INFO: [Common 17-681] Processing pending cancel.
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets combiner_top_0_M_AXI_CENTRES_OUT] [get_bd_nets proc_sys_reset_0_interconnect_aresetn] [get_bd_cells axi_mem_intercon]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/combiner_top_0/M_AXI_KERNEL_INFO_IN" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
delete_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5329.766 ; gain = 0.000
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </combiner_top_0/Data> at <0x00000000[ 1G ]>
apply_bd_automation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 5329.766 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/combiner_top_0/M_AXI_DATA_POINTS_IN" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
delete_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5329.766 ; gain = 0.000
CRITICAL WARNING: [BD 41-1268] Forcibly assigning </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> into an overlapping range of <0x00000000[ 1G ]>. This must be resolved in order to pass validation
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </combiner_top_0/Data> at <0x00000000[ 1G ]>
apply_bd_automation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 5329.766 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/lloyds_kernel_top_0/M_AXI_DATA_POINTS" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
delete_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5329.766 ; gain = 0.000
</processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </lloyds_kernel_top_0/Data> at <0x00000000[ 1G ]>
apply_bd_automation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 5329.766 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/lloyds_kernel_top_0/M_AXI_OUTPUT_R" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP3]
delete_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5329.766 ; gain = 0.000
CRITICAL WARNING: [BD 41-1268] Forcibly assigning </processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> into an overlapping range of <0x00000000[ 1G ]>. This must be resolved in order to pass validation
</processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is being mapped into </lloyds_kernel_top_0/Data> at <0x00000000[ 1G ]>
apply_bd_automation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 5329.766 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/combiner_top_0/M_AXI_CENTRES_OUT" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
delete_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5329.766 ; gain = 0.000
CRITICAL WARNING: [BD 41-1268] Forcibly assigning </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> into an overlapping range of <0x00000000[ 1G ]>. This must be resolved in order to pass validation
</processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into </combiner_top_0/Data> at <0x00000000[ 1G ]>
</processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is being mapped into </combiner_top_0/Data> at <0xFC000000[ 16M ]>
</processing_system7_0/S_AXI_GP0/GP0_IOP> is being mapped into </combiner_top_0/Data> at <0xE0000000[ 4M ]>
apply_bd_automation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 5331.145 ; gain = 1.379
startgroup
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_GP0" }  [get_bd_intf_pins lloyds_kernel_top_0/M_AXI_CENTRES_IN]
WARNING: [BD 41-964] Could not map </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> into </lloyds_kernel_top_0/Data>. Cannot find an empty [ 1G ] space
</processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is being mapped into </lloyds_kernel_top_0/Data> at <0xFC000000[ 16M ]>
</processing_system7_0/S_AXI_GP0/GP0_IOP> is being mapped into </lloyds_kernel_top_0/Data> at <0xE0000000[ 4M ]>
apply_bd_automation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5352.719 ; gain = 0.000
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM }]
CRITICAL WARNING: [BD 41-1268] Forcibly assigning </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> into an overlapping range of <0x00000000[ 1G ]>. This must be resolved in order to pass validation
</processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into </lloyds_kernel_top_0/Data> at <0x00000000[ 1G ]>
validate_bd_design
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> mapped into </combiner_top_0/Data> at 0x00000000[ 1G ] overlaps with </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> mapped at 0x00000000[ 1G ]
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> mapped into </combiner_top_0/Data> at 0x00000000[ 1G ] overlaps with </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> mapped at 0x00000000[ 1G ]
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> mapped into </combiner_top_0/Data> at 0x00000000[ 1G ] overlaps with </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> mapped at 0x00000000[ 1G ]
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped into </lloyds_kernel_top_0/Data> at 0x00000000[ 1G ] overlaps with </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> mapped at 0x00000000[ 1G ]
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped into </lloyds_kernel_top_0/Data> at 0x00000000[ 1G ] overlaps with </processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> mapped at 0x00000000[ 1G ]
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> mapped into </lloyds_kernel_top_0/Data> at 0x00000000[ 1G ] overlaps with </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> mapped at 0x00000000[ 1G ]
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon_4/xbar/S01_AXI(1) and /lloyds_kernel_top_0/M_AXI_CENTRES_IN(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon_4/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_CENTRES_IN(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon_4/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_CENTRES_IN(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon_4/xbar/S00_AXI(1) and /combiner_top_0/M_AXI_CENTRES_OUT(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon_4/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_CENTRES_OUT(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon_4/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_CENTRES_OUT(1)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/s00_couplers/auto_us/S_AXI(8) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/s00_couplers/auto_us/S_AXI(8) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon_1/s00_couplers/auto_us/S_AXI(8) and /axi_mem_intercon_1/s00_couplers/auto_pc/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon_1/s00_couplers/auto_us/S_AXI(8) and /axi_mem_intercon_1/s00_couplers/auto_pc/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon_2/s00_couplers/auto_us/S_AXI(8) and /axi_mem_intercon_2/s00_couplers/auto_pc/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon_2/s00_couplers/auto_us/S_AXI(8) and /axi_mem_intercon_2/s00_couplers/auto_pc/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon_3/s00_couplers/auto_us/S_AXI(8) and /axi_mem_intercon_3/s00_couplers/auto_pc/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon_3/s00_couplers/auto_us/S_AXI(8) and /axi_mem_intercon_3/s00_couplers/auto_pc/M_AXI(1)
ERROR: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_GP0(6) and /axi_mem_intercon_4/m00_couplers/auto_pc/M_AXI(7)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5352.719 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
remove_files /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "zynq_system"
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.3 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:combiner_top:1.0 combiner_top_0
endgroup
delete_bd_objs [get_bd_cells combiner_top_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/init_memory/HLS/init_memory/init_memory'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:combiner_top:1.0 combiner_top_0
endgroup
set_property location {1 280 27} [get_bd_cells combiner_top_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins combiner_top_0/aclk]
connect_bd_net [get_bd_pins combiner_top_0/aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins combiner_top_0/S_AXI_CONFIG_BUS]
delete_bd_objs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5371.781 ; gain = 0.000
</combiner_top_0/S_AXI_CONFIG_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 5371.781 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/combiner_top_0/M_AXI_MASTER_PORTB" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
delete_bd_objs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5371.781 ; gain = 0.000
</processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into </combiner_top_0/Data> at <0x00000000[ 1G ]>
</processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is being mapped into </combiner_top_0/Data> at <0xFC000000[ 16M ]>
</processing_system7_0/S_AXI_GP0/GP0_IOP> is being mapped into </combiner_top_0/Data> at <0xE0000000[ 4M ]>
apply_bd_automation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 5371.781 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.NUM_SI {2}] [get_bd_cells processing_system7_0_axi_periph]
-16
endgroup
connect_bd_intf_net [get_bd_intf_pins combiner_top_0/M_AXI_MASTER_PORTA] [get_bd_intf_pins processing_system7_0_axi_periph/S01_AXI]
regenerate_bd_layout
assign_bd_address [get_bd_addr_segs {combiner_top_0/S_AXI_CONFIG_BUS/Reg }]
</combiner_top_0/S_AXI_CONFIG_BUS/Reg> is being mapped into </combiner_top_0/Data> at <0x43C00000[ 64K ]>
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0_axi_periph/S01_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/S01_ARESETN] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
validate_bd_design
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_GP0(8) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_GP0(8) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
success
regenerate_bd_layout
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/init_memory/HLS/init_memory/init_memory'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:lloyds_kernel_top:1.0 lloyds_kernel_top_0
endgroup
set_property location {3 996 1017} [get_bd_cells lloyds_kernel_top_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins lloyds_kernel_top_0/S_AXI_CONFIG_BUS]
</lloyds_kernel_top_0/S_AXI_CONFIG_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000[ 64K ]>
</lloyds_kernel_top_0/S_AXI_CONFIG_BUS/Reg> is being mapped into </combiner_top_0/Data> at <0x43C10000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_GP0" }  [get_bd_intf_pins lloyds_kernel_top_0/M_AXI_MASTER_PORTA]
</processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into </lloyds_kernel_top_0/Data> at <0x00000000[ 1G ]>
</processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is being mapped into </lloyds_kernel_top_0/Data> at <0xFC000000[ 16M ]>
</processing_system7_0/S_AXI_GP0/GP0_IOP> is being mapped into </lloyds_kernel_top_0/Data> at <0xE0000000[ 4M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/combiner_top_0/S_AXI_CONFIG_BUS" }  [get_bd_intf_pins lloyds_kernel_top_0/M_AXI_MASTER_PORTB]
</combiner_top_0/S_AXI_CONFIG_BUS/Reg> is being mapped into </lloyds_kernel_top_0/Data> at <0x43C00000[ 64K ]>
</lloyds_kernel_top_0/S_AXI_CONFIG_BUS/Reg> is being mapped into </lloyds_kernel_top_0/Data> at <0x43C10000[ 64K ]>
validate_bd_design
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(1) and /combiner_top_0/M_AXI_MASTER_PORTA(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /combiner_top_0/M_AXI_MASTER_PORTB(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(1) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(16)
success
make_wrapper -files [get_files /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd] -top
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(1) and /combiner_top_0/M_AXI_MASTER_PORTA(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /combiner_top_0/M_AXI_MASTER_PORTB(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(1) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/lloyds_kernel_top_0/block_address

WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(14) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_bid'(12) to net 's00_couplers_to_xbar_BID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(14) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_rid'(12) to net 's00_couplers_to_xbar_RID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(14) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(14) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(14) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(14) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_awlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTB_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_arlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTB_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTA_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTA_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S01_AXI_awlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTA_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S01_AXI_arlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTA_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S02_AXI_awlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTB_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S02_AXI_arlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTB_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : zynq_system.vhd
VHDL Output written to : zynq_system_wrapper.vhd
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
add_files -norecurse /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/init_memory/HLS/init_memory/init_memory'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel'.
report_ip_status -name ip_status_1 
current_bd_design zynq_system
upgrade_bd_cells [get_bd_cells [list /lloyds_kernel_top_0 ] ]
INFO: [IP_Flow 19-3422] Upgraded zynq_system_lloyds_kernel_top_0_0 (Lloyds_kernel_top 1.0) from revision 1406011635 to revision 1406011706
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'zynq_system_lloyds_kernel_top_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/zynq_system_lloyds_kernel_top_0_0.upgrade_log'.
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
report_ip_status -name ip_status_1 
launch_runs synth_1
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(1) and /combiner_top_0/M_AXI_MASTER_PORTA(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /combiner_top_0/M_AXI_MASTER_PORTB(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(1) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(16)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(14) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_bid'(12) to net 's00_couplers_to_xbar_BID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(14) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_rid'(12) to net 's00_couplers_to_xbar_RID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(14) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(14) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(14) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(14) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_awlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTB_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_arlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTB_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTA_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTA_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S01_AXI_awlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTA_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S01_AXI_arlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTA_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S02_AXI_awlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTB_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S02_AXI_arlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTB_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : zynq_system.vhd
VHDL Output written to : zynq_system_wrapper.vhd
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_combiner_top_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_combiner_top_0_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /combiner_top_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_xbar_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_xbar_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_lloyds_kernel_top_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_lloyds_kernel_top_0_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /lloyds_kernel_top_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_xbar_3'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_xbar_3' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_11'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_auto_pc_11' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_12'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_auto_pc_12' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_13'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_auto_pc_13' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_14'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_auto_pc_14' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design zynq_system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /combiner_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /lloyds_kernel_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
[Sun Jun  1 17:09:38 2014] Launched synth_1...
Run output will be captured here: /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 5371.781 ; gain = 0.000
launch_runs impl_1
[Sun Jun  1 17:14:05 2014] Launched impl_1...
Run output will be captured here: /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/2013.4/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/.Xil/Vivado-22809-ganymede/dcp/zynq_system_wrapper.xdc]
Finished Parsing XDC File [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/.Xil/Vivado-22809-ganymede/dcp/zynq_system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 5934.973 ; gain = 13.000
Restoring placement.
Restored 4244 out of 4244 XDEF sites from archive | CPU: 2.390000 secs | Memory: 39.236809 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 6123.480 ; gain = 751.699
launch_runs impl_1 -to_step write_bitstream
[Sun Jun  1 17:18:58 2014] Launched impl_1...
Run output will be captured here: /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/impl_1/runme.log
file copy -force /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/impl_1/zynq_system_wrapper.bit /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/output_bitstream/system.bit
open_bd_design {/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd}
