{
    "name": "sgemm",
    "top_level": "sgemm_wrapper_top",
    "root_language": "systemverilog",
    "rtl_files": [ "sgemm_drop_working/ccip_std_afu.sv",
                   "common/sync_C1Tx_fifo.v",
                   "common/sbv_gfifo_v2.v",
                   "common/gram_sdp.v",
                   "common/nlb_sbv_gfifo.v",
                   "common/nlb_gram_sdp.v",
                   "sgemm_drop11/workspace/requestor.sv",
                   "sgemm_drop11/workspace/sgemm_dp_controller.sv",
                   "sgemm_drop11/workspace/pe_9x9_mem_ctrl_autogen.sv",
                   "sgemm_drop11/workspace/sgemm_csr.v",
                   "sgemm_drop11/workspace/param_delay.v",
                   "sgemm_drop11/workspace/acl_fp_dot2_a10.v",
                   "sgemm_drop11/workspace/pe_9x9_mem_autogen.sv",
                   "sgemm_drop11/workspace/acl_fp_dot8_a10.v",
                   "sgemm_drop11/workspace/nlb_lpbk.sv",
                   "sgemm_drop11/workspace/feeder_ram_512_256.v",
                   "sgemm_drop11/workspace/sgemm_controller.sv",
                   "sgemm_drop11/workspace/pe_out_fifo.v",
                   "sgemm_drop11/workspace/arbitrer_sgemm.sv",
                   "sgemm_drop11/workspace/dot_8_a10.v",
                   "sgemm_drop11/workspace/proc_elem.v",
                   "sgemm_drop11/workspace/sgemm_top.sv",
                   "sgemm_drop11/workspace/reg_delay.v",
                   "sgemm_drop11/workspace/dot_4_a10.v",
                   "sgemm_drop11/workspace/pe_out_fifo_fifo_150_hoj3y4a.v",
                   "sgemm_drop11/workspace/feeder_ram_512_256_ram_2port_151_i4icjwq.v",
                   "sgemm_drop11/workspace/feeders_a.v",
                   "sgemm_drop11/workspace/control_unit.v",
                   "sgemm_drop11/workspace/feeders_b.v",
                   "ccip_async_v2/hw/ccip_async_shim.sv",
                   "ccip_async_v2/qsys/c0rx_afifo.qsys",
                   "ccip_async_v2/qsys/c0tx_afifo.qsys",
                   "ccip_async_v2/qsys/c1rx_afifo.qsys",
                   "ccip_async_v2/qsys/c1tx_afifo.qsys",
                   "ccip_async_v2/qsys/c2tx_afifo.qsys",
                   "cci_mpf/HW/cci_mpf.sv",
                   "cci_mpf/HW/cci_mpf_pipe_std.sv",
                   "cci_mpf/HW/cci_mpf_csrs_pkg.sv",
                   "cci_mpf/HW/cci-if/ccip_if_pkg.sv",
                   "cci_mpf/HW/cci-if/ccip_feature_list_pkg.sv",
                   "cci_mpf/HW/cci-if/ccis_if_funcs_pkg.sv",
                   "cci_mpf/HW/cci-if/ccis_if_pkg.sv",
                   "cci_mpf/HW/cci-if/cci_csr_if_pkg.sv",
                   "cci_mpf/HW/cci-if/ccip_if_funcs_pkg.sv",
                   "cci_mpf/HW/cci-mpf-if/ccis_wires_to_mpf.sv",
                   "cci_mpf/HW/cci-mpf-if/ccip_wires_to_mpf.sv",
                   "cci_mpf/HW/cci-mpf-if/cci_mpf_if_pkg.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_repl_lru_pseudo.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_rob.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_lfsr.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_lutram.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_repl_random.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_filter_cam.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_fifo1.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_ram_simple.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_fifo2.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_heap.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_filter_counting.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_wro.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_rsp_order.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_mux.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_csr.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_detect_eop.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_buffer_lockstep_afu.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_null.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp_pipe.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp_tlb.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp_pt_walk.sv"
                 ],
    "rtl_paths": [ "include_files/common",
                   "cci_mpf/HW",
                   "cci_mpf/HW/cci-if",
                   "cci_mpf/HW/cci-mpf-if",
                   "cci_mpf/HW/cci-mpf-prims",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_edge",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_vtp"
                 ],
    "verilog_macros": [ "NLB400_MODE_0",
                        "USE_PLATFORM_CCIP=1" ],
    "added_settings": [ "set_global_assignment -name ADVANCED_PHYSICAL_OPTIMIZATION OFF" ],
    "manifest": {
        "afu-image": {
            "slot-type-uuid": "b571c346-51d7-4afe-9c36-ed2886b3f890",
            "version": 0.1,
            "peak-power": 45.0,
            "afc-clusters": [
                { "afc-type-uuid": "97ee52c8-d18f-49f1-9326-58ab7f8e4c36",
                  "name": "sgemm",
                  "total-contexts": 1 
                }
            ]
        }
    }
}
