

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'
================================================================
* Date:           Thu May 29 09:36:57 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.456 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_3_VITIS_LOOP_75_4  |       20|       20|         3|          2|          1|    10|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    315|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     95|    -|
|Register         |        -|    -|     272|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     272|    410|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln74_fu_92_p2                 |         +|   0|  0|   13|           4|           1|
    |add_ln75_fu_120_p2                |         +|   0|  0|   11|           3|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|    2|           1|           1|
    |icmp_ln74_fu_86_p2                |      icmp|   0|  0|   13|           4|           4|
    |icmp_ln75_fu_101_p2               |      icmp|   0|  0|   11|           3|           3|
    |buf_r_d0                          |        or|   0|  0|  128|         128|         128|
    |or_ln82_2_fu_136_p2               |        or|   0|  0|  128|         128|         128|
    |select_ln74_fu_107_p3             |    select|   0|  0|    3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  315|         275|         271|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_xp_load              |   9|          2|    3|          6|
    |indvar_flatten_fu_46                  |   9|          2|    4|          8|
    |inter5_blk_n                          |   9|          2|    1|          2|
    |xp_fu_42                              |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  95|         21|   20|         41|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |acc_reg_171                  |  128|   0|  128|          0|
    |ap_CS_fsm                    |    2|   0|    2|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |buf_addr_reg_165             |    3|   0|    3|          0|
    |buf_load_reg_176             |  128|   0|  128|          0|
    |icmp_ln74_reg_161            |    1|   0|    1|          0|
    |indvar_flatten_fu_46         |    4|   0|    4|          0|
    |xp_fu_42                     |    3|   0|    3|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  272|   0|  272|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4|  return value|
|inter5_dout            |   in|  128|     ap_fifo|                                                                          inter5|       pointer|
|inter5_num_data_valid  |   in|    3|     ap_fifo|                                                                          inter5|       pointer|
|inter5_fifo_cap        |   in|    3|     ap_fifo|                                                                          inter5|       pointer|
|inter5_empty_n         |   in|    1|     ap_fifo|                                                                          inter5|       pointer|
|inter5_read            |  out|    1|     ap_fifo|                                                                          inter5|       pointer|
|buf_r_address0         |  out|    3|   ap_memory|                                                                           buf_r|         array|
|buf_r_ce0              |  out|    1|   ap_memory|                                                                           buf_r|         array|
|buf_r_we0              |  out|    1|   ap_memory|                                                                           buf_r|         array|
|buf_r_d0               |  out|  128|   ap_memory|                                                                           buf_r|         array|
|buf_r_address1         |  out|    3|   ap_memory|                                                                           buf_r|         array|
|buf_r_ce1              |  out|    1|   ap_memory|                                                                           buf_r|         array|
|buf_r_q1               |   in|  128|   ap_memory|                                                                           buf_r|         array|
+-----------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

