{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654833348012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654833348012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:55:47 2022 " "Processing started: Thu Jun 09 22:55:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654833348012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833348012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_proj -c final_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_proj -c final_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833348012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654833348465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654833348465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "src/mux4.v" "" { Text "U:/CprE281/final_proj/src/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833353136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833353136 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/tb_final_proj.sv " "Can't analyze file -- file src/tb_final_proj.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654833353136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.v" "" { Text "U:/CprE281/final_proj/src/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833353261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833353261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "src/seven_seg_decoder.v" "" { Text "U:/CprE281/final_proj/src/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833353401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833353401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "src/clock_generator.bdf" "" { Schematic "U:/CprE281/final_proj/src/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833353667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833353667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_divider_1024.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_divider_1024.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "src/clock_divider_1024.bdf" "" { Schematic "U:/CprE281/final_proj/src/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833354479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833354479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/final_proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_proj " "Found entity 1: final_proj" {  } { { "src/final_proj.bdf" "" { Schematic "U:/CprE281/final_proj/src/final_proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833354714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833354714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "src/full_adder.bdf" "" { Schematic "U:/CprE281/final_proj/src/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833354932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833354932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/adder4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "src/adder4.bdf" "" { Schematic "U:/CprE281/final_proj/src/adder4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833355229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833355229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.bdf" "" { Schematic "U:/CprE281/final_proj/src/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833355495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833355495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "src/reg_file.bdf" "" { Schematic "U:/CprE281/final_proj/src/reg_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833355776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833355776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dffe4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/dffe4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe4 " "Found entity 1: dffe4" {  } { { "src/dffe4.bdf" "" { Schematic "U:/CprE281/final_proj/src/dffe4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833356026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833356026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/demux4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/demux4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demux4 " "Found entity 1: demux4" {  } { { "src/demux4.bdf" "" { Schematic "U:/CprE281/final_proj/src/demux4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833356323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833356323 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/tb_control.sv " "Can't analyze file -- file src/tb_control.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654833356323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_proj " "Elaborating entity \"final_proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654833356463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst\"" {  } { { "src/final_proj.bdf" "inst" { Schematic "U:/CprE281/final_proj/src/final_proj.bdf" { { 24 1112 1240 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833356604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst6 " "Elaborating entity \"control\" for hierarchy \"control:inst6\"" {  } { { "src/final_proj.bdf" "inst6" { Schematic "U:/CprE281/final_proj/src/final_proj.bdf" { { 216 296 504 472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833356666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst5 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst5\"" {  } { { "src/final_proj.bdf" "inst5" { Schematic "U:/CprE281/final_proj/src/final_proj.bdf" { { 184 792 1016 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833356744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe4 reg_file:inst5\|dffe4:inst5 " "Elaborating entity \"dffe4\" for hierarchy \"reg_file:inst5\|dffe4:inst5\"" {  } { { "src/reg_file.bdf" "inst5" { Schematic "U:/CprE281/final_proj/src/reg_file.bdf" { { 504 616 744 632 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833356838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux4 reg_file:inst5\|demux4:inst6 " "Elaborating entity \"demux4\" for hierarchy \"reg_file:inst5\|demux4:inst6\"" {  } { { "src/reg_file.bdf" "inst6" { Schematic "U:/CprE281/final_proj/src/reg_file.bdf" { { 96 352 504 192 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833356947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 reg_file:inst5\|mux4:inst1 " "Elaborating entity \"mux4\" for hierarchy \"reg_file:inst5\|mux4:inst1\"" {  } { { "src/reg_file.bdf" "inst1" { Schematic "U:/CprE281/final_proj/src/reg_file.bdf" { { 48 864 1048 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833357057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst7 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst7\"" {  } { { "src/final_proj.bdf" "inst7" { Schematic "U:/CprE281/final_proj/src/final_proj.bdf" { { 128 512 624 216 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833357166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst7 " "Elaborated megafunction instantiation \"BUSMUX:inst7\"" {  } { { "src/final_proj.bdf" "" { Schematic "U:/CprE281/final_proj/src/final_proj.bdf" { { 128 512 624 216 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833357213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst7 " "Instantiated megafunction \"BUSMUX:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654833357213 ""}  } { { "src/final_proj.bdf" "" { Schematic "U:/CprE281/final_proj/src/final_proj.bdf" { { 128 512 624 216 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654833357213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst7\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst7\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833357354 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst7\|lpm_mux:\$00000 BUSMUX:inst7 " "Elaborated megafunction instantiation \"BUSMUX:inst7\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst7\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "src/final_proj.bdf" "" { Schematic "U:/CprE281/final_proj/src/final_proj.bdf" { { 128 512 624 216 "inst7" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833357416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_brc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_brc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_brc " "Found entity 1: mux_brc" {  } { { "db/mux_brc.tdf" "" { Text "U:/CprE281/final_proj/db/mux_brc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654833357557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833357557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_brc BUSMUX:inst7\|lpm_mux:\$00000\|mux_brc:auto_generated " "Elaborating entity \"mux_brc\" for hierarchy \"BUSMUX:inst7\|lpm_mux:\$00000\|mux_brc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833357557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst1 " "Elaborating entity \"alu\" for hierarchy \"alu:inst1\"" {  } { { "src/final_proj.bdf" "inst1" { Schematic "U:/CprE281/final_proj/src/final_proj.bdf" { { 48 832 960 144 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833357666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 alu:inst1\|adder4:inst9 " "Elaborating entity \"adder4\" for hierarchy \"alu:inst1\|adder4:inst9\"" {  } { { "src/alu.bdf" "inst9" { Schematic "U:/CprE281/final_proj/src/alu.bdf" { { 48 688 816 144 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833357807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:inst1\|adder4:inst9\|full_adder:inst3 " "Elaborating entity \"full_adder\" for hierarchy \"alu:inst1\|adder4:inst9\|full_adder:inst3\"" {  } { { "src/adder4.bdf" "inst3" { Schematic "U:/CprE281/final_proj/src/adder4.bdf" { { 376 560 672 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833357947 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/control.v" "" { Text "U:/CprE281/final_proj/src/control.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1654833358697 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1654833358697 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654833358759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654833359681 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654833359681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654833360134 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654833360134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654833360134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654833360134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654833360212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:56:00 2022 " "Processing ended: Thu Jun 09 22:56:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654833360212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654833360212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654833360212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654833360212 ""}
