0.7
2020.2
Jun 16 2023
19:36:26
/home/tiago/Desktop/VGA/VGA.sim/sim_1/synth/func/xsim/VgaTopLevel_tb_func_synth.v,1716285875,verilog,,/home/tiago/Desktop/VGA/VGA.srcs/sim_1/new/VgaTopLevel_tb.v,,VGAClkControl;VgaDataManagerControl;VgaDataManagerDatapath;VgaTopLevel;VideoMemory;blk_mem_gen_generic_cstr;blk_mem_gen_mux;blk_mem_gen_prim_width;blk_mem_gen_prim_width__parameterized0;blk_mem_gen_prim_width__parameterized1;blk_mem_gen_prim_width__parameterized2;blk_mem_gen_prim_width__parameterized3;blk_mem_gen_prim_width__parameterized4;blk_mem_gen_prim_width__parameterized5;blk_mem_gen_prim_width__parameterized6;blk_mem_gen_prim_wrapper_init;blk_mem_gen_prim_wrapper_init__parameterized0;blk_mem_gen_prim_wrapper_init__parameterized1;blk_mem_gen_prim_wrapper_init__parameterized2;blk_mem_gen_prim_wrapper_init__parameterized3;blk_mem_gen_prim_wrapper_init__parameterized4;blk_mem_gen_prim_wrapper_init__parameterized5;blk_mem_gen_prim_wrapper_init__parameterized6;blk_mem_gen_top;blk_mem_gen_v8_4_6;blk_mem_gen_v8_4_6_synth;clk_wiz_0;clk_wiz_0_clk_wiz;glbl,,,../../../../../VGA.ip_user_files/ipstatic,,,,,
/home/tiago/Desktop/VGA/VGA.srcs/sim_1/new/VgaTopLevel_tb.v,1716221868,verilog,,,,VgaTopLevel_tb,,,../../../../../VGA.ip_user_files/ipstatic,,,,,
