#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd71530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd716c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xd602d0 .functor NOT 1, L_0xde7ed0, C4<0>, C4<0>, C4<0>;
L_0xde7cb0 .functor XOR 2, L_0xde7b70, L_0xde7c10, C4<00>, C4<00>;
L_0xde7dc0 .functor XOR 2, L_0xde7cb0, L_0xde7d20, C4<00>, C4<00>;
v0xdd7370_0 .net *"_ivl_10", 1 0, L_0xde7d20;  1 drivers
v0xdd7470_0 .net *"_ivl_12", 1 0, L_0xde7dc0;  1 drivers
v0xdd7550_0 .net *"_ivl_2", 1 0, L_0xdda690;  1 drivers
v0xdd7610_0 .net *"_ivl_4", 1 0, L_0xde7b70;  1 drivers
v0xdd76f0_0 .net *"_ivl_6", 1 0, L_0xde7c10;  1 drivers
v0xdd7820_0 .net *"_ivl_8", 1 0, L_0xde7cb0;  1 drivers
v0xdd7900_0 .net "a", 0 0, v0xdce560_0;  1 drivers
v0xdd79a0_0 .net "b", 0 0, v0xdce600_0;  1 drivers
v0xdd7a40_0 .net "c", 0 0, v0xdce6a0_0;  1 drivers
v0xdd7ae0_0 .var "clk", 0 0;
v0xdd7b80_0 .net "d", 0 0, v0xdce7e0_0;  1 drivers
v0xdd7c20_0 .net "out_pos_dut", 0 0, L_0xde7610;  1 drivers
v0xdd7cc0_0 .net "out_pos_ref", 0 0, L_0xdd91f0;  1 drivers
v0xdd7d60_0 .net "out_sop_dut", 0 0, L_0xddcd30;  1 drivers
v0xdd7e00_0 .net "out_sop_ref", 0 0, L_0xda8d10;  1 drivers
v0xdd7ea0_0 .var/2u "stats1", 223 0;
v0xdd7f40_0 .var/2u "strobe", 0 0;
v0xdd7fe0_0 .net "tb_match", 0 0, L_0xde7ed0;  1 drivers
v0xdd80b0_0 .net "tb_mismatch", 0 0, L_0xd602d0;  1 drivers
v0xdd8150_0 .net "wavedrom_enable", 0 0, v0xdceab0_0;  1 drivers
v0xdd8220_0 .net "wavedrom_title", 511 0, v0xdceb50_0;  1 drivers
L_0xdda690 .concat [ 1 1 0 0], L_0xdd91f0, L_0xda8d10;
L_0xde7b70 .concat [ 1 1 0 0], L_0xdd91f0, L_0xda8d10;
L_0xde7c10 .concat [ 1 1 0 0], L_0xde7610, L_0xddcd30;
L_0xde7d20 .concat [ 1 1 0 0], L_0xdd91f0, L_0xda8d10;
L_0xde7ed0 .cmp/eeq 2, L_0xdda690, L_0xde7dc0;
S_0xd71850 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xd716c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd606b0 .functor AND 1, v0xdce6a0_0, v0xdce7e0_0, C4<1>, C4<1>;
L_0xd60a90 .functor NOT 1, v0xdce560_0, C4<0>, C4<0>, C4<0>;
L_0xd60e70 .functor NOT 1, v0xdce600_0, C4<0>, C4<0>, C4<0>;
L_0xd610f0 .functor AND 1, L_0xd60a90, L_0xd60e70, C4<1>, C4<1>;
L_0xd7c0c0 .functor AND 1, L_0xd610f0, v0xdce6a0_0, C4<1>, C4<1>;
L_0xda8d10 .functor OR 1, L_0xd606b0, L_0xd7c0c0, C4<0>, C4<0>;
L_0xdd8670 .functor NOT 1, v0xdce600_0, C4<0>, C4<0>, C4<0>;
L_0xdd86e0 .functor OR 1, L_0xdd8670, v0xdce7e0_0, C4<0>, C4<0>;
L_0xdd87f0 .functor AND 1, v0xdce6a0_0, L_0xdd86e0, C4<1>, C4<1>;
L_0xdd88b0 .functor NOT 1, v0xdce560_0, C4<0>, C4<0>, C4<0>;
L_0xdd8980 .functor OR 1, L_0xdd88b0, v0xdce600_0, C4<0>, C4<0>;
L_0xdd89f0 .functor AND 1, L_0xdd87f0, L_0xdd8980, C4<1>, C4<1>;
L_0xdd8b70 .functor NOT 1, v0xdce600_0, C4<0>, C4<0>, C4<0>;
L_0xdd8be0 .functor OR 1, L_0xdd8b70, v0xdce7e0_0, C4<0>, C4<0>;
L_0xdd8b00 .functor AND 1, v0xdce6a0_0, L_0xdd8be0, C4<1>, C4<1>;
L_0xdd8d70 .functor NOT 1, v0xdce560_0, C4<0>, C4<0>, C4<0>;
L_0xdd8e70 .functor OR 1, L_0xdd8d70, v0xdce7e0_0, C4<0>, C4<0>;
L_0xdd8f30 .functor AND 1, L_0xdd8b00, L_0xdd8e70, C4<1>, C4<1>;
L_0xdd90e0 .functor XNOR 1, L_0xdd89f0, L_0xdd8f30, C4<0>, C4<0>;
v0xd5fc00_0 .net *"_ivl_0", 0 0, L_0xd606b0;  1 drivers
v0xd60000_0 .net *"_ivl_12", 0 0, L_0xdd8670;  1 drivers
v0xd603e0_0 .net *"_ivl_14", 0 0, L_0xdd86e0;  1 drivers
v0xd607c0_0 .net *"_ivl_16", 0 0, L_0xdd87f0;  1 drivers
v0xd60ba0_0 .net *"_ivl_18", 0 0, L_0xdd88b0;  1 drivers
v0xd60f80_0 .net *"_ivl_2", 0 0, L_0xd60a90;  1 drivers
v0xd61200_0 .net *"_ivl_20", 0 0, L_0xdd8980;  1 drivers
v0xdccad0_0 .net *"_ivl_24", 0 0, L_0xdd8b70;  1 drivers
v0xdccbb0_0 .net *"_ivl_26", 0 0, L_0xdd8be0;  1 drivers
v0xdccc90_0 .net *"_ivl_28", 0 0, L_0xdd8b00;  1 drivers
v0xdccd70_0 .net *"_ivl_30", 0 0, L_0xdd8d70;  1 drivers
v0xdcce50_0 .net *"_ivl_32", 0 0, L_0xdd8e70;  1 drivers
v0xdccf30_0 .net *"_ivl_36", 0 0, L_0xdd90e0;  1 drivers
L_0x7fe7ce757018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xdccff0_0 .net *"_ivl_38", 0 0, L_0x7fe7ce757018;  1 drivers
v0xdcd0d0_0 .net *"_ivl_4", 0 0, L_0xd60e70;  1 drivers
v0xdcd1b0_0 .net *"_ivl_6", 0 0, L_0xd610f0;  1 drivers
v0xdcd290_0 .net *"_ivl_8", 0 0, L_0xd7c0c0;  1 drivers
v0xdcd370_0 .net "a", 0 0, v0xdce560_0;  alias, 1 drivers
v0xdcd430_0 .net "b", 0 0, v0xdce600_0;  alias, 1 drivers
v0xdcd4f0_0 .net "c", 0 0, v0xdce6a0_0;  alias, 1 drivers
v0xdcd5b0_0 .net "d", 0 0, v0xdce7e0_0;  alias, 1 drivers
v0xdcd670_0 .net "out_pos", 0 0, L_0xdd91f0;  alias, 1 drivers
v0xdcd730_0 .net "out_sop", 0 0, L_0xda8d10;  alias, 1 drivers
v0xdcd7f0_0 .net "pos0", 0 0, L_0xdd89f0;  1 drivers
v0xdcd8b0_0 .net "pos1", 0 0, L_0xdd8f30;  1 drivers
L_0xdd91f0 .functor MUXZ 1, L_0x7fe7ce757018, L_0xdd89f0, L_0xdd90e0, C4<>;
S_0xdcda30 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xd716c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xdce560_0 .var "a", 0 0;
v0xdce600_0 .var "b", 0 0;
v0xdce6a0_0 .var "c", 0 0;
v0xdce740_0 .net "clk", 0 0, v0xdd7ae0_0;  1 drivers
v0xdce7e0_0 .var "d", 0 0;
v0xdce8d0_0 .var/2u "fail", 0 0;
v0xdce970_0 .var/2u "fail1", 0 0;
v0xdcea10_0 .net "tb_match", 0 0, L_0xde7ed0;  alias, 1 drivers
v0xdceab0_0 .var "wavedrom_enable", 0 0;
v0xdceb50_0 .var "wavedrom_title", 511 0;
E_0xd6fea0/0 .event negedge, v0xdce740_0;
E_0xd6fea0/1 .event posedge, v0xdce740_0;
E_0xd6fea0 .event/or E_0xd6fea0/0, E_0xd6fea0/1;
S_0xdcdd60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xdcda30;
 .timescale -12 -12;
v0xdcdfa0_0 .var/2s "i", 31 0;
E_0xd6fd40 .event posedge, v0xdce740_0;
S_0xdce0a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xdcda30;
 .timescale -12 -12;
v0xdce2a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xdce380 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xdcda30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xdced30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xd716c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xdd93a0 .functor NOT 1, v0xdce600_0, C4<0>, C4<0>, C4<0>;
L_0xdd9540 .functor AND 1, v0xdce560_0, L_0xdd93a0, C4<1>, C4<1>;
L_0xdd9620 .functor NOT 1, v0xdce6a0_0, C4<0>, C4<0>, C4<0>;
L_0xdd97a0 .functor AND 1, L_0xdd9540, L_0xdd9620, C4<1>, C4<1>;
L_0xdd98e0 .functor NOT 1, v0xdce7e0_0, C4<0>, C4<0>, C4<0>;
L_0xdd9a60 .functor AND 1, L_0xdd97a0, L_0xdd98e0, C4<1>, C4<1>;
L_0xdd9bb0 .functor NOT 1, v0xdce560_0, C4<0>, C4<0>, C4<0>;
L_0xdd9d30 .functor AND 1, L_0xdd9bb0, v0xdce600_0, C4<1>, C4<1>;
L_0xdd9e40 .functor NOT 1, v0xdce6a0_0, C4<0>, C4<0>, C4<0>;
L_0xdd9eb0 .functor AND 1, L_0xdd9d30, L_0xdd9e40, C4<1>, C4<1>;
L_0xdda020 .functor NOT 1, v0xdce7e0_0, C4<0>, C4<0>, C4<0>;
L_0xdda090 .functor AND 1, L_0xdd9eb0, L_0xdda020, C4<1>, C4<1>;
L_0xdda1c0 .functor OR 1, L_0xdd9a60, L_0xdda090, C4<0>, C4<0>;
L_0xdda2d0 .functor NOT 1, v0xdce560_0, C4<0>, C4<0>, C4<0>;
L_0xdda150 .functor NOT 1, v0xdce600_0, C4<0>, C4<0>, C4<0>;
L_0xdda3c0 .functor AND 1, L_0xdda2d0, L_0xdda150, C4<1>, C4<1>;
L_0xdda560 .functor AND 1, L_0xdda3c0, v0xdce6a0_0, C4<1>, C4<1>;
L_0xdda620 .functor NOT 1, v0xdce7e0_0, C4<0>, C4<0>, C4<0>;
L_0xdda730 .functor AND 1, L_0xdda560, L_0xdda620, C4<1>, C4<1>;
L_0xdda840 .functor OR 1, L_0xdda1c0, L_0xdda730, C4<0>, C4<0>;
L_0xddaa00 .functor NOT 1, v0xdce560_0, C4<0>, C4<0>, C4<0>;
L_0xddaa70 .functor NOT 1, v0xdce600_0, C4<0>, C4<0>, C4<0>;
L_0xddaba0 .functor AND 1, L_0xddaa00, L_0xddaa70, C4<1>, C4<1>;
L_0xddacb0 .functor NOT 1, v0xdce6a0_0, C4<0>, C4<0>, C4<0>;
L_0xddadf0 .functor AND 1, L_0xddaba0, L_0xddacb0, C4<1>, C4<1>;
L_0xddaf00 .functor AND 1, L_0xddadf0, v0xdce7e0_0, C4<1>, C4<1>;
L_0xddb0a0 .functor OR 1, L_0xdda840, L_0xddaf00, C4<0>, C4<0>;
L_0xddb1b0 .functor NOT 1, v0xdce560_0, C4<0>, C4<0>, C4<0>;
L_0xddb310 .functor NOT 1, v0xdce600_0, C4<0>, C4<0>, C4<0>;
L_0xddb380 .functor AND 1, L_0xddb1b0, L_0xddb310, C4<1>, C4<1>;
L_0xddb590 .functor AND 1, L_0xddb380, v0xdce7e0_0, C4<1>, C4<1>;
L_0xddb650 .functor AND 1, L_0xddb590, v0xdce7e0_0, C4<1>, C4<1>;
L_0xddb820 .functor OR 1, L_0xddb0a0, L_0xddb650, C4<0>, C4<0>;
L_0xddb930 .functor AND 1, v0xdce560_0, v0xdce600_0, C4<1>, C4<1>;
L_0xddbac0 .functor AND 1, L_0xddb930, v0xdce6a0_0, C4<1>, C4<1>;
L_0xddbb80 .functor NOT 1, v0xdce7e0_0, C4<0>, C4<0>, C4<0>;
L_0xddbd20 .functor AND 1, L_0xddbac0, L_0xddbb80, C4<1>, C4<1>;
L_0xddbe30 .functor OR 1, L_0xddb820, L_0xddbd20, C4<0>, C4<0>;
L_0xddbbf0 .functor AND 1, v0xdce560_0, v0xdce600_0, C4<1>, C4<1>;
L_0xddbc60 .functor AND 1, L_0xddbbf0, v0xdce7e0_0, C4<1>, C4<1>;
L_0xddc090 .functor AND 1, L_0xddbc60, v0xdce7e0_0, C4<1>, C4<1>;
L_0xddc150 .functor OR 1, L_0xddbe30, L_0xddc090, C4<0>, C4<0>;
L_0xddc3c0 .functor AND 1, v0xdce560_0, v0xdce6a0_0, C4<1>, C4<1>;
L_0xddc430 .functor AND 1, L_0xddc3c0, v0xdce7e0_0, C4<1>, C4<1>;
L_0xddc660 .functor AND 1, L_0xddc430, v0xdce7e0_0, C4<1>, C4<1>;
L_0xddc720 .functor OR 1, L_0xddc150, L_0xddc660, C4<0>, C4<0>;
L_0xddc9b0 .functor AND 1, v0xdce600_0, v0xdce6a0_0, C4<1>, C4<1>;
L_0xddca20 .functor AND 1, L_0xddc9b0, v0xdce7e0_0, C4<1>, C4<1>;
L_0xddcc70 .functor AND 1, L_0xddca20, v0xdce7e0_0, C4<1>, C4<1>;
L_0xddcd30 .functor OR 1, L_0xddc720, L_0xddcc70, C4<0>, C4<0>;
L_0xddd030 .functor OR 1, v0xdce560_0, v0xdce600_0, C4<0>, C4<0>;
L_0xddd2b0 .functor OR 1, L_0xddd030, v0xdce6a0_0, C4<0>, C4<0>;
L_0xddd520 .functor OR 1, L_0xddd2b0, v0xdce7e0_0, C4<0>, C4<0>;
L_0xddd5e0 .functor NOT 1, L_0xddd520, C4<0>, C4<0>, C4<0>;
L_0xddd860 .functor NOT 1, v0xdce560_0, C4<0>, C4<0>, C4<0>;
L_0xdddae0 .functor OR 1, L_0xddd860, v0xdce600_0, C4<0>, C4<0>;
L_0xdddd70 .functor OR 1, L_0xdddae0, v0xdce6a0_0, C4<0>, C4<0>;
L_0xdde040 .functor OR 1, L_0xdddd70, v0xdce7e0_0, C4<0>, C4<0>;
L_0xdde2e0 .functor NOT 1, L_0xdde040, C4<0>, C4<0>, C4<0>;
L_0xdde3a0 .functor AND 1, L_0xddd5e0, L_0xdde2e0, C4<1>, C4<1>;
L_0xdde6a0 .functor NOT 1, v0xdce600_0, C4<0>, C4<0>, C4<0>;
L_0xdde710 .functor OR 1, v0xdce560_0, L_0xdde6a0, C4<0>, C4<0>;
L_0xdde9d0 .functor OR 1, L_0xdde710, v0xdce6a0_0, C4<0>, C4<0>;
L_0xddea90 .functor OR 1, L_0xdde9d0, v0xdce7e0_0, C4<0>, C4<0>;
L_0xdded60 .functor NOT 1, L_0xddea90, C4<0>, C4<0>, C4<0>;
L_0xddee20 .functor AND 1, L_0xdde3a0, L_0xdded60, C4<1>, C4<1>;
L_0xddf150 .functor OR 1, v0xdce560_0, v0xdce600_0, C4<0>, C4<0>;
L_0xddf1c0 .functor NOT 1, v0xdce6a0_0, C4<0>, C4<0>, C4<0>;
L_0xddf460 .functor OR 1, L_0xddf150, L_0xddf1c0, C4<0>, C4<0>;
L_0xddf570 .functor OR 1, L_0xddf460, v0xdce7e0_0, C4<0>, C4<0>;
L_0xddf870 .functor NOT 1, L_0xddf570, C4<0>, C4<0>, C4<0>;
L_0xddf930 .functor AND 1, L_0xddee20, L_0xddf870, C4<1>, C4<1>;
L_0xddfc90 .functor OR 1, v0xdce560_0, v0xdce600_0, C4<0>, C4<0>;
L_0xddfd00 .functor OR 1, L_0xddfc90, v0xdce6a0_0, C4<0>, C4<0>;
L_0xde0020 .functor NOT 1, v0xdce7e0_0, C4<0>, C4<0>, C4<0>;
L_0xde0090 .functor OR 1, L_0xddfd00, L_0xde0020, C4<0>, C4<0>;
L_0xde0410 .functor NOT 1, L_0xde0090, C4<0>, C4<0>, C4<0>;
L_0xde04d0 .functor AND 1, L_0xddf930, L_0xde0410, C4<1>, C4<1>;
L_0xde0860 .functor NOT 1, v0xdce560_0, C4<0>, C4<0>, C4<0>;
L_0xde08d0 .functor NOT 1, v0xdce600_0, C4<0>, C4<0>, C4<0>;
L_0xde0bd0 .functor OR 1, L_0xde0860, L_0xde08d0, C4<0>, C4<0>;
L_0xde0ce0 .functor OR 1, L_0xde0bd0, v0xdce6a0_0, C4<0>, C4<0>;
L_0xde1040 .functor OR 1, L_0xde0ce0, v0xdce7e0_0, C4<0>, C4<0>;
L_0xde1100 .functor NOT 1, L_0xde1040, C4<0>, C4<0>, C4<0>;
L_0xde1470 .functor AND 1, L_0xde04d0, L_0xde1100, C4<1>, C4<1>;
L_0xde1580 .functor NOT 1, v0xdce560_0, C4<0>, C4<0>, C4<0>;
L_0xde18b0 .functor OR 1, L_0xde1580, v0xdce600_0, C4<0>, C4<0>;
L_0xde1970 .functor NOT 1, v0xdce6a0_0, C4<0>, C4<0>, C4<0>;
L_0xde1cb0 .functor OR 1, L_0xde18b0, L_0xde1970, C4<0>, C4<0>;
L_0xde1dc0 .functor OR 1, L_0xde1cb0, v0xdce7e0_0, C4<0>, C4<0>;
L_0xde2160 .functor NOT 1, L_0xde1dc0, C4<0>, C4<0>, C4<0>;
L_0xde2220 .functor AND 1, L_0xde1470, L_0xde2160, C4<1>, C4<1>;
L_0xde2620 .functor NOT 1, v0xdce560_0, C4<0>, C4<0>, C4<0>;
L_0xde2690 .functor OR 1, L_0xde2620, v0xdce600_0, C4<0>, C4<0>;
L_0xde2a50 .functor OR 1, L_0xde2690, v0xdce6a0_0, C4<0>, C4<0>;
L_0xde2b10 .functor NOT 1, v0xdce7e0_0, C4<0>, C4<0>, C4<0>;
L_0xde2e90 .functor OR 1, L_0xde2a50, L_0xde2b10, C4<0>, C4<0>;
L_0xde2fa0 .functor NOT 1, L_0xde2e90, C4<0>, C4<0>, C4<0>;
L_0xde3380 .functor AND 1, L_0xde2220, L_0xde2fa0, C4<1>, C4<1>;
L_0xde3490 .functor NOT 1, v0xdce600_0, C4<0>, C4<0>, C4<0>;
L_0xde3830 .functor OR 1, v0xdce560_0, L_0xde3490, C4<0>, C4<0>;
L_0xde38f0 .functor NOT 1, v0xdce6a0_0, C4<0>, C4<0>, C4<0>;
L_0xde3ca0 .functor OR 1, L_0xde3830, L_0xde38f0, C4<0>, C4<0>;
L_0xde3db0 .functor OR 1, L_0xde3ca0, v0xdce7e0_0, C4<0>, C4<0>;
L_0xde41c0 .functor NOT 1, L_0xde3db0, C4<0>, C4<0>, C4<0>;
L_0xde4280 .functor AND 1, L_0xde3380, L_0xde41c0, C4<1>, C4<1>;
L_0xde46f0 .functor NOT 1, v0xdce600_0, C4<0>, C4<0>, C4<0>;
L_0xde4760 .functor OR 1, v0xdce560_0, L_0xde46f0, C4<0>, C4<0>;
L_0xde4b90 .functor OR 1, L_0xde4760, v0xdce6a0_0, C4<0>, C4<0>;
L_0xde4c50 .functor NOT 1, v0xdce7e0_0, C4<0>, C4<0>, C4<0>;
L_0xde5040 .functor OR 1, L_0xde4b90, L_0xde4c50, C4<0>, C4<0>;
L_0xde5150 .functor NOT 1, L_0xde5040, C4<0>, C4<0>, C4<0>;
L_0xde55a0 .functor AND 1, L_0xde4280, L_0xde5150, C4<1>, C4<1>;
L_0xde56b0 .functor OR 1, v0xdce560_0, v0xdce600_0, C4<0>, C4<0>;
L_0xde5ac0 .functor NOT 1, v0xdce6a0_0, C4<0>, C4<0>, C4<0>;
L_0xde5b30 .functor OR 1, L_0xde56b0, L_0xde5ac0, C4<0>, C4<0>;
L_0xde5ff0 .functor NOT 1, v0xdce7e0_0, C4<0>, C4<0>, C4<0>;
L_0xde6060 .functor OR 1, L_0xde5b30, L_0xde5ff0, C4<0>, C4<0>;
L_0xde6530 .functor NOT 1, L_0xde6060, C4<0>, C4<0>, C4<0>;
L_0xde65f0 .functor AND 1, L_0xde55a0, L_0xde6530, C4<1>, C4<1>;
L_0xde6ad0 .functor OR 1, v0xdce560_0, v0xdce600_0, C4<0>, C4<0>;
L_0xde6b40 .functor OR 1, L_0xde6ad0, v0xdce6a0_0, C4<0>, C4<0>;
L_0xde6fe0 .functor NOT 1, v0xdce7e0_0, C4<0>, C4<0>, C4<0>;
L_0xde7050 .functor OR 1, L_0xde6b40, L_0xde6fe0, C4<0>, C4<0>;
L_0xde7550 .functor NOT 1, L_0xde7050, C4<0>, C4<0>, C4<0>;
L_0xde7610 .functor AND 1, L_0xde65f0, L_0xde7550, C4<1>, C4<1>;
v0xdceef0_0 .net *"_ivl_0", 0 0, L_0xdd93a0;  1 drivers
v0xdcefd0_0 .net *"_ivl_10", 0 0, L_0xdd9a60;  1 drivers
v0xdcf0b0_0 .net *"_ivl_100", 0 0, L_0xddd030;  1 drivers
v0xdcf1a0_0 .net *"_ivl_102", 0 0, L_0xddd2b0;  1 drivers
v0xdcf280_0 .net *"_ivl_104", 0 0, L_0xddd520;  1 drivers
v0xdcf3b0_0 .net *"_ivl_106", 0 0, L_0xddd5e0;  1 drivers
v0xdcf490_0 .net *"_ivl_108", 0 0, L_0xddd860;  1 drivers
v0xdcf570_0 .net *"_ivl_110", 0 0, L_0xdddae0;  1 drivers
v0xdcf650_0 .net *"_ivl_112", 0 0, L_0xdddd70;  1 drivers
v0xdcf7c0_0 .net *"_ivl_114", 0 0, L_0xdde040;  1 drivers
v0xdcf8a0_0 .net *"_ivl_116", 0 0, L_0xdde2e0;  1 drivers
v0xdcf980_0 .net *"_ivl_118", 0 0, L_0xdde3a0;  1 drivers
v0xdcfa60_0 .net *"_ivl_12", 0 0, L_0xdd9bb0;  1 drivers
v0xdcfb40_0 .net *"_ivl_120", 0 0, L_0xdde6a0;  1 drivers
v0xdcfc20_0 .net *"_ivl_122", 0 0, L_0xdde710;  1 drivers
v0xdcfd00_0 .net *"_ivl_124", 0 0, L_0xdde9d0;  1 drivers
v0xdcfde0_0 .net *"_ivl_126", 0 0, L_0xddea90;  1 drivers
v0xdcffd0_0 .net *"_ivl_128", 0 0, L_0xdded60;  1 drivers
v0xdd00b0_0 .net *"_ivl_130", 0 0, L_0xddee20;  1 drivers
v0xdd0190_0 .net *"_ivl_132", 0 0, L_0xddf150;  1 drivers
v0xdd0270_0 .net *"_ivl_134", 0 0, L_0xddf1c0;  1 drivers
v0xdd0350_0 .net *"_ivl_136", 0 0, L_0xddf460;  1 drivers
v0xdd0430_0 .net *"_ivl_138", 0 0, L_0xddf570;  1 drivers
v0xdd0510_0 .net *"_ivl_14", 0 0, L_0xdd9d30;  1 drivers
v0xdd05f0_0 .net *"_ivl_140", 0 0, L_0xddf870;  1 drivers
v0xdd06d0_0 .net *"_ivl_142", 0 0, L_0xddf930;  1 drivers
v0xdd07b0_0 .net *"_ivl_144", 0 0, L_0xddfc90;  1 drivers
v0xdd0890_0 .net *"_ivl_146", 0 0, L_0xddfd00;  1 drivers
v0xdd0970_0 .net *"_ivl_148", 0 0, L_0xde0020;  1 drivers
v0xdd0a50_0 .net *"_ivl_150", 0 0, L_0xde0090;  1 drivers
v0xdd0b30_0 .net *"_ivl_152", 0 0, L_0xde0410;  1 drivers
v0xdd0c10_0 .net *"_ivl_154", 0 0, L_0xde04d0;  1 drivers
v0xdd0cf0_0 .net *"_ivl_156", 0 0, L_0xde0860;  1 drivers
v0xdd0fe0_0 .net *"_ivl_158", 0 0, L_0xde08d0;  1 drivers
v0xdd10c0_0 .net *"_ivl_16", 0 0, L_0xdd9e40;  1 drivers
v0xdd11a0_0 .net *"_ivl_160", 0 0, L_0xde0bd0;  1 drivers
v0xdd1280_0 .net *"_ivl_162", 0 0, L_0xde0ce0;  1 drivers
v0xdd1360_0 .net *"_ivl_164", 0 0, L_0xde1040;  1 drivers
v0xdd1440_0 .net *"_ivl_166", 0 0, L_0xde1100;  1 drivers
v0xdd1520_0 .net *"_ivl_168", 0 0, L_0xde1470;  1 drivers
v0xdd1600_0 .net *"_ivl_170", 0 0, L_0xde1580;  1 drivers
v0xdd16e0_0 .net *"_ivl_172", 0 0, L_0xde18b0;  1 drivers
v0xdd17c0_0 .net *"_ivl_174", 0 0, L_0xde1970;  1 drivers
v0xdd18a0_0 .net *"_ivl_176", 0 0, L_0xde1cb0;  1 drivers
v0xdd1980_0 .net *"_ivl_178", 0 0, L_0xde1dc0;  1 drivers
v0xdd1a60_0 .net *"_ivl_18", 0 0, L_0xdd9eb0;  1 drivers
v0xdd1b40_0 .net *"_ivl_180", 0 0, L_0xde2160;  1 drivers
v0xdd1c20_0 .net *"_ivl_182", 0 0, L_0xde2220;  1 drivers
v0xdd1d00_0 .net *"_ivl_184", 0 0, L_0xde2620;  1 drivers
v0xdd1de0_0 .net *"_ivl_186", 0 0, L_0xde2690;  1 drivers
v0xdd1ec0_0 .net *"_ivl_188", 0 0, L_0xde2a50;  1 drivers
v0xdd1fa0_0 .net *"_ivl_190", 0 0, L_0xde2b10;  1 drivers
v0xdd2080_0 .net *"_ivl_192", 0 0, L_0xde2e90;  1 drivers
v0xdd2160_0 .net *"_ivl_194", 0 0, L_0xde2fa0;  1 drivers
v0xdd2240_0 .net *"_ivl_196", 0 0, L_0xde3380;  1 drivers
v0xdd2320_0 .net *"_ivl_198", 0 0, L_0xde3490;  1 drivers
v0xdd2400_0 .net *"_ivl_2", 0 0, L_0xdd9540;  1 drivers
v0xdd24e0_0 .net *"_ivl_20", 0 0, L_0xdda020;  1 drivers
v0xdd25c0_0 .net *"_ivl_200", 0 0, L_0xde3830;  1 drivers
v0xdd26a0_0 .net *"_ivl_202", 0 0, L_0xde38f0;  1 drivers
v0xdd2780_0 .net *"_ivl_204", 0 0, L_0xde3ca0;  1 drivers
v0xdd2860_0 .net *"_ivl_206", 0 0, L_0xde3db0;  1 drivers
v0xdd2940_0 .net *"_ivl_208", 0 0, L_0xde41c0;  1 drivers
v0xdd2a20_0 .net *"_ivl_210", 0 0, L_0xde4280;  1 drivers
v0xdd2b00_0 .net *"_ivl_212", 0 0, L_0xde46f0;  1 drivers
v0xdd2ff0_0 .net *"_ivl_214", 0 0, L_0xde4760;  1 drivers
v0xdd30d0_0 .net *"_ivl_216", 0 0, L_0xde4b90;  1 drivers
v0xdd31b0_0 .net *"_ivl_218", 0 0, L_0xde4c50;  1 drivers
v0xdd3290_0 .net *"_ivl_22", 0 0, L_0xdda090;  1 drivers
v0xdd3370_0 .net *"_ivl_220", 0 0, L_0xde5040;  1 drivers
v0xdd3450_0 .net *"_ivl_222", 0 0, L_0xde5150;  1 drivers
v0xdd3530_0 .net *"_ivl_224", 0 0, L_0xde55a0;  1 drivers
v0xdd3610_0 .net *"_ivl_226", 0 0, L_0xde56b0;  1 drivers
v0xdd36f0_0 .net *"_ivl_228", 0 0, L_0xde5ac0;  1 drivers
v0xdd37d0_0 .net *"_ivl_230", 0 0, L_0xde5b30;  1 drivers
v0xdd38b0_0 .net *"_ivl_232", 0 0, L_0xde5ff0;  1 drivers
v0xdd3990_0 .net *"_ivl_234", 0 0, L_0xde6060;  1 drivers
v0xdd3a70_0 .net *"_ivl_236", 0 0, L_0xde6530;  1 drivers
v0xdd3b50_0 .net *"_ivl_238", 0 0, L_0xde65f0;  1 drivers
v0xdd3c30_0 .net *"_ivl_24", 0 0, L_0xdda1c0;  1 drivers
v0xdd3d10_0 .net *"_ivl_240", 0 0, L_0xde6ad0;  1 drivers
v0xdd3df0_0 .net *"_ivl_242", 0 0, L_0xde6b40;  1 drivers
v0xdd3ed0_0 .net *"_ivl_244", 0 0, L_0xde6fe0;  1 drivers
v0xdd3fb0_0 .net *"_ivl_246", 0 0, L_0xde7050;  1 drivers
v0xdd4090_0 .net *"_ivl_248", 0 0, L_0xde7550;  1 drivers
v0xdd4170_0 .net *"_ivl_26", 0 0, L_0xdda2d0;  1 drivers
v0xdd4250_0 .net *"_ivl_28", 0 0, L_0xdda150;  1 drivers
v0xdd4330_0 .net *"_ivl_30", 0 0, L_0xdda3c0;  1 drivers
v0xdd4410_0 .net *"_ivl_32", 0 0, L_0xdda560;  1 drivers
v0xdd44f0_0 .net *"_ivl_34", 0 0, L_0xdda620;  1 drivers
v0xdd45d0_0 .net *"_ivl_36", 0 0, L_0xdda730;  1 drivers
v0xdd46b0_0 .net *"_ivl_38", 0 0, L_0xdda840;  1 drivers
v0xdd4790_0 .net *"_ivl_4", 0 0, L_0xdd9620;  1 drivers
v0xdd4870_0 .net *"_ivl_40", 0 0, L_0xddaa00;  1 drivers
v0xdd4950_0 .net *"_ivl_42", 0 0, L_0xddaa70;  1 drivers
v0xdd4a30_0 .net *"_ivl_44", 0 0, L_0xddaba0;  1 drivers
v0xdd4b10_0 .net *"_ivl_46", 0 0, L_0xddacb0;  1 drivers
v0xdd4bf0_0 .net *"_ivl_48", 0 0, L_0xddadf0;  1 drivers
v0xdd4cd0_0 .net *"_ivl_50", 0 0, L_0xddaf00;  1 drivers
v0xdd4db0_0 .net *"_ivl_52", 0 0, L_0xddb0a0;  1 drivers
v0xdd4e90_0 .net *"_ivl_54", 0 0, L_0xddb1b0;  1 drivers
v0xdd4f70_0 .net *"_ivl_56", 0 0, L_0xddb310;  1 drivers
v0xdd5050_0 .net *"_ivl_58", 0 0, L_0xddb380;  1 drivers
v0xdd5130_0 .net *"_ivl_6", 0 0, L_0xdd97a0;  1 drivers
v0xdd5210_0 .net *"_ivl_60", 0 0, L_0xddb590;  1 drivers
v0xdd52f0_0 .net *"_ivl_62", 0 0, L_0xddb650;  1 drivers
v0xdd53d0_0 .net *"_ivl_64", 0 0, L_0xddb820;  1 drivers
v0xdd54b0_0 .net *"_ivl_66", 0 0, L_0xddb930;  1 drivers
v0xdd5590_0 .net *"_ivl_68", 0 0, L_0xddbac0;  1 drivers
v0xdd5670_0 .net *"_ivl_70", 0 0, L_0xddbb80;  1 drivers
v0xdd5750_0 .net *"_ivl_72", 0 0, L_0xddbd20;  1 drivers
v0xdd5830_0 .net *"_ivl_74", 0 0, L_0xddbe30;  1 drivers
v0xdd5910_0 .net *"_ivl_76", 0 0, L_0xddbbf0;  1 drivers
v0xdd59f0_0 .net *"_ivl_78", 0 0, L_0xddbc60;  1 drivers
v0xdd5ad0_0 .net *"_ivl_8", 0 0, L_0xdd98e0;  1 drivers
v0xdd5bb0_0 .net *"_ivl_80", 0 0, L_0xddc090;  1 drivers
v0xdd5c90_0 .net *"_ivl_82", 0 0, L_0xddc150;  1 drivers
v0xdd5d70_0 .net *"_ivl_84", 0 0, L_0xddc3c0;  1 drivers
v0xdd5e50_0 .net *"_ivl_86", 0 0, L_0xddc430;  1 drivers
v0xdd5f30_0 .net *"_ivl_88", 0 0, L_0xddc660;  1 drivers
v0xdd6010_0 .net *"_ivl_90", 0 0, L_0xddc720;  1 drivers
v0xdd60f0_0 .net *"_ivl_92", 0 0, L_0xddc9b0;  1 drivers
v0xdd61d0_0 .net *"_ivl_94", 0 0, L_0xddca20;  1 drivers
v0xdd62b0_0 .net *"_ivl_96", 0 0, L_0xddcc70;  1 drivers
v0xdd6390_0 .net "a", 0 0, v0xdce560_0;  alias, 1 drivers
v0xdd6430_0 .net "b", 0 0, v0xdce600_0;  alias, 1 drivers
v0xdd6520_0 .net "c", 0 0, v0xdce6a0_0;  alias, 1 drivers
v0xdd6610_0 .net "d", 0 0, v0xdce7e0_0;  alias, 1 drivers
v0xdd6700_0 .net "out_pos", 0 0, L_0xde7610;  alias, 1 drivers
v0xdd6fd0_0 .net "out_sop", 0 0, L_0xddcd30;  alias, 1 drivers
S_0xdd7150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xd716c0;
 .timescale -12 -12;
E_0xd559f0 .event anyedge, v0xdd7f40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdd7f40_0;
    %nor/r;
    %assign/vec4 v0xdd7f40_0, 0;
    %wait E_0xd559f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdcda30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdce8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdce970_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xdcda30;
T_4 ;
    %wait E_0xd6fea0;
    %load/vec4 v0xdcea10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdce8d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xdcda30;
T_5 ;
    %wait E_0xd6fd40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %wait E_0xd6fd40;
    %load/vec4 v0xdce8d0_0;
    %store/vec4 v0xdce970_0, 0, 1;
    %fork t_1, S_0xdcdd60;
    %jmp t_0;
    .scope S_0xdcdd60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdcdfa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xdcdfa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xd6fd40;
    %load/vec4 v0xdcdfa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdcdfa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xdcdfa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xdcda30;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd6fea0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xdce7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdce600_0, 0;
    %assign/vec4 v0xdce560_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xdce8d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xdce970_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd716c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd7ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd7f40_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd716c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xdd7ae0_0;
    %inv;
    %store/vec4 v0xdd7ae0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd716c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdce740_0, v0xdd80b0_0, v0xdd7900_0, v0xdd79a0_0, v0xdd7a40_0, v0xdd7b80_0, v0xdd7e00_0, v0xdd7d60_0, v0xdd7cc0_0, v0xdd7c20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd716c0;
T_9 ;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd716c0;
T_10 ;
    %wait E_0xd6fea0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd7ea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd7ea0_0, 4, 32;
    %load/vec4 v0xdd7fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd7ea0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd7ea0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd7ea0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xdd7e00_0;
    %load/vec4 v0xdd7e00_0;
    %load/vec4 v0xdd7d60_0;
    %xor;
    %load/vec4 v0xdd7e00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd7ea0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd7ea0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xdd7cc0_0;
    %load/vec4 v0xdd7cc0_0;
    %load/vec4 v0xdd7c20_0;
    %xor;
    %load/vec4 v0xdd7cc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd7ea0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xdd7ea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd7ea0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response23/top_module.sv";
