
411_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009064  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b4  080091fc  080091fc  000191fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099b0  080099b0  0002013c  2**0
                  CONTENTS
  4 .ARM          00000008  080099b0  080099b0  000199b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099b8  080099b8  0002013c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099b8  080099b8  000199b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099bc  080099bc  000199bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000013c  20000000  080099c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d80  2000013c  08009afc  0002013c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ebc  08009afc  00020ebc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002013c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002016c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000172bf  00000000  00000000  000201af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004305  00000000  00000000  0003746e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001440  00000000  00000000  0003b778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f53  00000000  00000000  0003cbb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a867  00000000  00000000  0003db0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b6c4  00000000  00000000  00058372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f1ff  00000000  00000000  00073a36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000052dc  00000000  00000000  00102c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  00107f14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000013c 	.word	0x2000013c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080091e4 	.word	0x080091e4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000140 	.word	0x20000140
 80001d4:	080091e4 	.word	0x080091e4

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001ec:	f000 b970 	b.w	80004d0 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	460d      	mov	r5, r1
 8000210:	4604      	mov	r4, r0
 8000212:	460f      	mov	r7, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4694      	mov	ip, r2
 800021c:	d965      	bls.n	80002ea <__udivmoddi4+0xe2>
 800021e:	fab2 f382 	clz	r3, r2
 8000222:	b143      	cbz	r3, 8000236 <__udivmoddi4+0x2e>
 8000224:	fa02 fc03 	lsl.w	ip, r2, r3
 8000228:	f1c3 0220 	rsb	r2, r3, #32
 800022c:	409f      	lsls	r7, r3
 800022e:	fa20 f202 	lsr.w	r2, r0, r2
 8000232:	4317      	orrs	r7, r2
 8000234:	409c      	lsls	r4, r3
 8000236:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800023a:	fa1f f58c 	uxth.w	r5, ip
 800023e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000242:	0c22      	lsrs	r2, r4, #16
 8000244:	fb0e 7711 	mls	r7, lr, r1, r7
 8000248:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800024c:	fb01 f005 	mul.w	r0, r1, r5
 8000250:	4290      	cmp	r0, r2
 8000252:	d90a      	bls.n	800026a <__udivmoddi4+0x62>
 8000254:	eb1c 0202 	adds.w	r2, ip, r2
 8000258:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800025c:	f080 811c 	bcs.w	8000498 <__udivmoddi4+0x290>
 8000260:	4290      	cmp	r0, r2
 8000262:	f240 8119 	bls.w	8000498 <__udivmoddi4+0x290>
 8000266:	3902      	subs	r1, #2
 8000268:	4462      	add	r2, ip
 800026a:	1a12      	subs	r2, r2, r0
 800026c:	b2a4      	uxth	r4, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800027a:	fb00 f505 	mul.w	r5, r0, r5
 800027e:	42a5      	cmp	r5, r4
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x90>
 8000282:	eb1c 0404 	adds.w	r4, ip, r4
 8000286:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800028a:	f080 8107 	bcs.w	800049c <__udivmoddi4+0x294>
 800028e:	42a5      	cmp	r5, r4
 8000290:	f240 8104 	bls.w	800049c <__udivmoddi4+0x294>
 8000294:	4464      	add	r4, ip
 8000296:	3802      	subs	r0, #2
 8000298:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029c:	1b64      	subs	r4, r4, r5
 800029e:	2100      	movs	r1, #0
 80002a0:	b11e      	cbz	r6, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40dc      	lsrs	r4, r3
 80002a4:	2300      	movs	r3, #0
 80002a6:	e9c6 4300 	strd	r4, r3, [r6]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d908      	bls.n	80002c4 <__udivmoddi4+0xbc>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80ed 	beq.w	8000492 <__udivmoddi4+0x28a>
 80002b8:	2100      	movs	r1, #0
 80002ba:	e9c6 0500 	strd	r0, r5, [r6]
 80002be:	4608      	mov	r0, r1
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	fab3 f183 	clz	r1, r3
 80002c8:	2900      	cmp	r1, #0
 80002ca:	d149      	bne.n	8000360 <__udivmoddi4+0x158>
 80002cc:	42ab      	cmp	r3, r5
 80002ce:	d302      	bcc.n	80002d6 <__udivmoddi4+0xce>
 80002d0:	4282      	cmp	r2, r0
 80002d2:	f200 80f8 	bhi.w	80004c6 <__udivmoddi4+0x2be>
 80002d6:	1a84      	subs	r4, r0, r2
 80002d8:	eb65 0203 	sbc.w	r2, r5, r3
 80002dc:	2001      	movs	r0, #1
 80002de:	4617      	mov	r7, r2
 80002e0:	2e00      	cmp	r6, #0
 80002e2:	d0e2      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	e9c6 4700 	strd	r4, r7, [r6]
 80002e8:	e7df      	b.n	80002aa <__udivmoddi4+0xa2>
 80002ea:	b902      	cbnz	r2, 80002ee <__udivmoddi4+0xe6>
 80002ec:	deff      	udf	#255	; 0xff
 80002ee:	fab2 f382 	clz	r3, r2
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	f040 8090 	bne.w	8000418 <__udivmoddi4+0x210>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2101      	movs	r1, #1
 8000304:	fbb2 f5f7 	udiv	r5, r2, r7
 8000308:	fb07 2015 	mls	r0, r7, r5, r2
 800030c:	0c22      	lsrs	r2, r4, #16
 800030e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000312:	fb0e f005 	mul.w	r0, lr, r5
 8000316:	4290      	cmp	r0, r2
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x124>
 800031a:	eb1c 0202 	adds.w	r2, ip, r2
 800031e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4290      	cmp	r0, r2
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2b8>
 800032a:	4645      	mov	r5, r8
 800032c:	1a12      	subs	r2, r2, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb2 f0f7 	udiv	r0, r2, r7
 8000334:	fb07 2210 	mls	r2, r7, r0, r2
 8000338:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x14e>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x14c>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2c2>
 8000354:	4610      	mov	r0, r2
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800035e:	e79f      	b.n	80002a0 <__udivmoddi4+0x98>
 8000360:	f1c1 0720 	rsb	r7, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa05 f401 	lsl.w	r4, r5, r1
 8000372:	fa20 f307 	lsr.w	r3, r0, r7
 8000376:	40fd      	lsrs	r5, r7
 8000378:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037c:	4323      	orrs	r3, r4
 800037e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000382:	fa1f fe8c 	uxth.w	lr, ip
 8000386:	fb09 5518 	mls	r5, r9, r8, r5
 800038a:	0c1c      	lsrs	r4, r3, #16
 800038c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000390:	fb08 f50e 	mul.w	r5, r8, lr
 8000394:	42a5      	cmp	r5, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	fa00 f001 	lsl.w	r0, r0, r1
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2b4>
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2b4>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4464      	add	r4, ip
 80003b8:	1b64      	subs	r4, r4, r5
 80003ba:	b29d      	uxth	r5, r3
 80003bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c0:	fb09 4413 	mls	r4, r9, r3, r4
 80003c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1c 0404 	adds.w	r4, ip, r4
 80003d4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2ac>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2ac>
 80003de:	3b02      	subs	r3, #2
 80003e0:	4464      	add	r4, ip
 80003e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003e6:	fba3 9502 	umull	r9, r5, r3, r2
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	42ac      	cmp	r4, r5
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46ae      	mov	lr, r5
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x29c>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x298>
 80003f8:	b156      	cbz	r6, 8000410 <__udivmoddi4+0x208>
 80003fa:	ebb0 0208 	subs.w	r2, r0, r8
 80003fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000402:	fa04 f707 	lsl.w	r7, r4, r7
 8000406:	40ca      	lsrs	r2, r1
 8000408:	40cc      	lsrs	r4, r1
 800040a:	4317      	orrs	r7, r2
 800040c:	e9c6 7400 	strd	r7, r4, [r6]
 8000410:	4618      	mov	r0, r3
 8000412:	2100      	movs	r1, #0
 8000414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000418:	f1c3 0120 	rsb	r1, r3, #32
 800041c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000420:	fa20 f201 	lsr.w	r2, r0, r1
 8000424:	fa25 f101 	lsr.w	r1, r5, r1
 8000428:	409d      	lsls	r5, r3
 800042a:	432a      	orrs	r2, r5
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1510 	mls	r5, r7, r0, r1
 800043c:	0c11      	lsrs	r1, r2, #16
 800043e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000442:	fb00 f50e 	mul.w	r5, r0, lr
 8000446:	428d      	cmp	r5, r1
 8000448:	fa04 f403 	lsl.w	r4, r4, r3
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x258>
 800044e:	eb1c 0101 	adds.w	r1, ip, r1
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 8000458:	428d      	cmp	r5, r1
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800045c:	3802      	subs	r0, #2
 800045e:	4461      	add	r1, ip
 8000460:	1b49      	subs	r1, r1, r5
 8000462:	b292      	uxth	r2, r2
 8000464:	fbb1 f5f7 	udiv	r5, r1, r7
 8000468:	fb07 1115 	mls	r1, r7, r5, r1
 800046c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000470:	fb05 f10e 	mul.w	r1, r5, lr
 8000474:	4291      	cmp	r1, r2
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x282>
 8000478:	eb1c 0202 	adds.w	r2, ip, r2
 800047c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 8000482:	4291      	cmp	r1, r2
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000486:	3d02      	subs	r5, #2
 8000488:	4462      	add	r2, ip
 800048a:	1a52      	subs	r2, r2, r1
 800048c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0xfc>
 8000492:	4631      	mov	r1, r6
 8000494:	4630      	mov	r0, r6
 8000496:	e708      	b.n	80002aa <__udivmoddi4+0xa2>
 8000498:	4639      	mov	r1, r7
 800049a:	e6e6      	b.n	800026a <__udivmoddi4+0x62>
 800049c:	4610      	mov	r0, r2
 800049e:	e6fb      	b.n	8000298 <__udivmoddi4+0x90>
 80004a0:	4548      	cmp	r0, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ac:	3b01      	subs	r3, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004b0:	4645      	mov	r5, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x282>
 80004b4:	462b      	mov	r3, r5
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x258>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004c0:	3d02      	subs	r5, #2
 80004c2:	4462      	add	r2, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x124>
 80004c6:	4608      	mov	r0, r1
 80004c8:	e70a      	b.n	80002e0 <__udivmoddi4+0xd8>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x14e>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA1   ------> SPI4_MOSI
*/
void MX_GPIO_Init(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b08c      	sub	sp, #48	; 0x30
 80004d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004da:	f107 031c 	add.w	r3, r7, #28
 80004de:	2200      	movs	r2, #0
 80004e0:	601a      	str	r2, [r3, #0]
 80004e2:	605a      	str	r2, [r3, #4]
 80004e4:	609a      	str	r2, [r3, #8]
 80004e6:	60da      	str	r2, [r3, #12]
 80004e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80004ea:	2300      	movs	r3, #0
 80004ec:	61bb      	str	r3, [r7, #24]
 80004ee:	4b90      	ldr	r3, [pc, #576]	; (8000730 <MX_GPIO_Init+0x25c>)
 80004f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f2:	4a8f      	ldr	r2, [pc, #572]	; (8000730 <MX_GPIO_Init+0x25c>)
 80004f4:	f043 0310 	orr.w	r3, r3, #16
 80004f8:	6313      	str	r3, [r2, #48]	; 0x30
 80004fa:	4b8d      	ldr	r3, [pc, #564]	; (8000730 <MX_GPIO_Init+0x25c>)
 80004fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fe:	f003 0310 	and.w	r3, r3, #16
 8000502:	61bb      	str	r3, [r7, #24]
 8000504:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000506:	2300      	movs	r3, #0
 8000508:	617b      	str	r3, [r7, #20]
 800050a:	4b89      	ldr	r3, [pc, #548]	; (8000730 <MX_GPIO_Init+0x25c>)
 800050c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050e:	4a88      	ldr	r2, [pc, #544]	; (8000730 <MX_GPIO_Init+0x25c>)
 8000510:	f043 0304 	orr.w	r3, r3, #4
 8000514:	6313      	str	r3, [r2, #48]	; 0x30
 8000516:	4b86      	ldr	r3, [pc, #536]	; (8000730 <MX_GPIO_Init+0x25c>)
 8000518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051a:	f003 0304 	and.w	r3, r3, #4
 800051e:	617b      	str	r3, [r7, #20]
 8000520:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000522:	2300      	movs	r3, #0
 8000524:	613b      	str	r3, [r7, #16]
 8000526:	4b82      	ldr	r3, [pc, #520]	; (8000730 <MX_GPIO_Init+0x25c>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800052a:	4a81      	ldr	r2, [pc, #516]	; (8000730 <MX_GPIO_Init+0x25c>)
 800052c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000530:	6313      	str	r3, [r2, #48]	; 0x30
 8000532:	4b7f      	ldr	r3, [pc, #508]	; (8000730 <MX_GPIO_Init+0x25c>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800053a:	613b      	str	r3, [r7, #16]
 800053c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800053e:	2300      	movs	r3, #0
 8000540:	60fb      	str	r3, [r7, #12]
 8000542:	4b7b      	ldr	r3, [pc, #492]	; (8000730 <MX_GPIO_Init+0x25c>)
 8000544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000546:	4a7a      	ldr	r2, [pc, #488]	; (8000730 <MX_GPIO_Init+0x25c>)
 8000548:	f043 0301 	orr.w	r3, r3, #1
 800054c:	6313      	str	r3, [r2, #48]	; 0x30
 800054e:	4b78      	ldr	r3, [pc, #480]	; (8000730 <MX_GPIO_Init+0x25c>)
 8000550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000552:	f003 0301 	and.w	r3, r3, #1
 8000556:	60fb      	str	r3, [r7, #12]
 8000558:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800055a:	2300      	movs	r3, #0
 800055c:	60bb      	str	r3, [r7, #8]
 800055e:	4b74      	ldr	r3, [pc, #464]	; (8000730 <MX_GPIO_Init+0x25c>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000562:	4a73      	ldr	r2, [pc, #460]	; (8000730 <MX_GPIO_Init+0x25c>)
 8000564:	f043 0302 	orr.w	r3, r3, #2
 8000568:	6313      	str	r3, [r2, #48]	; 0x30
 800056a:	4b71      	ldr	r3, [pc, #452]	; (8000730 <MX_GPIO_Init+0x25c>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800056e:	f003 0302 	and.w	r3, r3, #2
 8000572:	60bb      	str	r3, [r7, #8]
 8000574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000576:	2300      	movs	r3, #0
 8000578:	607b      	str	r3, [r7, #4]
 800057a:	4b6d      	ldr	r3, [pc, #436]	; (8000730 <MX_GPIO_Init+0x25c>)
 800057c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057e:	4a6c      	ldr	r2, [pc, #432]	; (8000730 <MX_GPIO_Init+0x25c>)
 8000580:	f043 0308 	orr.w	r3, r3, #8
 8000584:	6313      	str	r3, [r2, #48]	; 0x30
 8000586:	4b6a      	ldr	r3, [pc, #424]	; (8000730 <MX_GPIO_Init+0x25c>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058a:	f003 0308 	and.w	r3, r3, #8
 800058e:	607b      	str	r3, [r7, #4]
 8000590:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000592:	2200      	movs	r2, #0
 8000594:	2108      	movs	r1, #8
 8000596:	4867      	ldr	r0, [pc, #412]	; (8000734 <MX_GPIO_Init+0x260>)
 8000598:	f001 ff82 	bl	80024a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800059c:	2201      	movs	r2, #1
 800059e:	2101      	movs	r1, #1
 80005a0:	4865      	ldr	r0, [pc, #404]	; (8000738 <MX_GPIO_Init+0x264>)
 80005a2:	f001 ff7d 	bl	80024a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80005a6:	2200      	movs	r2, #0
 80005a8:	210c      	movs	r1, #12
 80005aa:	4864      	ldr	r0, [pc, #400]	; (800073c <MX_GPIO_Init+0x268>)
 80005ac:	f001 ff78 	bl	80024a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80005b0:	2200      	movs	r2, #0
 80005b2:	2130      	movs	r1, #48	; 0x30
 80005b4:	4860      	ldr	r0, [pc, #384]	; (8000738 <MX_GPIO_Init+0x264>)
 80005b6:	f001 ff73 	bl	80024a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7
 80005ba:	2200      	movs	r2, #0
 80005bc:	f240 11b1 	movw	r1, #433	; 0x1b1
 80005c0:	485f      	ldr	r0, [pc, #380]	; (8000740 <MX_GPIO_Init+0x26c>)
 80005c2:	f001 ff6d 	bl	80024a0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80005c6:	2200      	movs	r2, #0
 80005c8:	f24f 0110 	movw	r1, #61456	; 0xf010
 80005cc:	485d      	ldr	r0, [pc, #372]	; (8000744 <MX_GPIO_Init+0x270>)
 80005ce:	f001 ff67 	bl	80024a0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 80005d2:	2304      	movs	r3, #4
 80005d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005d6:	2300      	movs	r3, #0
 80005d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005da:	2300      	movs	r3, #0
 80005dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 80005de:	f107 031c 	add.w	r3, r7, #28
 80005e2:	4619      	mov	r1, r3
 80005e4:	4853      	ldr	r0, [pc, #332]	; (8000734 <MX_GPIO_Init+0x260>)
 80005e6:	f001 fdbf 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80005ea:	2308      	movs	r3, #8
 80005ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ee:	2301      	movs	r3, #1
 80005f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f2:	2300      	movs	r3, #0
 80005f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f6:	2300      	movs	r3, #0
 80005f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80005fa:	f107 031c 	add.w	r3, r7, #28
 80005fe:	4619      	mov	r1, r3
 8000600:	484c      	ldr	r0, [pc, #304]	; (8000734 <MX_GPIO_Init+0x260>)
 8000602:	f001 fdb1 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 8000606:	2330      	movs	r3, #48	; 0x30
 8000608:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800060a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800060e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000610:	2300      	movs	r3, #0
 8000612:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000614:	f107 031c 	add.w	r3, r7, #28
 8000618:	4619      	mov	r1, r3
 800061a:	4846      	ldr	r0, [pc, #280]	; (8000734 <MX_GPIO_Init+0x260>)
 800061c:	f001 fda4 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PC4 PC5 */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|GPIO_PIN_4|GPIO_PIN_5;
 8000620:	2331      	movs	r3, #49	; 0x31
 8000622:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000624:	2301      	movs	r3, #1
 8000626:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000628:	2300      	movs	r3, #0
 800062a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062c:	2300      	movs	r3, #0
 800062e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000630:	f107 031c 	add.w	r3, r7, #28
 8000634:	4619      	mov	r1, r3
 8000636:	4840      	ldr	r0, [pc, #256]	; (8000738 <MX_GPIO_Init+0x264>)
 8000638:	f001 fd96 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800063c:	2302      	movs	r3, #2
 800063e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000640:	2302      	movs	r3, #2
 8000642:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000644:	2300      	movs	r3, #0
 8000646:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000648:	2303      	movs	r3, #3
 800064a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800064c:	2305      	movs	r3, #5
 800064e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000650:	f107 031c 	add.w	r3, r7, #28
 8000654:	4619      	mov	r1, r3
 8000656:	4839      	ldr	r0, [pc, #228]	; (800073c <MX_GPIO_Init+0x268>)
 8000658:	f001 fd86 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800065c:	230c      	movs	r3, #12
 800065e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000660:	2301      	movs	r3, #1
 8000662:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000664:	2300      	movs	r3, #0
 8000666:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000668:	2300      	movs	r3, #0
 800066a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800066c:	f107 031c 	add.w	r3, r7, #28
 8000670:	4619      	mov	r1, r3
 8000672:	4832      	ldr	r0, [pc, #200]	; (800073c <MX_GPIO_Init+0x268>)
 8000674:	f001 fd78 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB4 PB5 PB7
                           PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7
 8000678:	f240 13b1 	movw	r3, #433	; 0x1b1
 800067c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800067e:	2301      	movs	r3, #1
 8000680:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000682:	2300      	movs	r3, #0
 8000684:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000686:	2300      	movs	r3, #0
 8000688:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800068a:	f107 031c 	add.w	r3, r7, #28
 800068e:	4619      	mov	r1, r3
 8000690:	482b      	ldr	r0, [pc, #172]	; (8000740 <MX_GPIO_Init+0x26c>)
 8000692:	f001 fd69 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000696:	f24f 0310 	movw	r3, #61456	; 0xf010
 800069a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	2301      	movs	r3, #1
 800069e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	2300      	movs	r3, #0
 80006a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a4:	2300      	movs	r3, #0
 80006a6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006a8:	f107 031c 	add.w	r3, r7, #28
 80006ac:	4619      	mov	r1, r3
 80006ae:	4825      	ldr	r0, [pc, #148]	; (8000744 <MX_GPIO_Init+0x270>)
 80006b0:	f001 fd5a 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80006b4:	230f      	movs	r3, #15
 80006b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006b8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80006bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006be:	2301      	movs	r3, #1
 80006c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006c2:	f107 031c 	add.w	r3, r7, #28
 80006c6:	4619      	mov	r1, r3
 80006c8:	481e      	ldr	r0, [pc, #120]	; (8000744 <MX_GPIO_Init+0x270>)
 80006ca:	f001 fd4d 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80006ce:	2320      	movs	r3, #32
 80006d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d2:	2300      	movs	r3, #0
 80006d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d6:	2300      	movs	r3, #0
 80006d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80006da:	f107 031c 	add.w	r3, r7, #28
 80006de:	4619      	mov	r1, r3
 80006e0:	4818      	ldr	r0, [pc, #96]	; (8000744 <MX_GPIO_Init+0x270>)
 80006e2:	f001 fd41 	bl	8002168 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2100      	movs	r1, #0
 80006ea:	2006      	movs	r0, #6
 80006ec:	f001 fd05 	bl	80020fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80006f0:	2006      	movs	r0, #6
 80006f2:	f001 fd1e 	bl	8002132 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2100      	movs	r1, #0
 80006fa:	2007      	movs	r0, #7
 80006fc:	f001 fcfd 	bl	80020fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000700:	2007      	movs	r0, #7
 8000702:	f001 fd16 	bl	8002132 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000706:	2200      	movs	r2, #0
 8000708:	2100      	movs	r1, #0
 800070a:	2008      	movs	r0, #8
 800070c:	f001 fcf5 	bl	80020fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000710:	2008      	movs	r0, #8
 8000712:	f001 fd0e 	bl	8002132 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000716:	2200      	movs	r2, #0
 8000718:	2100      	movs	r1, #0
 800071a:	2009      	movs	r0, #9
 800071c:	f001 fced 	bl	80020fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000720:	2009      	movs	r0, #9
 8000722:	f001 fd06 	bl	8002132 <HAL_NVIC_EnableIRQ>

}
 8000726:	bf00      	nop
 8000728:	3730      	adds	r7, #48	; 0x30
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40023800 	.word	0x40023800
 8000734:	40021000 	.word	0x40021000
 8000738:	40020800 	.word	0x40020800
 800073c:	40020000 	.word	0x40020000
 8000740:	40020400 	.word	0x40020400
 8000744:	40020c00 	.word	0x40020c00

08000748 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800074c:	4b12      	ldr	r3, [pc, #72]	; (8000798 <MX_I2C1_Init+0x50>)
 800074e:	4a13      	ldr	r2, [pc, #76]	; (800079c <MX_I2C1_Init+0x54>)
 8000750:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000752:	4b11      	ldr	r3, [pc, #68]	; (8000798 <MX_I2C1_Init+0x50>)
 8000754:	4a12      	ldr	r2, [pc, #72]	; (80007a0 <MX_I2C1_Init+0x58>)
 8000756:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000758:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <MX_I2C1_Init+0x50>)
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800075e:	4b0e      	ldr	r3, [pc, #56]	; (8000798 <MX_I2C1_Init+0x50>)
 8000760:	2200      	movs	r2, #0
 8000762:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000764:	4b0c      	ldr	r3, [pc, #48]	; (8000798 <MX_I2C1_Init+0x50>)
 8000766:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800076a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800076c:	4b0a      	ldr	r3, [pc, #40]	; (8000798 <MX_I2C1_Init+0x50>)
 800076e:	2200      	movs	r2, #0
 8000770:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000772:	4b09      	ldr	r3, [pc, #36]	; (8000798 <MX_I2C1_Init+0x50>)
 8000774:	2200      	movs	r2, #0
 8000776:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000778:	4b07      	ldr	r3, [pc, #28]	; (8000798 <MX_I2C1_Init+0x50>)
 800077a:	2200      	movs	r2, #0
 800077c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800077e:	4b06      	ldr	r3, [pc, #24]	; (8000798 <MX_I2C1_Init+0x50>)
 8000780:	2200      	movs	r2, #0
 8000782:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000784:	4804      	ldr	r0, [pc, #16]	; (8000798 <MX_I2C1_Init+0x50>)
 8000786:	f001 fec9 	bl	800251c <HAL_I2C_Init>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000790:	f001 fa0a 	bl	8001ba8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}
 8000798:	20000158 	.word	0x20000158
 800079c:	40005400 	.word	0x40005400
 80007a0:	000186a0 	.word	0x000186a0

080007a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b08a      	sub	sp, #40	; 0x28
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ac:	f107 0314 	add.w	r3, r7, #20
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	605a      	str	r2, [r3, #4]
 80007b6:	609a      	str	r2, [r3, #8]
 80007b8:	60da      	str	r2, [r3, #12]
 80007ba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a19      	ldr	r2, [pc, #100]	; (8000828 <HAL_I2C_MspInit+0x84>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d12c      	bne.n	8000820 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	613b      	str	r3, [r7, #16]
 80007ca:	4b18      	ldr	r3, [pc, #96]	; (800082c <HAL_I2C_MspInit+0x88>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a17      	ldr	r2, [pc, #92]	; (800082c <HAL_I2C_MspInit+0x88>)
 80007d0:	f043 0302 	orr.w	r3, r3, #2
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b15      	ldr	r3, [pc, #84]	; (800082c <HAL_I2C_MspInit+0x88>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0302 	and.w	r3, r3, #2
 80007de:	613b      	str	r3, [r7, #16]
 80007e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80007e2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80007e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007e8:	2312      	movs	r3, #18
 80007ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007ec:	2301      	movs	r3, #1
 80007ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f0:	2300      	movs	r3, #0
 80007f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007f4:	2304      	movs	r3, #4
 80007f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f8:	f107 0314 	add.w	r3, r7, #20
 80007fc:	4619      	mov	r1, r3
 80007fe:	480c      	ldr	r0, [pc, #48]	; (8000830 <HAL_I2C_MspInit+0x8c>)
 8000800:	f001 fcb2 	bl	8002168 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000804:	2300      	movs	r3, #0
 8000806:	60fb      	str	r3, [r7, #12]
 8000808:	4b08      	ldr	r3, [pc, #32]	; (800082c <HAL_I2C_MspInit+0x88>)
 800080a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800080c:	4a07      	ldr	r2, [pc, #28]	; (800082c <HAL_I2C_MspInit+0x88>)
 800080e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000812:	6413      	str	r3, [r2, #64]	; 0x40
 8000814:	4b05      	ldr	r3, [pc, #20]	; (800082c <HAL_I2C_MspInit+0x88>)
 8000816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000818:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000820:	bf00      	nop
 8000822:	3728      	adds	r7, #40	; 0x28
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	40005400 	.word	0x40005400
 800082c:	40023800 	.word	0x40023800
 8000830:	40020400 	.word	0x40020400

08000834 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
I2S_HandleTypeDef hi2s3;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000838:	4b12      	ldr	r3, [pc, #72]	; (8000884 <MX_I2S2_Init+0x50>)
 800083a:	4a13      	ldr	r2, [pc, #76]	; (8000888 <MX_I2S2_Init+0x54>)
 800083c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800083e:	4b11      	ldr	r3, [pc, #68]	; (8000884 <MX_I2S2_Init+0x50>)
 8000840:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000844:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000846:	4b0f      	ldr	r3, [pc, #60]	; (8000884 <MX_I2S2_Init+0x50>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800084c:	4b0d      	ldr	r3, [pc, #52]	; (8000884 <MX_I2S2_Init+0x50>)
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000852:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <MX_I2S2_Init+0x50>)
 8000854:	2200      	movs	r2, #0
 8000856:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000858:	4b0a      	ldr	r3, [pc, #40]	; (8000884 <MX_I2S2_Init+0x50>)
 800085a:	4a0c      	ldr	r2, [pc, #48]	; (800088c <MX_I2S2_Init+0x58>)
 800085c:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <MX_I2S2_Init+0x50>)
 8000860:	2200      	movs	r2, #0
 8000862:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000864:	4b07      	ldr	r3, [pc, #28]	; (8000884 <MX_I2S2_Init+0x50>)
 8000866:	2200      	movs	r2, #0
 8000868:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800086a:	4b06      	ldr	r3, [pc, #24]	; (8000884 <MX_I2S2_Init+0x50>)
 800086c:	2201      	movs	r2, #1
 800086e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000870:	4804      	ldr	r0, [pc, #16]	; (8000884 <MX_I2S2_Init+0x50>)
 8000872:	f001 ff97 	bl	80027a4 <HAL_I2S_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 800087c:	f001 f994 	bl	8001ba8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000880:	bf00      	nop
 8000882:	bd80      	pop	{r7, pc}
 8000884:	200001ac 	.word	0x200001ac
 8000888:	40003800 	.word	0x40003800
 800088c:	00017700 	.word	0x00017700

08000890 <MX_I2S3_Init>:
/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000894:	4b13      	ldr	r3, [pc, #76]	; (80008e4 <MX_I2S3_Init+0x54>)
 8000896:	4a14      	ldr	r2, [pc, #80]	; (80008e8 <MX_I2S3_Init+0x58>)
 8000898:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800089a:	4b12      	ldr	r3, [pc, #72]	; (80008e4 <MX_I2S3_Init+0x54>)
 800089c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008a0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80008a2:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <MX_I2S3_Init+0x54>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80008a8:	4b0e      	ldr	r3, [pc, #56]	; (80008e4 <MX_I2S3_Init+0x54>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80008ae:	4b0d      	ldr	r3, [pc, #52]	; (80008e4 <MX_I2S3_Init+0x54>)
 80008b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008b4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80008b6:	4b0b      	ldr	r3, [pc, #44]	; (80008e4 <MX_I2S3_Init+0x54>)
 80008b8:	4a0c      	ldr	r2, [pc, #48]	; (80008ec <MX_I2S3_Init+0x5c>)
 80008ba:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80008bc:	4b09      	ldr	r3, [pc, #36]	; (80008e4 <MX_I2S3_Init+0x54>)
 80008be:	2200      	movs	r2, #0
 80008c0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80008c2:	4b08      	ldr	r3, [pc, #32]	; (80008e4 <MX_I2S3_Init+0x54>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80008c8:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <MX_I2S3_Init+0x54>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80008ce:	4805      	ldr	r0, [pc, #20]	; (80008e4 <MX_I2S3_Init+0x54>)
 80008d0:	f001 ff68 	bl	80027a4 <HAL_I2S_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80008da:	f001 f965 	bl	8001ba8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	200001f4 	.word	0x200001f4
 80008e8:	40003c00 	.word	0x40003c00
 80008ec:	00017700 	.word	0x00017700

080008f0 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08e      	sub	sp, #56	; 0x38
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
 8000906:	611a      	str	r2, [r3, #16]
  if(i2sHandle->Instance==SPI2)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a59      	ldr	r2, [pc, #356]	; (8000a74 <HAL_I2S_MspInit+0x184>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d15b      	bne.n	80009ca <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	623b      	str	r3, [r7, #32]
 8000916:	4b58      	ldr	r3, [pc, #352]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 8000918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091a:	4a57      	ldr	r2, [pc, #348]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 800091c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000920:	6413      	str	r3, [r2, #64]	; 0x40
 8000922:	4b55      	ldr	r3, [pc, #340]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 8000924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000926:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800092a:	623b      	str	r3, [r7, #32]
 800092c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	61fb      	str	r3, [r7, #28]
 8000932:	4b51      	ldr	r3, [pc, #324]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000936:	4a50      	ldr	r2, [pc, #320]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 8000938:	f043 0304 	orr.w	r3, r3, #4
 800093c:	6313      	str	r3, [r2, #48]	; 0x30
 800093e:	4b4e      	ldr	r3, [pc, #312]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000942:	f003 0304 	and.w	r3, r3, #4
 8000946:	61fb      	str	r3, [r7, #28]
 8000948:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	61bb      	str	r3, [r7, #24]
 800094e:	4b4a      	ldr	r3, [pc, #296]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000952:	4a49      	ldr	r2, [pc, #292]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 8000954:	f043 0302 	orr.w	r3, r3, #2
 8000958:	6313      	str	r3, [r2, #48]	; 0x30
 800095a:	4b47      	ldr	r3, [pc, #284]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	f003 0302 	and.w	r3, r3, #2
 8000962:	61bb      	str	r3, [r7, #24]
 8000964:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000966:	2304      	movs	r3, #4
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096a:	2302      	movs	r3, #2
 800096c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	2300      	movs	r3, #0
 8000974:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8000976:	2306      	movs	r3, #6
 8000978:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800097a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800097e:	4619      	mov	r1, r3
 8000980:	483e      	ldr	r0, [pc, #248]	; (8000a7c <HAL_I2S_MspInit+0x18c>)
 8000982:	f001 fbf1 	bl	8002168 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000986:	2308      	movs	r3, #8
 8000988:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098a:	2302      	movs	r3, #2
 800098c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	2300      	movs	r3, #0
 8000990:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000992:	2300      	movs	r3, #0
 8000994:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000996:	2305      	movs	r3, #5
 8000998:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800099a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800099e:	4619      	mov	r1, r3
 80009a0:	4836      	ldr	r0, [pc, #216]	; (8000a7c <HAL_I2S_MspInit+0x18c>)
 80009a2:	f001 fbe1 	bl	8002168 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80009a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ac:	2302      	movs	r3, #2
 80009ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b4:	2300      	movs	r3, #0
 80009b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009b8:	2305      	movs	r3, #5
 80009ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009c0:	4619      	mov	r1, r3
 80009c2:	482f      	ldr	r0, [pc, #188]	; (8000a80 <HAL_I2S_MspInit+0x190>)
 80009c4:	f001 fbd0 	bl	8002168 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80009c8:	e04f      	b.n	8000a6a <HAL_I2S_MspInit+0x17a>
  else if(i2sHandle->Instance==SPI3)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a2d      	ldr	r2, [pc, #180]	; (8000a84 <HAL_I2S_MspInit+0x194>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d14a      	bne.n	8000a6a <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80009d4:	2300      	movs	r3, #0
 80009d6:	617b      	str	r3, [r7, #20]
 80009d8:	4b27      	ldr	r3, [pc, #156]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 80009da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009dc:	4a26      	ldr	r2, [pc, #152]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 80009de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009e2:	6413      	str	r3, [r2, #64]	; 0x40
 80009e4:	4b24      	ldr	r3, [pc, #144]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 80009e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80009ec:	617b      	str	r3, [r7, #20]
 80009ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f0:	2300      	movs	r3, #0
 80009f2:	613b      	str	r3, [r7, #16]
 80009f4:	4b20      	ldr	r3, [pc, #128]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 80009f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f8:	4a1f      	ldr	r2, [pc, #124]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 80009fa:	f043 0301 	orr.w	r3, r3, #1
 80009fe:	6313      	str	r3, [r2, #48]	; 0x30
 8000a00:	4b1d      	ldr	r3, [pc, #116]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 8000a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a04:	f003 0301 	and.w	r3, r3, #1
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	4b19      	ldr	r3, [pc, #100]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 8000a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a14:	4a18      	ldr	r2, [pc, #96]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 8000a16:	f043 0304 	orr.w	r3, r3, #4
 8000a1a:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1c:	4b16      	ldr	r3, [pc, #88]	; (8000a78 <HAL_I2S_MspInit+0x188>)
 8000a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a20:	f003 0304 	and.w	r3, r3, #4
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000a28:	2310      	movs	r3, #16
 8000a2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a30:	2300      	movs	r3, #0
 8000a32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a34:	2300      	movs	r3, #0
 8000a36:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a38:	2306      	movs	r3, #6
 8000a3a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000a3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a40:	4619      	mov	r1, r3
 8000a42:	4811      	ldr	r0, [pc, #68]	; (8000a88 <HAL_I2S_MspInit+0x198>)
 8000a44:	f001 fb90 	bl	8002168 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000a48:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000a4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4e:	2302      	movs	r3, #2
 8000a50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a56:	2300      	movs	r3, #0
 8000a58:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a5a:	2306      	movs	r3, #6
 8000a5c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a62:	4619      	mov	r1, r3
 8000a64:	4805      	ldr	r0, [pc, #20]	; (8000a7c <HAL_I2S_MspInit+0x18c>)
 8000a66:	f001 fb7f 	bl	8002168 <HAL_GPIO_Init>
}
 8000a6a:	bf00      	nop
 8000a6c:	3738      	adds	r7, #56	; 0x38
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40003800 	.word	0x40003800
 8000a78:	40023800 	.word	0x40023800
 8000a7c:	40020800 	.word	0x40020800
 8000a80:	40020400 	.word	0x40020400
 8000a84:	40003c00 	.word	0x40003c00
 8000a88:	40020000 	.word	0x40020000

08000a8c <LCD5110_refresh>:
	LCD5110_canvas_t def_scr;
} LCD5110_display;


inline void LCD5110_refresh(LCD5110_display* lcd_conf)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	LCD5110_refresh_ll(&lcd_conf->hw_conf);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	4618      	mov	r0, r3
 8000a98:	f000 fd7b 	bl	8001592 <LCD5110_refresh_ll>
}
 8000a9c:	bf00      	nop
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <LCD5110_set_cursor>:
void LCD5110_wset_cursor(int x, int y, LCD5110_canvas_t* win, LCD5110_display* lcd_conf);
point_t LCD5110_wget_cursor(LCD5110_canvas_t* win, LCD5110_display* lcd_conf);

// Regarding inline -- C also lcd5110.c.
inline void LCD5110_set_cursor(int x, int y, LCD5110_display* lcd_conf)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	60f8      	str	r0, [r7, #12]
 8000aac:	60b9      	str	r1, [r7, #8]
 8000aae:	607a      	str	r2, [r7, #4]
	LCD5110_wset_cursor(x, y, &lcd_conf->def_scr, lcd_conf);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	f503 7205 	add.w	r2, r3, #532	; 0x214
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	68b9      	ldr	r1, [r7, #8]
 8000aba:	68f8      	ldr	r0, [r7, #12]
 8000abc:	f000 fa4e 	bl	8000f5c <LCD5110_wset_cursor>
}
 8000ac0:	bf00      	nop
 8000ac2:	3710      	adds	r7, #16
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <LCD5110_clear_scr>:
inline point_t LCD5110_get_cursor(LCD5110_display* lcd_conf)
{
	return LCD5110_wget_cursor(&lcd_conf->def_scr, lcd_conf);
}

inline void LCD5110_clear_scr(LCD5110_display* lcd_conf){
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
	LCD5110_clrscr(&lcd_conf->hw_conf);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f000 fb04 	bl	80010e0 <LCD5110_clrscr>
	LCD5110_set_cursor(0, 0, lcd_conf);
 8000ad8:	687a      	ldr	r2, [r7, #4]
 8000ada:	2100      	movs	r1, #0
 8000adc:	2000      	movs	r0, #0
 8000ade:	f7ff ffe1 	bl	8000aa4 <LCD5110_set_cursor>
}
 8000ae2:	bf00      	nop
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <LCD5110_print>:

void LCD5110_wprint(const char* str, int color,
						LCD5110_canvas_t* win, LCD5110_display* lcd_conf);
int LCD5110_wprintf( LCD5110_display* lcd_conf, int color, LCD5110_canvas_t* win, char *fmt, ...);

inline void LCD5110_print(const char* str, int color, LCD5110_display* lcd_conf){
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b084      	sub	sp, #16
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	60f8      	str	r0, [r7, #12]
 8000af2:	60b9      	str	r1, [r7, #8]
 8000af4:	607a      	str	r2, [r7, #4]
	LCD5110_wprint(str, color, &lcd_conf->def_scr, lcd_conf);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f503 7205 	add.w	r2, r3, #532	; 0x214
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	68b9      	ldr	r1, [r7, #8]
 8000b00:	68f8      	ldr	r0, [r7, #12]
 8000b02:	f000 fa61 	bl	8000fc8 <LCD5110_wprint>
}
 8000b06:	bf00      	nop
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <LCD5110_max>:
extern inline void LCD5110_fill_scr(LCD5110_display* lcd_conf);
extern inline void LCD5110_fill_win(LCD5110_canvas_t* win, LCD5110_display* lcd_conf);
extern inline void LCD5110_endl(LCD5110_display* lcd_conf);
extern inline void LCD5110_print(const char* str, int color, LCD5110_display* lcd_conf);

static inline int LCD5110_max(int a, int b) {
 8000b0e:	b480      	push	{r7}
 8000b10:	b083      	sub	sp, #12
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	6078      	str	r0, [r7, #4]
 8000b16:	6039      	str	r1, [r7, #0]
	return a > b ? a : b;
 8000b18:	683a      	ldr	r2, [r7, #0]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	bfb8      	it	lt
 8000b20:	4613      	movlt	r3, r2
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <LCD5110_min>:

static inline int LCD5110_min(int a, int b) {
 8000b2e:	b480      	push	{r7}
 8000b30:	b083      	sub	sp, #12
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
 8000b36:	6039      	str	r1, [r7, #0]
	return a < b ? a : b;
 8000b38:	683a      	ldr	r2, [r7, #0]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	bfa8      	it	ge
 8000b40:	4613      	movge	r3, r2
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr

08000b4e <LCD5110_wline>:
}
#endif

void LCD5110_wline(int x1, int y1, int x2, int y2, int color,
					LCD5110_canvas_t* win, LCD5110_display* lcd_conf)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	b08e      	sub	sp, #56	; 0x38
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	60f8      	str	r0, [r7, #12]
 8000b56:	60b9      	str	r1, [r7, #8]
 8000b58:	607a      	str	r2, [r7, #4]
 8000b5a:	603b      	str	r3, [r7, #0]
	x1 += win->frame.x0;
 8000b5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b62:	461a      	mov	r2, r3
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	4413      	add	r3, r2
 8000b68:	60fb      	str	r3, [r7, #12]
	y1 += win->frame.y0;
 8000b6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b6c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b70:	461a      	mov	r2, r3
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	4413      	add	r3, r2
 8000b76:	60bb      	str	r3, [r7, #8]
	x2 += win->frame.x0;
 8000b78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b7e:	461a      	mov	r2, r3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4413      	add	r3, r2
 8000b84:	607b      	str	r3, [r7, #4]
	y2 += win->frame.y0;
 8000b86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b88:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	4413      	add	r3, r2
 8000b92:	603b      	str	r3, [r7, #0]

	int zn = x1 - x2;
 8000b94:	68fa      	ldr	r2, [r7, #12]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
	//float k = (y1-y2)/zn;
	//float b = y1 - k*x1;
	int yb = LCD5110_min(y1, y2);
 8000b9c:	6839      	ldr	r1, [r7, #0]
 8000b9e:	68b8      	ldr	r0, [r7, #8]
 8000ba0:	f7ff ffc5 	bl	8000b2e <LCD5110_min>
 8000ba4:	62b8      	str	r0, [r7, #40]	; 0x28
	int ye = LCD5110_max(y1, y2);
 8000ba6:	6839      	ldr	r1, [r7, #0]
 8000ba8:	68b8      	ldr	r0, [r7, #8]
 8000baa:	f7ff ffb0 	bl	8000b0e <LCD5110_max>
 8000bae:	6278      	str	r0, [r7, #36]	; 0x24
	int xb = LCD5110_min(x1, x2);
 8000bb0:	6879      	ldr	r1, [r7, #4]
 8000bb2:	68f8      	ldr	r0, [r7, #12]
 8000bb4:	f7ff ffbb 	bl	8000b2e <LCD5110_min>
 8000bb8:	6238      	str	r0, [r7, #32]
	int xe = LCD5110_max(x1, x2);
 8000bba:	6879      	ldr	r1, [r7, #4]
 8000bbc:	68f8      	ldr	r0, [r7, #12]
 8000bbe:	f7ff ffa6 	bl	8000b0e <LCD5110_max>
 8000bc2:	61f8      	str	r0, [r7, #28]
	if ((ye - yb) < (xe - xb)) {
 8000bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bc8:	1ad2      	subs	r2, r2, r3
 8000bca:	69f9      	ldr	r1, [r7, #28]
 8000bcc:	6a3b      	ldr	r3, [r7, #32]
 8000bce:	1acb      	subs	r3, r1, r3
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	da42      	bge.n	8000c5a <LCD5110_wline+0x10c>
		for (int i = xb; i <= xe; ++i) {
 8000bd4:	6a3b      	ldr	r3, [r7, #32]
 8000bd6:	637b      	str	r3, [r7, #52]	; 0x34
 8000bd8:	e03a      	b.n	8000c50 <LCD5110_wline+0x102>
			int cury = (y1 - y2) * (i - x1) / zn + y1;
 8000bda:	68ba      	ldr	r2, [r7, #8]
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	1ad3      	subs	r3, r2, r3
 8000be0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000be2:	68fa      	ldr	r2, [r7, #12]
 8000be4:	1a8a      	subs	r2, r1, r2
 8000be6:	fb03 f202 	mul.w	r2, r3, r2
 8000bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bec:	fb92 f3f3 	sdiv	r3, r2, r3
 8000bf0:	68ba      	ldr	r2, [r7, #8]
 8000bf2:	4413      	add	r3, r2
 8000bf4:	617b      	str	r3, [r7, #20]
			if( i    >= win->frame.x0 && i    < win->frame.x0 + win->frame.width &&
 8000bf6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000bf8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c00:	4293      	cmp	r3, r2
 8000c02:	db22      	blt.n	8000c4a <LCD5110_wline+0xfc>
 8000c04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c0e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000c12:	4413      	add	r3, r2
 8000c14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c16:	429a      	cmp	r2, r3
 8000c18:	da17      	bge.n	8000c4a <LCD5110_wline+0xfc>
				cury >= win->frame.y0 && cury < win->frame.y0 + win->frame.height )
 8000c1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c1c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000c20:	461a      	mov	r2, r3
			if( i    >= win->frame.x0 && i    < win->frame.x0 + win->frame.width &&
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	4293      	cmp	r3, r2
 8000c26:	db10      	blt.n	8000c4a <LCD5110_wline+0xfc>
				cury >= win->frame.y0 && cury < win->frame.y0 + win->frame.height )
 8000c28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c2a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000c2e:	461a      	mov	r2, r3
 8000c30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c32:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000c36:	4413      	add	r3, r2
 8000c38:	697a      	ldr	r2, [r7, #20]
 8000c3a:	429a      	cmp	r2, r3
 8000c3c:	da05      	bge.n	8000c4a <LCD5110_wline+0xfc>
			{
				LCD5110_putpix(i, cury, color, &lcd_conf->hw_conf);
 8000c3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c40:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000c42:	6979      	ldr	r1, [r7, #20]
 8000c44:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000c46:	f000 fa66 	bl	8001116 <LCD5110_putpix>
		for (int i = xb; i <= xe; ++i) {
 8000c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	637b      	str	r3, [r7, #52]	; 0x34
 8000c50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	ddc0      	ble.n	8000bda <LCD5110_wline+0x8c>
			{
				LCD5110_putpix(curx, i, color, &lcd_conf->hw_conf);
			}
		}
	}
}
 8000c58:	e041      	b.n	8000cde <LCD5110_wline+0x190>
		for (int i = yb; i <= ye; ++i) {
 8000c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c5c:	633b      	str	r3, [r7, #48]	; 0x30
 8000c5e:	e03a      	b.n	8000cd6 <LCD5110_wline+0x188>
			int curx = (i - y1) * zn / (y1 - y2) + x1;
 8000c60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000c62:	68bb      	ldr	r3, [r7, #8]
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000c68:	fb03 f202 	mul.w	r2, r3, r2
 8000c6c:	68b9      	ldr	r1, [r7, #8]
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	1acb      	subs	r3, r1, r3
 8000c72:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c76:	68fa      	ldr	r2, [r7, #12]
 8000c78:	4413      	add	r3, r2
 8000c7a:	61bb      	str	r3, [r7, #24]
			if( curx >= win->frame.x0 && curx < win->frame.x0 + win->frame.width &&
 8000c7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c82:	461a      	mov	r2, r3
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	4293      	cmp	r3, r2
 8000c88:	db22      	blt.n	8000cd0 <LCD5110_wline+0x182>
 8000c8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c90:	461a      	mov	r2, r3
 8000c92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c94:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	69ba      	ldr	r2, [r7, #24]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	da17      	bge.n	8000cd0 <LCD5110_wline+0x182>
				i    >= win->frame.y0 && i    < win->frame.y0 + win->frame.height )
 8000ca0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ca2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000ca6:	461a      	mov	r2, r3
			if( curx >= win->frame.x0 && curx < win->frame.x0 + win->frame.width &&
 8000ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000caa:	4293      	cmp	r3, r2
 8000cac:	db10      	blt.n	8000cd0 <LCD5110_wline+0x182>
				i    >= win->frame.y0 && i    < win->frame.y0 + win->frame.height )
 8000cae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000cb0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000cb8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	da05      	bge.n	8000cd0 <LCD5110_wline+0x182>
				LCD5110_putpix(curx, i, color, &lcd_conf->hw_conf);
 8000cc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000cc6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000cc8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000cca:	69b8      	ldr	r0, [r7, #24]
 8000ccc:	f000 fa23 	bl	8001116 <LCD5110_putpix>
		for (int i = yb; i <= ye; ++i) {
 8000cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	633b      	str	r3, [r7, #48]	; 0x30
 8000cd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	ddc0      	ble.n	8000c60 <LCD5110_wline+0x112>
}
 8000cde:	bf00      	nop
 8000ce0:	3738      	adds	r7, #56	; 0x38
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <LCD5110_wrect>:

void LCD5110_wrect(rect_t* rect, int color,
		LCD5110_canvas_t* win, LCD5110_display* lcd_conf) {
 8000ce6:	b590      	push	{r4, r7, lr}
 8000ce8:	b089      	sub	sp, #36	; 0x24
 8000cea:	af04      	add	r7, sp, #16
 8000cec:	60f8      	str	r0, [r7, #12]
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
 8000cf2:	603b      	str	r3, [r7, #0]
	LCD5110_wline(rect->x0, 			  rect->y0,
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d02:	4619      	mov	r1, r3
				  rect->x0+rect->width-1, rect->y0, 				 color, win, lcd_conf);
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000d12:	4413      	add	r3, r2
	LCD5110_wline(rect->x0, 			  rect->y0,
 8000d14:	1e5a      	subs	r2, r3, #1
				  rect->x0+rect->width-1, rect->y0, 				 color, win, lcd_conf);
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
	LCD5110_wline(rect->x0, 			  rect->y0,
 8000d1c:	461c      	mov	r4, r3
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	9302      	str	r3, [sp, #8]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	9301      	str	r3, [sp, #4]
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	9300      	str	r3, [sp, #0]
 8000d2a:	4623      	mov	r3, r4
 8000d2c:	f7ff ff0f 	bl	8000b4e <LCD5110_wline>
	LCD5110_wline(rect->x0, 			  rect->y0 + rect->height-1,
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d36:	461c      	mov	r4, r3
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d3e:	461a      	mov	r2, r3
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000d46:	4413      	add	r3, r2
 8000d48:	1e59      	subs	r1, r3, #1
				  rect->x0+rect->width-1, rect->y0 + rect->height-1, color, win, lcd_conf);
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d50:	461a      	mov	r2, r3
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000d58:	4413      	add	r3, r2
	LCD5110_wline(rect->x0, 			  rect->y0 + rect->height-1,
 8000d5a:	1e5a      	subs	r2, r3, #1
				  rect->x0+rect->width-1, rect->y0 + rect->height-1, color, win, lcd_conf);
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d62:	4618      	mov	r0, r3
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000d6a:	4403      	add	r3, r0
	LCD5110_wline(rect->x0, 			  rect->y0 + rect->height-1,
 8000d6c:	1e58      	subs	r0, r3, #1
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	9302      	str	r3, [sp, #8]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	9301      	str	r3, [sp, #4]
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	9300      	str	r3, [sp, #0]
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	4620      	mov	r0, r4
 8000d7e:	f7ff fee6 	bl	8000b4e <LCD5110_wline>
	LCD5110_wline(rect->x0, 			  rect->y0,
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d90:	4619      	mov	r1, r3
				  rect->x0,  			  rect->y0 + rect->height-1, color, win, lcd_conf);
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	f9b3 3000 	ldrsh.w	r3, [r3]
	LCD5110_wline(rect->x0, 			  rect->y0,
 8000d98:	461c      	mov	r4, r3
				  rect->x0,  			  rect->y0 + rect->height-1, color, win, lcd_conf);
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000da0:	461a      	mov	r2, r3
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000da8:	4413      	add	r3, r2
	LCD5110_wline(rect->x0, 			  rect->y0,
 8000daa:	1e5a      	subs	r2, r3, #1
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	9302      	str	r3, [sp, #8]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	9301      	str	r3, [sp, #4]
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	9300      	str	r3, [sp, #0]
 8000db8:	4613      	mov	r3, r2
 8000dba:	4622      	mov	r2, r4
 8000dbc:	f7ff fec7 	bl	8000b4e <LCD5110_wline>
	LCD5110_wline(rect->x0+rect->width-1, rect->y0,
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000dce:	4413      	add	r3, r2
 8000dd0:	1e58      	subs	r0, r3, #1
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000dd8:	461c      	mov	r4, r3
				  rect->x0+rect->width-1, rect->y0 + rect->height-1, color, win, lcd_conf);
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000de0:	461a      	mov	r2, r3
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000de8:	4413      	add	r3, r2
	LCD5110_wline(rect->x0+rect->width-1, rect->y0,
 8000dea:	1e5a      	subs	r2, r3, #1
				  rect->x0+rect->width-1, rect->y0 + rect->height-1, color, win, lcd_conf);
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000df2:	4619      	mov	r1, r3
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000dfa:	440b      	add	r3, r1
	LCD5110_wline(rect->x0+rect->width-1, rect->y0,
 8000dfc:	1e59      	subs	r1, r3, #1
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	9302      	str	r3, [sp, #8]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	9301      	str	r3, [sp, #4]
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	9300      	str	r3, [sp, #0]
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	4621      	mov	r1, r4
 8000e0e:	f7ff fe9e 	bl	8000b4e <LCD5110_wline>
}
 8000e12:	bf00      	nop
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd90      	pop	{r4, r7, pc}

08000e1a <LCD5110_rect>:

void LCD5110_rect(rect_t* rect, int color,
		LCD5110_display* lcd_conf) {
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b084      	sub	sp, #16
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	60f8      	str	r0, [r7, #12]
 8000e22:	60b9      	str	r1, [r7, #8]
 8000e24:	607a      	str	r2, [r7, #4]
	LCD5110_wrect(rect, color, &lcd_conf->def_scr, lcd_conf);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	f503 7205 	add.w	r2, r3, #532	; 0x214
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	68b9      	ldr	r1, [r7, #8]
 8000e30:	68f8      	ldr	r0, [r7, #12]
 8000e32:	f7ff ff58 	bl	8000ce6 <LCD5110_wrect>
}
 8000e36:	bf00      	nop
 8000e38:	3710      	adds	r7, #16
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <LCD5110_rect_fill>:
void LCD5110_win_draw_frame(int color, LCD5110_canvas_t* win, LCD5110_display* lcd_conf) {
	LCD5110_rect(&win->frame, color, lcd_conf);
}

void LCD5110_rect_fill(rect_t* rect, int color,
		LCD5110_display* lcd_conf) {
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b086      	sub	sp, #24
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	60f8      	str	r0, [r7, #12]
 8000e46:	60b9      	str	r1, [r7, #8]
 8000e48:	607a      	str	r2, [r7, #4]
	//! Slow!
	for (int i = rect->x0; i < rect->x0+rect->width; ++i)
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e50:	617b      	str	r3, [r7, #20]
 8000e52:	e01b      	b.n	8000e8c <LCD5110_rect_fill+0x4e>
		for (int j = rect->y0; j < rect->y0+rect->height; ++j)
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000e5a:	613b      	str	r3, [r7, #16]
 8000e5c:	e008      	b.n	8000e70 <LCD5110_rect_fill+0x32>
			LCD5110_putpix(i, j, color, &lcd_conf->hw_conf);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	68ba      	ldr	r2, [r7, #8]
 8000e62:	6939      	ldr	r1, [r7, #16]
 8000e64:	6978      	ldr	r0, [r7, #20]
 8000e66:	f000 f956 	bl	8001116 <LCD5110_putpix>
		for (int j = rect->y0; j < rect->y0+rect->height; ++j)
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	613b      	str	r3, [r7, #16]
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000e76:	461a      	mov	r2, r3
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000e7e:	4413      	add	r3, r2
 8000e80:	693a      	ldr	r2, [r7, #16]
 8000e82:	429a      	cmp	r2, r3
 8000e84:	dbeb      	blt.n	8000e5e <LCD5110_rect_fill+0x20>
	for (int i = rect->x0; i < rect->x0+rect->width; ++i)
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	617b      	str	r3, [r7, #20]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e92:	461a      	mov	r2, r3
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	697a      	ldr	r2, [r7, #20]
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	dbd8      	blt.n	8000e54 <LCD5110_rect_fill+0x16>
}
 8000ea2:	bf00      	nop
 8000ea4:	bf00      	nop
 8000ea6:	3718      	adds	r7, #24
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <LCD5110_wputchar>:
	LCD5110_drawBitmap(px, py, fontpointer + ch * base_font_width,
						base_font_width, base_font_height, !color, &lcd_conf->hw_conf);
}

void LCD5110_wputchar(int px, int py, char ch, int color,
		LCD5110_canvas_t* win, LCD5110_display* lcd_conf) {
 8000eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eae:	b08b      	sub	sp, #44	; 0x2c
 8000eb0:	af04      	add	r7, sp, #16
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	603b      	str	r3, [r7, #0]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	71fb      	strb	r3, [r7, #7]
	if (win->cursor.y < 0 || win->cursor.x < 0)
 8000ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ebe:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	db41      	blt.n	8000f4a <LCD5110_wputchar+0x9e>
 8000ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ec8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	db3c      	blt.n	8000f4a <LCD5110_wputchar+0x9e>
		return;
	if ( win->cursor.x + base_font_width > win->frame.width ||
 8000ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ed2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	2306      	movs	r3, #6
 8000eda:	4413      	add	r3, r2
 8000edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000ede:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d833      	bhi.n	8000f4e <LCD5110_wputchar+0xa2>
		 win->cursor.y + base_font_height > win->frame.height )
 8000ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ee8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000eec:	461a      	mov	r2, r3
 8000eee:	2308      	movs	r3, #8
 8000ef0:	4413      	add	r3, r2
 8000ef2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000ef4:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
	if ( win->cursor.x + base_font_width > win->frame.width ||
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d828      	bhi.n	8000f4e <LCD5110_wputchar+0xa2>
		return;
//! TODO: Print part of char
	const unsigned char *fontpointer = base_font;
 8000efc:	4b16      	ldr	r3, [pc, #88]	; (8000f58 <LCD5110_wputchar+0xac>)
 8000efe:	617b      	str	r3, [r7, #20]
	LCD5110_drawBitmap(px + win->frame.x0, py + win->frame.y0, fontpointer + ch * base_font_width,
 8000f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f06:	461a      	mov	r2, r3
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	18d0      	adds	r0, r2, r3
 8000f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f0e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f12:	461a      	mov	r2, r3
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	18d1      	adds	r1, r2, r3
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	2206      	movs	r2, #6
 8000f1c:	fb02 f303 	mul.w	r3, r2, r3
 8000f20:	697a      	ldr	r2, [r7, #20]
 8000f22:	441a      	add	r2, r3
 8000f24:	2306      	movs	r3, #6
 8000f26:	461e      	mov	r6, r3
 8000f28:	2308      	movs	r3, #8
 8000f2a:	461c      	mov	r4, r3
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	bf0c      	ite	eq
 8000f32:	2301      	moveq	r3, #1
 8000f34:	2300      	movne	r3, #0
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	461d      	mov	r5, r3
 8000f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f3c:	9302      	str	r3, [sp, #8]
 8000f3e:	9501      	str	r5, [sp, #4]
 8000f40:	9400      	str	r4, [sp, #0]
 8000f42:	4633      	mov	r3, r6
 8000f44:	f000 f927 	bl	8001196 <LCD5110_drawBitmap>
 8000f48:	e002      	b.n	8000f50 <LCD5110_wputchar+0xa4>
		return;
 8000f4a:	bf00      	nop
 8000f4c:	e000      	b.n	8000f50 <LCD5110_wputchar+0xa4>
		return;
 8000f4e:	bf00      	nop
						base_font_width, base_font_height, !color, &lcd_conf->hw_conf);
}
 8000f50:	371c      	adds	r7, #28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f56:	bf00      	nop
 8000f58:	08009284 	.word	0x08009284

08000f5c <LCD5110_wset_cursor>:
	LCD5110_wclear_str(x, y, len, color, &lcd_conf->def_scr, lcd_conf);
}


void LCD5110_wset_cursor(int x, int y, LCD5110_canvas_t* win, LCD5110_display* lcd_conf)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b085      	sub	sp, #20
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
 8000f68:	603b      	str	r3, [r7, #0]
	win->cursor.x = x;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	b21a      	sxth	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	811a      	strh	r2, [r3, #8]
	win->cursor.y = y;
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	b21a      	sxth	r2, r3
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	815a      	strh	r2, [r3, #10]
}
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <LCD5110_wendl>:

point_t LCD5110_wget_cursor(LCD5110_canvas_t* win, LCD5110_display* lcd_conf){
	return win->cursor;
}

void LCD5110_wendl(LCD5110_canvas_t* win, LCD5110_display* lcd_conf) {
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b082      	sub	sp, #8
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
 8000f8e:	6039      	str	r1, [r7, #0]
	win->cursor.y += base_font_height + 1;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	2308      	movs	r3, #8
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	4413      	add	r3, r2
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	b21a      	sxth	r2, r3
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	815a      	strh	r2, [r3, #10]
	win->cursor.x = 2;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2202      	movs	r2, #2
 8000fae:	811a      	strh	r2, [r3, #8]
	if (win->refresh_on_endl)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	7b1b      	ldrb	r3, [r3, #12]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d002      	beq.n	8000fbe <LCD5110_wendl+0x38>
		LCD5110_refresh(lcd_conf);
 8000fb8:	6838      	ldr	r0, [r7, #0]
 8000fba:	f7ff fd67 	bl	8000a8c <LCD5110_refresh>
}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
	...

08000fc8 <LCD5110_wprint>:



void LCD5110_wprint(const char* str, int color, LCD5110_canvas_t* win,
		LCD5110_display* lcd_conf) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af02      	add	r7, sp, #8
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
 8000fd4:	603b      	str	r3, [r7, #0]
	while (*str != 0) {
 8000fd6:	e053      	b.n	8001080 <LCD5110_wprint+0xb8>
		if (*str != '\n') {
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b0a      	cmp	r3, #10
 8000fde:	d010      	beq.n	8001002 <LCD5110_wprint+0x3a>
			LCD5110_wputchar(win->cursor.x, win->cursor.y, *str, color, win, lcd_conf);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000fee:	4619      	mov	r1, r3
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	781a      	ldrb	r2, [r3, #0]
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	9301      	str	r3, [sp, #4]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	f7ff ff55 	bl	8000eac <LCD5110_wputchar>
		}
		win->cursor.x += base_font_width;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001008:	b29a      	uxth	r2, r3
 800100a:	2306      	movs	r3, #6
 800100c:	b29b      	uxth	r3, r3
 800100e:	4413      	add	r3, r2
 8001010:	b29b      	uxth	r3, r3
 8001012:	b21a      	sxth	r2, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	811a      	strh	r2, [r3, #8]

		if (((win->cursor.x + base_font_width > win->frame.width ) &&
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800101e:	461a      	mov	r2, r3
 8001020:	2306      	movs	r3, #6
 8001022:	4413      	add	r3, r2
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800102a:	4293      	cmp	r3, r2
 800102c:	d904      	bls.n	8001038 <LCD5110_wprint+0x70>
				*(str + 1) != '\n') || *str == '\n')
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	3301      	adds	r3, #1
 8001032:	781b      	ldrb	r3, [r3, #0]
		if (((win->cursor.x + base_font_width > win->frame.width ) &&
 8001034:	2b0a      	cmp	r3, #10
 8001036:	d103      	bne.n	8001040 <LCD5110_wprint+0x78>
				*(str + 1) != '\n') || *str == '\n')
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b0a      	cmp	r3, #10
 800103e:	d111      	bne.n	8001064 <LCD5110_wprint+0x9c>
		{
			LCD5110_wendl(win, lcd_conf);
 8001040:	6839      	ldr	r1, [r7, #0]
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ff9f 	bl	8000f86 <LCD5110_wendl>
			if( isspace(*(str + 1)) )
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	3301      	adds	r3, #1
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	3301      	adds	r3, #1
 8001050:	4a10      	ldr	r2, [pc, #64]	; (8001094 <LCD5110_wprint+0xcc>)
 8001052:	4413      	add	r3, r2
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	f003 0308 	and.w	r3, r3, #8
 800105a:	2b00      	cmp	r3, #0
 800105c:	d002      	beq.n	8001064 <LCD5110_wprint+0x9c>
				++str;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	3301      	adds	r3, #1
 8001062:	60fb      	str	r3, [r7, #12]
		}
		if (win->cursor.y + base_font_height > win->frame.height)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800106a:	461a      	mov	r2, r3
 800106c:	2308      	movs	r3, #8
 800106e:	4413      	add	r3, r2
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8001076:	4293      	cmp	r3, r2
 8001078:	d807      	bhi.n	800108a <LCD5110_wprint+0xc2>
			break;
		str++;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	3301      	adds	r3, #1
 800107e:	60fb      	str	r3, [r7, #12]
	while (*str != 0) {
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d1a7      	bne.n	8000fd8 <LCD5110_wprint+0x10>

	}
}
 8001088:	e000      	b.n	800108c <LCD5110_wprint+0xc4>
			break;
 800108a:	bf00      	nop
}
 800108c:	bf00      	nop
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	080098ac 	.word	0x080098ac

08001098 <xy_to_pix>:
	unsigned int adr;
	unsigned char mask;
} pix_coord;

static inline pix_coord xy_to_pix(int x, int y)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
	pix_coord res;
	res.adr = (y >> 3) * LCD_WIDTH + x;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	10db      	asrs	r3, r3, #3
 80010a8:	2254      	movs	r2, #84	; 0x54
 80010aa:	fb03 f202 	mul.w	r2, r3, r2
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	4413      	add	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
	res.mask = (1 << (y & 0x07));
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f003 0307 	and.w	r3, r3, #7
 80010ba:	2201      	movs	r2, #1
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	753b      	strb	r3, [r7, #20]

	return res;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	461a      	mov	r2, r3
 80010c8:	f107 0310 	add.w	r3, r7, #16
 80010cc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010d0:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80010d4:	68f8      	ldr	r0, [r7, #12]
 80010d6:	371c      	adds	r7, #28
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <LCD5110_clrscr>:

void LCD5110_clrscr(LCD5110_conf* lcd_conf) {
 80010e0:	b480      	push	{r7}
 80010e2:	b085      	sub	sp, #20
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
 80010e8:	2300      	movs	r3, #0
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	e008      	b.n	8001100 <LCD5110_clrscr+0x20>
		lcd_conf->video_buffer[i] = 0;
 80010ee:	687a      	ldr	r2, [r7, #4]
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	4413      	add	r3, r2
 80010f4:	331c      	adds	r3, #28
 80010f6:	2200      	movs	r2, #0
 80010f8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	3301      	adds	r3, #1
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8001106:	dbf2      	blt.n	80010ee <LCD5110_clrscr+0xe>
	}
}
 8001108:	bf00      	nop
 800110a:	bf00      	nop
 800110c:	3714      	adds	r7, #20
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <LCD5110_putpix>:
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
		lcd_conf->video_buffer[i] = 0xFF;
	}
}

void LCD5110_putpix(int x, int y, int color, LCD5110_conf* lcd_conf) {
 8001116:	b580      	push	{r7, lr}
 8001118:	b086      	sub	sp, #24
 800111a:	af00      	add	r7, sp, #0
 800111c:	60f8      	str	r0, [r7, #12]
 800111e:	60b9      	str	r1, [r7, #8]
 8001120:	607a      	str	r2, [r7, #4]
 8001122:	603b      	str	r3, [r7, #0]
	if ( (x < 0) || (y < 0) || (x > LCD_WIDTH-1) || (y > LCD_HEIGHT-1))
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2b00      	cmp	r3, #0
 8001128:	db31      	blt.n	800118e <LCD5110_putpix+0x78>
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	2b00      	cmp	r3, #0
 800112e:	db2e      	blt.n	800118e <LCD5110_putpix+0x78>
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	2b53      	cmp	r3, #83	; 0x53
 8001134:	dc2b      	bgt.n	800118e <LCD5110_putpix+0x78>
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	2b2f      	cmp	r3, #47	; 0x2f
 800113a:	dc28      	bgt.n	800118e <LCD5110_putpix+0x78>
		return;
	pix_coord  c = xy_to_pix(x, y);
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	68ba      	ldr	r2, [r7, #8]
 8001142:	68f9      	ldr	r1, [r7, #12]
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff ffa7 	bl	8001098 <xy_to_pix>

	if (color)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d00c      	beq.n	800116a <LCD5110_putpix+0x54>
		lcd_conf->video_buffer[c.adr] |= c.mask;
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	4413      	add	r3, r2
 8001156:	7f19      	ldrb	r1, [r3, #28]
 8001158:	7d3a      	ldrb	r2, [r7, #20]
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	430a      	orrs	r2, r1
 800115e:	b2d1      	uxtb	r1, r2
 8001160:	683a      	ldr	r2, [r7, #0]
 8001162:	4413      	add	r3, r2
 8001164:	460a      	mov	r2, r1
 8001166:	771a      	strb	r2, [r3, #28]
 8001168:	e012      	b.n	8001190 <LCD5110_putpix+0x7a>
	else
		lcd_conf->video_buffer[c.adr] &= ~c.mask;
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	683a      	ldr	r2, [r7, #0]
 800116e:	4413      	add	r3, r2
 8001170:	7f1b      	ldrb	r3, [r3, #28]
 8001172:	b25a      	sxtb	r2, r3
 8001174:	7d3b      	ldrb	r3, [r7, #20]
 8001176:	b25b      	sxtb	r3, r3
 8001178:	43db      	mvns	r3, r3
 800117a:	b25b      	sxtb	r3, r3
 800117c:	4013      	ands	r3, r2
 800117e:	b25a      	sxtb	r2, r3
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	b2d1      	uxtb	r1, r2
 8001184:	683a      	ldr	r2, [r7, #0]
 8001186:	4413      	add	r3, r2
 8001188:	460a      	mov	r2, r1
 800118a:	771a      	strb	r2, [r3, #28]
 800118c:	e000      	b.n	8001190 <LCD5110_putpix+0x7a>
		return;
 800118e:	bf00      	nop
}
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <LCD5110_drawBitmap>:
}

//! TODO: optimize! Slow!
//! TODO: add different bitmap modes -- OR/AND/XOR
void LCD5110_drawBitmap(int x, int y, const unsigned char* bitmap, int cols, int rows, int invert, LCD5110_conf* lcd_conf)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b088      	sub	sp, #32
 800119a:	af00      	add	r7, sp, #0
 800119c:	60f8      	str	r0, [r7, #12]
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	607a      	str	r2, [r7, #4]
 80011a2:	603b      	str	r3, [r7, #0]
	for(int cx=0; cx<cols; cx++)
 80011a4:	2300      	movs	r3, #0
 80011a6:	61fb      	str	r3, [r7, #28]
 80011a8:	e03d      	b.n	8001226 <LCD5110_drawBitmap+0x90>
	{
		for (int cy=0; cy<rows; cy++)
 80011aa:	2300      	movs	r3, #0
 80011ac:	61bb      	str	r3, [r7, #24]
 80011ae:	e033      	b.n	8001218 <LCD5110_drawBitmap+0x82>
		{
			unsigned char temp = bitmap[(cy/8)*cols + cx];
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	da00      	bge.n	80011b8 <LCD5110_drawBitmap+0x22>
 80011b6:	3307      	adds	r3, #7
 80011b8:	10db      	asrs	r3, r3, #3
 80011ba:	461a      	mov	r2, r3
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	fb03 f202 	mul.w	r2, r3, r2
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	4413      	add	r3, r2
 80011c6:	461a      	mov	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4413      	add	r3, r2
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	75fb      	strb	r3, [r7, #23]
			temp &= 1<<(cy%8);
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	f003 0307 	and.w	r3, r3, #7
 80011d6:	2201      	movs	r2, #1
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	b25a      	sxtb	r2, r3
 80011de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80011e2:	4013      	ands	r3, r2
 80011e4:	b25b      	sxtb	r3, r3
 80011e6:	75fb      	strb	r3, [r7, #23]
			LCD5110_putpix(x+cx, y+cy,  invert ? !temp : temp, lcd_conf);
 80011e8:	68fa      	ldr	r2, [r7, #12]
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	18d0      	adds	r0, r2, r3
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	18d1      	adds	r1, r2, r3
 80011f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d007      	beq.n	800120a <LCD5110_drawBitmap+0x74>
 80011fa:	7dfb      	ldrb	r3, [r7, #23]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	bf0c      	ite	eq
 8001200:	2301      	moveq	r3, #1
 8001202:	2300      	movne	r3, #0
 8001204:	b2db      	uxtb	r3, r3
 8001206:	461a      	mov	r2, r3
 8001208:	e000      	b.n	800120c <LCD5110_drawBitmap+0x76>
 800120a:	7dfa      	ldrb	r2, [r7, #23]
 800120c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800120e:	f7ff ff82 	bl	8001116 <LCD5110_putpix>
		for (int cy=0; cy<rows; cy++)
 8001212:	69bb      	ldr	r3, [r7, #24]
 8001214:	3301      	adds	r3, #1
 8001216:	61bb      	str	r3, [r7, #24]
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800121c:	429a      	cmp	r2, r3
 800121e:	dbc7      	blt.n	80011b0 <LCD5110_drawBitmap+0x1a>
	for(int cx=0; cx<cols; cx++)
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	3301      	adds	r3, #1
 8001224:	61fb      	str	r3, [r7, #28]
 8001226:	69fa      	ldr	r2, [r7, #28]
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	429a      	cmp	r2, r3
 800122c:	dbbd      	blt.n	80011aa <LCD5110_drawBitmap+0x14>
		}
	}
}
 800122e:	bf00      	nop
 8001230:	bf00      	nop
 8001232:	3720      	adds	r7, #32
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <send_byte_to_LCD5110>:
#include <stdio.h>

#define SUPPRESS_WARNING(x) (void)x

static inline HAL_StatusTypeDef send_byte_to_LCD5110(uint8_t dat, LCD5110_conf* lcd_conf)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	6039      	str	r1, [r7, #0]
 8001242:	71fb      	strb	r3, [r7, #7]
	//! HAL_SPI_Transmit takes care about waiting transmission to finish.
	//! Details: https://habrahabr.ru/post/276605/ -- do not turn command mode off
	//! before transmission finished. (Check BSY flag before DC_on/off, if directly
	//! manipulating SPIx_DR.
	return HAL_SPI_Transmit(lcd_conf->spi_handle, &dat, 1, 1000);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	6818      	ldr	r0, [r3, #0]
 8001248:	1df9      	adds	r1, r7, #7
 800124a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800124e:	2201      	movs	r2, #1
 8001250:	f004 f80b 	bl	800526a <HAL_SPI_Transmit>
 8001254:	4603      	mov	r3, r0
}
 8001256:	4618      	mov	r0, r3
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <send_data_to_LCD5110>:

static inline HAL_StatusTypeDef send_data_to_LCD5110(uint8_t data[], uint16_t size, LCD5110_conf* lcd_conf)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b084      	sub	sp, #16
 8001262:	af00      	add	r7, sp, #0
 8001264:	60f8      	str	r0, [r7, #12]
 8001266:	460b      	mov	r3, r1
 8001268:	607a      	str	r2, [r7, #4]
 800126a:	817b      	strh	r3, [r7, #10]
	return HAL_SPI_Transmit(lcd_conf->spi_handle, data, size, 1000);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6818      	ldr	r0, [r3, #0]
 8001270:	897a      	ldrh	r2, [r7, #10]
 8001272:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001276:	68f9      	ldr	r1, [r7, #12]
 8001278:	f003 fff7 	bl	800526a <HAL_SPI_Transmit>
 800127c:	4603      	mov	r3, r0
}
 800127e:	4618      	mov	r0, r3
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <LCD5110_CE_off>:

static inline void LCD5110_CE_on(LCD5110_conf* lcd_conf) {
	SUPPRESS_WARNING(LCD5110_CE_on);
	HAL_GPIO_WritePin(lcd_conf->spi_cs_port, lcd_conf->spi_cs_pin, GPIO_PIN_SET);
}
static inline void LCD5110_CE_off(LCD5110_conf* lcd_conf) {
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->spi_cs_port, lcd_conf->spi_cs_pin, GPIO_PIN_RESET);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6898      	ldr	r0, [r3, #8]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	889b      	ldrh	r3, [r3, #4]
 8001296:	2200      	movs	r2, #0
 8001298:	4619      	mov	r1, r3
 800129a:	f001 f901 	bl	80024a0 <HAL_GPIO_WritePin>
}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <LCD5110_DC_on>:
//! Data mode on
static inline void LCD5110_DC_on(LCD5110_conf* lcd_conf) {
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b082      	sub	sp, #8
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->dc_port, lcd_conf->dc_pin, GPIO_PIN_SET);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6998      	ldr	r0, [r3, #24]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	8a9b      	ldrh	r3, [r3, #20]
 80012b6:	2201      	movs	r2, #1
 80012b8:	4619      	mov	r1, r3
 80012ba:	f001 f8f1 	bl	80024a0 <HAL_GPIO_WritePin>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <LCD5110_DC_off>:
//! Commands mode on
static inline void LCD5110_DC_off(LCD5110_conf* lcd_conf) {
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b082      	sub	sp, #8
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->dc_port, lcd_conf->dc_pin, GPIO_PIN_RESET);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6998      	ldr	r0, [r3, #24]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	8a9b      	ldrh	r3, [r3, #20]
 80012d6:	2200      	movs	r2, #0
 80012d8:	4619      	mov	r1, r3
 80012da:	f001 f8e1 	bl	80024a0 <HAL_GPIO_WritePin>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <LCD5110_RST_on>:
static inline void LCD5110_RST_on(LCD5110_conf* lcd_conf) {
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->rst_port, lcd_conf->rst_pin, GPIO_PIN_SET);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6918      	ldr	r0, [r3, #16]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	899b      	ldrh	r3, [r3, #12]
 80012f6:	2201      	movs	r2, #1
 80012f8:	4619      	mov	r1, r3
 80012fa:	f001 f8d1 	bl	80024a0 <HAL_GPIO_WritePin>
}
 80012fe:	bf00      	nop
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <LCD5110_RST_off>:
static inline void LCD5110_RST_off(LCD5110_conf* lcd_conf) {
 8001306:	b580      	push	{r7, lr}
 8001308:	b082      	sub	sp, #8
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->rst_port, lcd_conf->rst_pin, GPIO_PIN_RESET);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6918      	ldr	r0, [r3, #16]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	899b      	ldrh	r3, [r3, #12]
 8001316:	2200      	movs	r2, #0
 8001318:	4619      	mov	r1, r3
 800131a:	f001 f8c1 	bl	80024a0 <HAL_GPIO_WritePin>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <LCD5110_set_function>:

#define FN_SET_MASK (1<<5)

//! Code: 0010 0PVH, accepts both 00100PVH and 0PVH, but no other.
static int LCD5110_set_function(uint8_t fn_byte, LCD5110_conf* lcd_conf)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	4603      	mov	r3, r0
 800132e:	6039      	str	r1, [r7, #0]
 8001330:	71fb      	strb	r3, [r7, #7]
	if ( (fn_byte & ~FN_SET_MASK) > 7) //0b111
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	f023 0320 	bic.w	r3, r3, #32
 8001338:	2b07      	cmp	r3, #7
 800133a:	dd01      	ble.n	8001340 <LCD5110_set_function+0x1a>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_opcode;
 800133c:	2301      	movs	r3, #1
 800133e:	e008      	b.n	8001352 <LCD5110_set_function+0x2c>
	}
	//printf("Seq: %i, dbg: %i \n", fn_byte | FN_SET_MASK, fn_byte );
	send_byte_to_LCD5110(fn_byte | FN_SET_MASK, lcd_conf);
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	f043 0320 	orr.w	r3, r3, #32
 8001346:	b2db      	uxtb	r3, r3
 8001348:	6839      	ldr	r1, [r7, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff ff74 	bl	8001238 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <LCD5110_set_mode_base>:

//! H==0
static int LCD5110_set_mode_base(LCD5110_modes mode_byte, LCD5110_conf* lcd_conf)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	4603      	mov	r3, r0
 8001362:	6039      	str	r1, [r7, #0]
 8001364:	71fb      	strb	r3, [r7, #7]
	if ( (mode_byte & (~LCD5110_INVERTED_MODE) ) != 0) //0b10x0y -- only possible values
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	f023 030d 	bic.w	r3, r3, #13
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <LCD5110_set_mode_base+0x1a>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_dmode;
 8001370:	2302      	movs	r3, #2
 8001372:	e005      	b.n	8001380 <LCD5110_set_mode_base+0x26>
	}
	//printf("Seq: %i\n", mode_byte);
	send_byte_to_LCD5110(mode_byte, lcd_conf);
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	6839      	ldr	r1, [r7, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff ff5d 	bl	8001238 <send_byte_to_LCD5110>
	return LCD5110_OK;
 800137e:	2300      	movs	r3, #0
}
 8001380:	4618      	mov	r0, r3
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <LCD5110_set_voltage_ext>:

#define LCD5110_VOLTAGE_MASK (1<<7)

//! H==1
static int LCD5110_set_voltage_ext(uint8_t voltage, LCD5110_conf* lcd_conf)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	6039      	str	r1, [r7, #0]
 8001392:	71fb      	strb	r3, [r7, #7]
	if ( voltage > 127)
 8001394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001398:	2b00      	cmp	r3, #0
 800139a:	da01      	bge.n	80013a0 <LCD5110_set_voltage_ext+0x18>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_voltage;
 800139c:	2303      	movs	r3, #3
 800139e:	e008      	b.n	80013b2 <LCD5110_set_voltage_ext+0x2a>
	}
	//printf("Seq: %i\n", voltage | LCD5110_VOLTAGE_MASK);
	send_byte_to_LCD5110(voltage | LCD5110_VOLTAGE_MASK, lcd_conf);
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	6839      	ldr	r1, [r7, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff ff44 	bl	8001238 <send_byte_to_LCD5110>
	return LCD5110_OK;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <LCD5110_set_temp_coef_ext>:

#define LCD5110_TEMP_COEFF_MASK (1<<2)
//! H==1
static int LCD5110_set_temp_coef_ext(uint8_t TC, LCD5110_conf* lcd_conf)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b082      	sub	sp, #8
 80013be:	af00      	add	r7, sp, #0
 80013c0:	4603      	mov	r3, r0
 80013c2:	6039      	str	r1, [r7, #0]
 80013c4:	71fb      	strb	r3, [r7, #7]
	if ( TC > 3)
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	2b03      	cmp	r3, #3
 80013ca:	d901      	bls.n	80013d0 <LCD5110_set_temp_coef_ext+0x16>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_TC;
 80013cc:	2304      	movs	r3, #4
 80013ce:	e008      	b.n	80013e2 <LCD5110_set_temp_coef_ext+0x28>
	}
	//printf("Seq: %i\n", TC | LCD5110_TEMP_COEFF_MASK);
	send_byte_to_LCD5110(TC | LCD5110_TEMP_COEFF_MASK, lcd_conf);
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	f043 0304 	orr.w	r3, r3, #4
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	6839      	ldr	r1, [r7, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff ff2c 	bl	8001238 <send_byte_to_LCD5110>
	return LCD5110_OK;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <LCD5110_set_bias_ext>:
}

#define LCD5110_BIAS_MASK (1<<4)
//! H==1
static int LCD5110_set_bias_ext(uint8_t bias, LCD5110_conf* lcd_conf)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	4603      	mov	r3, r0
 80013f2:	6039      	str	r1, [r7, #0]
 80013f4:	71fb      	strb	r3, [r7, #7]
	if ( bias > 7)
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	2b07      	cmp	r3, #7
 80013fa:	d901      	bls.n	8001400 <LCD5110_set_bias_ext+0x16>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_bias;
 80013fc:	2305      	movs	r3, #5
 80013fe:	e008      	b.n	8001412 <LCD5110_set_bias_ext+0x28>
	}
	//printf("Seq: %i\n", bias | LCD5110_BIAS_MASK);
	send_byte_to_LCD5110(bias | LCD5110_BIAS_MASK, lcd_conf);
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	f043 0310 	orr.w	r3, r3, #16
 8001406:	b2db      	uxtb	r3, r3
 8001408:	6839      	ldr	r1, [r7, #0]
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff ff14 	bl	8001238 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8001410:	2300      	movs	r3, #0
}
 8001412:	4618      	mov	r0, r3
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <LCD5110_set_X_base>:
#define LCD5110_SET_Y_BIT 6
#define LCD5110_SET_Y_BIT_MASK (1<<LCD5110_SET_Y_BIT)


static inline int LCD5110_set_X_base(int16_t x, LCD5110_conf* lcd_conf)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b082      	sub	sp, #8
 800141e:	af00      	add	r7, sp, #0
 8001420:	4603      	mov	r3, r0
 8001422:	6039      	str	r1, [r7, #0]
 8001424:	80fb      	strh	r3, [r7, #6]
	if(x<0 || x>LCD_WIDTH-1)
 8001426:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800142a:	2b00      	cmp	r3, #0
 800142c:	db03      	blt.n	8001436 <LCD5110_set_X_base+0x1c>
 800142e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001432:	2b53      	cmp	r3, #83	; 0x53
 8001434:	dd01      	ble.n	800143a <LCD5110_set_X_base+0x20>
		return LCD5110_bad_coordinate;
 8001436:	2307      	movs	r3, #7
 8001438:	e00a      	b.n	8001450 <LCD5110_set_X_base+0x36>
	send_byte_to_LCD5110(x | LCD5110_SET_X_BIT_MASK, lcd_conf);
 800143a:	88fb      	ldrh	r3, [r7, #6]
 800143c:	b25b      	sxtb	r3, r3
 800143e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001442:	b25b      	sxtb	r3, r3
 8001444:	b2db      	uxtb	r3, r3
 8001446:	6839      	ldr	r1, [r7, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff fef5 	bl	8001238 <send_byte_to_LCD5110>
	return LCD5110_OK;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <LCD5110_set_Y_base>:

//! Byte addresable!
static inline int LCD5110_set_Y_base(int16_t y, LCD5110_conf* lcd_conf)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	6039      	str	r1, [r7, #0]
 8001462:	80fb      	strh	r3, [r7, #6]
	if(y<0 || y>LCD_HEIGHT/8-1) // Byte addressable!
 8001464:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001468:	2b00      	cmp	r3, #0
 800146a:	db03      	blt.n	8001474 <LCD5110_set_Y_base+0x1c>
 800146c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001470:	2b05      	cmp	r3, #5
 8001472:	dd01      	ble.n	8001478 <LCD5110_set_Y_base+0x20>
		return LCD5110_bad_coordinate;
 8001474:	2307      	movs	r3, #7
 8001476:	e00a      	b.n	800148e <LCD5110_set_Y_base+0x36>
	send_byte_to_LCD5110(y | LCD5110_SET_Y_BIT_MASK, lcd_conf);
 8001478:	88fb      	ldrh	r3, [r7, #6]
 800147a:	b25b      	sxtb	r3, r3
 800147c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001480:	b25b      	sxtb	r3, r3
 8001482:	b2db      	uxtb	r3, r3
 8001484:	6839      	ldr	r1, [r7, #0]
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff fed6 	bl	8001238 <send_byte_to_LCD5110>
	return LCD5110_OK;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <LCD5110_set_XY_base>:

static inline int LCD5110_set_XY_base(int16_t x, int16_t y, LCD5110_conf* lcd_conf)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b084      	sub	sp, #16
 800149a:	af00      	add	r7, sp, #0
 800149c:	4603      	mov	r3, r0
 800149e:	603a      	str	r2, [r7, #0]
 80014a0:	80fb      	strh	r3, [r7, #6]
 80014a2:	460b      	mov	r3, r1
 80014a4:	80bb      	strh	r3, [r7, #4]
	int res;
	res = LCD5110_set_X_base(x, lcd_conf);
 80014a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014aa:	6839      	ldr	r1, [r7, #0]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff ffb4 	bl	800141a <LCD5110_set_X_base>
 80014b2:	60f8      	str	r0, [r7, #12]
	if( res != LCD5110_OK)
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <LCD5110_set_XY_base+0x28>
		return res;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	e00c      	b.n	80014d8 <LCD5110_set_XY_base+0x42>
	res = LCD5110_set_Y_base(y, lcd_conf);
 80014be:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014c2:	6839      	ldr	r1, [r7, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff ffc7 	bl	8001458 <LCD5110_set_Y_base>
 80014ca:	60f8      	str	r0, [r7, #12]
	if( res != LCD5110_OK)
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <LCD5110_set_XY_base+0x40>
		return res;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	e000      	b.n	80014d8 <LCD5110_set_XY_base+0x42>

	return LCD5110_OK;
 80014d6:	2300      	movs	r3, #0
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <SPI_enable>:


static inline void SPI_enable(LCD5110_conf* lcd_conf)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	__HAL_SPI_ENABLE( (lcd_conf->spi_handle) );
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80014fa:	601a      	str	r2, [r3, #0]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <LCD5110_init>:
int LCD5110_init(LCD5110_conf* 		lcd_conf,
				 LCD5110_modes 		dmode,
				 uint8_t 	  	    voltage,
				 uint8_t		    temp_coeff,
				 uint8_t		    bias
){
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	4608      	mov	r0, r1
 8001512:	4611      	mov	r1, r2
 8001514:	461a      	mov	r2, r3
 8001516:	4603      	mov	r3, r0
 8001518:	70fb      	strb	r3, [r7, #3]
 800151a:	460b      	mov	r3, r1
 800151c:	70bb      	strb	r3, [r7, #2]
 800151e:	4613      	mov	r3, r2
 8001520:	707b      	strb	r3, [r7, #1]
	SPI_enable(lcd_conf);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7ff ffdc 	bl	80014e0 <SPI_enable>
	LCD5110_CE_off(lcd_conf);
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f7ff feac 	bl	8001286 <LCD5110_CE_off>

	//LCD5110_VCC_on();
	LCD5110_RST_off(lcd_conf); // Minimum 100 ns, maximum not limited (tbl. 12 AC CHARACTERISTICS, pic. 16)
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff fee9 	bl	8001306 <LCD5110_RST_off>
	volatile int i = 100; // HAL_Delay() too slow, do not want to depend on some delay_us here.
 8001534:	2364      	movs	r3, #100	; 0x64
 8001536:	60fb      	str	r3, [r7, #12]
	while (--i){}
 8001538:	bf00      	nop
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	3b01      	subs	r3, #1
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d1fa      	bne.n	800153a <LCD5110_init+0x32>
	LCD5110_RST_on(lcd_conf);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff fece 	bl	80012e6 <LCD5110_RST_on>

	LCD5110_DC_off(lcd_conf); // Commands mode on
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff febb 	bl	80012c6 <LCD5110_DC_off>
	//! Extended commands (bit H==1), horizontal addressing
	LCD5110_set_function(LCD5110_FN_SET_H_MASK, lcd_conf);
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	2001      	movs	r0, #1
 8001554:	f7ff fee7 	bl	8001326 <LCD5110_set_function>
	//! Set display voltage
	LCD5110_set_voltage_ext(voltage, lcd_conf);
 8001558:	78bb      	ldrb	r3, [r7, #2]
 800155a:	6879      	ldr	r1, [r7, #4]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff ff13 	bl	8001388 <LCD5110_set_voltage_ext>
	//! Set temperature coefficient
	LCD5110_set_temp_coef_ext(temp_coeff, lcd_conf);
 8001562:	787b      	ldrb	r3, [r7, #1]
 8001564:	6879      	ldr	r1, [r7, #4]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff ff27 	bl	80013ba <LCD5110_set_temp_coef_ext>
	//! Set bias
	LCD5110_set_bias_ext(bias, lcd_conf);
 800156c:	7e3b      	ldrb	r3, [r7, #24]
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ff3a 	bl	80013ea <LCD5110_set_bias_ext>


	//! Basic commands (bit H==0), horizontal addressing
	LCD5110_set_function(0, lcd_conf);
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	2000      	movs	r0, #0
 800157a:	f7ff fed4 	bl	8001326 <LCD5110_set_function>
	//! Set display mode
	LCD5110_set_mode_base(dmode, lcd_conf);
 800157e:	78fb      	ldrb	r3, [r7, #3]
 8001580:	6879      	ldr	r1, [r7, #4]
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff fee9 	bl	800135a <LCD5110_set_mode_base>

	return LCD5110_OK;
 8001588:	2300      	movs	r3, #0
	//!TODO: Check for transmission end and turn CE off (set it to HIGH).
}
 800158a:	4618      	mov	r0, r3
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <LCD5110_refresh_ll>:

//
void LCD5110_refresh_ll(LCD5110_conf* lcd_conf)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b082      	sub	sp, #8
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
	LCD5110_CE_off(lcd_conf);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff fe73 	bl	8001286 <LCD5110_CE_off>
	LCD5110_DC_off(lcd_conf);
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff fe90 	bl	80012c6 <LCD5110_DC_off>
	LCD5110_set_XY_base(0, 0, lcd_conf);
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	2100      	movs	r1, #0
 80015aa:	2000      	movs	r0, #0
 80015ac:	f7ff ff73 	bl	8001496 <LCD5110_set_XY_base>
	LCD5110_DC_on(lcd_conf);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff fe78 	bl	80012a6 <LCD5110_DC_on>

	send_data_to_LCD5110(lcd_conf->video_buffer, LCD_HEIGHT*LCD_WIDTH/8, lcd_conf);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	331c      	adds	r3, #28
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff fe4c 	bl	800125e <send_data_to_LCD5110>
//!TODO: Check for transmission end and turn CE off (set it to HIGH).
}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
	...

080015d0 <keypad_init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
LCD5110_display lcd1;
void keypad_init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
  // Configure GPIO pins for keypad matrix
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = ROW_1_Pin | ROW_2_Pin | ROW_3_Pin | ROW_4_Pin;
 80015e4:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80015e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015ee:	2301      	movs	r3, #1
 80015f0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(ROW_1_Port, &GPIO_InitStruct);
 80015f2:	4b21      	ldr	r3, [pc, #132]	; (8001678 <keypad_init+0xa8>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	1d3a      	adds	r2, r7, #4
 80015f8:	4611      	mov	r1, r2
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 fdb4 	bl	8002168 <HAL_GPIO_Init>
  HAL_GPIO_Init(ROW_2_Port, &GPIO_InitStruct);
 8001600:	4b1e      	ldr	r3, [pc, #120]	; (800167c <keypad_init+0xac>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	1d3a      	adds	r2, r7, #4
 8001606:	4611      	mov	r1, r2
 8001608:	4618      	mov	r0, r3
 800160a:	f000 fdad 	bl	8002168 <HAL_GPIO_Init>
  HAL_GPIO_Init(ROW_3_Port, &GPIO_InitStruct);
 800160e:	4b1c      	ldr	r3, [pc, #112]	; (8001680 <keypad_init+0xb0>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	1d3a      	adds	r2, r7, #4
 8001614:	4611      	mov	r1, r2
 8001616:	4618      	mov	r0, r3
 8001618:	f000 fda6 	bl	8002168 <HAL_GPIO_Init>
  HAL_GPIO_Init(ROW_4_Port, &GPIO_InitStruct);
 800161c:	4b19      	ldr	r3, [pc, #100]	; (8001684 <keypad_init+0xb4>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	1d3a      	adds	r2, r7, #4
 8001622:	4611      	mov	r1, r2
 8001624:	4618      	mov	r0, r3
 8001626:	f000 fd9f 	bl	8002168 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = COL_1_Pin | COL_2_Pin | COL_3_Pin | COL_4_Pin;
 800162a:	230f      	movs	r3, #15
 800162c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162e:	2301      	movs	r3, #1
 8001630:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001632:	2300      	movs	r3, #0
 8001634:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(COL_1_Port, &GPIO_InitStruct);
 8001636:	4b14      	ldr	r3, [pc, #80]	; (8001688 <keypad_init+0xb8>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	1d3a      	adds	r2, r7, #4
 800163c:	4611      	mov	r1, r2
 800163e:	4618      	mov	r0, r3
 8001640:	f000 fd92 	bl	8002168 <HAL_GPIO_Init>
  HAL_GPIO_Init(COL_2_Port, &GPIO_InitStruct);
 8001644:	4b11      	ldr	r3, [pc, #68]	; (800168c <keypad_init+0xbc>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	1d3a      	adds	r2, r7, #4
 800164a:	4611      	mov	r1, r2
 800164c:	4618      	mov	r0, r3
 800164e:	f000 fd8b 	bl	8002168 <HAL_GPIO_Init>
  HAL_GPIO_Init(COL_3_Port, &GPIO_InitStruct);
 8001652:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <keypad_init+0xc0>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	1d3a      	adds	r2, r7, #4
 8001658:	4611      	mov	r1, r2
 800165a:	4618      	mov	r0, r3
 800165c:	f000 fd84 	bl	8002168 <HAL_GPIO_Init>
  HAL_GPIO_Init(COL_4_Port, &GPIO_InitStruct);
 8001660:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <keypad_init+0xc4>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	1d3a      	adds	r2, r7, #4
 8001666:	4611      	mov	r1, r2
 8001668:	4618      	mov	r0, r3
 800166a:	f000 fd7d 	bl	8002168 <HAL_GPIO_Init>
}
 800166e:	bf00      	nop
 8001670:	3718      	adds	r7, #24
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000000 	.word	0x20000000
 800167c:	20000004 	.word	0x20000004
 8001680:	20000008 	.word	0x20000008
 8001684:	2000000c 	.word	0x2000000c
 8001688:	20000010 	.word	0x20000010
 800168c:	20000014 	.word	0x20000014
 8001690:	20000018 	.word	0x20000018
 8001694:	2000001c 	.word	0x2000001c

08001698 <keypad_scan>:

char keypad_scan(void)
{
 8001698:	b590      	push	{r4, r7, lr}
 800169a:	b087      	sub	sp, #28
 800169c:	af00      	add	r7, sp, #0
  char keys[4][4] = {{'1', '2', '3', 'A'},
 800169e:	4b69      	ldr	r3, [pc, #420]	; (8001844 <keypad_scan+0x1ac>)
 80016a0:	1d3c      	adds	r4, r7, #4
 80016a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                     {'4', '5', '6', 'B'},
                     {'7', '8', '9', 'C'},
                     {'*', '0', '#', 'D'}};

  for(int i = 0; i < 4; i++)
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	e0c1      	b.n	8001832 <keypad_scan+0x19a>
  {
    // Set current column as output and low
    switch(i)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	2b03      	cmp	r3, #3
 80016b2:	d87f      	bhi.n	80017b4 <keypad_scan+0x11c>
 80016b4:	a201      	add	r2, pc, #4	; (adr r2, 80016bc <keypad_scan+0x24>)
 80016b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ba:	bf00      	nop
 80016bc:	080016cd 	.word	0x080016cd
 80016c0:	08001707 	.word	0x08001707
 80016c4:	08001741 	.word	0x08001741
 80016c8:	0800177b 	.word	0x0800177b
    {
      case 0:
        HAL_GPIO_WritePin(COL_1_Port, COL_1_Pin, GPIO_PIN_RESET);
 80016cc:	4b5e      	ldr	r3, [pc, #376]	; (8001848 <keypad_scan+0x1b0>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2200      	movs	r2, #0
 80016d2:	2101      	movs	r1, #1
 80016d4:	4618      	mov	r0, r3
 80016d6:	f000 fee3 	bl	80024a0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(COL_2_Port, COL_2_Pin, GPIO_PIN_SET);
 80016da:	4b5c      	ldr	r3, [pc, #368]	; (800184c <keypad_scan+0x1b4>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2201      	movs	r2, #1
 80016e0:	2102      	movs	r1, #2
 80016e2:	4618      	mov	r0, r3
 80016e4:	f000 fedc 	bl	80024a0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(COL_3_Port, COL_3_Pin, GPIO_PIN_SET);
 80016e8:	4b59      	ldr	r3, [pc, #356]	; (8001850 <keypad_scan+0x1b8>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2201      	movs	r2, #1
 80016ee:	2104      	movs	r1, #4
 80016f0:	4618      	mov	r0, r3
 80016f2:	f000 fed5 	bl	80024a0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(COL_4_Port, COL_4_Pin, GPIO_PIN_SET);
 80016f6:	4b57      	ldr	r3, [pc, #348]	; (8001854 <keypad_scan+0x1bc>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2201      	movs	r2, #1
 80016fc:	2108      	movs	r1, #8
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 fece 	bl	80024a0 <HAL_GPIO_WritePin>
        break;
 8001704:	e056      	b.n	80017b4 <keypad_scan+0x11c>

      case 1:
        HAL_GPIO_WritePin(COL_1_Port, COL_1_Pin, GPIO_PIN_SET);
 8001706:	4b50      	ldr	r3, [pc, #320]	; (8001848 <keypad_scan+0x1b0>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2201      	movs	r2, #1
 800170c:	2101      	movs	r1, #1
 800170e:	4618      	mov	r0, r3
 8001710:	f000 fec6 	bl	80024a0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(COL_2_Port, COL_2_Pin, GPIO_PIN_RESET);
 8001714:	4b4d      	ldr	r3, [pc, #308]	; (800184c <keypad_scan+0x1b4>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2200      	movs	r2, #0
 800171a:	2102      	movs	r1, #2
 800171c:	4618      	mov	r0, r3
 800171e:	f000 febf 	bl	80024a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_3_Port, COL_3_Pin, GPIO_PIN_SET);
 8001722:	4b4b      	ldr	r3, [pc, #300]	; (8001850 <keypad_scan+0x1b8>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2201      	movs	r2, #1
 8001728:	2104      	movs	r1, #4
 800172a:	4618      	mov	r0, r3
 800172c:	f000 feb8 	bl	80024a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_4_Port, COL_4_Pin, GPIO_PIN_SET);
 8001730:	4b48      	ldr	r3, [pc, #288]	; (8001854 <keypad_scan+0x1bc>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2201      	movs	r2, #1
 8001736:	2108      	movs	r1, #8
 8001738:	4618      	mov	r0, r3
 800173a:	f000 feb1 	bl	80024a0 <HAL_GPIO_WritePin>
    break;
 800173e:	e039      	b.n	80017b4 <keypad_scan+0x11c>

  case 2:
    HAL_GPIO_WritePin(COL_1_Port, COL_1_Pin, GPIO_PIN_SET);
 8001740:	4b41      	ldr	r3, [pc, #260]	; (8001848 <keypad_scan+0x1b0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2201      	movs	r2, #1
 8001746:	2101      	movs	r1, #1
 8001748:	4618      	mov	r0, r3
 800174a:	f000 fea9 	bl	80024a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_2_Port, COL_2_Pin, GPIO_PIN_SET);
 800174e:	4b3f      	ldr	r3, [pc, #252]	; (800184c <keypad_scan+0x1b4>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2201      	movs	r2, #1
 8001754:	2102      	movs	r1, #2
 8001756:	4618      	mov	r0, r3
 8001758:	f000 fea2 	bl	80024a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_3_Port, COL_3_Pin, GPIO_PIN_RESET);
 800175c:	4b3c      	ldr	r3, [pc, #240]	; (8001850 <keypad_scan+0x1b8>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2200      	movs	r2, #0
 8001762:	2104      	movs	r1, #4
 8001764:	4618      	mov	r0, r3
 8001766:	f000 fe9b 	bl	80024a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_4_Port, COL_4_Pin, GPIO_PIN_SET);
 800176a:	4b3a      	ldr	r3, [pc, #232]	; (8001854 <keypad_scan+0x1bc>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2201      	movs	r2, #1
 8001770:	2108      	movs	r1, #8
 8001772:	4618      	mov	r0, r3
 8001774:	f000 fe94 	bl	80024a0 <HAL_GPIO_WritePin>
    break;
 8001778:	e01c      	b.n	80017b4 <keypad_scan+0x11c>

  case 3:
    HAL_GPIO_WritePin(COL_1_Port, COL_1_Pin, GPIO_PIN_SET);
 800177a:	4b33      	ldr	r3, [pc, #204]	; (8001848 <keypad_scan+0x1b0>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2201      	movs	r2, #1
 8001780:	2101      	movs	r1, #1
 8001782:	4618      	mov	r0, r3
 8001784:	f000 fe8c 	bl	80024a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_2_Port, COL_2_Pin, GPIO_PIN_SET);
 8001788:	4b30      	ldr	r3, [pc, #192]	; (800184c <keypad_scan+0x1b4>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2201      	movs	r2, #1
 800178e:	2102      	movs	r1, #2
 8001790:	4618      	mov	r0, r3
 8001792:	f000 fe85 	bl	80024a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_3_Port, COL_3_Pin, GPIO_PIN_SET);
 8001796:	4b2e      	ldr	r3, [pc, #184]	; (8001850 <keypad_scan+0x1b8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2201      	movs	r2, #1
 800179c:	2104      	movs	r1, #4
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 fe7e 	bl	80024a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_4_Port, COL_4_Pin, GPIO_PIN_RESET);
 80017a4:	4b2b      	ldr	r3, [pc, #172]	; (8001854 <keypad_scan+0x1bc>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2200      	movs	r2, #0
 80017aa:	2108      	movs	r1, #8
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 fe77 	bl	80024a0 <HAL_GPIO_WritePin>
    break;
 80017b2:	bf00      	nop
}
// Read current rows
if(HAL_GPIO_ReadPin(ROW_1_Port, ROW_1_Pin) == GPIO_PIN_RESET)
 80017b4:	4b28      	ldr	r3, [pc, #160]	; (8001858 <keypad_scan+0x1c0>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2110      	movs	r1, #16
 80017ba:	4618      	mov	r0, r3
 80017bc:	f000 fe58 	bl	8002470 <HAL_GPIO_ReadPin>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d104      	bne.n	80017d0 <keypad_scan+0x138>
  return keys[0][i];
 80017c6:	1d3a      	adds	r2, r7, #4
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	4413      	add	r3, r2
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	e035      	b.n	800183c <keypad_scan+0x1a4>
if(HAL_GPIO_ReadPin(ROW_2_Port, ROW_2_Pin) == GPIO_PIN_RESET)
 80017d0:	4b22      	ldr	r3, [pc, #136]	; (800185c <keypad_scan+0x1c4>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2120      	movs	r1, #32
 80017d6:	4618      	mov	r0, r3
 80017d8:	f000 fe4a 	bl	8002470 <HAL_GPIO_ReadPin>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d105      	bne.n	80017ee <keypad_scan+0x156>
  return keys[1][i];
 80017e2:	f107 0208 	add.w	r2, r7, #8
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	4413      	add	r3, r2
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	e026      	b.n	800183c <keypad_scan+0x1a4>
if(HAL_GPIO_ReadPin(ROW_3_Port, ROW_3_Pin) == GPIO_PIN_RESET)
 80017ee:	4b1c      	ldr	r3, [pc, #112]	; (8001860 <keypad_scan+0x1c8>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2180      	movs	r1, #128	; 0x80
 80017f4:	4618      	mov	r0, r3
 80017f6:	f000 fe3b 	bl	8002470 <HAL_GPIO_ReadPin>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d105      	bne.n	800180c <keypad_scan+0x174>
  return keys[2][i];
 8001800:	f107 020c 	add.w	r2, r7, #12
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	4413      	add	r3, r2
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	e017      	b.n	800183c <keypad_scan+0x1a4>
if(HAL_GPIO_ReadPin(ROW_4_Port, ROW_4_Pin) == GPIO_PIN_RESET)
 800180c:	4b15      	ldr	r3, [pc, #84]	; (8001864 <keypad_scan+0x1cc>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001814:	4618      	mov	r0, r3
 8001816:	f000 fe2b 	bl	8002470 <HAL_GPIO_ReadPin>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d105      	bne.n	800182c <keypad_scan+0x194>
  return keys[3][i];
 8001820:	f107 0210 	add.w	r2, r7, #16
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	4413      	add	r3, r2
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	e007      	b.n	800183c <keypad_scan+0x1a4>
  for(int i = 0; i < 4; i++)
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	3301      	adds	r3, #1
 8001830:	617b      	str	r3, [r7, #20]
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	2b03      	cmp	r3, #3
 8001836:	f77f af3a 	ble.w	80016ae <keypad_scan+0x16>
}
return 0; // No key pressed
 800183a:	2300      	movs	r3, #0
}
 800183c:	4618      	mov	r0, r3
 800183e:	371c      	adds	r7, #28
 8001840:	46bd      	mov	sp, r7
 8001842:	bd90      	pop	{r4, r7, pc}
 8001844:	080091fc 	.word	0x080091fc
 8001848:	20000010 	.word	0x20000010
 800184c:	20000014 	.word	0x20000014
 8001850:	20000018 	.word	0x20000018
 8001854:	2000001c 	.word	0x2000001c
 8001858:	20000000 	.word	0x20000000
 800185c:	20000004 	.word	0x20000004
 8001860:	20000008 	.word	0x20000008
 8001864:	2000000c 	.word	0x2000000c

08001868 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001868:	b590      	push	{r4, r7, lr}
 800186a:	b08d      	sub	sp, #52	; 0x34
 800186c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800186e:	f000 fad3 	bl	8001e18 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001872:	f000 f911 	bl	8001a98 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001876:	f000 f977 	bl	8001b68 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800187a:	f7fe fe2b 	bl	80004d4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800187e:	f7fe ff63 	bl	8000748 <MX_I2C1_Init>
  MX_I2S2_Init();
 8001882:	f7fe ffd7 	bl	8000834 <MX_I2S2_Init>
  MX_I2S3_Init();
 8001886:	f7ff f803 	bl	8000890 <MX_I2S3_Init>
  MX_SPI1_Init();
 800188a:	f000 f993 	bl	8001bb4 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 800188e:	f007 f841 	bl	8008914 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  	lcd1.hw_conf.spi_handle = &hspi1;
 8001892:	4b78      	ldr	r3, [pc, #480]	; (8001a74 <main+0x20c>)
 8001894:	4a78      	ldr	r2, [pc, #480]	; (8001a78 <main+0x210>)
 8001896:	601a      	str	r2, [r3, #0]
    lcd1.hw_conf.spi_cs_pin =  GPIO_PIN_2;
 8001898:	4b76      	ldr	r3, [pc, #472]	; (8001a74 <main+0x20c>)
 800189a:	2204      	movs	r2, #4
 800189c:	809a      	strh	r2, [r3, #4]
    lcd1.hw_conf.spi_cs_port = GPIOA;
 800189e:	4b75      	ldr	r3, [pc, #468]	; (8001a74 <main+0x20c>)
 80018a0:	4a76      	ldr	r2, [pc, #472]	; (8001a7c <main+0x214>)
 80018a2:	609a      	str	r2, [r3, #8]
    lcd1.hw_conf.rst_pin =  GPIO_PIN_0;
 80018a4:	4b73      	ldr	r3, [pc, #460]	; (8001a74 <main+0x20c>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	819a      	strh	r2, [r3, #12]
    lcd1.hw_conf.rst_port = GPIOB;
 80018aa:	4b72      	ldr	r3, [pc, #456]	; (8001a74 <main+0x20c>)
 80018ac:	4a74      	ldr	r2, [pc, #464]	; (8001a80 <main+0x218>)
 80018ae:	611a      	str	r2, [r3, #16]
    lcd1.hw_conf.dc_pin =  GPIO_PIN_3;
 80018b0:	4b70      	ldr	r3, [pc, #448]	; (8001a74 <main+0x20c>)
 80018b2:	2208      	movs	r2, #8
 80018b4:	829a      	strh	r2, [r3, #20]
    lcd1.hw_conf.dc_port = GPIOA;
 80018b6:	4b6f      	ldr	r3, [pc, #444]	; (8001a74 <main+0x20c>)
 80018b8:	4a70      	ldr	r2, [pc, #448]	; (8001a7c <main+0x214>)
 80018ba:	619a      	str	r2, [r3, #24]
    lcd1.def_scr = lcd5110_def_scr;
 80018bc:	4b6d      	ldr	r3, [pc, #436]	; (8001a74 <main+0x20c>)
 80018be:	4a71      	ldr	r2, [pc, #452]	; (8001a84 <main+0x21c>)
 80018c0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80018c4:	4614      	mov	r4, r2
 80018c6:	6820      	ldr	r0, [r4, #0]
 80018c8:	6861      	ldr	r1, [r4, #4]
 80018ca:	68a2      	ldr	r2, [r4, #8]
 80018cc:	c307      	stmia	r3!, {r0, r1, r2}
 80018ce:	89a2      	ldrh	r2, [r4, #12]
 80018d0:	801a      	strh	r2, [r3, #0]
    LCD5110_init(&lcd1.hw_conf, LCD5110_NORMAL_MODE, 0x40, 2, 3);
 80018d2:	2303      	movs	r3, #3
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	2302      	movs	r3, #2
 80018d8:	2240      	movs	r2, #64	; 0x40
 80018da:	210c      	movs	r1, #12
 80018dc:	4865      	ldr	r0, [pc, #404]	; (8001a74 <main+0x20c>)
 80018de:	f7ff fe13 	bl	8001508 <LCD5110_init>

    char buf[10] = {0}; // Initialized to all zeros
 80018e2:	2300      	movs	r3, #0
 80018e4:	61bb      	str	r3, [r7, #24]
 80018e6:	f107 031c 	add.w	r3, r7, #28
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	809a      	strh	r2, [r3, #4]
    int pos = 0;
 80018f0:	2300      	movs	r3, #0
 80018f2:	627b      	str	r3, [r7, #36]	; 0x24

    char key_pressed = 0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    keypad_init();
 80018fa:	f7ff fe69 	bl	80015d0 <keypad_init>
    LCD5110_clear_scr(&lcd1);
 80018fe:	485d      	ldr	r0, [pc, #372]	; (8001a74 <main+0x20c>)
 8001900:	f7ff f8e2 	bl	8000ac8 <LCD5110_clear_scr>
    LCD5110_refresh(&lcd1);\
 8001904:	485b      	ldr	r0, [pc, #364]	; (8001a74 <main+0x20c>)
 8001906:	f7ff f8c1 	bl	8000a8c <LCD5110_refresh>
    rect_t rect={0,0, 83, 10};
 800190a:	4a5f      	ldr	r2, [pc, #380]	; (8001a88 <main+0x220>)
 800190c:	f107 0310 	add.w	r3, r7, #16
 8001910:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001914:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD5110_rect(&rect, 1, &lcd1);
 8001918:	f107 0310 	add.w	r3, r7, #16
 800191c:	4a55      	ldr	r2, [pc, #340]	; (8001a74 <main+0x20c>)
 800191e:	2101      	movs	r1, #1
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff fa7a 	bl	8000e1a <LCD5110_rect>
	LCD5110_rect_fill(&rect, 1, &lcd1);
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	4a52      	ldr	r2, [pc, #328]	; (8001a74 <main+0x20c>)
 800192c:	2101      	movs	r1, #1
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fa85 	bl	8000e3e <LCD5110_rect_fill>
	LCD5110_set_cursor(10, 25, &lcd1);
 8001934:	4a4f      	ldr	r2, [pc, #316]	; (8001a74 <main+0x20c>)
 8001936:	2119      	movs	r1, #25
 8001938:	200a      	movs	r0, #10
 800193a:	f7ff f8b3 	bl	8000aa4 <LCD5110_set_cursor>

	LCD5110_print("D-delete", 0, &lcd1);
 800193e:	4a4d      	ldr	r2, [pc, #308]	; (8001a74 <main+0x20c>)
 8001940:	2100      	movs	r1, #0
 8001942:	4852      	ldr	r0, [pc, #328]	; (8001a8c <main+0x224>)
 8001944:	f7ff f8d1 	bl	8000aea <LCD5110_print>

	LCD5110_set_cursor(10, 35, &lcd1);
 8001948:	4a4a      	ldr	r2, [pc, #296]	; (8001a74 <main+0x20c>)
 800194a:	2123      	movs	r1, #35	; 0x23
 800194c:	200a      	movs	r0, #10
 800194e:	f7ff f8a9 	bl	8000aa4 <LCD5110_set_cursor>

	LCD5110_print("C-clear last", 0, &lcd1);
 8001952:	4a48      	ldr	r2, [pc, #288]	; (8001a74 <main+0x20c>)
 8001954:	2100      	movs	r1, #0
 8001956:	484e      	ldr	r0, [pc, #312]	; (8001a90 <main+0x228>)
 8001958:	f7ff f8c7 	bl	8000aea <LCD5110_print>
	LCD5110_set_cursor(0, 0, &lcd1);
 800195c:	4a45      	ldr	r2, [pc, #276]	; (8001a74 <main+0x20c>)
 800195e:	2100      	movs	r1, #0
 8001960:	2000      	movs	r0, #0
 8001962:	f7ff f89f 	bl	8000aa4 <LCD5110_set_cursor>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
	    key_pressed = keypad_scan();
 8001966:	f7ff fe97 	bl	8001698 <keypad_scan>
 800196a:	4603      	mov	r3, r0
 800196c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	    if(key_pressed != 0)
 8001970:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001974:	2b00      	cmp	r3, #0
 8001976:	d072      	beq.n	8001a5e <main+0x1f6>
	    {
	        // Clear the buffer and reset position
	        if (key_pressed == 'D')
 8001978:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800197c:	2b44      	cmp	r3, #68	; 0x44
 800197e:	d11a      	bne.n	80019b6 <main+0x14e>
	        {
	            memset(buf, ' ', sizeof(buf) - 1);
 8001980:	f107 0318 	add.w	r3, r7, #24
 8001984:	2209      	movs	r2, #9
 8001986:	2120      	movs	r1, #32
 8001988:	4618      	mov	r0, r3
 800198a:	f007 fbff 	bl	800918c <memset>
	            buf[0] = '\0';
 800198e:	2300      	movs	r3, #0
 8001990:	763b      	strb	r3, [r7, #24]
	            pos = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	627b      	str	r3, [r7, #36]	; 0x24
	            LCD5110_refresh(&lcd1);
 8001996:	4837      	ldr	r0, [pc, #220]	; (8001a74 <main+0x20c>)
 8001998:	f7ff f878 	bl	8000a8c <LCD5110_refresh>
	            LCD5110_rect_fill(&rect, 1, &lcd1);
 800199c:	f107 0310 	add.w	r3, r7, #16
 80019a0:	4a34      	ldr	r2, [pc, #208]	; (8001a74 <main+0x20c>)
 80019a2:	2101      	movs	r1, #1
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff fa4a 	bl	8000e3e <LCD5110_rect_fill>
	            LCD5110_set_cursor(0, 0, &lcd1);
 80019aa:	4a32      	ldr	r2, [pc, #200]	; (8001a74 <main+0x20c>)
 80019ac:	2100      	movs	r1, #0
 80019ae:	2000      	movs	r0, #0
 80019b0:	f7ff f878 	bl	8000aa4 <LCD5110_set_cursor>
 80019b4:	e053      	b.n	8001a5e <main+0x1f6>
	        }
	        else if (key_pressed == 'C' && pos > 0)
 80019b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019ba:	2b43      	cmp	r3, #67	; 0x43
 80019bc:	d128      	bne.n	8001a10 <main+0x1a8>
 80019be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	dd25      	ble.n	8001a10 <main+0x1a8>
	                {
	        		pos--;
 80019c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c6:	3b01      	subs	r3, #1
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
	        	    buf[pos] = '\0';
 80019ca:	f107 0218 	add.w	r2, r7, #24
 80019ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d0:	4413      	add	r3, r2
 80019d2:	2200      	movs	r2, #0
 80019d4:	701a      	strb	r2, [r3, #0]

	        	    LCD5110_set_cursor(0, 0, &lcd1);
 80019d6:	4a27      	ldr	r2, [pc, #156]	; (8001a74 <main+0x20c>)
 80019d8:	2100      	movs	r1, #0
 80019da:	2000      	movs	r0, #0
 80019dc:	f7ff f862 	bl	8000aa4 <LCD5110_set_cursor>
	        	    char clearStr[10] = "          "; // A string filled with spaces
 80019e0:	4a2c      	ldr	r2, [pc, #176]	; (8001a94 <main+0x22c>)
 80019e2:	1d3b      	adds	r3, r7, #4
 80019e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80019e6:	c303      	stmia	r3!, {r0, r1}
 80019e8:	801a      	strh	r2, [r3, #0]
	        	    LCD5110_print(clearStr, 0, &lcd1); // Clear the area
 80019ea:	1d3b      	adds	r3, r7, #4
 80019ec:	4a21      	ldr	r2, [pc, #132]	; (8001a74 <main+0x20c>)
 80019ee:	2100      	movs	r1, #0
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff f87a 	bl	8000aea <LCD5110_print>

	        	    LCD5110_set_cursor(0, 0, &lcd1); // Reset cursor position again
 80019f6:	4a1f      	ldr	r2, [pc, #124]	; (8001a74 <main+0x20c>)
 80019f8:	2100      	movs	r1, #0
 80019fa:	2000      	movs	r0, #0
 80019fc:	f7ff f852 	bl	8000aa4 <LCD5110_set_cursor>
	        	    LCD5110_print(buf, 0, &lcd1); // Print the updated buffer
 8001a00:	f107 0318 	add.w	r3, r7, #24
 8001a04:	4a1b      	ldr	r2, [pc, #108]	; (8001a74 <main+0x20c>)
 8001a06:	2100      	movs	r1, #0
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff f86e 	bl	8000aea <LCD5110_print>
	                {
 8001a0e:	e026      	b.n	8001a5e <main+0x1f6>
	                }
	        else if (key_pressed >= '0' && key_pressed <= '9' && pos < sizeof(buf) - 1)
 8001a10:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001a14:	2b2f      	cmp	r3, #47	; 0x2f
 8001a16:	d922      	bls.n	8001a5e <main+0x1f6>
 8001a18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001a1c:	2b39      	cmp	r3, #57	; 0x39
 8001a1e:	d81e      	bhi.n	8001a5e <main+0x1f6>
 8001a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a22:	2b08      	cmp	r3, #8
 8001a24:	d81b      	bhi.n	8001a5e <main+0x1f6>
	        {
	            buf[pos] = key_pressed;
 8001a26:	f107 0218 	add.w	r2, r7, #24
 8001a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2c:	4413      	add	r3, r2
 8001a2e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001a32:	701a      	strb	r2, [r3, #0]
	            pos++;
 8001a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a36:	3301      	adds	r3, #1
 8001a38:	627b      	str	r3, [r7, #36]	; 0x24
	            buf[pos] = '\0'; // Ensure null termination
 8001a3a:	f107 0218 	add.w	r2, r7, #24
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a40:	4413      	add	r3, r2
 8001a42:	2200      	movs	r2, #0
 8001a44:	701a      	strb	r2, [r3, #0]

	            LCD5110_set_cursor(0, 0, &lcd1);
 8001a46:	4a0b      	ldr	r2, [pc, #44]	; (8001a74 <main+0x20c>)
 8001a48:	2100      	movs	r1, #0
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	f7ff f82a 	bl	8000aa4 <LCD5110_set_cursor>
	            LCD5110_print(buf, 0, &lcd1);
 8001a50:	f107 0318 	add.w	r3, r7, #24
 8001a54:	4a07      	ldr	r2, [pc, #28]	; (8001a74 <main+0x20c>)
 8001a56:	2100      	movs	r1, #0
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff f846 	bl	8000aea <LCD5110_print>
	        }
	    }

	    LCD5110_refresh(&lcd1);
 8001a5e:	4805      	ldr	r0, [pc, #20]	; (8001a74 <main+0x20c>)
 8001a60:	f7ff f814 	bl	8000a8c <LCD5110_refresh>
	    HAL_Delay(1000);
 8001a64:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a68:	f000 fa48 	bl	8001efc <HAL_Delay>
	    LCD5110_refresh(&lcd1);
 8001a6c:	4801      	ldr	r0, [pc, #4]	; (8001a74 <main+0x20c>)
 8001a6e:	f7ff f80d 	bl	8000a8c <LCD5110_refresh>
	    key_pressed = keypad_scan();
 8001a72:	e778      	b.n	8001966 <main+0xfe>
 8001a74:	2000023c 	.word	0x2000023c
 8001a78:	20000460 	.word	0x20000460
 8001a7c:	40020000 	.word	0x40020000
 8001a80:	40020400 	.word	0x40020400
 8001a84:	08009884 	.word	0x08009884
 8001a88:	08009228 	.word	0x08009228
 8001a8c:	0800920c 	.word	0x0800920c
 8001a90:	08009218 	.word	0x08009218
 8001a94:	08009230 	.word	0x08009230

08001a98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b094      	sub	sp, #80	; 0x50
 8001a9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a9e:	f107 0320 	add.w	r3, r7, #32
 8001aa2:	2230      	movs	r2, #48	; 0x30
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f007 fb70 	bl	800918c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001abc:	2300      	movs	r3, #0
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	4b27      	ldr	r3, [pc, #156]	; (8001b60 <SystemClock_Config+0xc8>)
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac4:	4a26      	ldr	r2, [pc, #152]	; (8001b60 <SystemClock_Config+0xc8>)
 8001ac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aca:	6413      	str	r3, [r2, #64]	; 0x40
 8001acc:	4b24      	ldr	r3, [pc, #144]	; (8001b60 <SystemClock_Config+0xc8>)
 8001ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ad8:	2300      	movs	r3, #0
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	4b21      	ldr	r3, [pc, #132]	; (8001b64 <SystemClock_Config+0xcc>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a20      	ldr	r2, [pc, #128]	; (8001b64 <SystemClock_Config+0xcc>)
 8001ae2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ae6:	6013      	str	r3, [r2, #0]
 8001ae8:	4b1e      	ldr	r3, [pc, #120]	; (8001b64 <SystemClock_Config+0xcc>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001af0:	607b      	str	r3, [r7, #4]
 8001af2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001af4:	2301      	movs	r3, #1
 8001af6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001af8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001afc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001afe:	2302      	movs	r3, #2
 8001b00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b06:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b08:	2304      	movs	r3, #4
 8001b0a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001b0c:	23a8      	movs	r3, #168	; 0xa8
 8001b0e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001b10:	2304      	movs	r3, #4
 8001b12:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b14:	2307      	movs	r3, #7
 8001b16:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b18:	f107 0320 	add.w	r3, r7, #32
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f002 fd47 	bl	80045b0 <HAL_RCC_OscConfig>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b28:	f000 f83e 	bl	8001ba8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b2c:	230f      	movs	r3, #15
 8001b2e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b30:	2302      	movs	r3, #2
 8001b32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b3c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b42:	f107 030c 	add.w	r3, r7, #12
 8001b46:	2102      	movs	r1, #2
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f002 ffa9 	bl	8004aa0 <HAL_RCC_ClockConfig>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001b54:	f000 f828 	bl	8001ba8 <Error_Handler>
  }
}
 8001b58:	bf00      	nop
 8001b5a:	3750      	adds	r7, #80	; 0x50
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40007000 	.word	0x40007000

08001b68 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b6e:	463b      	mov	r3, r7
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
 8001b7a:	611a      	str	r2, [r3, #16]
 8001b7c:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8001b82:	23c8      	movs	r3, #200	; 0xc8
 8001b84:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8001b86:	2305      	movs	r3, #5
 8001b88:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b8e:	463b      	mov	r3, r7
 8001b90:	4618      	mov	r0, r3
 8001b92:	f003 f991 	bl	8004eb8 <HAL_RCCEx_PeriphCLKConfig>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8001b9c:	f000 f804 	bl	8001ba8 <Error_Handler>
  }
}
 8001ba0:	bf00      	nop
 8001ba2:	3718      	adds	r7, #24
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bac:	b672      	cpsid	i
}
 8001bae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bb0:	e7fe      	b.n	8001bb0 <Error_Handler+0x8>
	...

08001bb4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001bb8:	4b17      	ldr	r3, [pc, #92]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001bba:	4a18      	ldr	r2, [pc, #96]	; (8001c1c <MX_SPI1_Init+0x68>)
 8001bbc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bbe:	4b16      	ldr	r3, [pc, #88]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001bc0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bc4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bc6:	4b14      	ldr	r3, [pc, #80]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bcc:	4b12      	ldr	r3, [pc, #72]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bd2:	4b11      	ldr	r3, [pc, #68]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bd8:	4b0f      	ldr	r3, [pc, #60]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bde:	4b0e      	ldr	r3, [pc, #56]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001be0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001be4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001be6:	4b0c      	ldr	r3, [pc, #48]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001be8:	2210      	movs	r2, #16
 8001bea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bec:	4b0a      	ldr	r3, [pc, #40]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bf2:	4b09      	ldr	r3, [pc, #36]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bf8:	4b07      	ldr	r3, [pc, #28]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001bfe:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001c00:	220a      	movs	r2, #10
 8001c02:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c04:	4804      	ldr	r0, [pc, #16]	; (8001c18 <MX_SPI1_Init+0x64>)
 8001c06:	f003 faa7 	bl	8005158 <HAL_SPI_Init>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c10:	f7ff ffca 	bl	8001ba8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c14:	bf00      	nop
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	20000460 	.word	0x20000460
 8001c1c:	40013000 	.word	0x40013000

08001c20 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08a      	sub	sp, #40	; 0x28
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a19      	ldr	r2, [pc, #100]	; (8001ca4 <HAL_SPI_MspInit+0x84>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d12b      	bne.n	8001c9a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <HAL_SPI_MspInit+0x88>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4a:	4a17      	ldr	r2, [pc, #92]	; (8001ca8 <HAL_SPI_MspInit+0x88>)
 8001c4c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c50:	6453      	str	r3, [r2, #68]	; 0x44
 8001c52:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <HAL_SPI_MspInit+0x88>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c5a:	613b      	str	r3, [r7, #16]
 8001c5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <HAL_SPI_MspInit+0x88>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	4a10      	ldr	r2, [pc, #64]	; (8001ca8 <HAL_SPI_MspInit+0x88>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ca8 <HAL_SPI_MspInit+0x88>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001c7a:	23e0      	movs	r3, #224	; 0xe0
 8001c7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c86:	2303      	movs	r3, #3
 8001c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c8a:	2305      	movs	r3, #5
 8001c8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8e:	f107 0314 	add.w	r3, r7, #20
 8001c92:	4619      	mov	r1, r3
 8001c94:	4805      	ldr	r0, [pc, #20]	; (8001cac <HAL_SPI_MspInit+0x8c>)
 8001c96:	f000 fa67 	bl	8002168 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001c9a:	bf00      	nop
 8001c9c:	3728      	adds	r7, #40	; 0x28
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40013000 	.word	0x40013000
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40020000 	.word	0x40020000

08001cb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <HAL_MspInit+0x4c>)
 8001cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cbe:	4a0f      	ldr	r2, [pc, #60]	; (8001cfc <HAL_MspInit+0x4c>)
 8001cc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cc4:	6453      	str	r3, [r2, #68]	; 0x44
 8001cc6:	4b0d      	ldr	r3, [pc, #52]	; (8001cfc <HAL_MspInit+0x4c>)
 8001cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	603b      	str	r3, [r7, #0]
 8001cd6:	4b09      	ldr	r3, [pc, #36]	; (8001cfc <HAL_MspInit+0x4c>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	4a08      	ldr	r2, [pc, #32]	; (8001cfc <HAL_MspInit+0x4c>)
 8001cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce2:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <HAL_MspInit+0x4c>)
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cea:	603b      	str	r3, [r7, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001cee:	2007      	movs	r0, #7
 8001cf0:	f000 f9f8 	bl	80020e4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cf4:	bf00      	nop
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40023800 	.word	0x40023800

08001d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d04:	e7fe      	b.n	8001d04 <NMI_Handler+0x4>

08001d06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d06:	b480      	push	{r7}
 8001d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d0a:	e7fe      	b.n	8001d0a <HardFault_Handler+0x4>

08001d0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d10:	e7fe      	b.n	8001d10 <MemManage_Handler+0x4>

08001d12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d16:	e7fe      	b.n	8001d16 <BusFault_Handler+0x4>

08001d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d1c:	e7fe      	b.n	8001d1c <UsageFault_Handler+0x4>

08001d1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d4c:	f000 f8b6 	bl	8001ebc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d50:	bf00      	nop
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001d58:	2001      	movs	r0, #1
 8001d5a:	f000 fbbb 	bl	80024d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001d66:	2002      	movs	r0, #2
 8001d68:	f000 fbb4 	bl	80024d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001d6c:	bf00      	nop
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001d74:	2004      	movs	r0, #4
 8001d76:	f000 fbad 	bl	80024d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001d82:	2008      	movs	r0, #8
 8001d84:	f000 fba6 	bl	80024d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001d88:	bf00      	nop
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001d90:	4802      	ldr	r0, [pc, #8]	; (8001d9c <OTG_FS_IRQHandler+0x10>)
 8001d92:	f001 faf7 	bl	8003384 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	2000099c 	.word	0x2000099c

08001da0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001da4:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <SystemInit+0x20>)
 8001da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001daa:	4a05      	ldr	r2, [pc, #20]	; (8001dc0 <SystemInit+0x20>)
 8001dac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001db0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001dc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dfc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dc8:	480d      	ldr	r0, [pc, #52]	; (8001e00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dca:	490e      	ldr	r1, [pc, #56]	; (8001e04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001dcc:	4a0e      	ldr	r2, [pc, #56]	; (8001e08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dd0:	e002      	b.n	8001dd8 <LoopCopyDataInit>

08001dd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dd6:	3304      	adds	r3, #4

08001dd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ddc:	d3f9      	bcc.n	8001dd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dde:	4a0b      	ldr	r2, [pc, #44]	; (8001e0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001de0:	4c0b      	ldr	r4, [pc, #44]	; (8001e10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001de2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001de4:	e001      	b.n	8001dea <LoopFillZerobss>

08001de6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001de6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001de8:	3204      	adds	r2, #4

08001dea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dec:	d3fb      	bcc.n	8001de6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001dee:	f7ff ffd7 	bl	8001da0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001df2:	f007 f9d3 	bl	800919c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001df6:	f7ff fd37 	bl	8001868 <main>
  bx  lr    
 8001dfa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001dfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e04:	2000013c 	.word	0x2000013c
  ldr r2, =_sidata
 8001e08:	080099c0 	.word	0x080099c0
  ldr r2, =_sbss
 8001e0c:	2000013c 	.word	0x2000013c
  ldr r4, =_ebss
 8001e10:	20000ebc 	.word	0x20000ebc

08001e14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e14:	e7fe      	b.n	8001e14 <ADC_IRQHandler>
	...

08001e18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e1c:	4b0e      	ldr	r3, [pc, #56]	; (8001e58 <HAL_Init+0x40>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a0d      	ldr	r2, [pc, #52]	; (8001e58 <HAL_Init+0x40>)
 8001e22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e28:	4b0b      	ldr	r3, [pc, #44]	; (8001e58 <HAL_Init+0x40>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a0a      	ldr	r2, [pc, #40]	; (8001e58 <HAL_Init+0x40>)
 8001e2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e34:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <HAL_Init+0x40>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a07      	ldr	r2, [pc, #28]	; (8001e58 <HAL_Init+0x40>)
 8001e3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e40:	2003      	movs	r0, #3
 8001e42:	f000 f94f 	bl	80020e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e46:	2000      	movs	r0, #0
 8001e48:	f000 f808 	bl	8001e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e4c:	f7ff ff30 	bl	8001cb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40023c00 	.word	0x40023c00

08001e5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e64:	4b12      	ldr	r3, [pc, #72]	; (8001eb0 <HAL_InitTick+0x54>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <HAL_InitTick+0x58>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f000 f967 	bl	800214e <HAL_SYSTICK_Config>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e00e      	b.n	8001ea8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2b0f      	cmp	r3, #15
 8001e8e:	d80a      	bhi.n	8001ea6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e90:	2200      	movs	r2, #0
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e98:	f000 f92f 	bl	80020fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e9c:	4a06      	ldr	r2, [pc, #24]	; (8001eb8 <HAL_InitTick+0x5c>)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	e000      	b.n	8001ea8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000020 	.word	0x20000020
 8001eb4:	20000028 	.word	0x20000028
 8001eb8:	20000024 	.word	0x20000024

08001ebc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ec0:	4b06      	ldr	r3, [pc, #24]	; (8001edc <HAL_IncTick+0x20>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <HAL_IncTick+0x24>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4413      	add	r3, r2
 8001ecc:	4a04      	ldr	r2, [pc, #16]	; (8001ee0 <HAL_IncTick+0x24>)
 8001ece:	6013      	str	r3, [r2, #0]
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	20000028 	.word	0x20000028
 8001ee0:	200004b8 	.word	0x200004b8

08001ee4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ee8:	4b03      	ldr	r3, [pc, #12]	; (8001ef8 <HAL_GetTick+0x14>)
 8001eea:	681b      	ldr	r3, [r3, #0]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	200004b8 	.word	0x200004b8

08001efc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f04:	f7ff ffee 	bl	8001ee4 <HAL_GetTick>
 8001f08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f14:	d005      	beq.n	8001f22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f16:	4b0a      	ldr	r3, [pc, #40]	; (8001f40 <HAL_Delay+0x44>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	4413      	add	r3, r2
 8001f20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f22:	bf00      	nop
 8001f24:	f7ff ffde 	bl	8001ee4 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	68fa      	ldr	r2, [r7, #12]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d8f7      	bhi.n	8001f24 <HAL_Delay+0x28>
  {
  }
}
 8001f34:	bf00      	nop
 8001f36:	bf00      	nop
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20000028 	.word	0x20000028

08001f44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f54:	4b0c      	ldr	r3, [pc, #48]	; (8001f88 <__NVIC_SetPriorityGrouping+0x44>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f5a:	68ba      	ldr	r2, [r7, #8]
 8001f5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f60:	4013      	ands	r3, r2
 8001f62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f76:	4a04      	ldr	r2, [pc, #16]	; (8001f88 <__NVIC_SetPriorityGrouping+0x44>)
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	60d3      	str	r3, [r2, #12]
}
 8001f7c:	bf00      	nop
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	e000ed00 	.word	0xe000ed00

08001f8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f90:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <__NVIC_GetPriorityGrouping+0x18>)
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	0a1b      	lsrs	r3, r3, #8
 8001f96:	f003 0307 	and.w	r3, r3, #7
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	e000ed00 	.word	0xe000ed00

08001fa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	4603      	mov	r3, r0
 8001fb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	db0b      	blt.n	8001fd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fba:	79fb      	ldrb	r3, [r7, #7]
 8001fbc:	f003 021f 	and.w	r2, r3, #31
 8001fc0:	4907      	ldr	r1, [pc, #28]	; (8001fe0 <__NVIC_EnableIRQ+0x38>)
 8001fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc6:	095b      	lsrs	r3, r3, #5
 8001fc8:	2001      	movs	r0, #1
 8001fca:	fa00 f202 	lsl.w	r2, r0, r2
 8001fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	e000e100 	.word	0xe000e100

08001fe4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	6039      	str	r1, [r7, #0]
 8001fee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	db0a      	blt.n	800200e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	490c      	ldr	r1, [pc, #48]	; (8002030 <__NVIC_SetPriority+0x4c>)
 8001ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002002:	0112      	lsls	r2, r2, #4
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	440b      	add	r3, r1
 8002008:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800200c:	e00a      	b.n	8002024 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	b2da      	uxtb	r2, r3
 8002012:	4908      	ldr	r1, [pc, #32]	; (8002034 <__NVIC_SetPriority+0x50>)
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	f003 030f 	and.w	r3, r3, #15
 800201a:	3b04      	subs	r3, #4
 800201c:	0112      	lsls	r2, r2, #4
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	440b      	add	r3, r1
 8002022:	761a      	strb	r2, [r3, #24]
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	e000e100 	.word	0xe000e100
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002038:	b480      	push	{r7}
 800203a:	b089      	sub	sp, #36	; 0x24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	f1c3 0307 	rsb	r3, r3, #7
 8002052:	2b04      	cmp	r3, #4
 8002054:	bf28      	it	cs
 8002056:	2304      	movcs	r3, #4
 8002058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	3304      	adds	r3, #4
 800205e:	2b06      	cmp	r3, #6
 8002060:	d902      	bls.n	8002068 <NVIC_EncodePriority+0x30>
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	3b03      	subs	r3, #3
 8002066:	e000      	b.n	800206a <NVIC_EncodePriority+0x32>
 8002068:	2300      	movs	r3, #0
 800206a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800206c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	43da      	mvns	r2, r3
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	401a      	ands	r2, r3
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002080:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	fa01 f303 	lsl.w	r3, r1, r3
 800208a:	43d9      	mvns	r1, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002090:	4313      	orrs	r3, r2
         );
}
 8002092:	4618      	mov	r0, r3
 8002094:	3724      	adds	r7, #36	; 0x24
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3b01      	subs	r3, #1
 80020ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020b0:	d301      	bcc.n	80020b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020b2:	2301      	movs	r3, #1
 80020b4:	e00f      	b.n	80020d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020b6:	4a0a      	ldr	r2, [pc, #40]	; (80020e0 <SysTick_Config+0x40>)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3b01      	subs	r3, #1
 80020bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020be:	210f      	movs	r1, #15
 80020c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020c4:	f7ff ff8e 	bl	8001fe4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020c8:	4b05      	ldr	r3, [pc, #20]	; (80020e0 <SysTick_Config+0x40>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020ce:	4b04      	ldr	r3, [pc, #16]	; (80020e0 <SysTick_Config+0x40>)
 80020d0:	2207      	movs	r2, #7
 80020d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	e000e010 	.word	0xe000e010

080020e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f7ff ff29 	bl	8001f44 <__NVIC_SetPriorityGrouping>
}
 80020f2:	bf00      	nop
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b086      	sub	sp, #24
 80020fe:	af00      	add	r7, sp, #0
 8002100:	4603      	mov	r3, r0
 8002102:	60b9      	str	r1, [r7, #8]
 8002104:	607a      	str	r2, [r7, #4]
 8002106:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002108:	2300      	movs	r3, #0
 800210a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800210c:	f7ff ff3e 	bl	8001f8c <__NVIC_GetPriorityGrouping>
 8002110:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	68b9      	ldr	r1, [r7, #8]
 8002116:	6978      	ldr	r0, [r7, #20]
 8002118:	f7ff ff8e 	bl	8002038 <NVIC_EncodePriority>
 800211c:	4602      	mov	r2, r0
 800211e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002122:	4611      	mov	r1, r2
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff ff5d 	bl	8001fe4 <__NVIC_SetPriority>
}
 800212a:	bf00      	nop
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b082      	sub	sp, #8
 8002136:	af00      	add	r7, sp, #0
 8002138:	4603      	mov	r3, r0
 800213a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800213c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002140:	4618      	mov	r0, r3
 8002142:	f7ff ff31 	bl	8001fa8 <__NVIC_EnableIRQ>
}
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}

0800214e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b082      	sub	sp, #8
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7ff ffa2 	bl	80020a0 <SysTick_Config>
 800215c:	4603      	mov	r3, r0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
	...

08002168 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002168:	b480      	push	{r7}
 800216a:	b089      	sub	sp, #36	; 0x24
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800217a:	2300      	movs	r3, #0
 800217c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800217e:	2300      	movs	r3, #0
 8002180:	61fb      	str	r3, [r7, #28]
 8002182:	e159      	b.n	8002438 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002184:	2201      	movs	r2, #1
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	697a      	ldr	r2, [r7, #20]
 8002194:	4013      	ands	r3, r2
 8002196:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002198:	693a      	ldr	r2, [r7, #16]
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	429a      	cmp	r2, r3
 800219e:	f040 8148 	bne.w	8002432 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f003 0303 	and.w	r3, r3, #3
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d005      	beq.n	80021ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d130      	bne.n	800221c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	2203      	movs	r2, #3
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43db      	mvns	r3, r3
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	4013      	ands	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	68da      	ldr	r2, [r3, #12]
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021f0:	2201      	movs	r2, #1
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43db      	mvns	r3, r3
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	4013      	ands	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	091b      	lsrs	r3, r3, #4
 8002206:	f003 0201 	and.w	r2, r3, #1
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	fa02 f303 	lsl.w	r3, r2, r3
 8002210:	69ba      	ldr	r2, [r7, #24]
 8002212:	4313      	orrs	r3, r2
 8002214:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 0303 	and.w	r3, r3, #3
 8002224:	2b03      	cmp	r3, #3
 8002226:	d017      	beq.n	8002258 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	2203      	movs	r2, #3
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	43db      	mvns	r3, r3
 800223a:	69ba      	ldr	r2, [r7, #24]
 800223c:	4013      	ands	r3, r2
 800223e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	4313      	orrs	r3, r2
 8002250:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 0303 	and.w	r3, r3, #3
 8002260:	2b02      	cmp	r3, #2
 8002262:	d123      	bne.n	80022ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	08da      	lsrs	r2, r3, #3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	3208      	adds	r2, #8
 800226c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002270:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	f003 0307 	and.w	r3, r3, #7
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	220f      	movs	r2, #15
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4013      	ands	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	691a      	ldr	r2, [r3, #16]
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	4313      	orrs	r3, r2
 800229c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	08da      	lsrs	r2, r3, #3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	3208      	adds	r2, #8
 80022a6:	69b9      	ldr	r1, [r7, #24]
 80022a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	2203      	movs	r2, #3
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	4013      	ands	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f003 0203 	and.w	r2, r3, #3
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f000 80a2 	beq.w	8002432 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
 80022f2:	4b57      	ldr	r3, [pc, #348]	; (8002450 <HAL_GPIO_Init+0x2e8>)
 80022f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f6:	4a56      	ldr	r2, [pc, #344]	; (8002450 <HAL_GPIO_Init+0x2e8>)
 80022f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022fc:	6453      	str	r3, [r2, #68]	; 0x44
 80022fe:	4b54      	ldr	r3, [pc, #336]	; (8002450 <HAL_GPIO_Init+0x2e8>)
 8002300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002302:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800230a:	4a52      	ldr	r2, [pc, #328]	; (8002454 <HAL_GPIO_Init+0x2ec>)
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	089b      	lsrs	r3, r3, #2
 8002310:	3302      	adds	r3, #2
 8002312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002316:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	f003 0303 	and.w	r3, r3, #3
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	220f      	movs	r2, #15
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43db      	mvns	r3, r3
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	4013      	ands	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a49      	ldr	r2, [pc, #292]	; (8002458 <HAL_GPIO_Init+0x2f0>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d019      	beq.n	800236a <HAL_GPIO_Init+0x202>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4a48      	ldr	r2, [pc, #288]	; (800245c <HAL_GPIO_Init+0x2f4>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d013      	beq.n	8002366 <HAL_GPIO_Init+0x1fe>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a47      	ldr	r2, [pc, #284]	; (8002460 <HAL_GPIO_Init+0x2f8>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d00d      	beq.n	8002362 <HAL_GPIO_Init+0x1fa>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a46      	ldr	r2, [pc, #280]	; (8002464 <HAL_GPIO_Init+0x2fc>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d007      	beq.n	800235e <HAL_GPIO_Init+0x1f6>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a45      	ldr	r2, [pc, #276]	; (8002468 <HAL_GPIO_Init+0x300>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d101      	bne.n	800235a <HAL_GPIO_Init+0x1f2>
 8002356:	2304      	movs	r3, #4
 8002358:	e008      	b.n	800236c <HAL_GPIO_Init+0x204>
 800235a:	2307      	movs	r3, #7
 800235c:	e006      	b.n	800236c <HAL_GPIO_Init+0x204>
 800235e:	2303      	movs	r3, #3
 8002360:	e004      	b.n	800236c <HAL_GPIO_Init+0x204>
 8002362:	2302      	movs	r3, #2
 8002364:	e002      	b.n	800236c <HAL_GPIO_Init+0x204>
 8002366:	2301      	movs	r3, #1
 8002368:	e000      	b.n	800236c <HAL_GPIO_Init+0x204>
 800236a:	2300      	movs	r3, #0
 800236c:	69fa      	ldr	r2, [r7, #28]
 800236e:	f002 0203 	and.w	r2, r2, #3
 8002372:	0092      	lsls	r2, r2, #2
 8002374:	4093      	lsls	r3, r2
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4313      	orrs	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800237c:	4935      	ldr	r1, [pc, #212]	; (8002454 <HAL_GPIO_Init+0x2ec>)
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	089b      	lsrs	r3, r3, #2
 8002382:	3302      	adds	r3, #2
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800238a:	4b38      	ldr	r3, [pc, #224]	; (800246c <HAL_GPIO_Init+0x304>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	43db      	mvns	r3, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4013      	ands	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023ae:	4a2f      	ldr	r2, [pc, #188]	; (800246c <HAL_GPIO_Init+0x304>)
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023b4:	4b2d      	ldr	r3, [pc, #180]	; (800246c <HAL_GPIO_Init+0x304>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023d8:	4a24      	ldr	r2, [pc, #144]	; (800246c <HAL_GPIO_Init+0x304>)
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023de:	4b23      	ldr	r3, [pc, #140]	; (800246c <HAL_GPIO_Init+0x304>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	43db      	mvns	r3, r3
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	4013      	ands	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	4313      	orrs	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002402:	4a1a      	ldr	r2, [pc, #104]	; (800246c <HAL_GPIO_Init+0x304>)
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002408:	4b18      	ldr	r3, [pc, #96]	; (800246c <HAL_GPIO_Init+0x304>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	43db      	mvns	r3, r3
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4013      	ands	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d003      	beq.n	800242c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	4313      	orrs	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800242c:	4a0f      	ldr	r2, [pc, #60]	; (800246c <HAL_GPIO_Init+0x304>)
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	3301      	adds	r3, #1
 8002436:	61fb      	str	r3, [r7, #28]
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	2b0f      	cmp	r3, #15
 800243c:	f67f aea2 	bls.w	8002184 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002440:	bf00      	nop
 8002442:	bf00      	nop
 8002444:	3724      	adds	r7, #36	; 0x24
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40023800 	.word	0x40023800
 8002454:	40013800 	.word	0x40013800
 8002458:	40020000 	.word	0x40020000
 800245c:	40020400 	.word	0x40020400
 8002460:	40020800 	.word	0x40020800
 8002464:	40020c00 	.word	0x40020c00
 8002468:	40021000 	.word	0x40021000
 800246c:	40013c00 	.word	0x40013c00

08002470 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	460b      	mov	r3, r1
 800247a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	691a      	ldr	r2, [r3, #16]
 8002480:	887b      	ldrh	r3, [r7, #2]
 8002482:	4013      	ands	r3, r2
 8002484:	2b00      	cmp	r3, #0
 8002486:	d002      	beq.n	800248e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002488:	2301      	movs	r3, #1
 800248a:	73fb      	strb	r3, [r7, #15]
 800248c:	e001      	b.n	8002492 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800248e:	2300      	movs	r3, #0
 8002490:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002492:	7bfb      	ldrb	r3, [r7, #15]
}
 8002494:	4618      	mov	r0, r3
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	460b      	mov	r3, r1
 80024aa:	807b      	strh	r3, [r7, #2]
 80024ac:	4613      	mov	r3, r2
 80024ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024b0:	787b      	ldrb	r3, [r7, #1]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024b6:	887a      	ldrh	r2, [r7, #2]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80024bc:	e003      	b.n	80024c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80024be:	887b      	ldrh	r3, [r7, #2]
 80024c0:	041a      	lsls	r2, r3, #16
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	619a      	str	r2, [r3, #24]
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
	...

080024d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4603      	mov	r3, r0
 80024dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80024de:	4b08      	ldr	r3, [pc, #32]	; (8002500 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024e0:	695a      	ldr	r2, [r3, #20]
 80024e2:	88fb      	ldrh	r3, [r7, #6]
 80024e4:	4013      	ands	r3, r2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d006      	beq.n	80024f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024ea:	4a05      	ldr	r2, [pc, #20]	; (8002500 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024ec:	88fb      	ldrh	r3, [r7, #6]
 80024ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024f0:	88fb      	ldrh	r3, [r7, #6]
 80024f2:	4618      	mov	r0, r3
 80024f4:	f000 f806 	bl	8002504 <HAL_GPIO_EXTI_Callback>
  }
}
 80024f8:	bf00      	nop
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40013c00 	.word	0x40013c00

08002504 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800250e:	bf00      	nop
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
	...

0800251c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e12b      	b.n	8002786 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002534:	b2db      	uxtb	r3, r3
 8002536:	2b00      	cmp	r3, #0
 8002538:	d106      	bne.n	8002548 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7fe f92e 	bl	80007a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2224      	movs	r2, #36	; 0x24
 800254c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f022 0201 	bic.w	r2, r2, #1
 800255e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800256e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800257e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002580:	f002 fc86 	bl	8004e90 <HAL_RCC_GetPCLK1Freq>
 8002584:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	4a81      	ldr	r2, [pc, #516]	; (8002790 <HAL_I2C_Init+0x274>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d807      	bhi.n	80025a0 <HAL_I2C_Init+0x84>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4a80      	ldr	r2, [pc, #512]	; (8002794 <HAL_I2C_Init+0x278>)
 8002594:	4293      	cmp	r3, r2
 8002596:	bf94      	ite	ls
 8002598:	2301      	movls	r3, #1
 800259a:	2300      	movhi	r3, #0
 800259c:	b2db      	uxtb	r3, r3
 800259e:	e006      	b.n	80025ae <HAL_I2C_Init+0x92>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4a7d      	ldr	r2, [pc, #500]	; (8002798 <HAL_I2C_Init+0x27c>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	bf94      	ite	ls
 80025a8:	2301      	movls	r3, #1
 80025aa:	2300      	movhi	r3, #0
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e0e7      	b.n	8002786 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	4a78      	ldr	r2, [pc, #480]	; (800279c <HAL_I2C_Init+0x280>)
 80025ba:	fba2 2303 	umull	r2, r3, r2, r3
 80025be:	0c9b      	lsrs	r3, r3, #18
 80025c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68ba      	ldr	r2, [r7, #8]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	4a6a      	ldr	r2, [pc, #424]	; (8002790 <HAL_I2C_Init+0x274>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d802      	bhi.n	80025f0 <HAL_I2C_Init+0xd4>
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	3301      	adds	r3, #1
 80025ee:	e009      	b.n	8002604 <HAL_I2C_Init+0xe8>
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80025f6:	fb02 f303 	mul.w	r3, r2, r3
 80025fa:	4a69      	ldr	r2, [pc, #420]	; (80027a0 <HAL_I2C_Init+0x284>)
 80025fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002600:	099b      	lsrs	r3, r3, #6
 8002602:	3301      	adds	r3, #1
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	6812      	ldr	r2, [r2, #0]
 8002608:	430b      	orrs	r3, r1
 800260a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	69db      	ldr	r3, [r3, #28]
 8002612:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002616:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	495c      	ldr	r1, [pc, #368]	; (8002790 <HAL_I2C_Init+0x274>)
 8002620:	428b      	cmp	r3, r1
 8002622:	d819      	bhi.n	8002658 <HAL_I2C_Init+0x13c>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	1e59      	subs	r1, r3, #1
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002632:	1c59      	adds	r1, r3, #1
 8002634:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002638:	400b      	ands	r3, r1
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00a      	beq.n	8002654 <HAL_I2C_Init+0x138>
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	1e59      	subs	r1, r3, #1
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	fbb1 f3f3 	udiv	r3, r1, r3
 800264c:	3301      	adds	r3, #1
 800264e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002652:	e051      	b.n	80026f8 <HAL_I2C_Init+0x1dc>
 8002654:	2304      	movs	r3, #4
 8002656:	e04f      	b.n	80026f8 <HAL_I2C_Init+0x1dc>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d111      	bne.n	8002684 <HAL_I2C_Init+0x168>
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	1e58      	subs	r0, r3, #1
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6859      	ldr	r1, [r3, #4]
 8002668:	460b      	mov	r3, r1
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	440b      	add	r3, r1
 800266e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002672:	3301      	adds	r3, #1
 8002674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002678:	2b00      	cmp	r3, #0
 800267a:	bf0c      	ite	eq
 800267c:	2301      	moveq	r3, #1
 800267e:	2300      	movne	r3, #0
 8002680:	b2db      	uxtb	r3, r3
 8002682:	e012      	b.n	80026aa <HAL_I2C_Init+0x18e>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	1e58      	subs	r0, r3, #1
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6859      	ldr	r1, [r3, #4]
 800268c:	460b      	mov	r3, r1
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	440b      	add	r3, r1
 8002692:	0099      	lsls	r1, r3, #2
 8002694:	440b      	add	r3, r1
 8002696:	fbb0 f3f3 	udiv	r3, r0, r3
 800269a:	3301      	adds	r3, #1
 800269c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	bf0c      	ite	eq
 80026a4:	2301      	moveq	r3, #1
 80026a6:	2300      	movne	r3, #0
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_I2C_Init+0x196>
 80026ae:	2301      	movs	r3, #1
 80026b0:	e022      	b.n	80026f8 <HAL_I2C_Init+0x1dc>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10e      	bne.n	80026d8 <HAL_I2C_Init+0x1bc>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	1e58      	subs	r0, r3, #1
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6859      	ldr	r1, [r3, #4]
 80026c2:	460b      	mov	r3, r1
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	440b      	add	r3, r1
 80026c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80026cc:	3301      	adds	r3, #1
 80026ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026d6:	e00f      	b.n	80026f8 <HAL_I2C_Init+0x1dc>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	1e58      	subs	r0, r3, #1
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6859      	ldr	r1, [r3, #4]
 80026e0:	460b      	mov	r3, r1
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	440b      	add	r3, r1
 80026e6:	0099      	lsls	r1, r3, #2
 80026e8:	440b      	add	r3, r1
 80026ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80026ee:	3301      	adds	r3, #1
 80026f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80026f8:	6879      	ldr	r1, [r7, #4]
 80026fa:	6809      	ldr	r1, [r1, #0]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69da      	ldr	r2, [r3, #28]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a1b      	ldr	r3, [r3, #32]
 8002712:	431a      	orrs	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002726:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	6911      	ldr	r1, [r2, #16]
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	68d2      	ldr	r2, [r2, #12]
 8002732:	4311      	orrs	r1, r2
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6812      	ldr	r2, [r2, #0]
 8002738:	430b      	orrs	r3, r1
 800273a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	695a      	ldr	r2, [r3, #20]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	431a      	orrs	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	430a      	orrs	r2, r1
 8002756:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 0201 	orr.w	r2, r2, #1
 8002766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2220      	movs	r2, #32
 8002772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	000186a0 	.word	0x000186a0
 8002794:	001e847f 	.word	0x001e847f
 8002798:	003d08ff 	.word	0x003d08ff
 800279c:	431bde83 	.word	0x431bde83
 80027a0:	10624dd3 	.word	0x10624dd3

080027a4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b088      	sub	sp, #32
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e128      	b.n	8002a08 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d109      	bne.n	80027d6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a90      	ldr	r2, [pc, #576]	; (8002a10 <HAL_I2S_Init+0x26c>)
 80027ce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f7fe f88d 	bl	80008f0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2202      	movs	r2, #2
 80027da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	69db      	ldr	r3, [r3, #28]
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6812      	ldr	r2, [r2, #0]
 80027e8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80027ec:	f023 030f 	bic.w	r3, r3, #15
 80027f0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2202      	movs	r2, #2
 80027f8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d060      	beq.n	80028c4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d102      	bne.n	8002810 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800280a:	2310      	movs	r3, #16
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	e001      	b.n	8002814 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002810:	2320      	movs	r3, #32
 8002812:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	2b20      	cmp	r3, #32
 800281a:	d802      	bhi.n	8002822 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002822:	2001      	movs	r0, #1
 8002824:	f002 fc38 	bl	8005098 <HAL_RCCEx_GetPeriphCLKFreq>
 8002828:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002832:	d125      	bne.n	8002880 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d010      	beq.n	800285e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	68fa      	ldr	r2, [r7, #12]
 8002842:	fbb2 f2f3 	udiv	r2, r2, r3
 8002846:	4613      	mov	r3, r2
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	4413      	add	r3, r2
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	461a      	mov	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	695b      	ldr	r3, [r3, #20]
 8002854:	fbb2 f3f3 	udiv	r3, r2, r3
 8002858:	3305      	adds	r3, #5
 800285a:	613b      	str	r3, [r7, #16]
 800285c:	e01f      	b.n	800289e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	fbb2 f2f3 	udiv	r2, r2, r3
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	461a      	mov	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	fbb2 f3f3 	udiv	r3, r2, r3
 800287a:	3305      	adds	r3, #5
 800287c:	613b      	str	r3, [r7, #16]
 800287e:	e00e      	b.n	800289e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	fbb2 f2f3 	udiv	r2, r2, r3
 8002888:	4613      	mov	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4413      	add	r3, r2
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	461a      	mov	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	fbb2 f3f3 	udiv	r3, r2, r3
 800289a:	3305      	adds	r3, #5
 800289c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	4a5c      	ldr	r2, [pc, #368]	; (8002a14 <HAL_I2S_Init+0x270>)
 80028a2:	fba2 2303 	umull	r2, r3, r2, r3
 80028a6:	08db      	lsrs	r3, r3, #3
 80028a8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	085b      	lsrs	r3, r3, #1
 80028ba:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	021b      	lsls	r3, r3, #8
 80028c0:	61bb      	str	r3, [r7, #24]
 80028c2:	e003      	b.n	80028cc <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80028c4:	2302      	movs	r3, #2
 80028c6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80028c8:	2300      	movs	r3, #0
 80028ca:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d902      	bls.n	80028d8 <HAL_I2S_Init+0x134>
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	2bff      	cmp	r3, #255	; 0xff
 80028d6:	d907      	bls.n	80028e8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028dc:	f043 0210 	orr.w	r2, r3, #16
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e08f      	b.n	8002a08 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	691a      	ldr	r2, [r3, #16]
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	ea42 0103 	orr.w	r1, r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	69fa      	ldr	r2, [r7, #28]
 80028f8:	430a      	orrs	r2, r1
 80028fa:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	69db      	ldr	r3, [r3, #28]
 8002902:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002906:	f023 030f 	bic.w	r3, r3, #15
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	6851      	ldr	r1, [r2, #4]
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	6892      	ldr	r2, [r2, #8]
 8002912:	4311      	orrs	r1, r2
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	68d2      	ldr	r2, [r2, #12]
 8002918:	4311      	orrs	r1, r2
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	6992      	ldr	r2, [r2, #24]
 800291e:	430a      	orrs	r2, r1
 8002920:	431a      	orrs	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800292a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d161      	bne.n	80029f8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a38      	ldr	r2, [pc, #224]	; (8002a18 <HAL_I2S_Init+0x274>)
 8002938:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a37      	ldr	r2, [pc, #220]	; (8002a1c <HAL_I2S_Init+0x278>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d101      	bne.n	8002948 <HAL_I2S_Init+0x1a4>
 8002944:	4b36      	ldr	r3, [pc, #216]	; (8002a20 <HAL_I2S_Init+0x27c>)
 8002946:	e001      	b.n	800294c <HAL_I2S_Init+0x1a8>
 8002948:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	6812      	ldr	r2, [r2, #0]
 8002952:	4932      	ldr	r1, [pc, #200]	; (8002a1c <HAL_I2S_Init+0x278>)
 8002954:	428a      	cmp	r2, r1
 8002956:	d101      	bne.n	800295c <HAL_I2S_Init+0x1b8>
 8002958:	4a31      	ldr	r2, [pc, #196]	; (8002a20 <HAL_I2S_Init+0x27c>)
 800295a:	e001      	b.n	8002960 <HAL_I2S_Init+0x1bc>
 800295c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002960:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002964:	f023 030f 	bic.w	r3, r3, #15
 8002968:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a2b      	ldr	r2, [pc, #172]	; (8002a1c <HAL_I2S_Init+0x278>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d101      	bne.n	8002978 <HAL_I2S_Init+0x1d4>
 8002974:	4b2a      	ldr	r3, [pc, #168]	; (8002a20 <HAL_I2S_Init+0x27c>)
 8002976:	e001      	b.n	800297c <HAL_I2S_Init+0x1d8>
 8002978:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800297c:	2202      	movs	r2, #2
 800297e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a25      	ldr	r2, [pc, #148]	; (8002a1c <HAL_I2S_Init+0x278>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d101      	bne.n	800298e <HAL_I2S_Init+0x1ea>
 800298a:	4b25      	ldr	r3, [pc, #148]	; (8002a20 <HAL_I2S_Init+0x27c>)
 800298c:	e001      	b.n	8002992 <HAL_I2S_Init+0x1ee>
 800298e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002992:	69db      	ldr	r3, [r3, #28]
 8002994:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800299e:	d003      	beq.n	80029a8 <HAL_I2S_Init+0x204>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d103      	bne.n	80029b0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80029a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029ac:	613b      	str	r3, [r7, #16]
 80029ae:	e001      	b.n	80029b4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80029b0:	2300      	movs	r3, #0
 80029b2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80029be:	4313      	orrs	r3, r2
 80029c0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80029c8:	4313      	orrs	r3, r2
 80029ca:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80029d2:	4313      	orrs	r3, r2
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	897b      	ldrh	r3, [r7, #10]
 80029d8:	4313      	orrs	r3, r2
 80029da:	b29b      	uxth	r3, r3
 80029dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80029e0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a0d      	ldr	r2, [pc, #52]	; (8002a1c <HAL_I2S_Init+0x278>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d101      	bne.n	80029f0 <HAL_I2S_Init+0x24c>
 80029ec:	4b0c      	ldr	r3, [pc, #48]	; (8002a20 <HAL_I2S_Init+0x27c>)
 80029ee:	e001      	b.n	80029f4 <HAL_I2S_Init+0x250>
 80029f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80029f4:	897a      	ldrh	r2, [r7, #10]
 80029f6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3720      	adds	r7, #32
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	08002b1b 	.word	0x08002b1b
 8002a14:	cccccccd 	.word	0xcccccccd
 8002a18:	08002c31 	.word	0x08002c31
 8002a1c:	40003800 	.word	0x40003800
 8002a20:	40003400 	.word	0x40003400

08002a24 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6c:	881a      	ldrh	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a78:	1c9a      	adds	r2, r3, #2
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	3b01      	subs	r3, #1
 8002a86:	b29a      	uxth	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d10e      	bne.n	8002ab4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002aa4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7ff ffb8 	bl	8002a24 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002ab4:	bf00      	nop
 8002ab6:	3708      	adds	r7, #8
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68da      	ldr	r2, [r3, #12]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ace:	b292      	uxth	r2, r2
 8002ad0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad6:	1c9a      	adds	r2, r3, #2
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	b29a      	uxth	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10e      	bne.n	8002b12 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	685a      	ldr	r2, [r3, #4]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002b02:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f7ff ff93 	bl	8002a38 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002b12:	bf00      	nop
 8002b14:	3708      	adds	r7, #8
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b086      	sub	sp, #24
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d13a      	bne.n	8002bac <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	f003 0301 	and.w	r3, r3, #1
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d109      	bne.n	8002b54 <I2S_IRQHandler+0x3a>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b4a:	2b40      	cmp	r3, #64	; 0x40
 8002b4c:	d102      	bne.n	8002b54 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7ff ffb4 	bl	8002abc <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b5a:	2b40      	cmp	r3, #64	; 0x40
 8002b5c:	d126      	bne.n	8002bac <I2S_IRQHandler+0x92>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f003 0320 	and.w	r3, r3, #32
 8002b68:	2b20      	cmp	r3, #32
 8002b6a:	d11f      	bne.n	8002bac <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	685a      	ldr	r2, [r3, #4]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002b7a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	613b      	str	r3, [r7, #16]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	613b      	str	r3, [r7, #16]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	613b      	str	r3, [r7, #16]
 8002b90:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9e:	f043 0202 	orr.w	r2, r3, #2
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7ff ff50 	bl	8002a4c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	2b03      	cmp	r3, #3
 8002bb6:	d136      	bne.n	8002c26 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d109      	bne.n	8002bd6 <I2S_IRQHandler+0xbc>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bcc:	2b80      	cmp	r3, #128	; 0x80
 8002bce:	d102      	bne.n	8002bd6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f7ff ff45 	bl	8002a60 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	f003 0308 	and.w	r3, r3, #8
 8002bdc:	2b08      	cmp	r3, #8
 8002bde:	d122      	bne.n	8002c26 <I2S_IRQHandler+0x10c>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f003 0320 	and.w	r3, r3, #32
 8002bea:	2b20      	cmp	r3, #32
 8002bec:	d11b      	bne.n	8002c26 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	685a      	ldr	r2, [r3, #4]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002bfc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	60fb      	str	r3, [r7, #12]
 8002c0a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c18:	f043 0204 	orr.w	r2, r3, #4
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f7ff ff13 	bl	8002a4c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002c26:	bf00      	nop
 8002c28:	3718      	adds	r7, #24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
	...

08002c30 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b088      	sub	sp, #32
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a92      	ldr	r2, [pc, #584]	; (8002e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d101      	bne.n	8002c4e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002c4a:	4b92      	ldr	r3, [pc, #584]	; (8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c4c:	e001      	b.n	8002c52 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002c4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a8b      	ldr	r2, [pc, #556]	; (8002e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d101      	bne.n	8002c6c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002c68:	4b8a      	ldr	r3, [pc, #552]	; (8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c6a:	e001      	b.n	8002c70 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002c6c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c7c:	d004      	beq.n	8002c88 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f040 8099 	bne.w	8002dba <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d107      	bne.n	8002ca2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d002      	beq.n	8002ca2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 f925 	bl	8002eec <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d107      	bne.n	8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d002      	beq.n	8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 f9c8 	bl	800304c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cc2:	2b40      	cmp	r3, #64	; 0x40
 8002cc4:	d13a      	bne.n	8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	f003 0320 	and.w	r3, r3, #32
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d035      	beq.n	8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a6e      	ldr	r2, [pc, #440]	; (8002e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d101      	bne.n	8002cde <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002cda:	4b6e      	ldr	r3, [pc, #440]	; (8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002cdc:	e001      	b.n	8002ce2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002cde:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4969      	ldr	r1, [pc, #420]	; (8002e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002cea:	428b      	cmp	r3, r1
 8002cec:	d101      	bne.n	8002cf2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002cee:	4b69      	ldr	r3, [pc, #420]	; (8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002cf0:	e001      	b.n	8002cf6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002cf2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002cf6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002cfa:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002d0a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	60fb      	str	r3, [r7, #12]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	60fb      	str	r3, [r7, #12]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	60fb      	str	r3, [r7, #12]
 8002d20:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2e:	f043 0202 	orr.w	r2, r3, #2
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7ff fe88 	bl	8002a4c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	f003 0308 	and.w	r3, r3, #8
 8002d42:	2b08      	cmp	r3, #8
 8002d44:	f040 80c3 	bne.w	8002ece <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	f000 80bd 	beq.w	8002ece <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	685a      	ldr	r2, [r3, #4]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002d62:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a49      	ldr	r2, [pc, #292]	; (8002e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d101      	bne.n	8002d72 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002d6e:	4b49      	ldr	r3, [pc, #292]	; (8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d70:	e001      	b.n	8002d76 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002d72:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4944      	ldr	r1, [pc, #272]	; (8002e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d7e:	428b      	cmp	r3, r1
 8002d80:	d101      	bne.n	8002d86 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002d82:	4b44      	ldr	r3, [pc, #272]	; (8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d84:	e001      	b.n	8002d8a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002d86:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d8a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002d8e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002d90:	2300      	movs	r3, #0
 8002d92:	60bb      	str	r3, [r7, #8]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	60bb      	str	r3, [r7, #8]
 8002d9c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2201      	movs	r2, #1
 8002da2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002daa:	f043 0204 	orr.w	r2, r3, #4
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f7ff fe4a 	bl	8002a4c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002db8:	e089      	b.n	8002ece <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	f003 0302 	and.w	r3, r3, #2
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d107      	bne.n	8002dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d002      	beq.n	8002dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 f8be 	bl	8002f50 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d107      	bne.n	8002dee <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d002      	beq.n	8002dee <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 f8fd 	bl	8002fe8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002df4:	2b40      	cmp	r3, #64	; 0x40
 8002df6:	d12f      	bne.n	8002e58 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	f003 0320 	and.w	r3, r3, #32
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d02a      	beq.n	8002e58 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e10:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a1e      	ldr	r2, [pc, #120]	; (8002e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d101      	bne.n	8002e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002e1c:	4b1d      	ldr	r3, [pc, #116]	; (8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e1e:	e001      	b.n	8002e24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002e20:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e24:	685a      	ldr	r2, [r3, #4]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4919      	ldr	r1, [pc, #100]	; (8002e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e2c:	428b      	cmp	r3, r1
 8002e2e:	d101      	bne.n	8002e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002e30:	4b18      	ldr	r3, [pc, #96]	; (8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e32:	e001      	b.n	8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002e34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e38:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e3c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4a:	f043 0202 	orr.w	r2, r3, #2
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7ff fdfa 	bl	8002a4c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	f003 0308 	and.w	r3, r3, #8
 8002e5e:	2b08      	cmp	r3, #8
 8002e60:	d136      	bne.n	8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	f003 0320 	and.w	r3, r3, #32
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d031      	beq.n	8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a07      	ldr	r2, [pc, #28]	; (8002e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d101      	bne.n	8002e7a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002e76:	4b07      	ldr	r3, [pc, #28]	; (8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e78:	e001      	b.n	8002e7e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002e7a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4902      	ldr	r1, [pc, #8]	; (8002e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e86:	428b      	cmp	r3, r1
 8002e88:	d106      	bne.n	8002e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002e8a:	4b02      	ldr	r3, [pc, #8]	; (8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e8c:	e006      	b.n	8002e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002e8e:	bf00      	nop
 8002e90:	40003800 	.word	0x40003800
 8002e94:	40003400 	.word	0x40003400
 8002e98:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e9c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002ea0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002eb0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ebe:	f043 0204 	orr.w	r2, r3, #4
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f7ff fdc0 	bl	8002a4c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002ecc:	e000      	b.n	8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002ece:	bf00      	nop
}
 8002ed0:	bf00      	nop
 8002ed2:	3720      	adds	r7, #32
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef8:	1c99      	adds	r1, r3, #2
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	6251      	str	r1, [r2, #36]	; 0x24
 8002efe:	881a      	ldrh	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d113      	bne.n	8002f46 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f2c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d106      	bne.n	8002f46 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f7ff ffc9 	bl	8002ed8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f46:	bf00      	nop
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
	...

08002f50 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	1c99      	adds	r1, r3, #2
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	6251      	str	r1, [r2, #36]	; 0x24
 8002f62:	8819      	ldrh	r1, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a1d      	ldr	r2, [pc, #116]	; (8002fe0 <I2SEx_TxISR_I2SExt+0x90>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d101      	bne.n	8002f72 <I2SEx_TxISR_I2SExt+0x22>
 8002f6e:	4b1d      	ldr	r3, [pc, #116]	; (8002fe4 <I2SEx_TxISR_I2SExt+0x94>)
 8002f70:	e001      	b.n	8002f76 <I2SEx_TxISR_I2SExt+0x26>
 8002f72:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f76:	460a      	mov	r2, r1
 8002f78:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	3b01      	subs	r3, #1
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d121      	bne.n	8002fd6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a12      	ldr	r2, [pc, #72]	; (8002fe0 <I2SEx_TxISR_I2SExt+0x90>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d101      	bne.n	8002fa0 <I2SEx_TxISR_I2SExt+0x50>
 8002f9c:	4b11      	ldr	r3, [pc, #68]	; (8002fe4 <I2SEx_TxISR_I2SExt+0x94>)
 8002f9e:	e001      	b.n	8002fa4 <I2SEx_TxISR_I2SExt+0x54>
 8002fa0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	490d      	ldr	r1, [pc, #52]	; (8002fe0 <I2SEx_TxISR_I2SExt+0x90>)
 8002fac:	428b      	cmp	r3, r1
 8002fae:	d101      	bne.n	8002fb4 <I2SEx_TxISR_I2SExt+0x64>
 8002fb0:	4b0c      	ldr	r3, [pc, #48]	; (8002fe4 <I2SEx_TxISR_I2SExt+0x94>)
 8002fb2:	e001      	b.n	8002fb8 <I2SEx_TxISR_I2SExt+0x68>
 8002fb4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fb8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002fbc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d106      	bne.n	8002fd6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f7ff ff81 	bl	8002ed8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002fd6:	bf00      	nop
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40003800 	.word	0x40003800
 8002fe4:	40003400 	.word	0x40003400

08002fe8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68d8      	ldr	r0, [r3, #12]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffa:	1c99      	adds	r1, r3, #2
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003000:	b282      	uxth	r2, r0
 8003002:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003008:	b29b      	uxth	r3, r3
 800300a:	3b01      	subs	r3, #1
 800300c:	b29a      	uxth	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003016:	b29b      	uxth	r3, r3
 8003018:	2b00      	cmp	r3, #0
 800301a:	d113      	bne.n	8003044 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	685a      	ldr	r2, [r3, #4]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800302a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003030:	b29b      	uxth	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d106      	bne.n	8003044 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f7ff ff4a 	bl	8002ed8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003044:	bf00      	nop
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a20      	ldr	r2, [pc, #128]	; (80030dc <I2SEx_RxISR_I2SExt+0x90>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d101      	bne.n	8003062 <I2SEx_RxISR_I2SExt+0x16>
 800305e:	4b20      	ldr	r3, [pc, #128]	; (80030e0 <I2SEx_RxISR_I2SExt+0x94>)
 8003060:	e001      	b.n	8003066 <I2SEx_RxISR_I2SExt+0x1a>
 8003062:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003066:	68d8      	ldr	r0, [r3, #12]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306c:	1c99      	adds	r1, r3, #2
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003072:	b282      	uxth	r2, r0
 8003074:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800307a:	b29b      	uxth	r3, r3
 800307c:	3b01      	subs	r3, #1
 800307e:	b29a      	uxth	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003088:	b29b      	uxth	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d121      	bne.n	80030d2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a12      	ldr	r2, [pc, #72]	; (80030dc <I2SEx_RxISR_I2SExt+0x90>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d101      	bne.n	800309c <I2SEx_RxISR_I2SExt+0x50>
 8003098:	4b11      	ldr	r3, [pc, #68]	; (80030e0 <I2SEx_RxISR_I2SExt+0x94>)
 800309a:	e001      	b.n	80030a0 <I2SEx_RxISR_I2SExt+0x54>
 800309c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	490d      	ldr	r1, [pc, #52]	; (80030dc <I2SEx_RxISR_I2SExt+0x90>)
 80030a8:	428b      	cmp	r3, r1
 80030aa:	d101      	bne.n	80030b0 <I2SEx_RxISR_I2SExt+0x64>
 80030ac:	4b0c      	ldr	r3, [pc, #48]	; (80030e0 <I2SEx_RxISR_I2SExt+0x94>)
 80030ae:	e001      	b.n	80030b4 <I2SEx_RxISR_I2SExt+0x68>
 80030b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80030b4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80030b8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030be:	b29b      	uxth	r3, r3
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d106      	bne.n	80030d2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f7ff ff03 	bl	8002ed8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80030d2:	bf00      	nop
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	40003800 	.word	0x40003800
 80030e0:	40003400 	.word	0x40003400

080030e4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80030e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030e6:	b08f      	sub	sp, #60	; 0x3c
 80030e8:	af0a      	add	r7, sp, #40	; 0x28
 80030ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e10f      	b.n	8003316 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	d106      	bne.n	8003116 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f005 fd35 	bl	8008b80 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2203      	movs	r2, #3
 800311a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003126:	2b00      	cmp	r3, #0
 8003128:	d102      	bne.n	8003130 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f002 fbb4 	bl	80058a2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	603b      	str	r3, [r7, #0]
 8003140:	687e      	ldr	r6, [r7, #4]
 8003142:	466d      	mov	r5, sp
 8003144:	f106 0410 	add.w	r4, r6, #16
 8003148:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800314a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800314c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800314e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003150:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003154:	e885 0003 	stmia.w	r5, {r0, r1}
 8003158:	1d33      	adds	r3, r6, #4
 800315a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800315c:	6838      	ldr	r0, [r7, #0]
 800315e:	f002 fa8b 	bl	8005678 <USB_CoreInit>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d005      	beq.n	8003174 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e0d0      	b.n	8003316 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2100      	movs	r1, #0
 800317a:	4618      	mov	r0, r3
 800317c:	f002 fba2 	bl	80058c4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003180:	2300      	movs	r3, #0
 8003182:	73fb      	strb	r3, [r7, #15]
 8003184:	e04a      	b.n	800321c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003186:	7bfa      	ldrb	r2, [r7, #15]
 8003188:	6879      	ldr	r1, [r7, #4]
 800318a:	4613      	mov	r3, r2
 800318c:	00db      	lsls	r3, r3, #3
 800318e:	4413      	add	r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	440b      	add	r3, r1
 8003194:	333d      	adds	r3, #61	; 0x3d
 8003196:	2201      	movs	r2, #1
 8003198:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800319a:	7bfa      	ldrb	r2, [r7, #15]
 800319c:	6879      	ldr	r1, [r7, #4]
 800319e:	4613      	mov	r3, r2
 80031a0:	00db      	lsls	r3, r3, #3
 80031a2:	4413      	add	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	440b      	add	r3, r1
 80031a8:	333c      	adds	r3, #60	; 0x3c
 80031aa:	7bfa      	ldrb	r2, [r7, #15]
 80031ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80031ae:	7bfa      	ldrb	r2, [r7, #15]
 80031b0:	7bfb      	ldrb	r3, [r7, #15]
 80031b2:	b298      	uxth	r0, r3
 80031b4:	6879      	ldr	r1, [r7, #4]
 80031b6:	4613      	mov	r3, r2
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	4413      	add	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	440b      	add	r3, r1
 80031c0:	3344      	adds	r3, #68	; 0x44
 80031c2:	4602      	mov	r2, r0
 80031c4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80031c6:	7bfa      	ldrb	r2, [r7, #15]
 80031c8:	6879      	ldr	r1, [r7, #4]
 80031ca:	4613      	mov	r3, r2
 80031cc:	00db      	lsls	r3, r3, #3
 80031ce:	4413      	add	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	440b      	add	r3, r1
 80031d4:	3340      	adds	r3, #64	; 0x40
 80031d6:	2200      	movs	r2, #0
 80031d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80031da:	7bfa      	ldrb	r2, [r7, #15]
 80031dc:	6879      	ldr	r1, [r7, #4]
 80031de:	4613      	mov	r3, r2
 80031e0:	00db      	lsls	r3, r3, #3
 80031e2:	4413      	add	r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	440b      	add	r3, r1
 80031e8:	3348      	adds	r3, #72	; 0x48
 80031ea:	2200      	movs	r2, #0
 80031ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80031ee:	7bfa      	ldrb	r2, [r7, #15]
 80031f0:	6879      	ldr	r1, [r7, #4]
 80031f2:	4613      	mov	r3, r2
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	4413      	add	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	440b      	add	r3, r1
 80031fc:	334c      	adds	r3, #76	; 0x4c
 80031fe:	2200      	movs	r2, #0
 8003200:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003202:	7bfa      	ldrb	r2, [r7, #15]
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	4613      	mov	r3, r2
 8003208:	00db      	lsls	r3, r3, #3
 800320a:	4413      	add	r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	440b      	add	r3, r1
 8003210:	3354      	adds	r3, #84	; 0x54
 8003212:	2200      	movs	r2, #0
 8003214:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003216:	7bfb      	ldrb	r3, [r7, #15]
 8003218:	3301      	adds	r3, #1
 800321a:	73fb      	strb	r3, [r7, #15]
 800321c:	7bfa      	ldrb	r2, [r7, #15]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	429a      	cmp	r2, r3
 8003224:	d3af      	bcc.n	8003186 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003226:	2300      	movs	r3, #0
 8003228:	73fb      	strb	r3, [r7, #15]
 800322a:	e044      	b.n	80032b6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800322c:	7bfa      	ldrb	r2, [r7, #15]
 800322e:	6879      	ldr	r1, [r7, #4]
 8003230:	4613      	mov	r3, r2
 8003232:	00db      	lsls	r3, r3, #3
 8003234:	4413      	add	r3, r2
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	440b      	add	r3, r1
 800323a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800323e:	2200      	movs	r2, #0
 8003240:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003242:	7bfa      	ldrb	r2, [r7, #15]
 8003244:	6879      	ldr	r1, [r7, #4]
 8003246:	4613      	mov	r3, r2
 8003248:	00db      	lsls	r3, r3, #3
 800324a:	4413      	add	r3, r2
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	440b      	add	r3, r1
 8003250:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003254:	7bfa      	ldrb	r2, [r7, #15]
 8003256:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003258:	7bfa      	ldrb	r2, [r7, #15]
 800325a:	6879      	ldr	r1, [r7, #4]
 800325c:	4613      	mov	r3, r2
 800325e:	00db      	lsls	r3, r3, #3
 8003260:	4413      	add	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	440b      	add	r3, r1
 8003266:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800326a:	2200      	movs	r2, #0
 800326c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800326e:	7bfa      	ldrb	r2, [r7, #15]
 8003270:	6879      	ldr	r1, [r7, #4]
 8003272:	4613      	mov	r3, r2
 8003274:	00db      	lsls	r3, r3, #3
 8003276:	4413      	add	r3, r2
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	440b      	add	r3, r1
 800327c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003284:	7bfa      	ldrb	r2, [r7, #15]
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	4413      	add	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003296:	2200      	movs	r2, #0
 8003298:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800329a:	7bfa      	ldrb	r2, [r7, #15]
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	4613      	mov	r3, r2
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	4413      	add	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	440b      	add	r3, r1
 80032a8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032b0:	7bfb      	ldrb	r3, [r7, #15]
 80032b2:	3301      	adds	r3, #1
 80032b4:	73fb      	strb	r3, [r7, #15]
 80032b6:	7bfa      	ldrb	r2, [r7, #15]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d3b5      	bcc.n	800322c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	603b      	str	r3, [r7, #0]
 80032c6:	687e      	ldr	r6, [r7, #4]
 80032c8:	466d      	mov	r5, sp
 80032ca:	f106 0410 	add.w	r4, r6, #16
 80032ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80032d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80032d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80032d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80032d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80032da:	e885 0003 	stmia.w	r5, {r0, r1}
 80032de:	1d33      	adds	r3, r6, #4
 80032e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032e2:	6838      	ldr	r0, [r7, #0]
 80032e4:	f002 fb3a 	bl	800595c <USB_DevInit>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d005      	beq.n	80032fa <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2202      	movs	r2, #2
 80032f2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e00d      	b.n	8003316 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4618      	mov	r0, r3
 8003310:	f003 fc89 	bl	8006c26 <USB_DevDisconnect>

  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3714      	adds	r7, #20
 800331a:	46bd      	mov	sp, r7
 800331c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800331e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b084      	sub	sp, #16
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003332:	2b01      	cmp	r3, #1
 8003334:	d101      	bne.n	800333a <HAL_PCD_Start+0x1c>
 8003336:	2302      	movs	r3, #2
 8003338:	e020      	b.n	800337c <HAL_PCD_Start+0x5e>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003346:	2b01      	cmp	r3, #1
 8003348:	d109      	bne.n	800335e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800334e:	2b01      	cmp	r3, #1
 8003350:	d005      	beq.n	800335e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003356:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4618      	mov	r0, r3
 8003364:	f002 fa8c 	bl	8005880 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f003 fc39 	bl	8006be4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003384:	b590      	push	{r4, r7, lr}
 8003386:	b08d      	sub	sp, #52	; 0x34
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003392:	6a3b      	ldr	r3, [r7, #32]
 8003394:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4618      	mov	r0, r3
 800339c:	f003 fcf7 	bl	8006d8e <USB_GetMode>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f040 848a 	bne.w	8003cbc <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f003 fc5b 	bl	8006c68 <USB_ReadInterrupts>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 8480 	beq.w	8003cba <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	0a1b      	lsrs	r3, r3, #8
 80033c4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f003 fc48 	bl	8006c68 <USB_ReadInterrupts>
 80033d8:	4603      	mov	r3, r0
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d107      	bne.n	80033f2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	695a      	ldr	r2, [r3, #20]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f002 0202 	and.w	r2, r2, #2
 80033f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f003 fc36 	bl	8006c68 <USB_ReadInterrupts>
 80033fc:	4603      	mov	r3, r0
 80033fe:	f003 0310 	and.w	r3, r3, #16
 8003402:	2b10      	cmp	r3, #16
 8003404:	d161      	bne.n	80034ca <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	699a      	ldr	r2, [r3, #24]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0210 	bic.w	r2, r2, #16
 8003414:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003416:	6a3b      	ldr	r3, [r7, #32]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	f003 020f 	and.w	r2, r3, #15
 8003422:	4613      	mov	r3, r2
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	4413      	add	r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	4413      	add	r3, r2
 8003432:	3304      	adds	r3, #4
 8003434:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	0c5b      	lsrs	r3, r3, #17
 800343a:	f003 030f 	and.w	r3, r3, #15
 800343e:	2b02      	cmp	r3, #2
 8003440:	d124      	bne.n	800348c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003442:	69ba      	ldr	r2, [r7, #24]
 8003444:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003448:	4013      	ands	r3, r2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d035      	beq.n	80034ba <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	091b      	lsrs	r3, r3, #4
 8003456:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003458:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800345c:	b29b      	uxth	r3, r3
 800345e:	461a      	mov	r2, r3
 8003460:	6a38      	ldr	r0, [r7, #32]
 8003462:	f003 fa6d 	bl	8006940 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	691a      	ldr	r2, [r3, #16]
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	091b      	lsrs	r3, r3, #4
 800346e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003472:	441a      	add	r2, r3
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	6a1a      	ldr	r2, [r3, #32]
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	091b      	lsrs	r3, r3, #4
 8003480:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003484:	441a      	add	r2, r3
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	621a      	str	r2, [r3, #32]
 800348a:	e016      	b.n	80034ba <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	0c5b      	lsrs	r3, r3, #17
 8003490:	f003 030f 	and.w	r3, r3, #15
 8003494:	2b06      	cmp	r3, #6
 8003496:	d110      	bne.n	80034ba <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800349e:	2208      	movs	r2, #8
 80034a0:	4619      	mov	r1, r3
 80034a2:	6a38      	ldr	r0, [r7, #32]
 80034a4:	f003 fa4c 	bl	8006940 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	6a1a      	ldr	r2, [r3, #32]
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	091b      	lsrs	r3, r3, #4
 80034b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034b4:	441a      	add	r2, r3
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	699a      	ldr	r2, [r3, #24]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f042 0210 	orr.w	r2, r2, #16
 80034c8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f003 fbca 	bl	8006c68 <USB_ReadInterrupts>
 80034d4:	4603      	mov	r3, r0
 80034d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034da:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80034de:	f040 80a7 	bne.w	8003630 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80034e2:	2300      	movs	r3, #0
 80034e4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f003 fbcf 	bl	8006c8e <USB_ReadDevAllOutEpInterrupt>
 80034f0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80034f2:	e099      	b.n	8003628 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80034f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f000 808e 	beq.w	800361c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003506:	b2d2      	uxtb	r2, r2
 8003508:	4611      	mov	r1, r2
 800350a:	4618      	mov	r0, r3
 800350c:	f003 fbf3 	bl	8006cf6 <USB_ReadDevOutEPInterrupt>
 8003510:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00c      	beq.n	8003536 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800351c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351e:	015a      	lsls	r2, r3, #5
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	4413      	add	r3, r2
 8003524:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003528:	461a      	mov	r2, r3
 800352a:	2301      	movs	r3, #1
 800352c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800352e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 feab 	bl	800428c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	f003 0308 	and.w	r3, r3, #8
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00c      	beq.n	800355a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003542:	015a      	lsls	r2, r3, #5
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	4413      	add	r3, r2
 8003548:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800354c:	461a      	mov	r2, r3
 800354e:	2308      	movs	r3, #8
 8003550:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003552:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 ff81 	bl	800445c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	f003 0310 	and.w	r3, r3, #16
 8003560:	2b00      	cmp	r3, #0
 8003562:	d008      	beq.n	8003576 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003566:	015a      	lsls	r2, r3, #5
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	4413      	add	r3, r2
 800356c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003570:	461a      	mov	r2, r3
 8003572:	2310      	movs	r3, #16
 8003574:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	f003 0302 	and.w	r3, r3, #2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d030      	beq.n	80035e2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003580:	6a3b      	ldr	r3, [r7, #32]
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003588:	2b80      	cmp	r3, #128	; 0x80
 800358a:	d109      	bne.n	80035a0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	69fa      	ldr	r2, [r7, #28]
 8003596:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800359a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800359e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80035a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035a2:	4613      	mov	r3, r2
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	4413      	add	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	4413      	add	r3, r2
 80035b2:	3304      	adds	r3, #4
 80035b4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	78db      	ldrb	r3, [r3, #3]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d108      	bne.n	80035d0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	2200      	movs	r2, #0
 80035c2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80035c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	4619      	mov	r1, r3
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f005 fbe2 	bl	8008d94 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80035d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d2:	015a      	lsls	r2, r3, #5
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	4413      	add	r3, r2
 80035d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035dc:	461a      	mov	r2, r3
 80035de:	2302      	movs	r3, #2
 80035e0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	f003 0320 	and.w	r3, r3, #32
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d008      	beq.n	80035fe <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80035ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ee:	015a      	lsls	r2, r3, #5
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	4413      	add	r3, r2
 80035f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035f8:	461a      	mov	r2, r3
 80035fa:	2320      	movs	r3, #32
 80035fc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d009      	beq.n	800361c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360a:	015a      	lsls	r2, r3, #5
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	4413      	add	r3, r2
 8003610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003614:	461a      	mov	r2, r3
 8003616:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800361a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800361c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361e:	3301      	adds	r3, #1
 8003620:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003624:	085b      	lsrs	r3, r3, #1
 8003626:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362a:	2b00      	cmp	r3, #0
 800362c:	f47f af62 	bne.w	80034f4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4618      	mov	r0, r3
 8003636:	f003 fb17 	bl	8006c68 <USB_ReadInterrupts>
 800363a:	4603      	mov	r3, r0
 800363c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003640:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003644:	f040 80db 	bne.w	80037fe <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4618      	mov	r0, r3
 800364e:	f003 fb38 	bl	8006cc2 <USB_ReadDevAllInEpInterrupt>
 8003652:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003654:	2300      	movs	r3, #0
 8003656:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003658:	e0cd      	b.n	80037f6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800365a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 80c2 	beq.w	80037ea <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800366c:	b2d2      	uxtb	r2, r2
 800366e:	4611      	mov	r1, r2
 8003670:	4618      	mov	r0, r3
 8003672:	f003 fb5e 	bl	8006d32 <USB_ReadDevInEPInterrupt>
 8003676:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	f003 0301 	and.w	r3, r3, #1
 800367e:	2b00      	cmp	r3, #0
 8003680:	d057      	beq.n	8003732 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003684:	f003 030f 	and.w	r3, r3, #15
 8003688:	2201      	movs	r2, #1
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003696:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	43db      	mvns	r3, r3
 800369c:	69f9      	ldr	r1, [r7, #28]
 800369e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80036a2:	4013      	ands	r3, r2
 80036a4:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80036a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a8:	015a      	lsls	r2, r3, #5
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	4413      	add	r3, r2
 80036ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80036b2:	461a      	mov	r2, r3
 80036b4:	2301      	movs	r3, #1
 80036b6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d132      	bne.n	8003726 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80036c0:	6879      	ldr	r1, [r7, #4]
 80036c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036c4:	4613      	mov	r3, r2
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	4413      	add	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	440b      	add	r3, r1
 80036ce:	334c      	adds	r3, #76	; 0x4c
 80036d0:	6819      	ldr	r1, [r3, #0]
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036d6:	4613      	mov	r3, r2
 80036d8:	00db      	lsls	r3, r3, #3
 80036da:	4413      	add	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4403      	add	r3, r0
 80036e0:	3348      	adds	r3, #72	; 0x48
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4419      	add	r1, r3
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ea:	4613      	mov	r3, r2
 80036ec:	00db      	lsls	r3, r3, #3
 80036ee:	4413      	add	r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	4403      	add	r3, r0
 80036f4:	334c      	adds	r3, #76	; 0x4c
 80036f6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80036f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d113      	bne.n	8003726 <HAL_PCD_IRQHandler+0x3a2>
 80036fe:	6879      	ldr	r1, [r7, #4]
 8003700:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003702:	4613      	mov	r3, r2
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	4413      	add	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	440b      	add	r3, r1
 800370c:	3354      	adds	r3, #84	; 0x54
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d108      	bne.n	8003726 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6818      	ldr	r0, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800371e:	461a      	mov	r2, r3
 8003720:	2101      	movs	r1, #1
 8003722:	f003 fb65 	bl	8006df0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003728:	b2db      	uxtb	r3, r3
 800372a:	4619      	mov	r1, r3
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f005 fab6 	bl	8008c9e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	f003 0308 	and.w	r3, r3, #8
 8003738:	2b00      	cmp	r3, #0
 800373a:	d008      	beq.n	800374e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800373c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373e:	015a      	lsls	r2, r3, #5
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	4413      	add	r3, r2
 8003744:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003748:	461a      	mov	r2, r3
 800374a:	2308      	movs	r3, #8
 800374c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	f003 0310 	and.w	r3, r3, #16
 8003754:	2b00      	cmp	r3, #0
 8003756:	d008      	beq.n	800376a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375a:	015a      	lsls	r2, r3, #5
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	4413      	add	r3, r2
 8003760:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003764:	461a      	mov	r2, r3
 8003766:	2310      	movs	r3, #16
 8003768:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003770:	2b00      	cmp	r3, #0
 8003772:	d008      	beq.n	8003786 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003776:	015a      	lsls	r2, r3, #5
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	4413      	add	r3, r2
 800377c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003780:	461a      	mov	r2, r3
 8003782:	2340      	movs	r3, #64	; 0x40
 8003784:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d023      	beq.n	80037d8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003790:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003792:	6a38      	ldr	r0, [r7, #32]
 8003794:	f002 fa46 	bl	8005c24 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800379a:	4613      	mov	r3, r2
 800379c:	00db      	lsls	r3, r3, #3
 800379e:	4413      	add	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	3338      	adds	r3, #56	; 0x38
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	4413      	add	r3, r2
 80037a8:	3304      	adds	r3, #4
 80037aa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	78db      	ldrb	r3, [r3, #3]
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d108      	bne.n	80037c6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	2200      	movs	r2, #0
 80037b8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80037ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	4619      	mov	r1, r3
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f005 faf9 	bl	8008db8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80037c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c8:	015a      	lsls	r2, r3, #5
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	4413      	add	r3, r2
 80037ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037d2:	461a      	mov	r2, r3
 80037d4:	2302      	movs	r3, #2
 80037d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d003      	beq.n	80037ea <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80037e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 fcc3 	bl	8004170 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	3301      	adds	r3, #1
 80037ee:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80037f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f2:	085b      	lsrs	r3, r3, #1
 80037f4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80037f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f47f af2e 	bne.w	800365a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4618      	mov	r0, r3
 8003804:	f003 fa30 	bl	8006c68 <USB_ReadInterrupts>
 8003808:	4603      	mov	r3, r0
 800380a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800380e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003812:	d122      	bne.n	800385a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	69fa      	ldr	r2, [r7, #28]
 800381e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003822:	f023 0301 	bic.w	r3, r3, #1
 8003826:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800382e:	2b01      	cmp	r3, #1
 8003830:	d108      	bne.n	8003844 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800383a:	2100      	movs	r1, #0
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f000 feab 	bl	8004598 <HAL_PCDEx_LPM_Callback>
 8003842:	e002      	b.n	800384a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f005 fa97 	bl	8008d78 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695a      	ldr	r2, [r3, #20]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003858:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4618      	mov	r0, r3
 8003860:	f003 fa02 	bl	8006c68 <USB_ReadInterrupts>
 8003864:	4603      	mov	r3, r0
 8003866:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800386a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800386e:	d112      	bne.n	8003896 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	f003 0301 	and.w	r3, r3, #1
 800387c:	2b01      	cmp	r3, #1
 800387e:	d102      	bne.n	8003886 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f005 fa53 	bl	8008d2c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	695a      	ldr	r2, [r3, #20]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003894:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4618      	mov	r0, r3
 800389c:	f003 f9e4 	bl	8006c68 <USB_ReadInterrupts>
 80038a0:	4603      	mov	r3, r0
 80038a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038aa:	f040 80b7 	bne.w	8003a1c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	69fa      	ldr	r2, [r7, #28]
 80038b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038bc:	f023 0301 	bic.w	r3, r3, #1
 80038c0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2110      	movs	r1, #16
 80038c8:	4618      	mov	r0, r3
 80038ca:	f002 f9ab 	bl	8005c24 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038ce:	2300      	movs	r3, #0
 80038d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038d2:	e046      	b.n	8003962 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80038d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038d6:	015a      	lsls	r2, r3, #5
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	4413      	add	r3, r2
 80038dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038e0:	461a      	mov	r2, r3
 80038e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80038e6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80038e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038ea:	015a      	lsls	r2, r3, #5
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	4413      	add	r3, r2
 80038f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038f8:	0151      	lsls	r1, r2, #5
 80038fa:	69fa      	ldr	r2, [r7, #28]
 80038fc:	440a      	add	r2, r1
 80038fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003902:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003906:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800390a:	015a      	lsls	r2, r3, #5
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	4413      	add	r3, r2
 8003910:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003914:	461a      	mov	r2, r3
 8003916:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800391a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800391c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800391e:	015a      	lsls	r2, r3, #5
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	4413      	add	r3, r2
 8003924:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800392c:	0151      	lsls	r1, r2, #5
 800392e:	69fa      	ldr	r2, [r7, #28]
 8003930:	440a      	add	r2, r1
 8003932:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003936:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800393a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800393c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800393e:	015a      	lsls	r2, r3, #5
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	4413      	add	r3, r2
 8003944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800394c:	0151      	lsls	r1, r2, #5
 800394e:	69fa      	ldr	r2, [r7, #28]
 8003950:	440a      	add	r2, r1
 8003952:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003956:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800395a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800395c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800395e:	3301      	adds	r3, #1
 8003960:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003968:	429a      	cmp	r2, r3
 800396a:	d3b3      	bcc.n	80038d4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003972:	69db      	ldr	r3, [r3, #28]
 8003974:	69fa      	ldr	r2, [r7, #28]
 8003976:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800397a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800397e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003984:	2b00      	cmp	r3, #0
 8003986:	d016      	beq.n	80039b6 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800398e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003992:	69fa      	ldr	r2, [r7, #28]
 8003994:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003998:	f043 030b 	orr.w	r3, r3, #11
 800399c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a8:	69fa      	ldr	r2, [r7, #28]
 80039aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039ae:	f043 030b 	orr.w	r3, r3, #11
 80039b2:	6453      	str	r3, [r2, #68]	; 0x44
 80039b4:	e015      	b.n	80039e2 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	69fa      	ldr	r2, [r7, #28]
 80039c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80039c8:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80039cc:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	69fa      	ldr	r2, [r7, #28]
 80039d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039dc:	f043 030b 	orr.w	r3, r3, #11
 80039e0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	69fa      	ldr	r2, [r7, #28]
 80039ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039f0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80039f4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6818      	ldr	r0, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003a06:	461a      	mov	r2, r3
 8003a08:	f003 f9f2 	bl	8006df0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	695a      	ldr	r2, [r3, #20]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003a1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4618      	mov	r0, r3
 8003a22:	f003 f921 	bl	8006c68 <USB_ReadInterrupts>
 8003a26:	4603      	mov	r3, r0
 8003a28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a30:	d124      	bne.n	8003a7c <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f003 f9b7 	bl	8006daa <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4618      	mov	r0, r3
 8003a42:	f002 f96c 	bl	8005d1e <USB_GetDevSpeed>
 8003a46:	4603      	mov	r3, r0
 8003a48:	461a      	mov	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681c      	ldr	r4, [r3, #0]
 8003a52:	f001 fa11 	bl	8004e78 <HAL_RCC_GetHCLKFreq>
 8003a56:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	4620      	mov	r0, r4
 8003a62:	f001 fe6b 	bl	800573c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f005 f941 	bl	8008cee <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	695a      	ldr	r2, [r3, #20]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003a7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f003 f8f1 	bl	8006c68 <USB_ReadInterrupts>
 8003a86:	4603      	mov	r3, r0
 8003a88:	f003 0308 	and.w	r3, r3, #8
 8003a8c:	2b08      	cmp	r3, #8
 8003a8e:	d10a      	bne.n	8003aa6 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f005 f91e 	bl	8008cd2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	695a      	ldr	r2, [r3, #20]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f002 0208 	and.w	r2, r2, #8
 8003aa4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f003 f8dc 	bl	8006c68 <USB_ReadInterrupts>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ab6:	2b80      	cmp	r3, #128	; 0x80
 8003ab8:	d122      	bne.n	8003b00 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003aba:	6a3b      	ldr	r3, [r7, #32]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ac2:	6a3b      	ldr	r3, [r7, #32]
 8003ac4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8003aca:	e014      	b.n	8003af6 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003acc:	6879      	ldr	r1, [r7, #4]
 8003ace:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	00db      	lsls	r3, r3, #3
 8003ad4:	4413      	add	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	440b      	add	r3, r1
 8003ada:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d105      	bne.n	8003af0 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	4619      	mov	r1, r3
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 fb0f 	bl	800410e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af2:	3301      	adds	r3, #1
 8003af4:	627b      	str	r3, [r7, #36]	; 0x24
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d3e5      	bcc.n	8003acc <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f003 f8af 	bl	8006c68 <USB_ReadInterrupts>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b14:	d13b      	bne.n	8003b8e <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b16:	2301      	movs	r3, #1
 8003b18:	627b      	str	r3, [r7, #36]	; 0x24
 8003b1a:	e02b      	b.n	8003b74 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1e:	015a      	lsls	r2, r3, #5
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	4413      	add	r3, r2
 8003b24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003b2c:	6879      	ldr	r1, [r7, #4]
 8003b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b30:	4613      	mov	r3, r2
 8003b32:	00db      	lsls	r3, r3, #3
 8003b34:	4413      	add	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	440b      	add	r3, r1
 8003b3a:	3340      	adds	r3, #64	; 0x40
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d115      	bne.n	8003b6e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003b42:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	da12      	bge.n	8003b6e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003b48:	6879      	ldr	r1, [r7, #4]
 8003b4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	00db      	lsls	r3, r3, #3
 8003b50:	4413      	add	r3, r2
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	440b      	add	r3, r1
 8003b56:	333f      	adds	r3, #63	; 0x3f
 8003b58:	2201      	movs	r2, #1
 8003b5a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	4619      	mov	r1, r3
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 fad0 	bl	800410e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b70:	3301      	adds	r3, #1
 8003b72:	627b      	str	r3, [r7, #36]	; 0x24
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d3ce      	bcc.n	8003b1c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	695a      	ldr	r2, [r3, #20]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003b8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f003 f868 	bl	8006c68 <USB_ReadInterrupts>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b9e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003ba2:	d155      	bne.n	8003c50 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ba8:	e045      	b.n	8003c36 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bac:	015a      	lsls	r2, r3, #5
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	4413      	add	r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	440b      	add	r3, r1
 8003bc8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d12e      	bne.n	8003c30 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003bd2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	da2b      	bge.n	8003c30 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003bd8:	69bb      	ldr	r3, [r7, #24]
 8003bda:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003be4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d121      	bne.n	8003c30 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003bec:	6879      	ldr	r1, [r7, #4]
 8003bee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	00db      	lsls	r3, r3, #3
 8003bf4:	4413      	add	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	440b      	add	r3, r1
 8003bfa:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003bfe:	2201      	movs	r2, #1
 8003c00:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003c02:	6a3b      	ldr	r3, [r7, #32]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003c0a:	6a3b      	ldr	r3, [r7, #32]
 8003c0c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003c0e:	6a3b      	ldr	r3, [r7, #32]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10a      	bne.n	8003c30 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	69fa      	ldr	r2, [r7, #28]
 8003c24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c2c:	6053      	str	r3, [r2, #4]
            break;
 8003c2e:	e007      	b.n	8003c40 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c32:	3301      	adds	r3, #1
 8003c34:	627b      	str	r3, [r7, #36]	; 0x24
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d3b4      	bcc.n	8003baa <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	695a      	ldr	r2, [r3, #20]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003c4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4618      	mov	r0, r3
 8003c56:	f003 f807 	bl	8006c68 <USB_ReadInterrupts>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c64:	d10a      	bne.n	8003c7c <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f005 f8b8 	bl	8008ddc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	695a      	ldr	r2, [r3, #20]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003c7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f002 fff1 	bl	8006c68 <USB_ReadInterrupts>
 8003c86:	4603      	mov	r3, r0
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b04      	cmp	r3, #4
 8003c8e:	d115      	bne.n	8003cbc <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d002      	beq.n	8003ca8 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f005 f8a8 	bl	8008df8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	6859      	ldr	r1, [r3, #4]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	605a      	str	r2, [r3, #4]
 8003cb8:	e000      	b.n	8003cbc <HAL_PCD_IRQHandler+0x938>
      return;
 8003cba:	bf00      	nop
    }
  }
}
 8003cbc:	3734      	adds	r7, #52	; 0x34
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd90      	pop	{r4, r7, pc}

08003cc2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b082      	sub	sp, #8
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
 8003cca:	460b      	mov	r3, r1
 8003ccc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d101      	bne.n	8003cdc <HAL_PCD_SetAddress+0x1a>
 8003cd8:	2302      	movs	r3, #2
 8003cda:	e013      	b.n	8003d04 <HAL_PCD_SetAddress+0x42>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	78fa      	ldrb	r2, [r7, #3]
 8003ce8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	78fa      	ldrb	r2, [r7, #3]
 8003cf2:	4611      	mov	r1, r2
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f002 ff4f 	bl	8006b98 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3708      	adds	r7, #8
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	4608      	mov	r0, r1
 8003d16:	4611      	mov	r1, r2
 8003d18:	461a      	mov	r2, r3
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	70fb      	strb	r3, [r7, #3]
 8003d1e:	460b      	mov	r3, r1
 8003d20:	803b      	strh	r3, [r7, #0]
 8003d22:	4613      	mov	r3, r2
 8003d24:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003d26:	2300      	movs	r3, #0
 8003d28:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003d2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	da0f      	bge.n	8003d52 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d32:	78fb      	ldrb	r3, [r7, #3]
 8003d34:	f003 020f 	and.w	r2, r3, #15
 8003d38:	4613      	mov	r3, r2
 8003d3a:	00db      	lsls	r3, r3, #3
 8003d3c:	4413      	add	r3, r2
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	3338      	adds	r3, #56	; 0x38
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	4413      	add	r3, r2
 8003d46:	3304      	adds	r3, #4
 8003d48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	705a      	strb	r2, [r3, #1]
 8003d50:	e00f      	b.n	8003d72 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d52:	78fb      	ldrb	r3, [r7, #3]
 8003d54:	f003 020f 	and.w	r2, r3, #15
 8003d58:	4613      	mov	r3, r2
 8003d5a:	00db      	lsls	r3, r3, #3
 8003d5c:	4413      	add	r3, r2
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	4413      	add	r3, r2
 8003d68:	3304      	adds	r3, #4
 8003d6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003d72:	78fb      	ldrb	r3, [r7, #3]
 8003d74:	f003 030f 	and.w	r3, r3, #15
 8003d78:	b2da      	uxtb	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003d7e:	883a      	ldrh	r2, [r7, #0]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	78ba      	ldrb	r2, [r7, #2]
 8003d88:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	785b      	ldrb	r3, [r3, #1]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d004      	beq.n	8003d9c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	b29a      	uxth	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003d9c:	78bb      	ldrb	r3, [r7, #2]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d102      	bne.n	8003da8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d101      	bne.n	8003db6 <HAL_PCD_EP_Open+0xaa>
 8003db2:	2302      	movs	r3, #2
 8003db4:	e00e      	b.n	8003dd4 <HAL_PCD_EP_Open+0xc8>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68f9      	ldr	r1, [r7, #12]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f001 ffcf 	bl	8005d68 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003dd2:	7afb      	ldrb	r3, [r7, #11]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	460b      	mov	r3, r1
 8003de6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003de8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	da0f      	bge.n	8003e10 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003df0:	78fb      	ldrb	r3, [r7, #3]
 8003df2:	f003 020f 	and.w	r2, r3, #15
 8003df6:	4613      	mov	r3, r2
 8003df8:	00db      	lsls	r3, r3, #3
 8003dfa:	4413      	add	r3, r2
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	3338      	adds	r3, #56	; 0x38
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	4413      	add	r3, r2
 8003e04:	3304      	adds	r3, #4
 8003e06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	705a      	strb	r2, [r3, #1]
 8003e0e:	e00f      	b.n	8003e30 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e10:	78fb      	ldrb	r3, [r7, #3]
 8003e12:	f003 020f 	and.w	r2, r3, #15
 8003e16:	4613      	mov	r3, r2
 8003e18:	00db      	lsls	r3, r3, #3
 8003e1a:	4413      	add	r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	4413      	add	r3, r2
 8003e26:	3304      	adds	r3, #4
 8003e28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003e30:	78fb      	ldrb	r3, [r7, #3]
 8003e32:	f003 030f 	and.w	r3, r3, #15
 8003e36:	b2da      	uxtb	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d101      	bne.n	8003e4a <HAL_PCD_EP_Close+0x6e>
 8003e46:	2302      	movs	r3, #2
 8003e48:	e00e      	b.n	8003e68 <HAL_PCD_EP_Close+0x8c>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68f9      	ldr	r1, [r7, #12]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f002 f80d 	bl	8005e78 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	607a      	str	r2, [r7, #4]
 8003e7a:	603b      	str	r3, [r7, #0]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e80:	7afb      	ldrb	r3, [r7, #11]
 8003e82:	f003 020f 	and.w	r2, r3, #15
 8003e86:	4613      	mov	r3, r2
 8003e88:	00db      	lsls	r3, r3, #3
 8003e8a:	4413      	add	r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	4413      	add	r3, r2
 8003e96:	3304      	adds	r3, #4
 8003e98:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	683a      	ldr	r2, [r7, #0]
 8003ea4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003eb2:	7afb      	ldrb	r3, [r7, #11]
 8003eb4:	f003 030f 	and.w	r3, r3, #15
 8003eb8:	b2da      	uxtb	r2, r3
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d102      	bne.n	8003ecc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ecc:	7afb      	ldrb	r3, [r7, #11]
 8003ece:	f003 030f 	and.w	r3, r3, #15
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d109      	bne.n	8003eea <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6818      	ldr	r0, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	6979      	ldr	r1, [r7, #20]
 8003ee4:	f002 faec 	bl	80064c0 <USB_EP0StartXfer>
 8003ee8:	e008      	b.n	8003efc <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6818      	ldr	r0, [r3, #0]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	6979      	ldr	r1, [r7, #20]
 8003ef8:	f002 f89a 	bl	8006030 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3718      	adds	r7, #24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b086      	sub	sp, #24
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	60f8      	str	r0, [r7, #12]
 8003f0e:	607a      	str	r2, [r7, #4]
 8003f10:	603b      	str	r3, [r7, #0]
 8003f12:	460b      	mov	r3, r1
 8003f14:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f16:	7afb      	ldrb	r3, [r7, #11]
 8003f18:	f003 020f 	and.w	r2, r3, #15
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	00db      	lsls	r3, r3, #3
 8003f20:	4413      	add	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	3338      	adds	r3, #56	; 0x38
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	4413      	add	r3, r2
 8003f2a:	3304      	adds	r3, #4
 8003f2c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	683a      	ldr	r2, [r7, #0]
 8003f38:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	2201      	movs	r2, #1
 8003f44:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f46:	7afb      	ldrb	r3, [r7, #11]
 8003f48:	f003 030f 	and.w	r3, r3, #15
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d102      	bne.n	8003f60 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003f60:	7afb      	ldrb	r3, [r7, #11]
 8003f62:	f003 030f 	and.w	r3, r3, #15
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d109      	bne.n	8003f7e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6818      	ldr	r0, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	461a      	mov	r2, r3
 8003f76:	6979      	ldr	r1, [r7, #20]
 8003f78:	f002 faa2 	bl	80064c0 <USB_EP0StartXfer>
 8003f7c:	e008      	b.n	8003f90 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6818      	ldr	r0, [r3, #0]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	461a      	mov	r2, r3
 8003f8a:	6979      	ldr	r1, [r7, #20]
 8003f8c:	f002 f850 	bl	8006030 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3718      	adds	r7, #24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b084      	sub	sp, #16
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003fa6:	78fb      	ldrb	r3, [r7, #3]
 8003fa8:	f003 020f 	and.w	r2, r3, #15
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d901      	bls.n	8003fb8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e050      	b.n	800405a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003fb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	da0f      	bge.n	8003fe0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fc0:	78fb      	ldrb	r3, [r7, #3]
 8003fc2:	f003 020f 	and.w	r2, r3, #15
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	00db      	lsls	r3, r3, #3
 8003fca:	4413      	add	r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	3338      	adds	r3, #56	; 0x38
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	4413      	add	r3, r2
 8003fd4:	3304      	adds	r3, #4
 8003fd6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	705a      	strb	r2, [r3, #1]
 8003fde:	e00d      	b.n	8003ffc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003fe0:	78fa      	ldrb	r2, [r7, #3]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	4413      	add	r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	3304      	adds	r3, #4
 8003ff4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2201      	movs	r2, #1
 8004000:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004002:	78fb      	ldrb	r3, [r7, #3]
 8004004:	f003 030f 	and.w	r3, r3, #15
 8004008:	b2da      	uxtb	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004014:	2b01      	cmp	r3, #1
 8004016:	d101      	bne.n	800401c <HAL_PCD_EP_SetStall+0x82>
 8004018:	2302      	movs	r3, #2
 800401a:	e01e      	b.n	800405a <HAL_PCD_EP_SetStall+0xc0>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68f9      	ldr	r1, [r7, #12]
 800402a:	4618      	mov	r0, r3
 800402c:	f002 fce0 	bl	80069f0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004030:	78fb      	ldrb	r3, [r7, #3]
 8004032:	f003 030f 	and.w	r3, r3, #15
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10a      	bne.n	8004050 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6818      	ldr	r0, [r3, #0]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	b2d9      	uxtb	r1, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800404a:	461a      	mov	r2, r3
 800404c:	f002 fed0 	bl	8006df0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b084      	sub	sp, #16
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
 800406a:	460b      	mov	r3, r1
 800406c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800406e:	78fb      	ldrb	r3, [r7, #3]
 8004070:	f003 020f 	and.w	r2, r3, #15
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	429a      	cmp	r2, r3
 800407a:	d901      	bls.n	8004080 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e042      	b.n	8004106 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004080:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004084:	2b00      	cmp	r3, #0
 8004086:	da0f      	bge.n	80040a8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004088:	78fb      	ldrb	r3, [r7, #3]
 800408a:	f003 020f 	and.w	r2, r3, #15
 800408e:	4613      	mov	r3, r2
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	4413      	add	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	3338      	adds	r3, #56	; 0x38
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	4413      	add	r3, r2
 800409c:	3304      	adds	r3, #4
 800409e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2201      	movs	r2, #1
 80040a4:	705a      	strb	r2, [r3, #1]
 80040a6:	e00f      	b.n	80040c8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040a8:	78fb      	ldrb	r3, [r7, #3]
 80040aa:	f003 020f 	and.w	r2, r3, #15
 80040ae:	4613      	mov	r3, r2
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	4413      	add	r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	4413      	add	r3, r2
 80040be:	3304      	adds	r3, #4
 80040c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040ce:	78fb      	ldrb	r3, [r7, #3]
 80040d0:	f003 030f 	and.w	r3, r3, #15
 80040d4:	b2da      	uxtb	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d101      	bne.n	80040e8 <HAL_PCD_EP_ClrStall+0x86>
 80040e4:	2302      	movs	r3, #2
 80040e6:	e00e      	b.n	8004106 <HAL_PCD_EP_ClrStall+0xa4>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68f9      	ldr	r1, [r7, #12]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f002 fce8 	bl	8006acc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b084      	sub	sp, #16
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
 8004116:	460b      	mov	r3, r1
 8004118:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800411a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800411e:	2b00      	cmp	r3, #0
 8004120:	da0c      	bge.n	800413c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004122:	78fb      	ldrb	r3, [r7, #3]
 8004124:	f003 020f 	and.w	r2, r3, #15
 8004128:	4613      	mov	r3, r2
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	4413      	add	r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	3338      	adds	r3, #56	; 0x38
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	4413      	add	r3, r2
 8004136:	3304      	adds	r3, #4
 8004138:	60fb      	str	r3, [r7, #12]
 800413a:	e00c      	b.n	8004156 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800413c:	78fb      	ldrb	r3, [r7, #3]
 800413e:	f003 020f 	and.w	r2, r3, #15
 8004142:	4613      	mov	r3, r2
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	4413      	add	r3, r2
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	4413      	add	r3, r2
 8004152:	3304      	adds	r3, #4
 8004154:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68f9      	ldr	r1, [r7, #12]
 800415c:	4618      	mov	r0, r3
 800415e:	f002 fb07 	bl	8006770 <USB_EPStopXfer>
 8004162:	4603      	mov	r3, r0
 8004164:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004166:	7afb      	ldrb	r3, [r7, #11]
}
 8004168:	4618      	mov	r0, r3
 800416a:	3710      	adds	r7, #16
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b08a      	sub	sp, #40	; 0x28
 8004174:	af02      	add	r7, sp, #8
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	4613      	mov	r3, r2
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	4413      	add	r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	3338      	adds	r3, #56	; 0x38
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	4413      	add	r3, r2
 8004194:	3304      	adds	r3, #4
 8004196:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6a1a      	ldr	r2, [r3, #32]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	699b      	ldr	r3, [r3, #24]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d901      	bls.n	80041a8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e06c      	b.n	8004282 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	699a      	ldr	r2, [r3, #24]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	69fa      	ldr	r2, [r7, #28]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d902      	bls.n	80041c4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	3303      	adds	r3, #3
 80041c8:	089b      	lsrs	r3, r3, #2
 80041ca:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80041cc:	e02b      	b.n	8004226 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	699a      	ldr	r2, [r3, #24]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	69fa      	ldr	r2, [r7, #28]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d902      	bls.n	80041ea <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80041ea:	69fb      	ldr	r3, [r7, #28]
 80041ec:	3303      	adds	r3, #3
 80041ee:	089b      	lsrs	r3, r3, #2
 80041f0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6919      	ldr	r1, [r3, #16]
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004202:	b2db      	uxtb	r3, r3
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	4603      	mov	r3, r0
 8004208:	6978      	ldr	r0, [r7, #20]
 800420a:	f002 fb5b 	bl	80068c4 <USB_WritePacket>

    ep->xfer_buff  += len;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	691a      	ldr	r2, [r3, #16]
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	441a      	add	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6a1a      	ldr	r2, [r3, #32]
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	441a      	add	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	015a      	lsls	r2, r3, #5
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	4413      	add	r3, r2
 800422e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	429a      	cmp	r2, r3
 800423a:	d809      	bhi.n	8004250 <PCD_WriteEmptyTxFifo+0xe0>
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6a1a      	ldr	r2, [r3, #32]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004244:	429a      	cmp	r2, r3
 8004246:	d203      	bcs.n	8004250 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1be      	bne.n	80041ce <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	699a      	ldr	r2, [r3, #24]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	429a      	cmp	r2, r3
 800425a:	d811      	bhi.n	8004280 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	f003 030f 	and.w	r3, r3, #15
 8004262:	2201      	movs	r2, #1
 8004264:	fa02 f303 	lsl.w	r3, r2, r3
 8004268:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004270:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	43db      	mvns	r3, r3
 8004276:	6939      	ldr	r1, [r7, #16]
 8004278:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800427c:	4013      	ands	r3, r2
 800427e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3720      	adds	r7, #32
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
	...

0800428c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b088      	sub	sp, #32
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	333c      	adds	r3, #60	; 0x3c
 80042a4:	3304      	adds	r3, #4
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	015a      	lsls	r2, r3, #5
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	4413      	add	r3, r2
 80042b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d17b      	bne.n	80043ba <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	f003 0308 	and.w	r3, r3, #8
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d015      	beq.n	80042f8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	4a61      	ldr	r2, [pc, #388]	; (8004454 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	f240 80b9 	bls.w	8004448 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f000 80b3 	beq.w	8004448 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	015a      	lsls	r2, r3, #5
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	4413      	add	r3, r2
 80042ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042ee:	461a      	mov	r2, r3
 80042f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042f4:	6093      	str	r3, [r2, #8]
 80042f6:	e0a7      	b.n	8004448 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	f003 0320 	and.w	r3, r3, #32
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d009      	beq.n	8004316 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	015a      	lsls	r2, r3, #5
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	4413      	add	r3, r2
 800430a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800430e:	461a      	mov	r2, r3
 8004310:	2320      	movs	r3, #32
 8004312:	6093      	str	r3, [r2, #8]
 8004314:	e098      	b.n	8004448 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800431c:	2b00      	cmp	r3, #0
 800431e:	f040 8093 	bne.w	8004448 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	4a4b      	ldr	r2, [pc, #300]	; (8004454 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d90f      	bls.n	800434a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00a      	beq.n	800434a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	015a      	lsls	r2, r3, #5
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	4413      	add	r3, r2
 800433c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004340:	461a      	mov	r2, r3
 8004342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004346:	6093      	str	r3, [r2, #8]
 8004348:	e07e      	b.n	8004448 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800434a:	683a      	ldr	r2, [r7, #0]
 800434c:	4613      	mov	r3, r2
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	4413      	add	r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	4413      	add	r3, r2
 800435c:	3304      	adds	r3, #4
 800435e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	69da      	ldr	r2, [r3, #28]
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	0159      	lsls	r1, r3, #5
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	440b      	add	r3, r1
 800436c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004376:	1ad2      	subs	r2, r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d114      	bne.n	80043ac <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d109      	bne.n	800439e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6818      	ldr	r0, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004394:	461a      	mov	r2, r3
 8004396:	2101      	movs	r1, #1
 8004398:	f002 fd2a 	bl	8006df0 <USB_EP0_OutStart>
 800439c:	e006      	b.n	80043ac <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	691a      	ldr	r2, [r3, #16]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	441a      	add	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	4619      	mov	r1, r3
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f004 fc58 	bl	8008c68 <HAL_PCD_DataOutStageCallback>
 80043b8:	e046      	b.n	8004448 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	4a26      	ldr	r2, [pc, #152]	; (8004458 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d124      	bne.n	800440c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00a      	beq.n	80043e2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	015a      	lsls	r2, r3, #5
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	4413      	add	r3, r2
 80043d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043d8:	461a      	mov	r2, r3
 80043da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043de:	6093      	str	r3, [r2, #8]
 80043e0:	e032      	b.n	8004448 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	f003 0320 	and.w	r3, r3, #32
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d008      	beq.n	80043fe <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	015a      	lsls	r2, r3, #5
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	4413      	add	r3, r2
 80043f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043f8:	461a      	mov	r2, r3
 80043fa:	2320      	movs	r3, #32
 80043fc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	b2db      	uxtb	r3, r3
 8004402:	4619      	mov	r1, r3
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f004 fc2f 	bl	8008c68 <HAL_PCD_DataOutStageCallback>
 800440a:	e01d      	b.n	8004448 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d114      	bne.n	800443c <PCD_EP_OutXfrComplete_int+0x1b0>
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	683a      	ldr	r2, [r7, #0]
 8004416:	4613      	mov	r3, r2
 8004418:	00db      	lsls	r3, r3, #3
 800441a:	4413      	add	r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	440b      	add	r3, r1
 8004420:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d108      	bne.n	800443c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6818      	ldr	r0, [r3, #0]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004434:	461a      	mov	r2, r3
 8004436:	2100      	movs	r1, #0
 8004438:	f002 fcda 	bl	8006df0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	b2db      	uxtb	r3, r3
 8004440:	4619      	mov	r1, r3
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f004 fc10 	bl	8008c68 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3720      	adds	r7, #32
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	4f54300a 	.word	0x4f54300a
 8004458:	4f54310a 	.word	0x4f54310a

0800445c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b086      	sub	sp, #24
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	333c      	adds	r3, #60	; 0x3c
 8004474:	3304      	adds	r3, #4
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	015a      	lsls	r2, r3, #5
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	4413      	add	r3, r2
 8004482:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	4a15      	ldr	r2, [pc, #84]	; (80044e4 <PCD_EP_OutSetupPacket_int+0x88>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d90e      	bls.n	80044b0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004498:	2b00      	cmp	r3, #0
 800449a:	d009      	beq.n	80044b0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	015a      	lsls	r2, r3, #5
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	4413      	add	r3, r2
 80044a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044a8:	461a      	mov	r2, r3
 80044aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044ae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f004 fbc7 	bl	8008c44 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	4a0a      	ldr	r2, [pc, #40]	; (80044e4 <PCD_EP_OutSetupPacket_int+0x88>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d90c      	bls.n	80044d8 <PCD_EP_OutSetupPacket_int+0x7c>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d108      	bne.n	80044d8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6818      	ldr	r0, [r3, #0]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80044d0:	461a      	mov	r2, r3
 80044d2:	2101      	movs	r1, #1
 80044d4:	f002 fc8c 	bl	8006df0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3718      	adds	r7, #24
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	4f54300a 	.word	0x4f54300a

080044e8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	460b      	mov	r3, r1
 80044f2:	70fb      	strb	r3, [r7, #3]
 80044f4:	4613      	mov	r3, r2
 80044f6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004500:	78fb      	ldrb	r3, [r7, #3]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d107      	bne.n	8004516 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004506:	883b      	ldrh	r3, [r7, #0]
 8004508:	0419      	lsls	r1, r3, #16
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	68ba      	ldr	r2, [r7, #8]
 8004510:	430a      	orrs	r2, r1
 8004512:	629a      	str	r2, [r3, #40]	; 0x28
 8004514:	e028      	b.n	8004568 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800451c:	0c1b      	lsrs	r3, r3, #16
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	4413      	add	r3, r2
 8004522:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004524:	2300      	movs	r3, #0
 8004526:	73fb      	strb	r3, [r7, #15]
 8004528:	e00d      	b.n	8004546 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	7bfb      	ldrb	r3, [r7, #15]
 8004530:	3340      	adds	r3, #64	; 0x40
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4413      	add	r3, r2
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	0c1b      	lsrs	r3, r3, #16
 800453a:	68ba      	ldr	r2, [r7, #8]
 800453c:	4413      	add	r3, r2
 800453e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004540:	7bfb      	ldrb	r3, [r7, #15]
 8004542:	3301      	adds	r3, #1
 8004544:	73fb      	strb	r3, [r7, #15]
 8004546:	7bfa      	ldrb	r2, [r7, #15]
 8004548:	78fb      	ldrb	r3, [r7, #3]
 800454a:	3b01      	subs	r3, #1
 800454c:	429a      	cmp	r2, r3
 800454e:	d3ec      	bcc.n	800452a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004550:	883b      	ldrh	r3, [r7, #0]
 8004552:	0418      	lsls	r0, r3, #16
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6819      	ldr	r1, [r3, #0]
 8004558:	78fb      	ldrb	r3, [r7, #3]
 800455a:	3b01      	subs	r3, #1
 800455c:	68ba      	ldr	r2, [r7, #8]
 800455e:	4302      	orrs	r2, r0
 8004560:	3340      	adds	r3, #64	; 0x40
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	440b      	add	r3, r1
 8004566:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004576:	b480      	push	{r7}
 8004578:	b083      	sub	sp, #12
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
 800457e:	460b      	mov	r3, r1
 8004580:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	887a      	ldrh	r2, [r7, #2]
 8004588:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	460b      	mov	r3, r1
 80045a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b086      	sub	sp, #24
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d101      	bne.n	80045c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e267      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d075      	beq.n	80046ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045ce:	4b88      	ldr	r3, [pc, #544]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f003 030c 	and.w	r3, r3, #12
 80045d6:	2b04      	cmp	r3, #4
 80045d8:	d00c      	beq.n	80045f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045da:	4b85      	ldr	r3, [pc, #532]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045e2:	2b08      	cmp	r3, #8
 80045e4:	d112      	bne.n	800460c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045e6:	4b82      	ldr	r3, [pc, #520]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045f2:	d10b      	bne.n	800460c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f4:	4b7e      	ldr	r3, [pc, #504]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d05b      	beq.n	80046b8 <HAL_RCC_OscConfig+0x108>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d157      	bne.n	80046b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e242      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004614:	d106      	bne.n	8004624 <HAL_RCC_OscConfig+0x74>
 8004616:	4b76      	ldr	r3, [pc, #472]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a75      	ldr	r2, [pc, #468]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 800461c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004620:	6013      	str	r3, [r2, #0]
 8004622:	e01d      	b.n	8004660 <HAL_RCC_OscConfig+0xb0>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800462c:	d10c      	bne.n	8004648 <HAL_RCC_OscConfig+0x98>
 800462e:	4b70      	ldr	r3, [pc, #448]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a6f      	ldr	r2, [pc, #444]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 8004634:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	4b6d      	ldr	r3, [pc, #436]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a6c      	ldr	r2, [pc, #432]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 8004640:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	e00b      	b.n	8004660 <HAL_RCC_OscConfig+0xb0>
 8004648:	4b69      	ldr	r3, [pc, #420]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a68      	ldr	r2, [pc, #416]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 800464e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004652:	6013      	str	r3, [r2, #0]
 8004654:	4b66      	ldr	r3, [pc, #408]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a65      	ldr	r2, [pc, #404]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 800465a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800465e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d013      	beq.n	8004690 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004668:	f7fd fc3c 	bl	8001ee4 <HAL_GetTick>
 800466c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004670:	f7fd fc38 	bl	8001ee4 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b64      	cmp	r3, #100	; 0x64
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e207      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004682:	4b5b      	ldr	r3, [pc, #364]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d0f0      	beq.n	8004670 <HAL_RCC_OscConfig+0xc0>
 800468e:	e014      	b.n	80046ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004690:	f7fd fc28 	bl	8001ee4 <HAL_GetTick>
 8004694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004696:	e008      	b.n	80046aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004698:	f7fd fc24 	bl	8001ee4 <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	2b64      	cmp	r3, #100	; 0x64
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e1f3      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046aa:	4b51      	ldr	r3, [pc, #324]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1f0      	bne.n	8004698 <HAL_RCC_OscConfig+0xe8>
 80046b6:	e000      	b.n	80046ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d063      	beq.n	800478e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046c6:	4b4a      	ldr	r3, [pc, #296]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f003 030c 	and.w	r3, r3, #12
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00b      	beq.n	80046ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046d2:	4b47      	ldr	r3, [pc, #284]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d11c      	bne.n	8004718 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046de:	4b44      	ldr	r3, [pc, #272]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d116      	bne.n	8004718 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ea:	4b41      	ldr	r3, [pc, #260]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d005      	beq.n	8004702 <HAL_RCC_OscConfig+0x152>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d001      	beq.n	8004702 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e1c7      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004702:	4b3b      	ldr	r3, [pc, #236]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	4937      	ldr	r1, [pc, #220]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 8004712:	4313      	orrs	r3, r2
 8004714:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004716:	e03a      	b.n	800478e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d020      	beq.n	8004762 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004720:	4b34      	ldr	r3, [pc, #208]	; (80047f4 <HAL_RCC_OscConfig+0x244>)
 8004722:	2201      	movs	r2, #1
 8004724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004726:	f7fd fbdd 	bl	8001ee4 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800472c:	e008      	b.n	8004740 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800472e:	f7fd fbd9 	bl	8001ee4 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d901      	bls.n	8004740 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e1a8      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004740:	4b2b      	ldr	r3, [pc, #172]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d0f0      	beq.n	800472e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800474c:	4b28      	ldr	r3, [pc, #160]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	00db      	lsls	r3, r3, #3
 800475a:	4925      	ldr	r1, [pc, #148]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 800475c:	4313      	orrs	r3, r2
 800475e:	600b      	str	r3, [r1, #0]
 8004760:	e015      	b.n	800478e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004762:	4b24      	ldr	r3, [pc, #144]	; (80047f4 <HAL_RCC_OscConfig+0x244>)
 8004764:	2200      	movs	r2, #0
 8004766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004768:	f7fd fbbc 	bl	8001ee4 <HAL_GetTick>
 800476c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800476e:	e008      	b.n	8004782 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004770:	f7fd fbb8 	bl	8001ee4 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b02      	cmp	r3, #2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e187      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004782:	4b1b      	ldr	r3, [pc, #108]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1f0      	bne.n	8004770 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0308 	and.w	r3, r3, #8
 8004796:	2b00      	cmp	r3, #0
 8004798:	d036      	beq.n	8004808 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d016      	beq.n	80047d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047a2:	4b15      	ldr	r3, [pc, #84]	; (80047f8 <HAL_RCC_OscConfig+0x248>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a8:	f7fd fb9c 	bl	8001ee4 <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047b0:	f7fd fb98 	bl	8001ee4 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e167      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047c2:	4b0b      	ldr	r3, [pc, #44]	; (80047f0 <HAL_RCC_OscConfig+0x240>)
 80047c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0f0      	beq.n	80047b0 <HAL_RCC_OscConfig+0x200>
 80047ce:	e01b      	b.n	8004808 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047d0:	4b09      	ldr	r3, [pc, #36]	; (80047f8 <HAL_RCC_OscConfig+0x248>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047d6:	f7fd fb85 	bl	8001ee4 <HAL_GetTick>
 80047da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047dc:	e00e      	b.n	80047fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047de:	f7fd fb81 	bl	8001ee4 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d907      	bls.n	80047fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e150      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
 80047f0:	40023800 	.word	0x40023800
 80047f4:	42470000 	.word	0x42470000
 80047f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047fc:	4b88      	ldr	r3, [pc, #544]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80047fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004800:	f003 0302 	and.w	r3, r3, #2
 8004804:	2b00      	cmp	r3, #0
 8004806:	d1ea      	bne.n	80047de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0304 	and.w	r3, r3, #4
 8004810:	2b00      	cmp	r3, #0
 8004812:	f000 8097 	beq.w	8004944 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004816:	2300      	movs	r3, #0
 8004818:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800481a:	4b81      	ldr	r3, [pc, #516]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10f      	bne.n	8004846 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004826:	2300      	movs	r3, #0
 8004828:	60bb      	str	r3, [r7, #8]
 800482a:	4b7d      	ldr	r3, [pc, #500]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 800482c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482e:	4a7c      	ldr	r2, [pc, #496]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 8004830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004834:	6413      	str	r3, [r2, #64]	; 0x40
 8004836:	4b7a      	ldr	r3, [pc, #488]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800483e:	60bb      	str	r3, [r7, #8]
 8004840:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004842:	2301      	movs	r3, #1
 8004844:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004846:	4b77      	ldr	r3, [pc, #476]	; (8004a24 <HAL_RCC_OscConfig+0x474>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800484e:	2b00      	cmp	r3, #0
 8004850:	d118      	bne.n	8004884 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004852:	4b74      	ldr	r3, [pc, #464]	; (8004a24 <HAL_RCC_OscConfig+0x474>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a73      	ldr	r2, [pc, #460]	; (8004a24 <HAL_RCC_OscConfig+0x474>)
 8004858:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800485c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800485e:	f7fd fb41 	bl	8001ee4 <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004864:	e008      	b.n	8004878 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004866:	f7fd fb3d 	bl	8001ee4 <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d901      	bls.n	8004878 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e10c      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004878:	4b6a      	ldr	r3, [pc, #424]	; (8004a24 <HAL_RCC_OscConfig+0x474>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004880:	2b00      	cmp	r3, #0
 8004882:	d0f0      	beq.n	8004866 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d106      	bne.n	800489a <HAL_RCC_OscConfig+0x2ea>
 800488c:	4b64      	ldr	r3, [pc, #400]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 800488e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004890:	4a63      	ldr	r2, [pc, #396]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 8004892:	f043 0301 	orr.w	r3, r3, #1
 8004896:	6713      	str	r3, [r2, #112]	; 0x70
 8004898:	e01c      	b.n	80048d4 <HAL_RCC_OscConfig+0x324>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	2b05      	cmp	r3, #5
 80048a0:	d10c      	bne.n	80048bc <HAL_RCC_OscConfig+0x30c>
 80048a2:	4b5f      	ldr	r3, [pc, #380]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80048a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a6:	4a5e      	ldr	r2, [pc, #376]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80048a8:	f043 0304 	orr.w	r3, r3, #4
 80048ac:	6713      	str	r3, [r2, #112]	; 0x70
 80048ae:	4b5c      	ldr	r3, [pc, #368]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80048b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b2:	4a5b      	ldr	r2, [pc, #364]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80048b4:	f043 0301 	orr.w	r3, r3, #1
 80048b8:	6713      	str	r3, [r2, #112]	; 0x70
 80048ba:	e00b      	b.n	80048d4 <HAL_RCC_OscConfig+0x324>
 80048bc:	4b58      	ldr	r3, [pc, #352]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80048be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c0:	4a57      	ldr	r2, [pc, #348]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80048c2:	f023 0301 	bic.w	r3, r3, #1
 80048c6:	6713      	str	r3, [r2, #112]	; 0x70
 80048c8:	4b55      	ldr	r3, [pc, #340]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80048ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048cc:	4a54      	ldr	r2, [pc, #336]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80048ce:	f023 0304 	bic.w	r3, r3, #4
 80048d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d015      	beq.n	8004908 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048dc:	f7fd fb02 	bl	8001ee4 <HAL_GetTick>
 80048e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048e2:	e00a      	b.n	80048fa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048e4:	f7fd fafe 	bl	8001ee4 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e0cb      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048fa:	4b49      	ldr	r3, [pc, #292]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80048fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048fe:	f003 0302 	and.w	r3, r3, #2
 8004902:	2b00      	cmp	r3, #0
 8004904:	d0ee      	beq.n	80048e4 <HAL_RCC_OscConfig+0x334>
 8004906:	e014      	b.n	8004932 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004908:	f7fd faec 	bl	8001ee4 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800490e:	e00a      	b.n	8004926 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004910:	f7fd fae8 	bl	8001ee4 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	f241 3288 	movw	r2, #5000	; 0x1388
 800491e:	4293      	cmp	r3, r2
 8004920:	d901      	bls.n	8004926 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	e0b5      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004926:	4b3e      	ldr	r3, [pc, #248]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 8004928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1ee      	bne.n	8004910 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004932:	7dfb      	ldrb	r3, [r7, #23]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d105      	bne.n	8004944 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004938:	4b39      	ldr	r3, [pc, #228]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 800493a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493c:	4a38      	ldr	r2, [pc, #224]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 800493e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004942:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	2b00      	cmp	r3, #0
 800494a:	f000 80a1 	beq.w	8004a90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800494e:	4b34      	ldr	r3, [pc, #208]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f003 030c 	and.w	r3, r3, #12
 8004956:	2b08      	cmp	r3, #8
 8004958:	d05c      	beq.n	8004a14 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	2b02      	cmp	r3, #2
 8004960:	d141      	bne.n	80049e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004962:	4b31      	ldr	r3, [pc, #196]	; (8004a28 <HAL_RCC_OscConfig+0x478>)
 8004964:	2200      	movs	r2, #0
 8004966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004968:	f7fd fabc 	bl	8001ee4 <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004970:	f7fd fab8 	bl	8001ee4 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e087      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004982:	4b27      	ldr	r3, [pc, #156]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	69da      	ldr	r2, [r3, #28]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	431a      	orrs	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499c:	019b      	lsls	r3, r3, #6
 800499e:	431a      	orrs	r2, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a4:	085b      	lsrs	r3, r3, #1
 80049a6:	3b01      	subs	r3, #1
 80049a8:	041b      	lsls	r3, r3, #16
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b0:	061b      	lsls	r3, r3, #24
 80049b2:	491b      	ldr	r1, [pc, #108]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049b8:	4b1b      	ldr	r3, [pc, #108]	; (8004a28 <HAL_RCC_OscConfig+0x478>)
 80049ba:	2201      	movs	r2, #1
 80049bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049be:	f7fd fa91 	bl	8001ee4 <HAL_GetTick>
 80049c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049c4:	e008      	b.n	80049d8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049c6:	f7fd fa8d 	bl	8001ee4 <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d901      	bls.n	80049d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e05c      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049d8:	4b11      	ldr	r3, [pc, #68]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d0f0      	beq.n	80049c6 <HAL_RCC_OscConfig+0x416>
 80049e4:	e054      	b.n	8004a90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049e6:	4b10      	ldr	r3, [pc, #64]	; (8004a28 <HAL_RCC_OscConfig+0x478>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ec:	f7fd fa7a 	bl	8001ee4 <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049f4:	f7fd fa76 	bl	8001ee4 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e045      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a06:	4b06      	ldr	r3, [pc, #24]	; (8004a20 <HAL_RCC_OscConfig+0x470>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1f0      	bne.n	80049f4 <HAL_RCC_OscConfig+0x444>
 8004a12:	e03d      	b.n	8004a90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d107      	bne.n	8004a2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e038      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
 8004a20:	40023800 	.word	0x40023800
 8004a24:	40007000 	.word	0x40007000
 8004a28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a2c:	4b1b      	ldr	r3, [pc, #108]	; (8004a9c <HAL_RCC_OscConfig+0x4ec>)
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d028      	beq.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d121      	bne.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d11a      	bne.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d111      	bne.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a72:	085b      	lsrs	r3, r3, #1
 8004a74:	3b01      	subs	r3, #1
 8004a76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d107      	bne.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d001      	beq.n	8004a90 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e000      	b.n	8004a92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3718      	adds	r7, #24
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	40023800 	.word	0x40023800

08004aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e0cc      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ab4:	4b68      	ldr	r3, [pc, #416]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0307 	and.w	r3, r3, #7
 8004abc:	683a      	ldr	r2, [r7, #0]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d90c      	bls.n	8004adc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac2:	4b65      	ldr	r3, [pc, #404]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004ac4:	683a      	ldr	r2, [r7, #0]
 8004ac6:	b2d2      	uxtb	r2, r2
 8004ac8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aca:	4b63      	ldr	r3, [pc, #396]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0307 	and.w	r3, r3, #7
 8004ad2:	683a      	ldr	r2, [r7, #0]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d001      	beq.n	8004adc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e0b8      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d020      	beq.n	8004b2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0304 	and.w	r3, r3, #4
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d005      	beq.n	8004b00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004af4:	4b59      	ldr	r3, [pc, #356]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	4a58      	ldr	r2, [pc, #352]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004afa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004afe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0308 	and.w	r3, r3, #8
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d005      	beq.n	8004b18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b0c:	4b53      	ldr	r3, [pc, #332]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	4a52      	ldr	r2, [pc, #328]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b18:	4b50      	ldr	r3, [pc, #320]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	494d      	ldr	r1, [pc, #308]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0301 	and.w	r3, r3, #1
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d044      	beq.n	8004bc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d107      	bne.n	8004b4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3e:	4b47      	ldr	r3, [pc, #284]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d119      	bne.n	8004b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e07f      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d003      	beq.n	8004b5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b5a:	2b03      	cmp	r3, #3
 8004b5c:	d107      	bne.n	8004b6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b5e:	4b3f      	ldr	r3, [pc, #252]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d109      	bne.n	8004b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e06f      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b6e:	4b3b      	ldr	r3, [pc, #236]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0302 	and.w	r3, r3, #2
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d101      	bne.n	8004b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e067      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b7e:	4b37      	ldr	r3, [pc, #220]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f023 0203 	bic.w	r2, r3, #3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	4934      	ldr	r1, [pc, #208]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b90:	f7fd f9a8 	bl	8001ee4 <HAL_GetTick>
 8004b94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b96:	e00a      	b.n	8004bae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b98:	f7fd f9a4 	bl	8001ee4 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e04f      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bae:	4b2b      	ldr	r3, [pc, #172]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f003 020c 	and.w	r2, r3, #12
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d1eb      	bne.n	8004b98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004bc0:	4b25      	ldr	r3, [pc, #148]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0307 	and.w	r3, r3, #7
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d20c      	bcs.n	8004be8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bce:	4b22      	ldr	r3, [pc, #136]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004bd0:	683a      	ldr	r2, [r7, #0]
 8004bd2:	b2d2      	uxtb	r2, r2
 8004bd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bd6:	4b20      	ldr	r3, [pc, #128]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0307 	and.w	r3, r3, #7
 8004bde:	683a      	ldr	r2, [r7, #0]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d001      	beq.n	8004be8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e032      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0304 	and.w	r3, r3, #4
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d008      	beq.n	8004c06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bf4:	4b19      	ldr	r3, [pc, #100]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	4916      	ldr	r1, [pc, #88]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0308 	and.w	r3, r3, #8
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d009      	beq.n	8004c26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c12:	4b12      	ldr	r3, [pc, #72]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	00db      	lsls	r3, r3, #3
 8004c20:	490e      	ldr	r1, [pc, #56]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c22:	4313      	orrs	r3, r2
 8004c24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c26:	f000 f821 	bl	8004c6c <HAL_RCC_GetSysClockFreq>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	4b0b      	ldr	r3, [pc, #44]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	091b      	lsrs	r3, r3, #4
 8004c32:	f003 030f 	and.w	r3, r3, #15
 8004c36:	490a      	ldr	r1, [pc, #40]	; (8004c60 <HAL_RCC_ClockConfig+0x1c0>)
 8004c38:	5ccb      	ldrb	r3, [r1, r3]
 8004c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c3e:	4a09      	ldr	r2, [pc, #36]	; (8004c64 <HAL_RCC_ClockConfig+0x1c4>)
 8004c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c42:	4b09      	ldr	r3, [pc, #36]	; (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7fd f908 	bl	8001e5c <HAL_InitTick>

  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	40023c00 	.word	0x40023c00
 8004c5c:	40023800 	.word	0x40023800
 8004c60:	08009894 	.word	0x08009894
 8004c64:	20000020 	.word	0x20000020
 8004c68:	20000024 	.word	0x20000024

08004c6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c70:	b094      	sub	sp, #80	; 0x50
 8004c72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c74:	2300      	movs	r3, #0
 8004c76:	647b      	str	r3, [r7, #68]	; 0x44
 8004c78:	2300      	movs	r3, #0
 8004c7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004c80:	2300      	movs	r3, #0
 8004c82:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c84:	4b79      	ldr	r3, [pc, #484]	; (8004e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f003 030c 	and.w	r3, r3, #12
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d00d      	beq.n	8004cac <HAL_RCC_GetSysClockFreq+0x40>
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	f200 80e1 	bhi.w	8004e58 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d002      	beq.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x34>
 8004c9a:	2b04      	cmp	r3, #4
 8004c9c:	d003      	beq.n	8004ca6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004c9e:	e0db      	b.n	8004e58 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ca0:	4b73      	ldr	r3, [pc, #460]	; (8004e70 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ca2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004ca4:	e0db      	b.n	8004e5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ca6:	4b73      	ldr	r3, [pc, #460]	; (8004e74 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ca8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004caa:	e0d8      	b.n	8004e5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004cac:	4b6f      	ldr	r3, [pc, #444]	; (8004e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004cb4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cb6:	4b6d      	ldr	r3, [pc, #436]	; (8004e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d063      	beq.n	8004d8a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cc2:	4b6a      	ldr	r3, [pc, #424]	; (8004e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	099b      	lsrs	r3, r3, #6
 8004cc8:	2200      	movs	r2, #0
 8004cca:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ccc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cd4:	633b      	str	r3, [r7, #48]	; 0x30
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	637b      	str	r3, [r7, #52]	; 0x34
 8004cda:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004cde:	4622      	mov	r2, r4
 8004ce0:	462b      	mov	r3, r5
 8004ce2:	f04f 0000 	mov.w	r0, #0
 8004ce6:	f04f 0100 	mov.w	r1, #0
 8004cea:	0159      	lsls	r1, r3, #5
 8004cec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cf0:	0150      	lsls	r0, r2, #5
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	4621      	mov	r1, r4
 8004cf8:	1a51      	subs	r1, r2, r1
 8004cfa:	6139      	str	r1, [r7, #16]
 8004cfc:	4629      	mov	r1, r5
 8004cfe:	eb63 0301 	sbc.w	r3, r3, r1
 8004d02:	617b      	str	r3, [r7, #20]
 8004d04:	f04f 0200 	mov.w	r2, #0
 8004d08:	f04f 0300 	mov.w	r3, #0
 8004d0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d10:	4659      	mov	r1, fp
 8004d12:	018b      	lsls	r3, r1, #6
 8004d14:	4651      	mov	r1, sl
 8004d16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d1a:	4651      	mov	r1, sl
 8004d1c:	018a      	lsls	r2, r1, #6
 8004d1e:	4651      	mov	r1, sl
 8004d20:	ebb2 0801 	subs.w	r8, r2, r1
 8004d24:	4659      	mov	r1, fp
 8004d26:	eb63 0901 	sbc.w	r9, r3, r1
 8004d2a:	f04f 0200 	mov.w	r2, #0
 8004d2e:	f04f 0300 	mov.w	r3, #0
 8004d32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d3e:	4690      	mov	r8, r2
 8004d40:	4699      	mov	r9, r3
 8004d42:	4623      	mov	r3, r4
 8004d44:	eb18 0303 	adds.w	r3, r8, r3
 8004d48:	60bb      	str	r3, [r7, #8]
 8004d4a:	462b      	mov	r3, r5
 8004d4c:	eb49 0303 	adc.w	r3, r9, r3
 8004d50:	60fb      	str	r3, [r7, #12]
 8004d52:	f04f 0200 	mov.w	r2, #0
 8004d56:	f04f 0300 	mov.w	r3, #0
 8004d5a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d5e:	4629      	mov	r1, r5
 8004d60:	024b      	lsls	r3, r1, #9
 8004d62:	4621      	mov	r1, r4
 8004d64:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d68:	4621      	mov	r1, r4
 8004d6a:	024a      	lsls	r2, r1, #9
 8004d6c:	4610      	mov	r0, r2
 8004d6e:	4619      	mov	r1, r3
 8004d70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d72:	2200      	movs	r2, #0
 8004d74:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d76:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004d7c:	f7fb fa2c 	bl	80001d8 <__aeabi_uldivmod>
 8004d80:	4602      	mov	r2, r0
 8004d82:	460b      	mov	r3, r1
 8004d84:	4613      	mov	r3, r2
 8004d86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d88:	e058      	b.n	8004e3c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d8a:	4b38      	ldr	r3, [pc, #224]	; (8004e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	099b      	lsrs	r3, r3, #6
 8004d90:	2200      	movs	r2, #0
 8004d92:	4618      	mov	r0, r3
 8004d94:	4611      	mov	r1, r2
 8004d96:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d9a:	623b      	str	r3, [r7, #32]
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	627b      	str	r3, [r7, #36]	; 0x24
 8004da0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004da4:	4642      	mov	r2, r8
 8004da6:	464b      	mov	r3, r9
 8004da8:	f04f 0000 	mov.w	r0, #0
 8004dac:	f04f 0100 	mov.w	r1, #0
 8004db0:	0159      	lsls	r1, r3, #5
 8004db2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004db6:	0150      	lsls	r0, r2, #5
 8004db8:	4602      	mov	r2, r0
 8004dba:	460b      	mov	r3, r1
 8004dbc:	4641      	mov	r1, r8
 8004dbe:	ebb2 0a01 	subs.w	sl, r2, r1
 8004dc2:	4649      	mov	r1, r9
 8004dc4:	eb63 0b01 	sbc.w	fp, r3, r1
 8004dc8:	f04f 0200 	mov.w	r2, #0
 8004dcc:	f04f 0300 	mov.w	r3, #0
 8004dd0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004dd4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004dd8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004ddc:	ebb2 040a 	subs.w	r4, r2, sl
 8004de0:	eb63 050b 	sbc.w	r5, r3, fp
 8004de4:	f04f 0200 	mov.w	r2, #0
 8004de8:	f04f 0300 	mov.w	r3, #0
 8004dec:	00eb      	lsls	r3, r5, #3
 8004dee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004df2:	00e2      	lsls	r2, r4, #3
 8004df4:	4614      	mov	r4, r2
 8004df6:	461d      	mov	r5, r3
 8004df8:	4643      	mov	r3, r8
 8004dfa:	18e3      	adds	r3, r4, r3
 8004dfc:	603b      	str	r3, [r7, #0]
 8004dfe:	464b      	mov	r3, r9
 8004e00:	eb45 0303 	adc.w	r3, r5, r3
 8004e04:	607b      	str	r3, [r7, #4]
 8004e06:	f04f 0200 	mov.w	r2, #0
 8004e0a:	f04f 0300 	mov.w	r3, #0
 8004e0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e12:	4629      	mov	r1, r5
 8004e14:	028b      	lsls	r3, r1, #10
 8004e16:	4621      	mov	r1, r4
 8004e18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e1c:	4621      	mov	r1, r4
 8004e1e:	028a      	lsls	r2, r1, #10
 8004e20:	4610      	mov	r0, r2
 8004e22:	4619      	mov	r1, r3
 8004e24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e26:	2200      	movs	r2, #0
 8004e28:	61bb      	str	r3, [r7, #24]
 8004e2a:	61fa      	str	r2, [r7, #28]
 8004e2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e30:	f7fb f9d2 	bl	80001d8 <__aeabi_uldivmod>
 8004e34:	4602      	mov	r2, r0
 8004e36:	460b      	mov	r3, r1
 8004e38:	4613      	mov	r3, r2
 8004e3a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e3c:	4b0b      	ldr	r3, [pc, #44]	; (8004e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	0c1b      	lsrs	r3, r3, #16
 8004e42:	f003 0303 	and.w	r3, r3, #3
 8004e46:	3301      	adds	r3, #1
 8004e48:	005b      	lsls	r3, r3, #1
 8004e4a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004e4c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e54:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e56:	e002      	b.n	8004e5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e58:	4b05      	ldr	r3, [pc, #20]	; (8004e70 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e5a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3750      	adds	r7, #80	; 0x50
 8004e64:	46bd      	mov	sp, r7
 8004e66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e6a:	bf00      	nop
 8004e6c:	40023800 	.word	0x40023800
 8004e70:	00f42400 	.word	0x00f42400
 8004e74:	007a1200 	.word	0x007a1200

08004e78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e7c:	4b03      	ldr	r3, [pc, #12]	; (8004e8c <HAL_RCC_GetHCLKFreq+0x14>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	20000020 	.word	0x20000020

08004e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004e94:	f7ff fff0 	bl	8004e78 <HAL_RCC_GetHCLKFreq>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	4b05      	ldr	r3, [pc, #20]	; (8004eb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	0a9b      	lsrs	r3, r3, #10
 8004ea0:	f003 0307 	and.w	r3, r3, #7
 8004ea4:	4903      	ldr	r1, [pc, #12]	; (8004eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ea6:	5ccb      	ldrb	r3, [r1, r3]
 8004ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	40023800 	.word	0x40023800
 8004eb4:	080098a4 	.word	0x080098a4

08004eb8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b086      	sub	sp, #24
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d105      	bne.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d038      	beq.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004ee0:	4b68      	ldr	r3, [pc, #416]	; (8005084 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ee6:	f7fc fffd 	bl	8001ee4 <HAL_GetTick>
 8004eea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004eec:	e008      	b.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004eee:	f7fc fff9 	bl	8001ee4 <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d901      	bls.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e0bd      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f00:	4b61      	ldr	r3, [pc, #388]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d1f0      	bne.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	685a      	ldr	r2, [r3, #4]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	019b      	lsls	r3, r3, #6
 8004f16:	431a      	orrs	r2, r3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	071b      	lsls	r3, r3, #28
 8004f1e:	495a      	ldr	r1, [pc, #360]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004f26:	4b57      	ldr	r3, [pc, #348]	; (8005084 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f28:	2201      	movs	r2, #1
 8004f2a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f2c:	f7fc ffda 	bl	8001ee4 <HAL_GetTick>
 8004f30:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f32:	e008      	b.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004f34:	f7fc ffd6 	bl	8001ee4 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d901      	bls.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e09a      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f46:	4b50      	ldr	r3, [pc, #320]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d0f0      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	f000 8083 	beq.w	8005066 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f60:	2300      	movs	r3, #0
 8004f62:	60fb      	str	r3, [r7, #12]
 8004f64:	4b48      	ldr	r3, [pc, #288]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f68:	4a47      	ldr	r2, [pc, #284]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f6e:	6413      	str	r3, [r2, #64]	; 0x40
 8004f70:	4b45      	ldr	r3, [pc, #276]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004f7c:	4b43      	ldr	r3, [pc, #268]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a42      	ldr	r2, [pc, #264]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f86:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f88:	f7fc ffac 	bl	8001ee4 <HAL_GetTick>
 8004f8c:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f8e:	e008      	b.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004f90:	f7fc ffa8 	bl	8001ee4 <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	2b02      	cmp	r3, #2
 8004f9c:	d901      	bls.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e06c      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004fa2:	4b3a      	ldr	r3, [pc, #232]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d0f0      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004fae:	4b36      	ldr	r3, [pc, #216]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fb6:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d02f      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d028      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004fcc:	4b2e      	ldr	r3, [pc, #184]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fd4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fd6:	4b2e      	ldr	r3, [pc, #184]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004fd8:	2201      	movs	r2, #1
 8004fda:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004fdc:	4b2c      	ldr	r3, [pc, #176]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004fe2:	4a29      	ldr	r2, [pc, #164]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004fe8:	4b27      	ldr	r3, [pc, #156]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d114      	bne.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004ff4:	f7fc ff76 	bl	8001ee4 <HAL_GetTick>
 8004ff8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ffa:	e00a      	b.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ffc:	f7fc ff72 	bl	8001ee4 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	f241 3288 	movw	r2, #5000	; 0x1388
 800500a:	4293      	cmp	r3, r2
 800500c:	d901      	bls.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e034      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005012:	4b1d      	ldr	r3, [pc, #116]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005016:	f003 0302 	and.w	r3, r3, #2
 800501a:	2b00      	cmp	r3, #0
 800501c:	d0ee      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005026:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800502a:	d10d      	bne.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800502c:	4b16      	ldr	r3, [pc, #88]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800503c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005040:	4911      	ldr	r1, [pc, #68]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005042:	4313      	orrs	r3, r2
 8005044:	608b      	str	r3, [r1, #8]
 8005046:	e005      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005048:	4b0f      	ldr	r3, [pc, #60]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	4a0e      	ldr	r2, [pc, #56]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800504e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005052:	6093      	str	r3, [r2, #8]
 8005054:	4b0c      	ldr	r3, [pc, #48]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005056:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005060:	4909      	ldr	r1, [pc, #36]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005062:	4313      	orrs	r3, r2
 8005064:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0308 	and.w	r3, r3, #8
 800506e:	2b00      	cmp	r3, #0
 8005070:	d003      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	7d1a      	ldrb	r2, [r3, #20]
 8005076:	4b07      	ldr	r3, [pc, #28]	; (8005094 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005078:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	3718      	adds	r7, #24
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	42470068 	.word	0x42470068
 8005088:	40023800 	.word	0x40023800
 800508c:	40007000 	.word	0x40007000
 8005090:	42470e40 	.word	0x42470e40
 8005094:	424711e0 	.word	0x424711e0

08005098 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80050a0:	2300      	movs	r3, #0
 80050a2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80050a4:	2300      	movs	r3, #0
 80050a6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80050a8:	2300      	movs	r3, #0
 80050aa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80050ac:	2300      	movs	r3, #0
 80050ae:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d140      	bne.n	8005138 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80050b6:	4b24      	ldr	r3, [pc, #144]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050be:	60fb      	str	r3, [r7, #12]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d005      	beq.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d131      	bne.n	8005130 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80050cc:	4b1f      	ldr	r3, [pc, #124]	; (800514c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80050ce:	617b      	str	r3, [r7, #20]
          break;
 80050d0:	e031      	b.n	8005136 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80050d2:	4b1d      	ldr	r3, [pc, #116]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050de:	d109      	bne.n	80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80050e0:	4b19      	ldr	r3, [pc, #100]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80050e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050ea:	4a19      	ldr	r2, [pc, #100]	; (8005150 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80050ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f0:	613b      	str	r3, [r7, #16]
 80050f2:	e008      	b.n	8005106 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80050f4:	4b14      	ldr	r3, [pc, #80]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80050f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050fa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050fe:	4a15      	ldr	r2, [pc, #84]	; (8005154 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005100:	fbb2 f3f3 	udiv	r3, r2, r3
 8005104:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005106:	4b10      	ldr	r3, [pc, #64]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005108:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800510c:	099b      	lsrs	r3, r3, #6
 800510e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	fb02 f303 	mul.w	r3, r2, r3
 8005118:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800511a:	4b0b      	ldr	r3, [pc, #44]	; (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800511c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005120:	0f1b      	lsrs	r3, r3, #28
 8005122:	f003 0307 	and.w	r3, r3, #7
 8005126:	68ba      	ldr	r2, [r7, #8]
 8005128:	fbb2 f3f3 	udiv	r3, r2, r3
 800512c:	617b      	str	r3, [r7, #20]
          break;
 800512e:	e002      	b.n	8005136 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005130:	2300      	movs	r3, #0
 8005132:	617b      	str	r3, [r7, #20]
          break;
 8005134:	bf00      	nop
        }
      }
      break;
 8005136:	bf00      	nop
    }
  }
  return frequency;
 8005138:	697b      	ldr	r3, [r7, #20]
}
 800513a:	4618      	mov	r0, r3
 800513c:	371c      	adds	r7, #28
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	40023800 	.word	0x40023800
 800514c:	00bb8000 	.word	0x00bb8000
 8005150:	007a1200 	.word	0x007a1200
 8005154:	00f42400 	.word	0x00f42400

08005158 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e07b      	b.n	8005262 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516e:	2b00      	cmp	r3, #0
 8005170:	d108      	bne.n	8005184 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800517a:	d009      	beq.n	8005190 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	61da      	str	r2, [r3, #28]
 8005182:	e005      	b.n	8005190 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d106      	bne.n	80051b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f7fc fd38 	bl	8001c20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2202      	movs	r2, #2
 80051b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80051d8:	431a      	orrs	r2, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051e2:	431a      	orrs	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	f003 0302 	and.w	r3, r3, #2
 80051ec:	431a      	orrs	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	431a      	orrs	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005200:	431a      	orrs	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	69db      	ldr	r3, [r3, #28]
 8005206:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800520a:	431a      	orrs	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005214:	ea42 0103 	orr.w	r1, r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800521c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	430a      	orrs	r2, r1
 8005226:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	699b      	ldr	r3, [r3, #24]
 800522c:	0c1b      	lsrs	r3, r3, #16
 800522e:	f003 0104 	and.w	r1, r3, #4
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005236:	f003 0210 	and.w	r2, r3, #16
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	430a      	orrs	r2, r1
 8005240:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	69da      	ldr	r2, [r3, #28]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005250:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3708      	adds	r7, #8
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800526a:	b580      	push	{r7, lr}
 800526c:	b088      	sub	sp, #32
 800526e:	af00      	add	r7, sp, #0
 8005270:	60f8      	str	r0, [r7, #12]
 8005272:	60b9      	str	r1, [r7, #8]
 8005274:	603b      	str	r3, [r7, #0]
 8005276:	4613      	mov	r3, r2
 8005278:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800527a:	2300      	movs	r3, #0
 800527c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005284:	2b01      	cmp	r3, #1
 8005286:	d101      	bne.n	800528c <HAL_SPI_Transmit+0x22>
 8005288:	2302      	movs	r3, #2
 800528a:	e126      	b.n	80054da <HAL_SPI_Transmit+0x270>
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005294:	f7fc fe26 	bl	8001ee4 <HAL_GetTick>
 8005298:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800529a:	88fb      	ldrh	r3, [r7, #6]
 800529c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d002      	beq.n	80052b0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80052aa:	2302      	movs	r3, #2
 80052ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 80052ae:	e10b      	b.n	80054c8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <HAL_SPI_Transmit+0x52>
 80052b6:	88fb      	ldrh	r3, [r7, #6]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d102      	bne.n	80052c2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80052c0:	e102      	b.n	80054c8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2203      	movs	r2, #3
 80052c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	68ba      	ldr	r2, [r7, #8]
 80052d4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	88fa      	ldrh	r2, [r7, #6]
 80052da:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	88fa      	ldrh	r2, [r7, #6]
 80052e0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2200      	movs	r2, #0
 80052e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2200      	movs	r2, #0
 80052f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005308:	d10f      	bne.n	800532a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005318:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005328:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005334:	2b40      	cmp	r3, #64	; 0x40
 8005336:	d007      	beq.n	8005348 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005346:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005350:	d14b      	bne.n	80053ea <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d002      	beq.n	8005360 <HAL_SPI_Transmit+0xf6>
 800535a:	8afb      	ldrh	r3, [r7, #22]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d13e      	bne.n	80053de <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005364:	881a      	ldrh	r2, [r3, #0]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005370:	1c9a      	adds	r2, r3, #2
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800537a:	b29b      	uxth	r3, r3
 800537c:	3b01      	subs	r3, #1
 800537e:	b29a      	uxth	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005384:	e02b      	b.n	80053de <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	f003 0302 	and.w	r3, r3, #2
 8005390:	2b02      	cmp	r3, #2
 8005392:	d112      	bne.n	80053ba <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005398:	881a      	ldrh	r2, [r3, #0]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a4:	1c9a      	adds	r2, r3, #2
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	3b01      	subs	r3, #1
 80053b2:	b29a      	uxth	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	86da      	strh	r2, [r3, #54]	; 0x36
 80053b8:	e011      	b.n	80053de <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053ba:	f7fc fd93 	bl	8001ee4 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	683a      	ldr	r2, [r7, #0]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d803      	bhi.n	80053d2 <HAL_SPI_Transmit+0x168>
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80053d0:	d102      	bne.n	80053d8 <HAL_SPI_Transmit+0x16e>
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d102      	bne.n	80053de <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	77fb      	strb	r3, [r7, #31]
          goto error;
 80053dc:	e074      	b.n	80054c8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1ce      	bne.n	8005386 <HAL_SPI_Transmit+0x11c>
 80053e8:	e04c      	b.n	8005484 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d002      	beq.n	80053f8 <HAL_SPI_Transmit+0x18e>
 80053f2:	8afb      	ldrh	r3, [r7, #22]
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d140      	bne.n	800547a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	330c      	adds	r3, #12
 8005402:	7812      	ldrb	r2, [r2, #0]
 8005404:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800540a:	1c5a      	adds	r2, r3, #1
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005414:	b29b      	uxth	r3, r3
 8005416:	3b01      	subs	r3, #1
 8005418:	b29a      	uxth	r2, r3
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800541e:	e02c      	b.n	800547a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b02      	cmp	r3, #2
 800542c:	d113      	bne.n	8005456 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	330c      	adds	r3, #12
 8005438:	7812      	ldrb	r2, [r2, #0]
 800543a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005440:	1c5a      	adds	r2, r3, #1
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800544a:	b29b      	uxth	r3, r3
 800544c:	3b01      	subs	r3, #1
 800544e:	b29a      	uxth	r2, r3
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	86da      	strh	r2, [r3, #54]	; 0x36
 8005454:	e011      	b.n	800547a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005456:	f7fc fd45 	bl	8001ee4 <HAL_GetTick>
 800545a:	4602      	mov	r2, r0
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	683a      	ldr	r2, [r7, #0]
 8005462:	429a      	cmp	r2, r3
 8005464:	d803      	bhi.n	800546e <HAL_SPI_Transmit+0x204>
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800546c:	d102      	bne.n	8005474 <HAL_SPI_Transmit+0x20a>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d102      	bne.n	800547a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005478:	e026      	b.n	80054c8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800547e:	b29b      	uxth	r3, r3
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1cd      	bne.n	8005420 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005484:	69ba      	ldr	r2, [r7, #24]
 8005486:	6839      	ldr	r1, [r7, #0]
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	f000 f8b3 	bl	80055f4 <SPI_EndRxTxTransaction>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d002      	beq.n	800549a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2220      	movs	r2, #32
 8005498:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d10a      	bne.n	80054b8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054a2:	2300      	movs	r3, #0
 80054a4:	613b      	str	r3, [r7, #16]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	613b      	str	r3, [r7, #16]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	613b      	str	r3, [r7, #16]
 80054b6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d002      	beq.n	80054c6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	77fb      	strb	r3, [r7, #31]
 80054c4:	e000      	b.n	80054c8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80054c6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80054d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3720      	adds	r7, #32
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
	...

080054e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b088      	sub	sp, #32
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	603b      	str	r3, [r7, #0]
 80054f0:	4613      	mov	r3, r2
 80054f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80054f4:	f7fc fcf6 	bl	8001ee4 <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054fc:	1a9b      	subs	r3, r3, r2
 80054fe:	683a      	ldr	r2, [r7, #0]
 8005500:	4413      	add	r3, r2
 8005502:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005504:	f7fc fcee 	bl	8001ee4 <HAL_GetTick>
 8005508:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800550a:	4b39      	ldr	r3, [pc, #228]	; (80055f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	015b      	lsls	r3, r3, #5
 8005510:	0d1b      	lsrs	r3, r3, #20
 8005512:	69fa      	ldr	r2, [r7, #28]
 8005514:	fb02 f303 	mul.w	r3, r2, r3
 8005518:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800551a:	e054      	b.n	80055c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005522:	d050      	beq.n	80055c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005524:	f7fc fcde 	bl	8001ee4 <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	69fa      	ldr	r2, [r7, #28]
 8005530:	429a      	cmp	r2, r3
 8005532:	d902      	bls.n	800553a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d13d      	bne.n	80055b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005548:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005552:	d111      	bne.n	8005578 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800555c:	d004      	beq.n	8005568 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005566:	d107      	bne.n	8005578 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005576:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800557c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005580:	d10f      	bne.n	80055a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005590:	601a      	str	r2, [r3, #0]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80055b2:	2303      	movs	r3, #3
 80055b4:	e017      	b.n	80055e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80055bc:	2300      	movs	r3, #0
 80055be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	3b01      	subs	r3, #1
 80055c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	689a      	ldr	r2, [r3, #8]
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	4013      	ands	r3, r2
 80055d0:	68ba      	ldr	r2, [r7, #8]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	bf0c      	ite	eq
 80055d6:	2301      	moveq	r3, #1
 80055d8:	2300      	movne	r3, #0
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	461a      	mov	r2, r3
 80055de:	79fb      	ldrb	r3, [r7, #7]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d19b      	bne.n	800551c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3720      	adds	r7, #32
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	20000020 	.word	0x20000020

080055f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b088      	sub	sp, #32
 80055f8:	af02      	add	r7, sp, #8
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005600:	4b1b      	ldr	r3, [pc, #108]	; (8005670 <SPI_EndRxTxTransaction+0x7c>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a1b      	ldr	r2, [pc, #108]	; (8005674 <SPI_EndRxTxTransaction+0x80>)
 8005606:	fba2 2303 	umull	r2, r3, r2, r3
 800560a:	0d5b      	lsrs	r3, r3, #21
 800560c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005610:	fb02 f303 	mul.w	r3, r2, r3
 8005614:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800561e:	d112      	bne.n	8005646 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	9300      	str	r3, [sp, #0]
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	2200      	movs	r2, #0
 8005628:	2180      	movs	r1, #128	; 0x80
 800562a:	68f8      	ldr	r0, [r7, #12]
 800562c:	f7ff ff5a 	bl	80054e4 <SPI_WaitFlagStateUntilTimeout>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d016      	beq.n	8005664 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800563a:	f043 0220 	orr.w	r2, r3, #32
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e00f      	b.n	8005666 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00a      	beq.n	8005662 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	3b01      	subs	r3, #1
 8005650:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800565c:	2b80      	cmp	r3, #128	; 0x80
 800565e:	d0f2      	beq.n	8005646 <SPI_EndRxTxTransaction+0x52>
 8005660:	e000      	b.n	8005664 <SPI_EndRxTxTransaction+0x70>
        break;
 8005662:	bf00      	nop
  }

  return HAL_OK;
 8005664:	2300      	movs	r3, #0
}
 8005666:	4618      	mov	r0, r3
 8005668:	3718      	adds	r7, #24
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	20000020 	.word	0x20000020
 8005674:	165e9f81 	.word	0x165e9f81

08005678 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005678:	b084      	sub	sp, #16
 800567a:	b580      	push	{r7, lr}
 800567c:	b084      	sub	sp, #16
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]
 8005682:	f107 001c 	add.w	r0, r7, #28
 8005686:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800568a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800568c:	2b01      	cmp	r3, #1
 800568e:	d122      	bne.n	80056d6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005694:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80056a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80056b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d105      	bne.n	80056ca <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f001 fbee 	bl	8006eac <USB_CoreReset>
 80056d0:	4603      	mov	r3, r0
 80056d2:	73fb      	strb	r3, [r7, #15]
 80056d4:	e01a      	b.n	800570c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f001 fbe2 	bl	8006eac <USB_CoreReset>
 80056e8:	4603      	mov	r3, r0
 80056ea:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80056ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d106      	bne.n	8005700 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	639a      	str	r2, [r3, #56]	; 0x38
 80056fe:	e005      	b.n	800570c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005704:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800570c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800570e:	2b01      	cmp	r3, #1
 8005710:	d10b      	bne.n	800572a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f043 0206 	orr.w	r2, r3, #6
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f043 0220 	orr.w	r2, r3, #32
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800572a:	7bfb      	ldrb	r3, [r7, #15]
}
 800572c:	4618      	mov	r0, r3
 800572e:	3710      	adds	r7, #16
 8005730:	46bd      	mov	sp, r7
 8005732:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005736:	b004      	add	sp, #16
 8005738:	4770      	bx	lr
	...

0800573c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800573c:	b480      	push	{r7}
 800573e:	b087      	sub	sp, #28
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	4613      	mov	r3, r2
 8005748:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800574a:	79fb      	ldrb	r3, [r7, #7]
 800574c:	2b02      	cmp	r3, #2
 800574e:	d165      	bne.n	800581c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	4a41      	ldr	r2, [pc, #260]	; (8005858 <USB_SetTurnaroundTime+0x11c>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d906      	bls.n	8005766 <USB_SetTurnaroundTime+0x2a>
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	4a40      	ldr	r2, [pc, #256]	; (800585c <USB_SetTurnaroundTime+0x120>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d202      	bcs.n	8005766 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005760:	230f      	movs	r3, #15
 8005762:	617b      	str	r3, [r7, #20]
 8005764:	e062      	b.n	800582c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	4a3c      	ldr	r2, [pc, #240]	; (800585c <USB_SetTurnaroundTime+0x120>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d306      	bcc.n	800577c <USB_SetTurnaroundTime+0x40>
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	4a3b      	ldr	r2, [pc, #236]	; (8005860 <USB_SetTurnaroundTime+0x124>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d202      	bcs.n	800577c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005776:	230e      	movs	r3, #14
 8005778:	617b      	str	r3, [r7, #20]
 800577a:	e057      	b.n	800582c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	4a38      	ldr	r2, [pc, #224]	; (8005860 <USB_SetTurnaroundTime+0x124>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d306      	bcc.n	8005792 <USB_SetTurnaroundTime+0x56>
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	4a37      	ldr	r2, [pc, #220]	; (8005864 <USB_SetTurnaroundTime+0x128>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d202      	bcs.n	8005792 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800578c:	230d      	movs	r3, #13
 800578e:	617b      	str	r3, [r7, #20]
 8005790:	e04c      	b.n	800582c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	4a33      	ldr	r2, [pc, #204]	; (8005864 <USB_SetTurnaroundTime+0x128>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d306      	bcc.n	80057a8 <USB_SetTurnaroundTime+0x6c>
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	4a32      	ldr	r2, [pc, #200]	; (8005868 <USB_SetTurnaroundTime+0x12c>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d802      	bhi.n	80057a8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80057a2:	230c      	movs	r3, #12
 80057a4:	617b      	str	r3, [r7, #20]
 80057a6:	e041      	b.n	800582c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	4a2f      	ldr	r2, [pc, #188]	; (8005868 <USB_SetTurnaroundTime+0x12c>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d906      	bls.n	80057be <USB_SetTurnaroundTime+0x82>
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	4a2e      	ldr	r2, [pc, #184]	; (800586c <USB_SetTurnaroundTime+0x130>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d802      	bhi.n	80057be <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80057b8:	230b      	movs	r3, #11
 80057ba:	617b      	str	r3, [r7, #20]
 80057bc:	e036      	b.n	800582c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	4a2a      	ldr	r2, [pc, #168]	; (800586c <USB_SetTurnaroundTime+0x130>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d906      	bls.n	80057d4 <USB_SetTurnaroundTime+0x98>
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	4a29      	ldr	r2, [pc, #164]	; (8005870 <USB_SetTurnaroundTime+0x134>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d802      	bhi.n	80057d4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80057ce:	230a      	movs	r3, #10
 80057d0:	617b      	str	r3, [r7, #20]
 80057d2:	e02b      	b.n	800582c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	4a26      	ldr	r2, [pc, #152]	; (8005870 <USB_SetTurnaroundTime+0x134>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d906      	bls.n	80057ea <USB_SetTurnaroundTime+0xae>
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	4a25      	ldr	r2, [pc, #148]	; (8005874 <USB_SetTurnaroundTime+0x138>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d202      	bcs.n	80057ea <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80057e4:	2309      	movs	r3, #9
 80057e6:	617b      	str	r3, [r7, #20]
 80057e8:	e020      	b.n	800582c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	4a21      	ldr	r2, [pc, #132]	; (8005874 <USB_SetTurnaroundTime+0x138>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d306      	bcc.n	8005800 <USB_SetTurnaroundTime+0xc4>
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	4a20      	ldr	r2, [pc, #128]	; (8005878 <USB_SetTurnaroundTime+0x13c>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d802      	bhi.n	8005800 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80057fa:	2308      	movs	r3, #8
 80057fc:	617b      	str	r3, [r7, #20]
 80057fe:	e015      	b.n	800582c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	4a1d      	ldr	r2, [pc, #116]	; (8005878 <USB_SetTurnaroundTime+0x13c>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d906      	bls.n	8005816 <USB_SetTurnaroundTime+0xda>
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	4a1c      	ldr	r2, [pc, #112]	; (800587c <USB_SetTurnaroundTime+0x140>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d202      	bcs.n	8005816 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005810:	2307      	movs	r3, #7
 8005812:	617b      	str	r3, [r7, #20]
 8005814:	e00a      	b.n	800582c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005816:	2306      	movs	r3, #6
 8005818:	617b      	str	r3, [r7, #20]
 800581a:	e007      	b.n	800582c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800581c:	79fb      	ldrb	r3, [r7, #7]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d102      	bne.n	8005828 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005822:	2309      	movs	r3, #9
 8005824:	617b      	str	r3, [r7, #20]
 8005826:	e001      	b.n	800582c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005828:	2309      	movs	r3, #9
 800582a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	68da      	ldr	r2, [r3, #12]
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	029b      	lsls	r3, r3, #10
 8005840:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005844:	431a      	orrs	r2, r3
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	371c      	adds	r7, #28
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr
 8005858:	00d8acbf 	.word	0x00d8acbf
 800585c:	00e4e1c0 	.word	0x00e4e1c0
 8005860:	00f42400 	.word	0x00f42400
 8005864:	01067380 	.word	0x01067380
 8005868:	011a499f 	.word	0x011a499f
 800586c:	01312cff 	.word	0x01312cff
 8005870:	014ca43f 	.word	0x014ca43f
 8005874:	016e3600 	.word	0x016e3600
 8005878:	01a6ab1f 	.word	0x01a6ab1f
 800587c:	01e84800 	.word	0x01e84800

08005880 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	f043 0201 	orr.w	r2, r3, #1
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	370c      	adds	r7, #12
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr

080058a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80058a2:	b480      	push	{r7}
 80058a4:	b083      	sub	sp, #12
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	f023 0201 	bic.w	r2, r3, #1
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80058b6:	2300      	movs	r3, #0
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	370c      	adds	r7, #12
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	460b      	mov	r3, r1
 80058ce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80058d0:	2300      	movs	r3, #0
 80058d2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80058e0:	78fb      	ldrb	r3, [r7, #3]
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d115      	bne.n	8005912 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80058f2:	2001      	movs	r0, #1
 80058f4:	f7fc fb02 	bl	8001efc <HAL_Delay>
      ms++;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	3301      	adds	r3, #1
 80058fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f001 fa45 	bl	8006d8e <USB_GetMode>
 8005904:	4603      	mov	r3, r0
 8005906:	2b01      	cmp	r3, #1
 8005908:	d01e      	beq.n	8005948 <USB_SetCurrentMode+0x84>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2b31      	cmp	r3, #49	; 0x31
 800590e:	d9f0      	bls.n	80058f2 <USB_SetCurrentMode+0x2e>
 8005910:	e01a      	b.n	8005948 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005912:	78fb      	ldrb	r3, [r7, #3]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d115      	bne.n	8005944 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005924:	2001      	movs	r0, #1
 8005926:	f7fc fae9 	bl	8001efc <HAL_Delay>
      ms++;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	3301      	adds	r3, #1
 800592e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f001 fa2c 	bl	8006d8e <USB_GetMode>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d005      	beq.n	8005948 <USB_SetCurrentMode+0x84>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2b31      	cmp	r3, #49	; 0x31
 8005940:	d9f0      	bls.n	8005924 <USB_SetCurrentMode+0x60>
 8005942:	e001      	b.n	8005948 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e005      	b.n	8005954 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2b32      	cmp	r3, #50	; 0x32
 800594c:	d101      	bne.n	8005952 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e000      	b.n	8005954 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800595c:	b084      	sub	sp, #16
 800595e:	b580      	push	{r7, lr}
 8005960:	b086      	sub	sp, #24
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
 8005966:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800596a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800596e:	2300      	movs	r3, #0
 8005970:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005976:	2300      	movs	r3, #0
 8005978:	613b      	str	r3, [r7, #16]
 800597a:	e009      	b.n	8005990 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	3340      	adds	r3, #64	; 0x40
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	4413      	add	r3, r2
 8005986:	2200      	movs	r2, #0
 8005988:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	3301      	adds	r3, #1
 800598e:	613b      	str	r3, [r7, #16]
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	2b0e      	cmp	r3, #14
 8005994:	d9f2      	bls.n	800597c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005996:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005998:	2b00      	cmp	r3, #0
 800599a:	d11c      	bne.n	80059d6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059aa:	f043 0302 	orr.w	r3, r3, #2
 80059ae:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059cc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	639a      	str	r2, [r3, #56]	; 0x38
 80059d4:	e00b      	b.n	80059ee <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059da:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80059f4:	461a      	mov	r2, r3
 80059f6:	2300      	movs	r3, #0
 80059f8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a00:	4619      	mov	r1, r3
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a08:	461a      	mov	r2, r3
 8005a0a:	680b      	ldr	r3, [r1, #0]
 8005a0c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d10c      	bne.n	8005a2e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d104      	bne.n	8005a24 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f965 	bl	8005cec <USB_SetDevSpeed>
 8005a22:	e008      	b.n	8005a36 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005a24:	2101      	movs	r1, #1
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f960 	bl	8005cec <USB_SetDevSpeed>
 8005a2c:	e003      	b.n	8005a36 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005a2e:	2103      	movs	r1, #3
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 f95b 	bl	8005cec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005a36:	2110      	movs	r1, #16
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 f8f3 	bl	8005c24 <USB_FlushTxFifo>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d001      	beq.n	8005a48 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f000 f91f 	bl	8005c8c <USB_FlushRxFifo>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d001      	beq.n	8005a58 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a5e:	461a      	mov	r2, r3
 8005a60:	2300      	movs	r3, #0
 8005a62:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a76:	461a      	mov	r2, r3
 8005a78:	2300      	movs	r3, #0
 8005a7a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	613b      	str	r3, [r7, #16]
 8005a80:	e043      	b.n	8005b0a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	015a      	lsls	r2, r3, #5
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	4413      	add	r3, r2
 8005a8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a98:	d118      	bne.n	8005acc <USB_DevInit+0x170>
    {
      if (i == 0U)
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d10a      	bne.n	8005ab6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	015a      	lsls	r2, r3, #5
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aac:	461a      	mov	r2, r3
 8005aae:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005ab2:	6013      	str	r3, [r2, #0]
 8005ab4:	e013      	b.n	8005ade <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	015a      	lsls	r2, r3, #5
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	4413      	add	r3, r2
 8005abe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005ac8:	6013      	str	r3, [r2, #0]
 8005aca:	e008      	b.n	8005ade <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	015a      	lsls	r2, r3, #5
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ad8:	461a      	mov	r2, r3
 8005ada:	2300      	movs	r3, #0
 8005adc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	015a      	lsls	r2, r3, #5
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aea:	461a      	mov	r2, r3
 8005aec:	2300      	movs	r3, #0
 8005aee:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	015a      	lsls	r2, r3, #5
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	4413      	add	r3, r2
 8005af8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005afc:	461a      	mov	r2, r3
 8005afe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b02:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	3301      	adds	r3, #1
 8005b08:	613b      	str	r3, [r7, #16]
 8005b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d3b7      	bcc.n	8005a82 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b12:	2300      	movs	r3, #0
 8005b14:	613b      	str	r3, [r7, #16]
 8005b16:	e043      	b.n	8005ba0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	015a      	lsls	r2, r3, #5
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	4413      	add	r3, r2
 8005b20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b2e:	d118      	bne.n	8005b62 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d10a      	bne.n	8005b4c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	015a      	lsls	r2, r3, #5
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b42:	461a      	mov	r2, r3
 8005b44:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005b48:	6013      	str	r3, [r2, #0]
 8005b4a:	e013      	b.n	8005b74 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	015a      	lsls	r2, r3, #5
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	4413      	add	r3, r2
 8005b54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b58:	461a      	mov	r2, r3
 8005b5a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005b5e:	6013      	str	r3, [r2, #0]
 8005b60:	e008      	b.n	8005b74 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	015a      	lsls	r2, r3, #5
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	4413      	add	r3, r2
 8005b6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b6e:	461a      	mov	r2, r3
 8005b70:	2300      	movs	r3, #0
 8005b72:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	015a      	lsls	r2, r3, #5
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b80:	461a      	mov	r2, r3
 8005b82:	2300      	movs	r3, #0
 8005b84:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	015a      	lsls	r2, r3, #5
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	4413      	add	r3, r2
 8005b8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b92:	461a      	mov	r2, r3
 8005b94:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b98:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	613b      	str	r3, [r7, #16]
 8005ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba2:	693a      	ldr	r2, [r7, #16]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d3b7      	bcc.n	8005b18 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bba:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005bc8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d105      	bne.n	8005bdc <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	699b      	ldr	r3, [r3, #24]
 8005bd4:	f043 0210 	orr.w	r2, r3, #16
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	699a      	ldr	r2, [r3, #24]
 8005be0:	4b0f      	ldr	r3, [pc, #60]	; (8005c20 <USB_DevInit+0x2c4>)
 8005be2:	4313      	orrs	r3, r2
 8005be4:	687a      	ldr	r2, [r7, #4]
 8005be6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005be8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d005      	beq.n	8005bfa <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	699b      	ldr	r3, [r3, #24]
 8005bf2:	f043 0208 	orr.w	r2, r3, #8
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005bfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d107      	bne.n	8005c10 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c08:	f043 0304 	orr.w	r3, r3, #4
 8005c0c:	687a      	ldr	r2, [r7, #4]
 8005c0e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3718      	adds	r7, #24
 8005c16:	46bd      	mov	sp, r7
 8005c18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c1c:	b004      	add	sp, #16
 8005c1e:	4770      	bx	lr
 8005c20:	803c3800 	.word	0x803c3800

08005c24 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b085      	sub	sp, #20
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	3301      	adds	r3, #1
 8005c36:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	4a13      	ldr	r2, [pc, #76]	; (8005c88 <USB_FlushTxFifo+0x64>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d901      	bls.n	8005c44 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e01b      	b.n	8005c7c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	daf2      	bge.n	8005c32 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	019b      	lsls	r3, r3, #6
 8005c54:	f043 0220 	orr.w	r2, r3, #32
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	3301      	adds	r3, #1
 8005c60:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	4a08      	ldr	r2, [pc, #32]	; (8005c88 <USB_FlushTxFifo+0x64>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d901      	bls.n	8005c6e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e006      	b.n	8005c7c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	f003 0320 	and.w	r3, r3, #32
 8005c76:	2b20      	cmp	r3, #32
 8005c78:	d0f0      	beq.n	8005c5c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3714      	adds	r7, #20
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr
 8005c88:	00030d40 	.word	0x00030d40

08005c8c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005c94:	2300      	movs	r3, #0
 8005c96:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	4a11      	ldr	r2, [pc, #68]	; (8005ce8 <USB_FlushRxFifo+0x5c>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d901      	bls.n	8005caa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	e018      	b.n	8005cdc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	daf2      	bge.n	8005c98 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2210      	movs	r2, #16
 8005cba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	4a08      	ldr	r2, [pc, #32]	; (8005ce8 <USB_FlushRxFifo+0x5c>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d901      	bls.n	8005cce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e006      	b.n	8005cdc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	f003 0310 	and.w	r3, r3, #16
 8005cd6:	2b10      	cmp	r3, #16
 8005cd8:	d0f0      	beq.n	8005cbc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	00030d40 	.word	0x00030d40

08005cec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	460b      	mov	r3, r1
 8005cf6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	78fb      	ldrb	r3, [r7, #3]
 8005d06:	68f9      	ldr	r1, [r7, #12]
 8005d08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005d10:	2300      	movs	r3, #0
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3714      	adds	r7, #20
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr

08005d1e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005d1e:	b480      	push	{r7}
 8005d20:	b087      	sub	sp, #28
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	f003 0306 	and.w	r3, r3, #6
 8005d36:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d102      	bne.n	8005d44 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	75fb      	strb	r3, [r7, #23]
 8005d42:	e00a      	b.n	8005d5a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d002      	beq.n	8005d50 <USB_GetDevSpeed+0x32>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2b06      	cmp	r3, #6
 8005d4e:	d102      	bne.n	8005d56 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005d50:	2302      	movs	r3, #2
 8005d52:	75fb      	strb	r3, [r7, #23]
 8005d54:	e001      	b.n	8005d5a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005d56:	230f      	movs	r3, #15
 8005d58:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	371c      	adds	r7, #28
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr

08005d68 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	785b      	ldrb	r3, [r3, #1]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d13a      	bne.n	8005dfa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d8a:	69da      	ldr	r2, [r3, #28]
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	781b      	ldrb	r3, [r3, #0]
 8005d90:	f003 030f 	and.w	r3, r3, #15
 8005d94:	2101      	movs	r1, #1
 8005d96:	fa01 f303 	lsl.w	r3, r1, r3
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	68f9      	ldr	r1, [r7, #12]
 8005d9e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005da2:	4313      	orrs	r3, r2
 8005da4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	015a      	lsls	r2, r3, #5
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	4413      	add	r3, r2
 8005dae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d155      	bne.n	8005e68 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	015a      	lsls	r2, r3, #5
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	4413      	add	r3, r2
 8005dc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	791b      	ldrb	r3, [r3, #4]
 8005dd6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005dd8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	059b      	lsls	r3, r3, #22
 8005dde:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005de0:	4313      	orrs	r3, r2
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	0151      	lsls	r1, r2, #5
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	440a      	add	r2, r1
 8005dea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005df2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005df6:	6013      	str	r3, [r2, #0]
 8005df8:	e036      	b.n	8005e68 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e00:	69da      	ldr	r2, [r3, #28]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	f003 030f 	and.w	r3, r3, #15
 8005e0a:	2101      	movs	r1, #1
 8005e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e10:	041b      	lsls	r3, r3, #16
 8005e12:	68f9      	ldr	r1, [r7, #12]
 8005e14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	015a      	lsls	r2, r3, #5
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	4413      	add	r3, r2
 8005e24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d11a      	bne.n	8005e68 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	015a      	lsls	r2, r3, #5
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	4413      	add	r3, r2
 8005e3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	791b      	ldrb	r3, [r3, #4]
 8005e4c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005e4e:	430b      	orrs	r3, r1
 8005e50:	4313      	orrs	r3, r2
 8005e52:	68ba      	ldr	r2, [r7, #8]
 8005e54:	0151      	lsls	r1, r2, #5
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	440a      	add	r2, r1
 8005e5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e66:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3714      	adds	r7, #20
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr
	...

08005e78 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b085      	sub	sp, #20
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	781b      	ldrb	r3, [r3, #0]
 8005e8a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	785b      	ldrb	r3, [r3, #1]
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d161      	bne.n	8005f58 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	015a      	lsls	r2, r3, #5
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	4413      	add	r3, r2
 8005e9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ea6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005eaa:	d11f      	bne.n	8005eec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	015a      	lsls	r2, r3, #5
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68ba      	ldr	r2, [r7, #8]
 8005ebc:	0151      	lsls	r1, r2, #5
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	440a      	add	r2, r1
 8005ec2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ec6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005eca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	015a      	lsls	r2, r3, #5
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68ba      	ldr	r2, [r7, #8]
 8005edc:	0151      	lsls	r1, r2, #5
 8005ede:	68fa      	ldr	r2, [r7, #12]
 8005ee0:	440a      	add	r2, r1
 8005ee2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ee6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005eea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ef2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	781b      	ldrb	r3, [r3, #0]
 8005ef8:	f003 030f 	and.w	r3, r3, #15
 8005efc:	2101      	movs	r1, #1
 8005efe:	fa01 f303 	lsl.w	r3, r1, r3
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	43db      	mvns	r3, r3
 8005f06:	68f9      	ldr	r1, [r7, #12]
 8005f08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f16:	69da      	ldr	r2, [r3, #28]
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	f003 030f 	and.w	r3, r3, #15
 8005f20:	2101      	movs	r1, #1
 8005f22:	fa01 f303 	lsl.w	r3, r1, r3
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	43db      	mvns	r3, r3
 8005f2a:	68f9      	ldr	r1, [r7, #12]
 8005f2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f30:	4013      	ands	r3, r2
 8005f32:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	0159      	lsls	r1, r3, #5
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	440b      	add	r3, r1
 8005f4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f4e:	4619      	mov	r1, r3
 8005f50:	4b35      	ldr	r3, [pc, #212]	; (8006028 <USB_DeactivateEndpoint+0x1b0>)
 8005f52:	4013      	ands	r3, r2
 8005f54:	600b      	str	r3, [r1, #0]
 8005f56:	e060      	b.n	800601a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	015a      	lsls	r2, r3, #5
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4413      	add	r3, r2
 8005f60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f6e:	d11f      	bne.n	8005fb0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	015a      	lsls	r2, r3, #5
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	4413      	add	r3, r2
 8005f78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	68ba      	ldr	r2, [r7, #8]
 8005f80:	0151      	lsls	r1, r2, #5
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	440a      	add	r2, r1
 8005f86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f8a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005f8e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	015a      	lsls	r2, r3, #5
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	4413      	add	r3, r2
 8005f98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68ba      	ldr	r2, [r7, #8]
 8005fa0:	0151      	lsls	r1, r2, #5
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	440a      	add	r2, r1
 8005fa6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005faa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005fae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	f003 030f 	and.w	r3, r3, #15
 8005fc0:	2101      	movs	r1, #1
 8005fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8005fc6:	041b      	lsls	r3, r3, #16
 8005fc8:	43db      	mvns	r3, r3
 8005fca:	68f9      	ldr	r1, [r7, #12]
 8005fcc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fda:	69da      	ldr	r2, [r3, #28]
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	f003 030f 	and.w	r3, r3, #15
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8005fea:	041b      	lsls	r3, r3, #16
 8005fec:	43db      	mvns	r3, r3
 8005fee:	68f9      	ldr	r1, [r7, #12]
 8005ff0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	015a      	lsls	r2, r3, #5
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	4413      	add	r3, r2
 8006000:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	0159      	lsls	r1, r3, #5
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	440b      	add	r3, r1
 800600e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006012:	4619      	mov	r1, r3
 8006014:	4b05      	ldr	r3, [pc, #20]	; (800602c <USB_DeactivateEndpoint+0x1b4>)
 8006016:	4013      	ands	r3, r2
 8006018:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3714      	adds	r7, #20
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr
 8006028:	ec337800 	.word	0xec337800
 800602c:	eff37800 	.word	0xeff37800

08006030 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b08a      	sub	sp, #40	; 0x28
 8006034:	af02      	add	r7, sp, #8
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	4613      	mov	r3, r2
 800603c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	781b      	ldrb	r3, [r3, #0]
 8006046:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	785b      	ldrb	r3, [r3, #1]
 800604c:	2b01      	cmp	r3, #1
 800604e:	f040 815c 	bne.w	800630a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	699b      	ldr	r3, [r3, #24]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d132      	bne.n	80060c0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	015a      	lsls	r2, r3, #5
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	4413      	add	r3, r2
 8006062:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	69ba      	ldr	r2, [r7, #24]
 800606a:	0151      	lsls	r1, r2, #5
 800606c:	69fa      	ldr	r2, [r7, #28]
 800606e:	440a      	add	r2, r1
 8006070:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006074:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006078:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800607c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	015a      	lsls	r2, r3, #5
 8006082:	69fb      	ldr	r3, [r7, #28]
 8006084:	4413      	add	r3, r2
 8006086:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800608a:	691b      	ldr	r3, [r3, #16]
 800608c:	69ba      	ldr	r2, [r7, #24]
 800608e:	0151      	lsls	r1, r2, #5
 8006090:	69fa      	ldr	r2, [r7, #28]
 8006092:	440a      	add	r2, r1
 8006094:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006098:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800609c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	015a      	lsls	r2, r3, #5
 80060a2:	69fb      	ldr	r3, [r7, #28]
 80060a4:	4413      	add	r3, r2
 80060a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	69ba      	ldr	r2, [r7, #24]
 80060ae:	0151      	lsls	r1, r2, #5
 80060b0:	69fa      	ldr	r2, [r7, #28]
 80060b2:	440a      	add	r2, r1
 80060b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060b8:	0cdb      	lsrs	r3, r3, #19
 80060ba:	04db      	lsls	r3, r3, #19
 80060bc:	6113      	str	r3, [r2, #16]
 80060be:	e074      	b.n	80061aa <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	015a      	lsls	r2, r3, #5
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	4413      	add	r3, r2
 80060c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060cc:	691b      	ldr	r3, [r3, #16]
 80060ce:	69ba      	ldr	r2, [r7, #24]
 80060d0:	0151      	lsls	r1, r2, #5
 80060d2:	69fa      	ldr	r2, [r7, #28]
 80060d4:	440a      	add	r2, r1
 80060d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060da:	0cdb      	lsrs	r3, r3, #19
 80060dc:	04db      	lsls	r3, r3, #19
 80060de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	015a      	lsls	r2, r3, #5
 80060e4:	69fb      	ldr	r3, [r7, #28]
 80060e6:	4413      	add	r3, r2
 80060e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	69ba      	ldr	r2, [r7, #24]
 80060f0:	0151      	lsls	r1, r2, #5
 80060f2:	69fa      	ldr	r2, [r7, #28]
 80060f4:	440a      	add	r2, r1
 80060f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060fa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80060fe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006102:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006104:	69bb      	ldr	r3, [r7, #24]
 8006106:	015a      	lsls	r2, r3, #5
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	4413      	add	r3, r2
 800610c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006110:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	6999      	ldr	r1, [r3, #24]
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	440b      	add	r3, r1
 800611c:	1e59      	subs	r1, r3, #1
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	fbb1 f3f3 	udiv	r3, r1, r3
 8006126:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006128:	4b9d      	ldr	r3, [pc, #628]	; (80063a0 <USB_EPStartXfer+0x370>)
 800612a:	400b      	ands	r3, r1
 800612c:	69b9      	ldr	r1, [r7, #24]
 800612e:	0148      	lsls	r0, r1, #5
 8006130:	69f9      	ldr	r1, [r7, #28]
 8006132:	4401      	add	r1, r0
 8006134:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006138:	4313      	orrs	r3, r2
 800613a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800613c:	69bb      	ldr	r3, [r7, #24]
 800613e:	015a      	lsls	r2, r3, #5
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	4413      	add	r3, r2
 8006144:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006148:	691a      	ldr	r2, [r3, #16]
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	699b      	ldr	r3, [r3, #24]
 800614e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006152:	69b9      	ldr	r1, [r7, #24]
 8006154:	0148      	lsls	r0, r1, #5
 8006156:	69f9      	ldr	r1, [r7, #28]
 8006158:	4401      	add	r1, r0
 800615a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800615e:	4313      	orrs	r3, r2
 8006160:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	791b      	ldrb	r3, [r3, #4]
 8006166:	2b01      	cmp	r3, #1
 8006168:	d11f      	bne.n	80061aa <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	015a      	lsls	r2, r3, #5
 800616e:	69fb      	ldr	r3, [r7, #28]
 8006170:	4413      	add	r3, r2
 8006172:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006176:	691b      	ldr	r3, [r3, #16]
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	0151      	lsls	r1, r2, #5
 800617c:	69fa      	ldr	r2, [r7, #28]
 800617e:	440a      	add	r2, r1
 8006180:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006184:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006188:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	015a      	lsls	r2, r3, #5
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	4413      	add	r3, r2
 8006192:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	69ba      	ldr	r2, [r7, #24]
 800619a:	0151      	lsls	r1, r2, #5
 800619c:	69fa      	ldr	r2, [r7, #28]
 800619e:	440a      	add	r2, r1
 80061a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80061a8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80061aa:	79fb      	ldrb	r3, [r7, #7]
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d14b      	bne.n	8006248 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	695b      	ldr	r3, [r3, #20]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d009      	beq.n	80061cc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	015a      	lsls	r2, r3, #5
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	4413      	add	r3, r2
 80061c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061c4:	461a      	mov	r2, r3
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	695b      	ldr	r3, [r3, #20]
 80061ca:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	791b      	ldrb	r3, [r3, #4]
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d128      	bne.n	8006226 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d110      	bne.n	8006206 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	015a      	lsls	r2, r3, #5
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	4413      	add	r3, r2
 80061ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	69ba      	ldr	r2, [r7, #24]
 80061f4:	0151      	lsls	r1, r2, #5
 80061f6:	69fa      	ldr	r2, [r7, #28]
 80061f8:	440a      	add	r2, r1
 80061fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006202:	6013      	str	r3, [r2, #0]
 8006204:	e00f      	b.n	8006226 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	015a      	lsls	r2, r3, #5
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	4413      	add	r3, r2
 800620e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	69ba      	ldr	r2, [r7, #24]
 8006216:	0151      	lsls	r1, r2, #5
 8006218:	69fa      	ldr	r2, [r7, #28]
 800621a:	440a      	add	r2, r1
 800621c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006224:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	015a      	lsls	r2, r3, #5
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	4413      	add	r3, r2
 800622e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	69ba      	ldr	r2, [r7, #24]
 8006236:	0151      	lsls	r1, r2, #5
 8006238:	69fa      	ldr	r2, [r7, #28]
 800623a:	440a      	add	r2, r1
 800623c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006240:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006244:	6013      	str	r3, [r2, #0]
 8006246:	e133      	b.n	80064b0 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	015a      	lsls	r2, r3, #5
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	4413      	add	r3, r2
 8006250:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	69ba      	ldr	r2, [r7, #24]
 8006258:	0151      	lsls	r1, r2, #5
 800625a:	69fa      	ldr	r2, [r7, #28]
 800625c:	440a      	add	r2, r1
 800625e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006262:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006266:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	791b      	ldrb	r3, [r3, #4]
 800626c:	2b01      	cmp	r3, #1
 800626e:	d015      	beq.n	800629c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	2b00      	cmp	r3, #0
 8006276:	f000 811b 	beq.w	80064b0 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006280:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	781b      	ldrb	r3, [r3, #0]
 8006286:	f003 030f 	and.w	r3, r3, #15
 800628a:	2101      	movs	r1, #1
 800628c:	fa01 f303 	lsl.w	r3, r1, r3
 8006290:	69f9      	ldr	r1, [r7, #28]
 8006292:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006296:	4313      	orrs	r3, r2
 8006298:	634b      	str	r3, [r1, #52]	; 0x34
 800629a:	e109      	b.n	80064b0 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d110      	bne.n	80062ce <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	015a      	lsls	r2, r3, #5
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	4413      	add	r3, r2
 80062b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	69ba      	ldr	r2, [r7, #24]
 80062bc:	0151      	lsls	r1, r2, #5
 80062be:	69fa      	ldr	r2, [r7, #28]
 80062c0:	440a      	add	r2, r1
 80062c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062c6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80062ca:	6013      	str	r3, [r2, #0]
 80062cc:	e00f      	b.n	80062ee <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	015a      	lsls	r2, r3, #5
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	4413      	add	r3, r2
 80062d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	69ba      	ldr	r2, [r7, #24]
 80062de:	0151      	lsls	r1, r2, #5
 80062e0:	69fa      	ldr	r2, [r7, #28]
 80062e2:	440a      	add	r2, r1
 80062e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062ec:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	6919      	ldr	r1, [r3, #16]
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	781a      	ldrb	r2, [r3, #0]
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	b298      	uxth	r0, r3
 80062fc:	79fb      	ldrb	r3, [r7, #7]
 80062fe:	9300      	str	r3, [sp, #0]
 8006300:	4603      	mov	r3, r0
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f000 fade 	bl	80068c4 <USB_WritePacket>
 8006308:	e0d2      	b.n	80064b0 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800630a:	69bb      	ldr	r3, [r7, #24]
 800630c:	015a      	lsls	r2, r3, #5
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	4413      	add	r3, r2
 8006312:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	69ba      	ldr	r2, [r7, #24]
 800631a:	0151      	lsls	r1, r2, #5
 800631c:	69fa      	ldr	r2, [r7, #28]
 800631e:	440a      	add	r2, r1
 8006320:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006324:	0cdb      	lsrs	r3, r3, #19
 8006326:	04db      	lsls	r3, r3, #19
 8006328:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800632a:	69bb      	ldr	r3, [r7, #24]
 800632c:	015a      	lsls	r2, r3, #5
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	4413      	add	r3, r2
 8006332:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	69ba      	ldr	r2, [r7, #24]
 800633a:	0151      	lsls	r1, r2, #5
 800633c:	69fa      	ldr	r2, [r7, #28]
 800633e:	440a      	add	r2, r1
 8006340:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006344:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006348:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800634c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d126      	bne.n	80063a4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	015a      	lsls	r2, r3, #5
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	4413      	add	r3, r2
 800635e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006362:	691a      	ldr	r2, [r3, #16]
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800636c:	69b9      	ldr	r1, [r7, #24]
 800636e:	0148      	lsls	r0, r1, #5
 8006370:	69f9      	ldr	r1, [r7, #28]
 8006372:	4401      	add	r1, r0
 8006374:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006378:	4313      	orrs	r3, r2
 800637a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800637c:	69bb      	ldr	r3, [r7, #24]
 800637e:	015a      	lsls	r2, r3, #5
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	4413      	add	r3, r2
 8006384:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	69ba      	ldr	r2, [r7, #24]
 800638c:	0151      	lsls	r1, r2, #5
 800638e:	69fa      	ldr	r2, [r7, #28]
 8006390:	440a      	add	r2, r1
 8006392:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006396:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800639a:	6113      	str	r3, [r2, #16]
 800639c:	e03a      	b.n	8006414 <USB_EPStartXfer+0x3e4>
 800639e:	bf00      	nop
 80063a0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	699a      	ldr	r2, [r3, #24]
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	4413      	add	r3, r2
 80063ae:	1e5a      	subs	r2, r3, #1
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80063b8:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	8afa      	ldrh	r2, [r7, #22]
 80063c0:	fb03 f202 	mul.w	r2, r3, r2
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	015a      	lsls	r2, r3, #5
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	4413      	add	r3, r2
 80063d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063d4:	691a      	ldr	r2, [r3, #16]
 80063d6:	8afb      	ldrh	r3, [r7, #22]
 80063d8:	04d9      	lsls	r1, r3, #19
 80063da:	4b38      	ldr	r3, [pc, #224]	; (80064bc <USB_EPStartXfer+0x48c>)
 80063dc:	400b      	ands	r3, r1
 80063de:	69b9      	ldr	r1, [r7, #24]
 80063e0:	0148      	lsls	r0, r1, #5
 80063e2:	69f9      	ldr	r1, [r7, #28]
 80063e4:	4401      	add	r1, r0
 80063e6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80063ea:	4313      	orrs	r3, r2
 80063ec:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	015a      	lsls	r2, r3, #5
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	4413      	add	r3, r2
 80063f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063fa:	691a      	ldr	r2, [r3, #16]
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	69db      	ldr	r3, [r3, #28]
 8006400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006404:	69b9      	ldr	r1, [r7, #24]
 8006406:	0148      	lsls	r0, r1, #5
 8006408:	69f9      	ldr	r1, [r7, #28]
 800640a:	4401      	add	r1, r0
 800640c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006410:	4313      	orrs	r3, r2
 8006412:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006414:	79fb      	ldrb	r3, [r7, #7]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d10d      	bne.n	8006436 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d009      	beq.n	8006436 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	6919      	ldr	r1, [r3, #16]
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	015a      	lsls	r2, r3, #5
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	4413      	add	r3, r2
 800642e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006432:	460a      	mov	r2, r1
 8006434:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	791b      	ldrb	r3, [r3, #4]
 800643a:	2b01      	cmp	r3, #1
 800643c:	d128      	bne.n	8006490 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800644a:	2b00      	cmp	r3, #0
 800644c:	d110      	bne.n	8006470 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	015a      	lsls	r2, r3, #5
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	4413      	add	r3, r2
 8006456:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	69ba      	ldr	r2, [r7, #24]
 800645e:	0151      	lsls	r1, r2, #5
 8006460:	69fa      	ldr	r2, [r7, #28]
 8006462:	440a      	add	r2, r1
 8006464:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006468:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800646c:	6013      	str	r3, [r2, #0]
 800646e:	e00f      	b.n	8006490 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	015a      	lsls	r2, r3, #5
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	4413      	add	r3, r2
 8006478:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	69ba      	ldr	r2, [r7, #24]
 8006480:	0151      	lsls	r1, r2, #5
 8006482:	69fa      	ldr	r2, [r7, #28]
 8006484:	440a      	add	r2, r1
 8006486:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800648a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800648e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	015a      	lsls	r2, r3, #5
 8006494:	69fb      	ldr	r3, [r7, #28]
 8006496:	4413      	add	r3, r2
 8006498:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	69ba      	ldr	r2, [r7, #24]
 80064a0:	0151      	lsls	r1, r2, #5
 80064a2:	69fa      	ldr	r2, [r7, #28]
 80064a4:	440a      	add	r2, r1
 80064a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064aa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80064ae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3720      	adds	r7, #32
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	1ff80000 	.word	0x1ff80000

080064c0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b087      	sub	sp, #28
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	4613      	mov	r3, r2
 80064cc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	785b      	ldrb	r3, [r3, #1]
 80064dc:	2b01      	cmp	r3, #1
 80064de:	f040 80ce 	bne.w	800667e <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	699b      	ldr	r3, [r3, #24]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d132      	bne.n	8006550 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	015a      	lsls	r2, r3, #5
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	4413      	add	r3, r2
 80064f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	0151      	lsls	r1, r2, #5
 80064fc:	697a      	ldr	r2, [r7, #20]
 80064fe:	440a      	add	r2, r1
 8006500:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006504:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006508:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800650c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	015a      	lsls	r2, r3, #5
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	4413      	add	r3, r2
 8006516:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	693a      	ldr	r2, [r7, #16]
 800651e:	0151      	lsls	r1, r2, #5
 8006520:	697a      	ldr	r2, [r7, #20]
 8006522:	440a      	add	r2, r1
 8006524:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006528:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800652c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	015a      	lsls	r2, r3, #5
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	4413      	add	r3, r2
 8006536:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	693a      	ldr	r2, [r7, #16]
 800653e:	0151      	lsls	r1, r2, #5
 8006540:	697a      	ldr	r2, [r7, #20]
 8006542:	440a      	add	r2, r1
 8006544:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006548:	0cdb      	lsrs	r3, r3, #19
 800654a:	04db      	lsls	r3, r3, #19
 800654c:	6113      	str	r3, [r2, #16]
 800654e:	e04e      	b.n	80065ee <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	015a      	lsls	r2, r3, #5
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	4413      	add	r3, r2
 8006558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	693a      	ldr	r2, [r7, #16]
 8006560:	0151      	lsls	r1, r2, #5
 8006562:	697a      	ldr	r2, [r7, #20]
 8006564:	440a      	add	r2, r1
 8006566:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800656a:	0cdb      	lsrs	r3, r3, #19
 800656c:	04db      	lsls	r3, r3, #19
 800656e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	015a      	lsls	r2, r3, #5
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	4413      	add	r3, r2
 8006578:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800657c:	691b      	ldr	r3, [r3, #16]
 800657e:	693a      	ldr	r2, [r7, #16]
 8006580:	0151      	lsls	r1, r2, #5
 8006582:	697a      	ldr	r2, [r7, #20]
 8006584:	440a      	add	r2, r1
 8006586:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800658a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800658e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006592:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	699a      	ldr	r2, [r3, #24]
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	429a      	cmp	r2, r3
 800659e:	d903      	bls.n	80065a8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	68da      	ldr	r2, [r3, #12]
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	015a      	lsls	r2, r3, #5
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065b4:	691b      	ldr	r3, [r3, #16]
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	0151      	lsls	r1, r2, #5
 80065ba:	697a      	ldr	r2, [r7, #20]
 80065bc:	440a      	add	r2, r1
 80065be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80065c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80065c6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	015a      	lsls	r2, r3, #5
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	4413      	add	r3, r2
 80065d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065d4:	691a      	ldr	r2, [r3, #16]
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	699b      	ldr	r3, [r3, #24]
 80065da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065de:	6939      	ldr	r1, [r7, #16]
 80065e0:	0148      	lsls	r0, r1, #5
 80065e2:	6979      	ldr	r1, [r7, #20]
 80065e4:	4401      	add	r1, r0
 80065e6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80065ea:	4313      	orrs	r3, r2
 80065ec:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80065ee:	79fb      	ldrb	r3, [r7, #7]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d11e      	bne.n	8006632 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	695b      	ldr	r3, [r3, #20]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d009      	beq.n	8006610 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	015a      	lsls	r2, r3, #5
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	4413      	add	r3, r2
 8006604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006608:	461a      	mov	r2, r3
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	695b      	ldr	r3, [r3, #20]
 800660e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	015a      	lsls	r2, r3, #5
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	4413      	add	r3, r2
 8006618:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	693a      	ldr	r2, [r7, #16]
 8006620:	0151      	lsls	r1, r2, #5
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	440a      	add	r2, r1
 8006626:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800662a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800662e:	6013      	str	r3, [r2, #0]
 8006630:	e097      	b.n	8006762 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	015a      	lsls	r2, r3, #5
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	4413      	add	r3, r2
 800663a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	693a      	ldr	r2, [r7, #16]
 8006642:	0151      	lsls	r1, r2, #5
 8006644:	697a      	ldr	r2, [r7, #20]
 8006646:	440a      	add	r2, r1
 8006648:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800664c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006650:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	699b      	ldr	r3, [r3, #24]
 8006656:	2b00      	cmp	r3, #0
 8006658:	f000 8083 	beq.w	8006762 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006662:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	f003 030f 	and.w	r3, r3, #15
 800666c:	2101      	movs	r1, #1
 800666e:	fa01 f303 	lsl.w	r3, r1, r3
 8006672:	6979      	ldr	r1, [r7, #20]
 8006674:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006678:	4313      	orrs	r3, r2
 800667a:	634b      	str	r3, [r1, #52]	; 0x34
 800667c:	e071      	b.n	8006762 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	015a      	lsls	r2, r3, #5
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	4413      	add	r3, r2
 8006686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	693a      	ldr	r2, [r7, #16]
 800668e:	0151      	lsls	r1, r2, #5
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	440a      	add	r2, r1
 8006694:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006698:	0cdb      	lsrs	r3, r3, #19
 800669a:	04db      	lsls	r3, r3, #19
 800669c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	015a      	lsls	r2, r3, #5
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	4413      	add	r3, r2
 80066a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066aa:	691b      	ldr	r3, [r3, #16]
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	0151      	lsls	r1, r2, #5
 80066b0:	697a      	ldr	r2, [r7, #20]
 80066b2:	440a      	add	r2, r1
 80066b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80066b8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80066bc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80066c0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	699b      	ldr	r3, [r3, #24]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d003      	beq.n	80066d2 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	68da      	ldr	r2, [r3, #12]
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	68da      	ldr	r2, [r3, #12]
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	015a      	lsls	r2, r3, #5
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	4413      	add	r3, r2
 80066e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066e6:	691b      	ldr	r3, [r3, #16]
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	0151      	lsls	r1, r2, #5
 80066ec:	697a      	ldr	r2, [r7, #20]
 80066ee:	440a      	add	r2, r1
 80066f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80066f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80066f8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	015a      	lsls	r2, r3, #5
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	4413      	add	r3, r2
 8006702:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006706:	691a      	ldr	r2, [r3, #16]
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	69db      	ldr	r3, [r3, #28]
 800670c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006710:	6939      	ldr	r1, [r7, #16]
 8006712:	0148      	lsls	r0, r1, #5
 8006714:	6979      	ldr	r1, [r7, #20]
 8006716:	4401      	add	r1, r0
 8006718:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800671c:	4313      	orrs	r3, r2
 800671e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006720:	79fb      	ldrb	r3, [r7, #7]
 8006722:	2b01      	cmp	r3, #1
 8006724:	d10d      	bne.n	8006742 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d009      	beq.n	8006742 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	6919      	ldr	r1, [r3, #16]
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	015a      	lsls	r2, r3, #5
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	4413      	add	r3, r2
 800673a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800673e:	460a      	mov	r2, r1
 8006740:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	015a      	lsls	r2, r3, #5
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	4413      	add	r3, r2
 800674a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	0151      	lsls	r1, r2, #5
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	440a      	add	r2, r1
 8006758:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800675c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006760:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006762:	2300      	movs	r3, #0
}
 8006764:	4618      	mov	r0, r3
 8006766:	371c      	adds	r7, #28
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr

08006770 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006770:	b480      	push	{r7}
 8006772:	b087      	sub	sp, #28
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800677a:	2300      	movs	r3, #0
 800677c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800677e:	2300      	movs	r3, #0
 8006780:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	785b      	ldrb	r3, [r3, #1]
 800678a:	2b01      	cmp	r3, #1
 800678c:	d14a      	bne.n	8006824 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	015a      	lsls	r2, r3, #5
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	4413      	add	r3, r2
 8006798:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067a6:	f040 8086 	bne.w	80068b6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	015a      	lsls	r2, r3, #5
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	4413      	add	r3, r2
 80067b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	683a      	ldr	r2, [r7, #0]
 80067bc:	7812      	ldrb	r2, [r2, #0]
 80067be:	0151      	lsls	r1, r2, #5
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	440a      	add	r2, r1
 80067c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067c8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80067cc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	015a      	lsls	r2, r3, #5
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	4413      	add	r3, r2
 80067d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	683a      	ldr	r2, [r7, #0]
 80067e0:	7812      	ldrb	r2, [r2, #0]
 80067e2:	0151      	lsls	r1, r2, #5
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	440a      	add	r2, r1
 80067e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80067f0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	3301      	adds	r3, #1
 80067f6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f242 7210 	movw	r2, #10000	; 0x2710
 80067fe:	4293      	cmp	r3, r2
 8006800:	d902      	bls.n	8006808 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	75fb      	strb	r3, [r7, #23]
          break;
 8006806:	e056      	b.n	80068b6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	781b      	ldrb	r3, [r3, #0]
 800680c:	015a      	lsls	r2, r3, #5
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	4413      	add	r3, r2
 8006812:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800681c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006820:	d0e7      	beq.n	80067f2 <USB_EPStopXfer+0x82>
 8006822:	e048      	b.n	80068b6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	015a      	lsls	r2, r3, #5
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	4413      	add	r3, r2
 800682e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006838:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800683c:	d13b      	bne.n	80068b6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	015a      	lsls	r2, r3, #5
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	4413      	add	r3, r2
 8006848:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	683a      	ldr	r2, [r7, #0]
 8006850:	7812      	ldrb	r2, [r2, #0]
 8006852:	0151      	lsls	r1, r2, #5
 8006854:	693a      	ldr	r2, [r7, #16]
 8006856:	440a      	add	r2, r1
 8006858:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800685c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006860:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	015a      	lsls	r2, r3, #5
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	4413      	add	r3, r2
 800686c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	683a      	ldr	r2, [r7, #0]
 8006874:	7812      	ldrb	r2, [r2, #0]
 8006876:	0151      	lsls	r1, r2, #5
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	440a      	add	r2, r1
 800687c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006880:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006884:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	3301      	adds	r3, #1
 800688a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f242 7210 	movw	r2, #10000	; 0x2710
 8006892:	4293      	cmp	r3, r2
 8006894:	d902      	bls.n	800689c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	75fb      	strb	r3, [r7, #23]
          break;
 800689a:	e00c      	b.n	80068b6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	781b      	ldrb	r3, [r3, #0]
 80068a0:	015a      	lsls	r2, r3, #5
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	4413      	add	r3, r2
 80068a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80068b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80068b4:	d0e7      	beq.n	8006886 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80068b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	371c      	adds	r7, #28
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b089      	sub	sp, #36	; 0x24
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	4611      	mov	r1, r2
 80068d0:	461a      	mov	r2, r3
 80068d2:	460b      	mov	r3, r1
 80068d4:	71fb      	strb	r3, [r7, #7]
 80068d6:	4613      	mov	r3, r2
 80068d8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80068e2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d123      	bne.n	8006932 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80068ea:	88bb      	ldrh	r3, [r7, #4]
 80068ec:	3303      	adds	r3, #3
 80068ee:	089b      	lsrs	r3, r3, #2
 80068f0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80068f2:	2300      	movs	r3, #0
 80068f4:	61bb      	str	r3, [r7, #24]
 80068f6:	e018      	b.n	800692a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80068f8:	79fb      	ldrb	r3, [r7, #7]
 80068fa:	031a      	lsls	r2, r3, #12
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	4413      	add	r3, r2
 8006900:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006904:	461a      	mov	r2, r3
 8006906:	69fb      	ldr	r3, [r7, #28]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	3301      	adds	r3, #1
 8006910:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	3301      	adds	r3, #1
 8006916:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	3301      	adds	r3, #1
 800691c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	3301      	adds	r3, #1
 8006922:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	3301      	adds	r3, #1
 8006928:	61bb      	str	r3, [r7, #24]
 800692a:	69ba      	ldr	r2, [r7, #24]
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	429a      	cmp	r2, r3
 8006930:	d3e2      	bcc.n	80068f8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006932:	2300      	movs	r3, #0
}
 8006934:	4618      	mov	r0, r3
 8006936:	3724      	adds	r7, #36	; 0x24
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006940:	b480      	push	{r7}
 8006942:	b08b      	sub	sp, #44	; 0x2c
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	4613      	mov	r3, r2
 800694c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006956:	88fb      	ldrh	r3, [r7, #6]
 8006958:	089b      	lsrs	r3, r3, #2
 800695a:	b29b      	uxth	r3, r3
 800695c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800695e:	88fb      	ldrh	r3, [r7, #6]
 8006960:	f003 0303 	and.w	r3, r3, #3
 8006964:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006966:	2300      	movs	r3, #0
 8006968:	623b      	str	r3, [r7, #32]
 800696a:	e014      	b.n	8006996 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006976:	601a      	str	r2, [r3, #0]
    pDest++;
 8006978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697a:	3301      	adds	r3, #1
 800697c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800697e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006980:	3301      	adds	r3, #1
 8006982:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006986:	3301      	adds	r3, #1
 8006988:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800698a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698c:	3301      	adds	r3, #1
 800698e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006990:	6a3b      	ldr	r3, [r7, #32]
 8006992:	3301      	adds	r3, #1
 8006994:	623b      	str	r3, [r7, #32]
 8006996:	6a3a      	ldr	r2, [r7, #32]
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	429a      	cmp	r2, r3
 800699c:	d3e6      	bcc.n	800696c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800699e:	8bfb      	ldrh	r3, [r7, #30]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d01e      	beq.n	80069e2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80069a4:	2300      	movs	r3, #0
 80069a6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069ae:	461a      	mov	r2, r3
 80069b0:	f107 0310 	add.w	r3, r7, #16
 80069b4:	6812      	ldr	r2, [r2, #0]
 80069b6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80069b8:	693a      	ldr	r2, [r7, #16]
 80069ba:	6a3b      	ldr	r3, [r7, #32]
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	00db      	lsls	r3, r3, #3
 80069c0:	fa22 f303 	lsr.w	r3, r2, r3
 80069c4:	b2da      	uxtb	r2, r3
 80069c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c8:	701a      	strb	r2, [r3, #0]
      i++;
 80069ca:	6a3b      	ldr	r3, [r7, #32]
 80069cc:	3301      	adds	r3, #1
 80069ce:	623b      	str	r3, [r7, #32]
      pDest++;
 80069d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d2:	3301      	adds	r3, #1
 80069d4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80069d6:	8bfb      	ldrh	r3, [r7, #30]
 80069d8:	3b01      	subs	r3, #1
 80069da:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80069dc:	8bfb      	ldrh	r3, [r7, #30]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1ea      	bne.n	80069b8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80069e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	372c      	adds	r7, #44	; 0x2c
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b085      	sub	sp, #20
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	785b      	ldrb	r3, [r3, #1]
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d12c      	bne.n	8006a66 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	015a      	lsls	r2, r3, #5
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	4413      	add	r3, r2
 8006a14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	db12      	blt.n	8006a44 <USB_EPSetStall+0x54>
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d00f      	beq.n	8006a44 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	015a      	lsls	r2, r3, #5
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68ba      	ldr	r2, [r7, #8]
 8006a34:	0151      	lsls	r1, r2, #5
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	440a      	add	r2, r1
 8006a3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a3e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006a42:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	015a      	lsls	r2, r3, #5
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	4413      	add	r3, r2
 8006a4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	68ba      	ldr	r2, [r7, #8]
 8006a54:	0151      	lsls	r1, r2, #5
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	440a      	add	r2, r1
 8006a5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a5e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006a62:	6013      	str	r3, [r2, #0]
 8006a64:	e02b      	b.n	8006abe <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	015a      	lsls	r2, r3, #5
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	db12      	blt.n	8006a9e <USB_EPSetStall+0xae>
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00f      	beq.n	8006a9e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	015a      	lsls	r2, r3, #5
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	4413      	add	r3, r2
 8006a86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68ba      	ldr	r2, [r7, #8]
 8006a8e:	0151      	lsls	r1, r2, #5
 8006a90:	68fa      	ldr	r2, [r7, #12]
 8006a92:	440a      	add	r2, r1
 8006a94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a98:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006a9c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	015a      	lsls	r2, r3, #5
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	4413      	add	r3, r2
 8006aa6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68ba      	ldr	r2, [r7, #8]
 8006aae:	0151      	lsls	r1, r2, #5
 8006ab0:	68fa      	ldr	r2, [r7, #12]
 8006ab2:	440a      	add	r2, r1
 8006ab4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ab8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006abc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006abe:	2300      	movs	r3, #0
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	3714      	adds	r7, #20
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr

08006acc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b085      	sub	sp, #20
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	785b      	ldrb	r3, [r3, #1]
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d128      	bne.n	8006b3a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	015a      	lsls	r2, r3, #5
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	4413      	add	r3, r2
 8006af0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	68ba      	ldr	r2, [r7, #8]
 8006af8:	0151      	lsls	r1, r2, #5
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	440a      	add	r2, r1
 8006afe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b02:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006b06:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	791b      	ldrb	r3, [r3, #4]
 8006b0c:	2b03      	cmp	r3, #3
 8006b0e:	d003      	beq.n	8006b18 <USB_EPClearStall+0x4c>
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	791b      	ldrb	r3, [r3, #4]
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d138      	bne.n	8006b8a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	015a      	lsls	r2, r3, #5
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	4413      	add	r3, r2
 8006b20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	68ba      	ldr	r2, [r7, #8]
 8006b28:	0151      	lsls	r1, r2, #5
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	440a      	add	r2, r1
 8006b2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b36:	6013      	str	r3, [r2, #0]
 8006b38:	e027      	b.n	8006b8a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	015a      	lsls	r2, r3, #5
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	4413      	add	r3, r2
 8006b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	0151      	lsls	r1, r2, #5
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	440a      	add	r2, r1
 8006b50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b54:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006b58:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	791b      	ldrb	r3, [r3, #4]
 8006b5e:	2b03      	cmp	r3, #3
 8006b60:	d003      	beq.n	8006b6a <USB_EPClearStall+0x9e>
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	791b      	ldrb	r3, [r3, #4]
 8006b66:	2b02      	cmp	r3, #2
 8006b68:	d10f      	bne.n	8006b8a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	015a      	lsls	r2, r3, #5
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	4413      	add	r3, r2
 8006b72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68ba      	ldr	r2, [r7, #8]
 8006b7a:	0151      	lsls	r1, r2, #5
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	440a      	add	r2, r1
 8006b80:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b88:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006b8a:	2300      	movs	r3, #0
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3714      	adds	r7, #20
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	68fa      	ldr	r2, [r7, #12]
 8006bb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006bb6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006bba:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	78fb      	ldrb	r3, [r7, #3]
 8006bc6:	011b      	lsls	r3, r3, #4
 8006bc8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006bcc:	68f9      	ldr	r1, [r7, #12]
 8006bce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3714      	adds	r7, #20
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b085      	sub	sp, #20
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	68fa      	ldr	r2, [r7, #12]
 8006bfa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006bfe:	f023 0303 	bic.w	r3, r3, #3
 8006c02:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006c12:	f023 0302 	bic.w	r3, r3, #2
 8006c16:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c18:	2300      	movs	r3, #0
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3714      	adds	r7, #20
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr

08006c26 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006c26:	b480      	push	{r7}
 8006c28:	b085      	sub	sp, #20
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	68fa      	ldr	r2, [r7, #12]
 8006c3c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006c40:	f023 0303 	bic.w	r3, r3, #3
 8006c44:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	68fa      	ldr	r2, [r7, #12]
 8006c50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006c54:	f043 0302 	orr.w	r3, r3, #2
 8006c58:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c5a:	2300      	movs	r3, #0
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3714      	adds	r7, #20
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b085      	sub	sp, #20
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	695b      	ldr	r3, [r3, #20]
 8006c74:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	699b      	ldr	r3, [r3, #24]
 8006c7a:	68fa      	ldr	r2, [r7, #12]
 8006c7c:	4013      	ands	r3, r2
 8006c7e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006c80:	68fb      	ldr	r3, [r7, #12]
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3714      	adds	r7, #20
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr

08006c8e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c8e:	b480      	push	{r7}
 8006c90:	b085      	sub	sp, #20
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ca0:	699b      	ldr	r3, [r3, #24]
 8006ca2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006caa:	69db      	ldr	r3, [r3, #28]
 8006cac:	68ba      	ldr	r2, [r7, #8]
 8006cae:	4013      	ands	r3, r2
 8006cb0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	0c1b      	lsrs	r3, r3, #16
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3714      	adds	r7, #20
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr

08006cc2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006cc2:	b480      	push	{r7}
 8006cc4:	b085      	sub	sp, #20
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cd4:	699b      	ldr	r3, [r3, #24]
 8006cd6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	68ba      	ldr	r2, [r7, #8]
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	b29b      	uxth	r3, r3
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3714      	adds	r7, #20
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr

08006cf6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006cf6:	b480      	push	{r7}
 8006cf8:	b085      	sub	sp, #20
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
 8006cfe:	460b      	mov	r3, r1
 8006d00:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006d06:	78fb      	ldrb	r3, [r7, #3]
 8006d08:	015a      	lsls	r2, r3, #5
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	4413      	add	r3, r2
 8006d0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	68ba      	ldr	r2, [r7, #8]
 8006d20:	4013      	ands	r3, r2
 8006d22:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006d24:	68bb      	ldr	r3, [r7, #8]
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3714      	adds	r7, #20
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr

08006d32 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006d32:	b480      	push	{r7}
 8006d34:	b087      	sub	sp, #28
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	6078      	str	r0, [r7, #4]
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d48:	691b      	ldr	r3, [r3, #16]
 8006d4a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d54:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006d56:	78fb      	ldrb	r3, [r7, #3]
 8006d58:	f003 030f 	and.w	r3, r3, #15
 8006d5c:	68fa      	ldr	r2, [r7, #12]
 8006d5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006d62:	01db      	lsls	r3, r3, #7
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	693a      	ldr	r2, [r7, #16]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006d6c:	78fb      	ldrb	r3, [r7, #3]
 8006d6e:	015a      	lsls	r2, r3, #5
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	4413      	add	r3, r2
 8006d74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	693a      	ldr	r2, [r7, #16]
 8006d7c:	4013      	ands	r3, r2
 8006d7e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006d80:	68bb      	ldr	r3, [r7, #8]
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	371c      	adds	r7, #28
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr

08006d8e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006d8e:	b480      	push	{r7}
 8006d90:	b083      	sub	sp, #12
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	695b      	ldr	r3, [r3, #20]
 8006d9a:	f003 0301 	and.w	r3, r3, #1
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	370c      	adds	r7, #12
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr

08006daa <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006daa:	b480      	push	{r7}
 8006dac:	b085      	sub	sp, #20
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	68fa      	ldr	r2, [r7, #12]
 8006dc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dc4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006dc8:	f023 0307 	bic.w	r3, r3, #7
 8006dcc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006de0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3714      	adds	r7, #20
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b087      	sub	sp, #28
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	460b      	mov	r3, r1
 8006dfa:	607a      	str	r2, [r7, #4]
 8006dfc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	333c      	adds	r3, #60	; 0x3c
 8006e06:	3304      	adds	r3, #4
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	4a26      	ldr	r2, [pc, #152]	; (8006ea8 <USB_EP0_OutStart+0xb8>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d90a      	bls.n	8006e2a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e20:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e24:	d101      	bne.n	8006e2a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006e26:	2300      	movs	r3, #0
 8006e28:	e037      	b.n	8006e9a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e30:	461a      	mov	r2, r3
 8006e32:	2300      	movs	r3, #0
 8006e34:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e3c:	691b      	ldr	r3, [r3, #16]
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e44:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e50:	691b      	ldr	r3, [r3, #16]
 8006e52:	697a      	ldr	r2, [r7, #20]
 8006e54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e58:	f043 0318 	orr.w	r3, r3, #24
 8006e5c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	697a      	ldr	r2, [r7, #20]
 8006e68:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e6c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006e70:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006e72:	7afb      	ldrb	r3, [r7, #11]
 8006e74:	2b01      	cmp	r3, #1
 8006e76:	d10f      	bne.n	8006e98 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e7e:	461a      	mov	r2, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	697a      	ldr	r2, [r7, #20]
 8006e8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e92:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8006e96:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	371c      	adds	r7, #28
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr
 8006ea6:	bf00      	nop
 8006ea8:	4f54300a 	.word	0x4f54300a

08006eac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b085      	sub	sp, #20
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	3301      	adds	r3, #1
 8006ebc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	4a13      	ldr	r2, [pc, #76]	; (8006f10 <USB_CoreReset+0x64>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d901      	bls.n	8006eca <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006ec6:	2303      	movs	r3, #3
 8006ec8:	e01b      	b.n	8006f02 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	691b      	ldr	r3, [r3, #16]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	daf2      	bge.n	8006eb8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	f043 0201 	orr.w	r2, r3, #1
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	4a09      	ldr	r2, [pc, #36]	; (8006f10 <USB_CoreReset+0x64>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d901      	bls.n	8006ef4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	e006      	b.n	8006f02 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	691b      	ldr	r3, [r3, #16]
 8006ef8:	f003 0301 	and.w	r3, r3, #1
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d0f0      	beq.n	8006ee2 <USB_CoreReset+0x36>

  return HAL_OK;
 8006f00:	2300      	movs	r3, #0
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3714      	adds	r7, #20
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop
 8006f10:	00030d40 	.word	0x00030d40

08006f14 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b084      	sub	sp, #16
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 8006f20:	2010      	movs	r0, #16
 8006f22:	f002 f8ef 	bl	8009104 <USBD_static_malloc>
 8006f26:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d109      	bne.n	8006f42 <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	32b0      	adds	r2, #176	; 0xb0
 8006f38:	2100      	movs	r1, #0
 8006f3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006f3e:	2302      	movs	r3, #2
 8006f40:	e048      	b.n	8006fd4 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	32b0      	adds	r2, #176	; 0xb0
 8006f4c:	68f9      	ldr	r1, [r7, #12]
 8006f4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	32b0      	adds	r2, #176	; 0xb0
 8006f5c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	7c1b      	ldrb	r3, [r3, #16]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d10d      	bne.n	8006f8a <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 8006f6e:	4b1b      	ldr	r3, [pc, #108]	; (8006fdc <USBD_HID_Init+0xc8>)
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	f003 020f 	and.w	r2, r3, #15
 8006f76:	6879      	ldr	r1, [r7, #4]
 8006f78:	4613      	mov	r3, r2
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	4413      	add	r3, r2
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	440b      	add	r3, r1
 8006f82:	3326      	adds	r3, #38	; 0x26
 8006f84:	2207      	movs	r2, #7
 8006f86:	801a      	strh	r2, [r3, #0]
 8006f88:	e00c      	b.n	8006fa4 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 8006f8a:	4b14      	ldr	r3, [pc, #80]	; (8006fdc <USBD_HID_Init+0xc8>)
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	f003 020f 	and.w	r2, r3, #15
 8006f92:	6879      	ldr	r1, [r7, #4]
 8006f94:	4613      	mov	r3, r2
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	4413      	add	r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	440b      	add	r3, r1
 8006f9e:	3326      	adds	r3, #38	; 0x26
 8006fa0:	220a      	movs	r2, #10
 8006fa2:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8006fa4:	4b0d      	ldr	r3, [pc, #52]	; (8006fdc <USBD_HID_Init+0xc8>)
 8006fa6:	7819      	ldrb	r1, [r3, #0]
 8006fa8:	2304      	movs	r3, #4
 8006faa:	2203      	movs	r2, #3
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f001 ff98 	bl	8008ee2 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 8006fb2:	4b0a      	ldr	r3, [pc, #40]	; (8006fdc <USBD_HID_Init+0xc8>)
 8006fb4:	781b      	ldrb	r3, [r3, #0]
 8006fb6:	f003 020f 	and.w	r2, r3, #15
 8006fba:	6879      	ldr	r1, [r7, #4]
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	440b      	add	r3, r1
 8006fc6:	3324      	adds	r3, #36	; 0x24
 8006fc8:	2201      	movs	r2, #1
 8006fca:	801a      	strh	r2, [r3, #0]

  hhid->state = HID_IDLE;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8006fd2:	2300      	movs	r3, #0
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3710      	adds	r7, #16
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}
 8006fdc:	200000ea 	.word	0x200000ea

08006fe0 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	460b      	mov	r3, r1
 8006fea:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 8006fec:	4b1f      	ldr	r3, [pc, #124]	; (800706c <USBD_HID_DeInit+0x8c>)
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f001 ff9b 	bl	8008f2e <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 8006ff8:	4b1c      	ldr	r3, [pc, #112]	; (800706c <USBD_HID_DeInit+0x8c>)
 8006ffa:	781b      	ldrb	r3, [r3, #0]
 8006ffc:	f003 020f 	and.w	r2, r3, #15
 8007000:	6879      	ldr	r1, [r7, #4]
 8007002:	4613      	mov	r3, r2
 8007004:	009b      	lsls	r3, r3, #2
 8007006:	4413      	add	r3, r2
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	440b      	add	r3, r1
 800700c:	3324      	adds	r3, #36	; 0x24
 800700e:	2200      	movs	r2, #0
 8007010:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 8007012:	4b16      	ldr	r3, [pc, #88]	; (800706c <USBD_HID_DeInit+0x8c>)
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	f003 020f 	and.w	r2, r3, #15
 800701a:	6879      	ldr	r1, [r7, #4]
 800701c:	4613      	mov	r3, r2
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	4413      	add	r3, r2
 8007022:	009b      	lsls	r3, r3, #2
 8007024:	440b      	add	r3, r1
 8007026:	3326      	adds	r3, #38	; 0x26
 8007028:	2200      	movs	r2, #0
 800702a:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	32b0      	adds	r2, #176	; 0xb0
 8007036:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d011      	beq.n	8007062 <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	32b0      	adds	r2, #176	; 0xb0
 8007048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800704c:	4618      	mov	r0, r3
 800704e:	f002 f867 	bl	8009120 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	32b0      	adds	r2, #176	; 0xb0
 800705c:	2100      	movs	r1, #0
 800705e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 8007062:	2300      	movs	r3, #0
}
 8007064:	4618      	mov	r0, r3
 8007066:	3708      	adds	r7, #8
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}
 800706c:	200000ea 	.word	0x200000ea

08007070 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b086      	sub	sp, #24
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
 8007078:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	32b0      	adds	r2, #176	; 0xb0
 8007084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007088:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800708a:	2300      	movs	r3, #0
 800708c:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800708e:	2300      	movs	r3, #0
 8007090:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d101      	bne.n	800709c <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8007098:	2303      	movs	r3, #3
 800709a:	e0e8      	b.n	800726e <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	781b      	ldrb	r3, [r3, #0]
 80070a0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d046      	beq.n	8007136 <USBD_HID_Setup+0xc6>
 80070a8:	2b20      	cmp	r3, #32
 80070aa:	f040 80d8 	bne.w	800725e <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	785b      	ldrb	r3, [r3, #1]
 80070b2:	3b02      	subs	r3, #2
 80070b4:	2b09      	cmp	r3, #9
 80070b6:	d836      	bhi.n	8007126 <USBD_HID_Setup+0xb6>
 80070b8:	a201      	add	r2, pc, #4	; (adr r2, 80070c0 <USBD_HID_Setup+0x50>)
 80070ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070be:	bf00      	nop
 80070c0:	08007117 	.word	0x08007117
 80070c4:	080070f7 	.word	0x080070f7
 80070c8:	08007127 	.word	0x08007127
 80070cc:	08007127 	.word	0x08007127
 80070d0:	08007127 	.word	0x08007127
 80070d4:	08007127 	.word	0x08007127
 80070d8:	08007127 	.word	0x08007127
 80070dc:	08007127 	.word	0x08007127
 80070e0:	08007105 	.word	0x08007105
 80070e4:	080070e9 	.word	0x080070e9
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	885b      	ldrh	r3, [r3, #2]
 80070ec:	b2db      	uxtb	r3, r3
 80070ee:	461a      	mov	r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	601a      	str	r2, [r3, #0]
          break;
 80070f4:	e01e      	b.n	8007134 <USBD_HID_Setup+0xc4>

        case HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2201      	movs	r2, #1
 80070fa:	4619      	mov	r1, r3
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f001 fba5 	bl	800884c <USBD_CtlSendData>
          break;
 8007102:	e017      	b.n	8007134 <USBD_HID_Setup+0xc4>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	885b      	ldrh	r3, [r3, #2]
 8007108:	0a1b      	lsrs	r3, r3, #8
 800710a:	b29b      	uxth	r3, r3
 800710c:	b2db      	uxtb	r3, r3
 800710e:	461a      	mov	r2, r3
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	605a      	str	r2, [r3, #4]
          break;
 8007114:	e00e      	b.n	8007134 <USBD_HID_Setup+0xc4>

        case HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	3304      	adds	r3, #4
 800711a:	2201      	movs	r2, #1
 800711c:	4619      	mov	r1, r3
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f001 fb94 	bl	800884c <USBD_CtlSendData>
          break;
 8007124:	e006      	b.n	8007134 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8007126:	6839      	ldr	r1, [r7, #0]
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f001 fb1e 	bl	800876a <USBD_CtlError>
          ret = USBD_FAIL;
 800712e:	2303      	movs	r3, #3
 8007130:	75fb      	strb	r3, [r7, #23]
          break;
 8007132:	bf00      	nop
      }
      break;
 8007134:	e09a      	b.n	800726c <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	785b      	ldrb	r3, [r3, #1]
 800713a:	2b0b      	cmp	r3, #11
 800713c:	f200 8086 	bhi.w	800724c <USBD_HID_Setup+0x1dc>
 8007140:	a201      	add	r2, pc, #4	; (adr r2, 8007148 <USBD_HID_Setup+0xd8>)
 8007142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007146:	bf00      	nop
 8007148:	08007179 	.word	0x08007179
 800714c:	0800725b 	.word	0x0800725b
 8007150:	0800724d 	.word	0x0800724d
 8007154:	0800724d 	.word	0x0800724d
 8007158:	0800724d 	.word	0x0800724d
 800715c:	0800724d 	.word	0x0800724d
 8007160:	080071a3 	.word	0x080071a3
 8007164:	0800724d 	.word	0x0800724d
 8007168:	0800724d 	.word	0x0800724d
 800716c:	0800724d 	.word	0x0800724d
 8007170:	080071fb 	.word	0x080071fb
 8007174:	08007225 	.word	0x08007225
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800717e:	b2db      	uxtb	r3, r3
 8007180:	2b03      	cmp	r3, #3
 8007182:	d107      	bne.n	8007194 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007184:	f107 030a 	add.w	r3, r7, #10
 8007188:	2202      	movs	r2, #2
 800718a:	4619      	mov	r1, r3
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f001 fb5d 	bl	800884c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007192:	e063      	b.n	800725c <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8007194:	6839      	ldr	r1, [r7, #0]
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f001 fae7 	bl	800876a <USBD_CtlError>
            ret = USBD_FAIL;
 800719c:	2303      	movs	r3, #3
 800719e:	75fb      	strb	r3, [r7, #23]
          break;
 80071a0:	e05c      	b.n	800725c <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	885b      	ldrh	r3, [r3, #2]
 80071a6:	0a1b      	lsrs	r3, r3, #8
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	2b22      	cmp	r3, #34	; 0x22
 80071ac:	d108      	bne.n	80071c0 <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	88db      	ldrh	r3, [r3, #6]
 80071b2:	2b4a      	cmp	r3, #74	; 0x4a
 80071b4:	bf28      	it	cs
 80071b6:	234a      	movcs	r3, #74	; 0x4a
 80071b8:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 80071ba:	4b2f      	ldr	r3, [pc, #188]	; (8007278 <USBD_HID_Setup+0x208>)
 80071bc:	613b      	str	r3, [r7, #16]
 80071be:	e015      	b.n	80071ec <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	885b      	ldrh	r3, [r3, #2]
 80071c4:	0a1b      	lsrs	r3, r3, #8
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	2b21      	cmp	r3, #33	; 0x21
 80071ca:	d108      	bne.n	80071de <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 80071cc:	4b2b      	ldr	r3, [pc, #172]	; (800727c <USBD_HID_Setup+0x20c>)
 80071ce:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	88db      	ldrh	r3, [r3, #6]
 80071d4:	2b09      	cmp	r3, #9
 80071d6:	bf28      	it	cs
 80071d8:	2309      	movcs	r3, #9
 80071da:	82bb      	strh	r3, [r7, #20]
 80071dc:	e006      	b.n	80071ec <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 80071de:	6839      	ldr	r1, [r7, #0]
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f001 fac2 	bl	800876a <USBD_CtlError>
            ret = USBD_FAIL;
 80071e6:	2303      	movs	r3, #3
 80071e8:	75fb      	strb	r3, [r7, #23]
            break;
 80071ea:	e037      	b.n	800725c <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 80071ec:	8abb      	ldrh	r3, [r7, #20]
 80071ee:	461a      	mov	r2, r3
 80071f0:	6939      	ldr	r1, [r7, #16]
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f001 fb2a 	bl	800884c <USBD_CtlSendData>
          break;
 80071f8:	e030      	b.n	800725c <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007200:	b2db      	uxtb	r3, r3
 8007202:	2b03      	cmp	r3, #3
 8007204:	d107      	bne.n	8007216 <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	3308      	adds	r3, #8
 800720a:	2201      	movs	r2, #1
 800720c:	4619      	mov	r1, r3
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f001 fb1c 	bl	800884c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007214:	e022      	b.n	800725c <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8007216:	6839      	ldr	r1, [r7, #0]
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f001 faa6 	bl	800876a <USBD_CtlError>
            ret = USBD_FAIL;
 800721e:	2303      	movs	r3, #3
 8007220:	75fb      	strb	r3, [r7, #23]
          break;
 8007222:	e01b      	b.n	800725c <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800722a:	b2db      	uxtb	r3, r3
 800722c:	2b03      	cmp	r3, #3
 800722e:	d106      	bne.n	800723e <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	885b      	ldrh	r3, [r3, #2]
 8007234:	b2db      	uxtb	r3, r3
 8007236:	461a      	mov	r2, r3
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800723c:	e00e      	b.n	800725c <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800723e:	6839      	ldr	r1, [r7, #0]
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f001 fa92 	bl	800876a <USBD_CtlError>
            ret = USBD_FAIL;
 8007246:	2303      	movs	r3, #3
 8007248:	75fb      	strb	r3, [r7, #23]
          break;
 800724a:	e007      	b.n	800725c <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800724c:	6839      	ldr	r1, [r7, #0]
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f001 fa8b 	bl	800876a <USBD_CtlError>
          ret = USBD_FAIL;
 8007254:	2303      	movs	r3, #3
 8007256:	75fb      	strb	r3, [r7, #23]
          break;
 8007258:	e000      	b.n	800725c <USBD_HID_Setup+0x1ec>
          break;
 800725a:	bf00      	nop
      }
      break;
 800725c:	e006      	b.n	800726c <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 800725e:	6839      	ldr	r1, [r7, #0]
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f001 fa82 	bl	800876a <USBD_CtlError>
      ret = USBD_FAIL;
 8007266:	2303      	movs	r3, #3
 8007268:	75fb      	strb	r3, [r7, #23]
      break;
 800726a:	bf00      	nop
  }

  return (uint8_t)ret;
 800726c:	7dfb      	ldrb	r3, [r7, #23]
}
 800726e:	4618      	mov	r0, r3
 8007270:	3718      	adds	r7, #24
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	200000a0 	.word	0x200000a0
 800727c:	20000088 	.word	0x20000088

08007280 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b084      	sub	sp, #16
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8007288:	2181      	movs	r1, #129	; 0x81
 800728a:	4809      	ldr	r0, [pc, #36]	; (80072b0 <USBD_HID_GetFSCfgDesc+0x30>)
 800728c:	f000 fc35 	bl	8007afa <USBD_GetEpDesc>
 8007290:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d002      	beq.n	800729e <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	220a      	movs	r2, #10
 800729c:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2222      	movs	r2, #34	; 0x22
 80072a2:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 80072a4:	4b02      	ldr	r3, [pc, #8]	; (80072b0 <USBD_HID_GetFSCfgDesc+0x30>)
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	3710      	adds	r7, #16
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}
 80072ae:	bf00      	nop
 80072b0:	20000064 	.word	0x20000064

080072b4 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 80072bc:	2181      	movs	r1, #129	; 0x81
 80072be:	4809      	ldr	r0, [pc, #36]	; (80072e4 <USBD_HID_GetHSCfgDesc+0x30>)
 80072c0:	f000 fc1b 	bl	8007afa <USBD_GetEpDesc>
 80072c4:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d002      	beq.n	80072d2 <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2207      	movs	r2, #7
 80072d0:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2222      	movs	r2, #34	; 0x22
 80072d6:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 80072d8:	4b02      	ldr	r3, [pc, #8]	; (80072e4 <USBD_HID_GetHSCfgDesc+0x30>)
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3710      	adds	r7, #16
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop
 80072e4:	20000064 	.word	0x20000064

080072e8 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 80072f0:	2181      	movs	r1, #129	; 0x81
 80072f2:	4809      	ldr	r0, [pc, #36]	; (8007318 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 80072f4:	f000 fc01 	bl	8007afa <USBD_GetEpDesc>
 80072f8:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d002      	beq.n	8007306 <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	220a      	movs	r2, #10
 8007304:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2222      	movs	r2, #34	; 0x22
 800730a:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800730c:	4b02      	ldr	r3, [pc, #8]	; (8007318 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 800730e:	4618      	mov	r0, r3
 8007310:	3710      	adds	r7, #16
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}
 8007316:	bf00      	nop
 8007318:	20000064 	.word	0x20000064

0800731c <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800731c:	b480      	push	{r7}
 800731e:	b083      	sub	sp, #12
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	460b      	mov	r3, r1
 8007326:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = HID_IDLE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	32b0      	adds	r2, #176	; 0xb0
 8007332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007336:	2200      	movs	r2, #0
 8007338:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800733a:	2300      	movs	r3, #0
}
 800733c:	4618      	mov	r0, r3
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	220a      	movs	r2, #10
 8007354:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8007356:	4b03      	ldr	r3, [pc, #12]	; (8007364 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8007358:	4618      	mov	r0, r3
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr
 8007364:	20000094 	.word	0x20000094

08007368 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b086      	sub	sp, #24
 800736c:	af00      	add	r7, sp, #0
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	60b9      	str	r1, [r7, #8]
 8007372:	4613      	mov	r3, r2
 8007374:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d101      	bne.n	8007380 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800737c:	2303      	movs	r3, #3
 800737e:	e01f      	b.n	80073c0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2200      	movs	r2, #0
 8007384:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2200      	movs	r2, #0
 800738c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2200      	movs	r2, #0
 8007394:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d003      	beq.n	80073a6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	68ba      	ldr	r2, [r7, #8]
 80073a2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2201      	movs	r2, #1
 80073aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	79fa      	ldrb	r2, [r7, #7]
 80073b2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f001 fd2d 	bl	8008e14 <USBD_LL_Init>
 80073ba:	4603      	mov	r3, r0
 80073bc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80073be:	7dfb      	ldrb	r3, [r7, #23]
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3718      	adds	r7, #24
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80073d2:	2300      	movs	r3, #0
 80073d4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d101      	bne.n	80073e0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80073dc:	2303      	movs	r3, #3
 80073de:	e025      	b.n	800742c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	683a      	ldr	r2, [r7, #0]
 80073e4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	32ae      	adds	r2, #174	; 0xae
 80073f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d00f      	beq.n	800741c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	32ae      	adds	r2, #174	; 0xae
 8007406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800740a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800740c:	f107 020e 	add.w	r2, r7, #14
 8007410:	4610      	mov	r0, r2
 8007412:	4798      	blx	r3
 8007414:	4602      	mov	r2, r0
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8007422:	1c5a      	adds	r2, r3, #1
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f001 fd35 	bl	8008eac <USBD_LL_Start>
 8007442:	4603      	mov	r3, r0
}
 8007444:	4618      	mov	r0, r3
 8007446:	3708      	adds	r7, #8
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}

0800744c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800744c:	b480      	push	{r7}
 800744e:	b083      	sub	sp, #12
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007454:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007456:	4618      	mov	r0, r3
 8007458:	370c      	adds	r7, #12
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr

08007462 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007462:	b580      	push	{r7, lr}
 8007464:	b084      	sub	sp, #16
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
 800746a:	460b      	mov	r3, r1
 800746c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800746e:	2300      	movs	r3, #0
 8007470:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007478:	2b00      	cmp	r3, #0
 800747a:	d009      	beq.n	8007490 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	78fa      	ldrb	r2, [r7, #3]
 8007486:	4611      	mov	r1, r2
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	4798      	blx	r3
 800748c:	4603      	mov	r3, r0
 800748e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007490:	7bfb      	ldrb	r3, [r7, #15]
}
 8007492:	4618      	mov	r0, r3
 8007494:	3710      	adds	r7, #16
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b084      	sub	sp, #16
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
 80074a2:	460b      	mov	r3, r1
 80074a4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80074a6:	2300      	movs	r3, #0
 80074a8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	78fa      	ldrb	r2, [r7, #3]
 80074b4:	4611      	mov	r1, r2
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	4798      	blx	r3
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d001      	beq.n	80074c4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80074c0:	2303      	movs	r3, #3
 80074c2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80074c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3710      	adds	r7, #16
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}

080074ce <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80074ce:	b580      	push	{r7, lr}
 80074d0:	b084      	sub	sp, #16
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	6078      	str	r0, [r7, #4]
 80074d6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80074de:	6839      	ldr	r1, [r7, #0]
 80074e0:	4618      	mov	r0, r3
 80074e2:	f001 f908 	bl	80086f6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2201      	movs	r2, #1
 80074ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80074f4:	461a      	mov	r2, r3
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007502:	f003 031f 	and.w	r3, r3, #31
 8007506:	2b02      	cmp	r3, #2
 8007508:	d01a      	beq.n	8007540 <USBD_LL_SetupStage+0x72>
 800750a:	2b02      	cmp	r3, #2
 800750c:	d822      	bhi.n	8007554 <USBD_LL_SetupStage+0x86>
 800750e:	2b00      	cmp	r3, #0
 8007510:	d002      	beq.n	8007518 <USBD_LL_SetupStage+0x4a>
 8007512:	2b01      	cmp	r3, #1
 8007514:	d00a      	beq.n	800752c <USBD_LL_SetupStage+0x5e>
 8007516:	e01d      	b.n	8007554 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800751e:	4619      	mov	r1, r3
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f000 fb5f 	bl	8007be4 <USBD_StdDevReq>
 8007526:	4603      	mov	r3, r0
 8007528:	73fb      	strb	r3, [r7, #15]
      break;
 800752a:	e020      	b.n	800756e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007532:	4619      	mov	r1, r3
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f000 fbc7 	bl	8007cc8 <USBD_StdItfReq>
 800753a:	4603      	mov	r3, r0
 800753c:	73fb      	strb	r3, [r7, #15]
      break;
 800753e:	e016      	b.n	800756e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007546:	4619      	mov	r1, r3
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 fc29 	bl	8007da0 <USBD_StdEPReq>
 800754e:	4603      	mov	r3, r0
 8007550:	73fb      	strb	r3, [r7, #15]
      break;
 8007552:	e00c      	b.n	800756e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800755a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800755e:	b2db      	uxtb	r3, r3
 8007560:	4619      	mov	r1, r3
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f001 fd02 	bl	8008f6c <USBD_LL_StallEP>
 8007568:	4603      	mov	r3, r0
 800756a:	73fb      	strb	r3, [r7, #15]
      break;
 800756c:	bf00      	nop
  }

  return ret;
 800756e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007570:	4618      	mov	r0, r3
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b086      	sub	sp, #24
 800757c:	af00      	add	r7, sp, #0
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	460b      	mov	r3, r1
 8007582:	607a      	str	r2, [r7, #4]
 8007584:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007586:	2300      	movs	r3, #0
 8007588:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800758a:	7afb      	ldrb	r3, [r7, #11]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d16e      	bne.n	800766e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007596:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800759e:	2b03      	cmp	r3, #3
 80075a0:	f040 8098 	bne.w	80076d4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	689a      	ldr	r2, [r3, #8]
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d913      	bls.n	80075d8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	689a      	ldr	r2, [r3, #8]
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	68db      	ldr	r3, [r3, #12]
 80075b8:	1ad2      	subs	r2, r2, r3
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	68da      	ldr	r2, [r3, #12]
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	4293      	cmp	r3, r2
 80075c8:	bf28      	it	cs
 80075ca:	4613      	movcs	r3, r2
 80075cc:	461a      	mov	r2, r3
 80075ce:	6879      	ldr	r1, [r7, #4]
 80075d0:	68f8      	ldr	r0, [r7, #12]
 80075d2:	f001 f967 	bl	80088a4 <USBD_CtlContinueRx>
 80075d6:	e07d      	b.n	80076d4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80075de:	f003 031f 	and.w	r3, r3, #31
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d014      	beq.n	8007610 <USBD_LL_DataOutStage+0x98>
 80075e6:	2b02      	cmp	r3, #2
 80075e8:	d81d      	bhi.n	8007626 <USBD_LL_DataOutStage+0xae>
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d002      	beq.n	80075f4 <USBD_LL_DataOutStage+0x7c>
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d003      	beq.n	80075fa <USBD_LL_DataOutStage+0x82>
 80075f2:	e018      	b.n	8007626 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80075f4:	2300      	movs	r3, #0
 80075f6:	75bb      	strb	r3, [r7, #22]
            break;
 80075f8:	e018      	b.n	800762c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007600:	b2db      	uxtb	r3, r3
 8007602:	4619      	mov	r1, r3
 8007604:	68f8      	ldr	r0, [r7, #12]
 8007606:	f000 fa5e 	bl	8007ac6 <USBD_CoreFindIF>
 800760a:	4603      	mov	r3, r0
 800760c:	75bb      	strb	r3, [r7, #22]
            break;
 800760e:	e00d      	b.n	800762c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007616:	b2db      	uxtb	r3, r3
 8007618:	4619      	mov	r1, r3
 800761a:	68f8      	ldr	r0, [r7, #12]
 800761c:	f000 fa60 	bl	8007ae0 <USBD_CoreFindEP>
 8007620:	4603      	mov	r3, r0
 8007622:	75bb      	strb	r3, [r7, #22]
            break;
 8007624:	e002      	b.n	800762c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007626:	2300      	movs	r3, #0
 8007628:	75bb      	strb	r3, [r7, #22]
            break;
 800762a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800762c:	7dbb      	ldrb	r3, [r7, #22]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d119      	bne.n	8007666 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007638:	b2db      	uxtb	r3, r3
 800763a:	2b03      	cmp	r3, #3
 800763c:	d113      	bne.n	8007666 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800763e:	7dba      	ldrb	r2, [r7, #22]
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	32ae      	adds	r2, #174	; 0xae
 8007644:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007648:	691b      	ldr	r3, [r3, #16]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00b      	beq.n	8007666 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800764e:	7dba      	ldrb	r2, [r7, #22]
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007656:	7dba      	ldrb	r2, [r7, #22]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	32ae      	adds	r2, #174	; 0xae
 800765c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	68f8      	ldr	r0, [r7, #12]
 8007664:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007666:	68f8      	ldr	r0, [r7, #12]
 8007668:	f001 f92d 	bl	80088c6 <USBD_CtlSendStatus>
 800766c:	e032      	b.n	80076d4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800766e:	7afb      	ldrb	r3, [r7, #11]
 8007670:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007674:	b2db      	uxtb	r3, r3
 8007676:	4619      	mov	r1, r3
 8007678:	68f8      	ldr	r0, [r7, #12]
 800767a:	f000 fa31 	bl	8007ae0 <USBD_CoreFindEP>
 800767e:	4603      	mov	r3, r0
 8007680:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007682:	7dbb      	ldrb	r3, [r7, #22]
 8007684:	2bff      	cmp	r3, #255	; 0xff
 8007686:	d025      	beq.n	80076d4 <USBD_LL_DataOutStage+0x15c>
 8007688:	7dbb      	ldrb	r3, [r7, #22]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d122      	bne.n	80076d4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007694:	b2db      	uxtb	r3, r3
 8007696:	2b03      	cmp	r3, #3
 8007698:	d117      	bne.n	80076ca <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800769a:	7dba      	ldrb	r2, [r7, #22]
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	32ae      	adds	r2, #174	; 0xae
 80076a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076a4:	699b      	ldr	r3, [r3, #24]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d00f      	beq.n	80076ca <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80076aa:	7dba      	ldrb	r2, [r7, #22]
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80076b2:	7dba      	ldrb	r2, [r7, #22]
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	32ae      	adds	r2, #174	; 0xae
 80076b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076bc:	699b      	ldr	r3, [r3, #24]
 80076be:	7afa      	ldrb	r2, [r7, #11]
 80076c0:	4611      	mov	r1, r2
 80076c2:	68f8      	ldr	r0, [r7, #12]
 80076c4:	4798      	blx	r3
 80076c6:	4603      	mov	r3, r0
 80076c8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80076ca:	7dfb      	ldrb	r3, [r7, #23]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d001      	beq.n	80076d4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80076d0:	7dfb      	ldrb	r3, [r7, #23]
 80076d2:	e000      	b.n	80076d6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80076d4:	2300      	movs	r3, #0
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3718      	adds	r7, #24
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80076de:	b580      	push	{r7, lr}
 80076e0:	b086      	sub	sp, #24
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	60f8      	str	r0, [r7, #12]
 80076e6:	460b      	mov	r3, r1
 80076e8:	607a      	str	r2, [r7, #4]
 80076ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80076ec:	7afb      	ldrb	r3, [r7, #11]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d16f      	bne.n	80077d2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	3314      	adds	r3, #20
 80076f6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80076fe:	2b02      	cmp	r3, #2
 8007700:	d15a      	bne.n	80077b8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	689a      	ldr	r2, [r3, #8]
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	429a      	cmp	r2, r3
 800770c:	d914      	bls.n	8007738 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	689a      	ldr	r2, [r3, #8]
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	1ad2      	subs	r2, r2, r3
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	461a      	mov	r2, r3
 8007722:	6879      	ldr	r1, [r7, #4]
 8007724:	68f8      	ldr	r0, [r7, #12]
 8007726:	f001 f8ac 	bl	8008882 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800772a:	2300      	movs	r3, #0
 800772c:	2200      	movs	r2, #0
 800772e:	2100      	movs	r1, #0
 8007730:	68f8      	ldr	r0, [r7, #12]
 8007732:	f001 fcc5 	bl	80090c0 <USBD_LL_PrepareReceive>
 8007736:	e03f      	b.n	80077b8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	68da      	ldr	r2, [r3, #12]
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	429a      	cmp	r2, r3
 8007742:	d11c      	bne.n	800777e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	685a      	ldr	r2, [r3, #4]
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800774c:	429a      	cmp	r2, r3
 800774e:	d316      	bcc.n	800777e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	685a      	ldr	r2, [r3, #4]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800775a:	429a      	cmp	r2, r3
 800775c:	d20f      	bcs.n	800777e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800775e:	2200      	movs	r2, #0
 8007760:	2100      	movs	r1, #0
 8007762:	68f8      	ldr	r0, [r7, #12]
 8007764:	f001 f88d 	bl	8008882 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2200      	movs	r2, #0
 800776c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007770:	2300      	movs	r3, #0
 8007772:	2200      	movs	r2, #0
 8007774:	2100      	movs	r1, #0
 8007776:	68f8      	ldr	r0, [r7, #12]
 8007778:	f001 fca2 	bl	80090c0 <USBD_LL_PrepareReceive>
 800777c:	e01c      	b.n	80077b8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007784:	b2db      	uxtb	r3, r3
 8007786:	2b03      	cmp	r3, #3
 8007788:	d10f      	bne.n	80077aa <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007790:	68db      	ldr	r3, [r3, #12]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d009      	beq.n	80077aa <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2200      	movs	r2, #0
 800779a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	68f8      	ldr	r0, [r7, #12]
 80077a8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80077aa:	2180      	movs	r1, #128	; 0x80
 80077ac:	68f8      	ldr	r0, [r7, #12]
 80077ae:	f001 fbdd 	bl	8008f6c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f001 f89a 	bl	80088ec <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d03a      	beq.n	8007838 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80077c2:	68f8      	ldr	r0, [r7, #12]
 80077c4:	f7ff fe42 	bl	800744c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2200      	movs	r2, #0
 80077cc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80077d0:	e032      	b.n	8007838 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80077d2:	7afb      	ldrb	r3, [r7, #11]
 80077d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	4619      	mov	r1, r3
 80077dc:	68f8      	ldr	r0, [r7, #12]
 80077de:	f000 f97f 	bl	8007ae0 <USBD_CoreFindEP>
 80077e2:	4603      	mov	r3, r0
 80077e4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80077e6:	7dfb      	ldrb	r3, [r7, #23]
 80077e8:	2bff      	cmp	r3, #255	; 0xff
 80077ea:	d025      	beq.n	8007838 <USBD_LL_DataInStage+0x15a>
 80077ec:	7dfb      	ldrb	r3, [r7, #23]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d122      	bne.n	8007838 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80077f8:	b2db      	uxtb	r3, r3
 80077fa:	2b03      	cmp	r3, #3
 80077fc:	d11c      	bne.n	8007838 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80077fe:	7dfa      	ldrb	r2, [r7, #23]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	32ae      	adds	r2, #174	; 0xae
 8007804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007808:	695b      	ldr	r3, [r3, #20]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d014      	beq.n	8007838 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800780e:	7dfa      	ldrb	r2, [r7, #23]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007816:	7dfa      	ldrb	r2, [r7, #23]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	32ae      	adds	r2, #174	; 0xae
 800781c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007820:	695b      	ldr	r3, [r3, #20]
 8007822:	7afa      	ldrb	r2, [r7, #11]
 8007824:	4611      	mov	r1, r2
 8007826:	68f8      	ldr	r0, [r7, #12]
 8007828:	4798      	blx	r3
 800782a:	4603      	mov	r3, r0
 800782c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800782e:	7dbb      	ldrb	r3, [r7, #22]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d001      	beq.n	8007838 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007834:	7dbb      	ldrb	r3, [r7, #22]
 8007836:	e000      	b.n	800783a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007838:	2300      	movs	r3, #0
}
 800783a:	4618      	mov	r0, r3
 800783c:	3718      	adds	r7, #24
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}

08007842 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007842:	b580      	push	{r7, lr}
 8007844:	b084      	sub	sp, #16
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800784a:	2300      	movs	r3, #0
 800784c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2201      	movs	r2, #1
 8007852:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2200      	movs	r2, #0
 8007862:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2200      	movs	r2, #0
 8007868:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2200      	movs	r2, #0
 8007870:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800787a:	2b00      	cmp	r3, #0
 800787c:	d014      	beq.n	80078a8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d00e      	beq.n	80078a8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	6852      	ldr	r2, [r2, #4]
 8007896:	b2d2      	uxtb	r2, r2
 8007898:	4611      	mov	r1, r2
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	4798      	blx	r3
 800789e:	4603      	mov	r3, r0
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d001      	beq.n	80078a8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80078a4:	2303      	movs	r3, #3
 80078a6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80078a8:	2340      	movs	r3, #64	; 0x40
 80078aa:	2200      	movs	r2, #0
 80078ac:	2100      	movs	r1, #0
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f001 fb17 	bl	8008ee2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2240      	movs	r2, #64	; 0x40
 80078c0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80078c4:	2340      	movs	r3, #64	; 0x40
 80078c6:	2200      	movs	r2, #0
 80078c8:	2180      	movs	r1, #128	; 0x80
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f001 fb09 	bl	8008ee2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2240      	movs	r2, #64	; 0x40
 80078da:	621a      	str	r2, [r3, #32]

  return ret;
 80078dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3710      	adds	r7, #16
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80078e6:	b480      	push	{r7}
 80078e8:	b083      	sub	sp, #12
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
 80078ee:	460b      	mov	r3, r1
 80078f0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	78fa      	ldrb	r2, [r7, #3]
 80078f6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	370c      	adds	r7, #12
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr

08007906 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007906:	b480      	push	{r7}
 8007908:	b083      	sub	sp, #12
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007914:	b2da      	uxtb	r2, r3
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2204      	movs	r2, #4
 8007920:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007924:	2300      	movs	r3, #0
}
 8007926:	4618      	mov	r0, r3
 8007928:	370c      	adds	r7, #12
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr

08007932 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007932:	b480      	push	{r7}
 8007934:	b083      	sub	sp, #12
 8007936:	af00      	add	r7, sp, #0
 8007938:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007940:	b2db      	uxtb	r3, r3
 8007942:	2b04      	cmp	r3, #4
 8007944:	d106      	bne.n	8007954 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800794c:	b2da      	uxtb	r2, r3
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	370c      	adds	r7, #12
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr

08007962 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007962:	b580      	push	{r7, lr}
 8007964:	b082      	sub	sp, #8
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007970:	b2db      	uxtb	r3, r3
 8007972:	2b03      	cmp	r3, #3
 8007974:	d110      	bne.n	8007998 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800797c:	2b00      	cmp	r3, #0
 800797e:	d00b      	beq.n	8007998 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007986:	69db      	ldr	r3, [r3, #28]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d005      	beq.n	8007998 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007992:	69db      	ldr	r3, [r3, #28]
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007998:	2300      	movs	r3, #0
}
 800799a:	4618      	mov	r0, r3
 800799c:	3708      	adds	r7, #8
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}

080079a2 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80079a2:	b580      	push	{r7, lr}
 80079a4:	b082      	sub	sp, #8
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]
 80079aa:	460b      	mov	r3, r1
 80079ac:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	32ae      	adds	r2, #174	; 0xae
 80079b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d101      	bne.n	80079c4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80079c0:	2303      	movs	r3, #3
 80079c2:	e01c      	b.n	80079fe <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	2b03      	cmp	r3, #3
 80079ce:	d115      	bne.n	80079fc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	32ae      	adds	r2, #174	; 0xae
 80079da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079de:	6a1b      	ldr	r3, [r3, #32]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00b      	beq.n	80079fc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	32ae      	adds	r2, #174	; 0xae
 80079ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079f2:	6a1b      	ldr	r3, [r3, #32]
 80079f4:	78fa      	ldrb	r2, [r7, #3]
 80079f6:	4611      	mov	r1, r2
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80079fc:	2300      	movs	r3, #0
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3708      	adds	r7, #8
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b082      	sub	sp, #8
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
 8007a0e:	460b      	mov	r3, r1
 8007a10:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	32ae      	adds	r2, #174	; 0xae
 8007a1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d101      	bne.n	8007a28 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007a24:	2303      	movs	r3, #3
 8007a26:	e01c      	b.n	8007a62 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a2e:	b2db      	uxtb	r3, r3
 8007a30:	2b03      	cmp	r3, #3
 8007a32:	d115      	bne.n	8007a60 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	32ae      	adds	r2, #174	; 0xae
 8007a3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d00b      	beq.n	8007a60 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	32ae      	adds	r2, #174	; 0xae
 8007a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a58:	78fa      	ldrb	r2, [r7, #3]
 8007a5a:	4611      	mov	r1, r2
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3708      	adds	r7, #8
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}

08007a6a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007a6a:	b480      	push	{r7}
 8007a6c:	b083      	sub	sp, #12
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007a72:	2300      	movs	r3, #0
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00e      	beq.n	8007abc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	687a      	ldr	r2, [r7, #4]
 8007aa8:	6852      	ldr	r2, [r2, #4]
 8007aaa:	b2d2      	uxtb	r2, r2
 8007aac:	4611      	mov	r1, r2
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	4798      	blx	r3
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d001      	beq.n	8007abc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007ab8:	2303      	movs	r3, #3
 8007aba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007ac6:	b480      	push	{r7}
 8007ac8:	b083      	sub	sp, #12
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
 8007ace:	460b      	mov	r3, r1
 8007ad0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007ad2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	460b      	mov	r3, r1
 8007aea:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007aec:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	370c      	adds	r7, #12
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr

08007afa <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b086      	sub	sp, #24
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
 8007b02:	460b      	mov	r3, r1
 8007b04:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	885b      	ldrh	r3, [r3, #2]
 8007b16:	b29a      	uxth	r2, r3
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	781b      	ldrb	r3, [r3, #0]
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d920      	bls.n	8007b64 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	781b      	ldrb	r3, [r3, #0]
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007b2a:	e013      	b.n	8007b54 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007b2c:	f107 030a 	add.w	r3, r7, #10
 8007b30:	4619      	mov	r1, r3
 8007b32:	6978      	ldr	r0, [r7, #20]
 8007b34:	f000 f81b 	bl	8007b6e <USBD_GetNextDesc>
 8007b38:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	785b      	ldrb	r3, [r3, #1]
 8007b3e:	2b05      	cmp	r3, #5
 8007b40:	d108      	bne.n	8007b54 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	789b      	ldrb	r3, [r3, #2]
 8007b4a:	78fa      	ldrb	r2, [r7, #3]
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d008      	beq.n	8007b62 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007b50:	2300      	movs	r3, #0
 8007b52:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	885b      	ldrh	r3, [r3, #2]
 8007b58:	b29a      	uxth	r2, r3
 8007b5a:	897b      	ldrh	r3, [r7, #10]
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d8e5      	bhi.n	8007b2c <USBD_GetEpDesc+0x32>
 8007b60:	e000      	b.n	8007b64 <USBD_GetEpDesc+0x6a>
          break;
 8007b62:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007b64:	693b      	ldr	r3, [r7, #16]
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3718      	adds	r7, #24
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}

08007b6e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007b6e:	b480      	push	{r7}
 8007b70:	b085      	sub	sp, #20
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
 8007b76:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	881a      	ldrh	r2, [r3, #0]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	781b      	ldrb	r3, [r3, #0]
 8007b84:	b29b      	uxth	r3, r3
 8007b86:	4413      	add	r3, r2
 8007b88:	b29a      	uxth	r2, r3
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	781b      	ldrb	r3, [r3, #0]
 8007b92:	461a      	mov	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4413      	add	r3, r2
 8007b98:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3714      	adds	r7, #20
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b087      	sub	sp, #28
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	3301      	adds	r3, #1
 8007bbe:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007bc6:	8a3b      	ldrh	r3, [r7, #16]
 8007bc8:	021b      	lsls	r3, r3, #8
 8007bca:	b21a      	sxth	r2, r3
 8007bcc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	b21b      	sxth	r3, r3
 8007bd4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007bd6:	89fb      	ldrh	r3, [r7, #14]
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	371c      	adds	r7, #28
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007bfa:	2b40      	cmp	r3, #64	; 0x40
 8007bfc:	d005      	beq.n	8007c0a <USBD_StdDevReq+0x26>
 8007bfe:	2b40      	cmp	r3, #64	; 0x40
 8007c00:	d857      	bhi.n	8007cb2 <USBD_StdDevReq+0xce>
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00f      	beq.n	8007c26 <USBD_StdDevReq+0x42>
 8007c06:	2b20      	cmp	r3, #32
 8007c08:	d153      	bne.n	8007cb2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	32ae      	adds	r2, #174	; 0xae
 8007c14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	6839      	ldr	r1, [r7, #0]
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	4798      	blx	r3
 8007c20:	4603      	mov	r3, r0
 8007c22:	73fb      	strb	r3, [r7, #15]
      break;
 8007c24:	e04a      	b.n	8007cbc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	785b      	ldrb	r3, [r3, #1]
 8007c2a:	2b09      	cmp	r3, #9
 8007c2c:	d83b      	bhi.n	8007ca6 <USBD_StdDevReq+0xc2>
 8007c2e:	a201      	add	r2, pc, #4	; (adr r2, 8007c34 <USBD_StdDevReq+0x50>)
 8007c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c34:	08007c89 	.word	0x08007c89
 8007c38:	08007c9d 	.word	0x08007c9d
 8007c3c:	08007ca7 	.word	0x08007ca7
 8007c40:	08007c93 	.word	0x08007c93
 8007c44:	08007ca7 	.word	0x08007ca7
 8007c48:	08007c67 	.word	0x08007c67
 8007c4c:	08007c5d 	.word	0x08007c5d
 8007c50:	08007ca7 	.word	0x08007ca7
 8007c54:	08007c7f 	.word	0x08007c7f
 8007c58:	08007c71 	.word	0x08007c71
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007c5c:	6839      	ldr	r1, [r7, #0]
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f000 fa3c 	bl	80080dc <USBD_GetDescriptor>
          break;
 8007c64:	e024      	b.n	8007cb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007c66:	6839      	ldr	r1, [r7, #0]
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f000 fba1 	bl	80083b0 <USBD_SetAddress>
          break;
 8007c6e:	e01f      	b.n	8007cb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007c70:	6839      	ldr	r1, [r7, #0]
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f000 fbe0 	bl	8008438 <USBD_SetConfig>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	73fb      	strb	r3, [r7, #15]
          break;
 8007c7c:	e018      	b.n	8007cb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007c7e:	6839      	ldr	r1, [r7, #0]
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 fc83 	bl	800858c <USBD_GetConfig>
          break;
 8007c86:	e013      	b.n	8007cb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007c88:	6839      	ldr	r1, [r7, #0]
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 fcb4 	bl	80085f8 <USBD_GetStatus>
          break;
 8007c90:	e00e      	b.n	8007cb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007c92:	6839      	ldr	r1, [r7, #0]
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 fce3 	bl	8008660 <USBD_SetFeature>
          break;
 8007c9a:	e009      	b.n	8007cb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007c9c:	6839      	ldr	r1, [r7, #0]
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 fd07 	bl	80086b2 <USBD_ClrFeature>
          break;
 8007ca4:	e004      	b.n	8007cb0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007ca6:	6839      	ldr	r1, [r7, #0]
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f000 fd5e 	bl	800876a <USBD_CtlError>
          break;
 8007cae:	bf00      	nop
      }
      break;
 8007cb0:	e004      	b.n	8007cbc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007cb2:	6839      	ldr	r1, [r7, #0]
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f000 fd58 	bl	800876a <USBD_CtlError>
      break;
 8007cba:	bf00      	nop
  }

  return ret;
 8007cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3710      	adds	r7, #16
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
 8007cc6:	bf00      	nop

08007cc8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007cde:	2b40      	cmp	r3, #64	; 0x40
 8007ce0:	d005      	beq.n	8007cee <USBD_StdItfReq+0x26>
 8007ce2:	2b40      	cmp	r3, #64	; 0x40
 8007ce4:	d852      	bhi.n	8007d8c <USBD_StdItfReq+0xc4>
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d001      	beq.n	8007cee <USBD_StdItfReq+0x26>
 8007cea:	2b20      	cmp	r3, #32
 8007cec:	d14e      	bne.n	8007d8c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cf4:	b2db      	uxtb	r3, r3
 8007cf6:	3b01      	subs	r3, #1
 8007cf8:	2b02      	cmp	r3, #2
 8007cfa:	d840      	bhi.n	8007d7e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	889b      	ldrh	r3, [r3, #4]
 8007d00:	b2db      	uxtb	r3, r3
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d836      	bhi.n	8007d74 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	889b      	ldrh	r3, [r3, #4]
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	4619      	mov	r1, r3
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f7ff fed9 	bl	8007ac6 <USBD_CoreFindIF>
 8007d14:	4603      	mov	r3, r0
 8007d16:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d18:	7bbb      	ldrb	r3, [r7, #14]
 8007d1a:	2bff      	cmp	r3, #255	; 0xff
 8007d1c:	d01d      	beq.n	8007d5a <USBD_StdItfReq+0x92>
 8007d1e:	7bbb      	ldrb	r3, [r7, #14]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d11a      	bne.n	8007d5a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007d24:	7bba      	ldrb	r2, [r7, #14]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	32ae      	adds	r2, #174	; 0xae
 8007d2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00f      	beq.n	8007d54 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007d34:	7bba      	ldrb	r2, [r7, #14]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007d3c:	7bba      	ldrb	r2, [r7, #14]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	32ae      	adds	r2, #174	; 0xae
 8007d42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	6839      	ldr	r1, [r7, #0]
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	4798      	blx	r3
 8007d4e:	4603      	mov	r3, r0
 8007d50:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007d52:	e004      	b.n	8007d5e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007d54:	2303      	movs	r3, #3
 8007d56:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007d58:	e001      	b.n	8007d5e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007d5a:	2303      	movs	r3, #3
 8007d5c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	88db      	ldrh	r3, [r3, #6]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d110      	bne.n	8007d88 <USBD_StdItfReq+0xc0>
 8007d66:	7bfb      	ldrb	r3, [r7, #15]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d10d      	bne.n	8007d88 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 fdaa 	bl	80088c6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007d72:	e009      	b.n	8007d88 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007d74:	6839      	ldr	r1, [r7, #0]
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f000 fcf7 	bl	800876a <USBD_CtlError>
          break;
 8007d7c:	e004      	b.n	8007d88 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007d7e:	6839      	ldr	r1, [r7, #0]
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 fcf2 	bl	800876a <USBD_CtlError>
          break;
 8007d86:	e000      	b.n	8007d8a <USBD_StdItfReq+0xc2>
          break;
 8007d88:	bf00      	nop
      }
      break;
 8007d8a:	e004      	b.n	8007d96 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007d8c:	6839      	ldr	r1, [r7, #0]
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fceb 	bl	800876a <USBD_CtlError>
      break;
 8007d94:	bf00      	nop
  }

  return ret;
 8007d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3710      	adds	r7, #16
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007daa:	2300      	movs	r3, #0
 8007dac:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	889b      	ldrh	r3, [r3, #4]
 8007db2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	781b      	ldrb	r3, [r3, #0]
 8007db8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007dbc:	2b40      	cmp	r3, #64	; 0x40
 8007dbe:	d007      	beq.n	8007dd0 <USBD_StdEPReq+0x30>
 8007dc0:	2b40      	cmp	r3, #64	; 0x40
 8007dc2:	f200 817f 	bhi.w	80080c4 <USBD_StdEPReq+0x324>
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d02a      	beq.n	8007e20 <USBD_StdEPReq+0x80>
 8007dca:	2b20      	cmp	r3, #32
 8007dcc:	f040 817a 	bne.w	80080c4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007dd0:	7bbb      	ldrb	r3, [r7, #14]
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f7ff fe83 	bl	8007ae0 <USBD_CoreFindEP>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007dde:	7b7b      	ldrb	r3, [r7, #13]
 8007de0:	2bff      	cmp	r3, #255	; 0xff
 8007de2:	f000 8174 	beq.w	80080ce <USBD_StdEPReq+0x32e>
 8007de6:	7b7b      	ldrb	r3, [r7, #13]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	f040 8170 	bne.w	80080ce <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007dee:	7b7a      	ldrb	r2, [r7, #13]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007df6:	7b7a      	ldrb	r2, [r7, #13]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	32ae      	adds	r2, #174	; 0xae
 8007dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	f000 8163 	beq.w	80080ce <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007e08:	7b7a      	ldrb	r2, [r7, #13]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	32ae      	adds	r2, #174	; 0xae
 8007e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	6839      	ldr	r1, [r7, #0]
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	4798      	blx	r3
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007e1e:	e156      	b.n	80080ce <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	785b      	ldrb	r3, [r3, #1]
 8007e24:	2b03      	cmp	r3, #3
 8007e26:	d008      	beq.n	8007e3a <USBD_StdEPReq+0x9a>
 8007e28:	2b03      	cmp	r3, #3
 8007e2a:	f300 8145 	bgt.w	80080b8 <USBD_StdEPReq+0x318>
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	f000 809b 	beq.w	8007f6a <USBD_StdEPReq+0x1ca>
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d03c      	beq.n	8007eb2 <USBD_StdEPReq+0x112>
 8007e38:	e13e      	b.n	80080b8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	2b02      	cmp	r3, #2
 8007e44:	d002      	beq.n	8007e4c <USBD_StdEPReq+0xac>
 8007e46:	2b03      	cmp	r3, #3
 8007e48:	d016      	beq.n	8007e78 <USBD_StdEPReq+0xd8>
 8007e4a:	e02c      	b.n	8007ea6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007e4c:	7bbb      	ldrb	r3, [r7, #14]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d00d      	beq.n	8007e6e <USBD_StdEPReq+0xce>
 8007e52:	7bbb      	ldrb	r3, [r7, #14]
 8007e54:	2b80      	cmp	r3, #128	; 0x80
 8007e56:	d00a      	beq.n	8007e6e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007e58:	7bbb      	ldrb	r3, [r7, #14]
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f001 f885 	bl	8008f6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007e62:	2180      	movs	r1, #128	; 0x80
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f001 f881 	bl	8008f6c <USBD_LL_StallEP>
 8007e6a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007e6c:	e020      	b.n	8007eb0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007e6e:	6839      	ldr	r1, [r7, #0]
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f000 fc7a 	bl	800876a <USBD_CtlError>
              break;
 8007e76:	e01b      	b.n	8007eb0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	885b      	ldrh	r3, [r3, #2]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d10e      	bne.n	8007e9e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007e80:	7bbb      	ldrb	r3, [r7, #14]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00b      	beq.n	8007e9e <USBD_StdEPReq+0xfe>
 8007e86:	7bbb      	ldrb	r3, [r7, #14]
 8007e88:	2b80      	cmp	r3, #128	; 0x80
 8007e8a:	d008      	beq.n	8007e9e <USBD_StdEPReq+0xfe>
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	88db      	ldrh	r3, [r3, #6]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d104      	bne.n	8007e9e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007e94:	7bbb      	ldrb	r3, [r7, #14]
 8007e96:	4619      	mov	r1, r3
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f001 f867 	bl	8008f6c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f000 fd11 	bl	80088c6 <USBD_CtlSendStatus>

              break;
 8007ea4:	e004      	b.n	8007eb0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007ea6:	6839      	ldr	r1, [r7, #0]
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 fc5e 	bl	800876a <USBD_CtlError>
              break;
 8007eae:	bf00      	nop
          }
          break;
 8007eb0:	e107      	b.n	80080c2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007eb8:	b2db      	uxtb	r3, r3
 8007eba:	2b02      	cmp	r3, #2
 8007ebc:	d002      	beq.n	8007ec4 <USBD_StdEPReq+0x124>
 8007ebe:	2b03      	cmp	r3, #3
 8007ec0:	d016      	beq.n	8007ef0 <USBD_StdEPReq+0x150>
 8007ec2:	e04b      	b.n	8007f5c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ec4:	7bbb      	ldrb	r3, [r7, #14]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d00d      	beq.n	8007ee6 <USBD_StdEPReq+0x146>
 8007eca:	7bbb      	ldrb	r3, [r7, #14]
 8007ecc:	2b80      	cmp	r3, #128	; 0x80
 8007ece:	d00a      	beq.n	8007ee6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ed0:	7bbb      	ldrb	r3, [r7, #14]
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f001 f849 	bl	8008f6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007eda:	2180      	movs	r1, #128	; 0x80
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f001 f845 	bl	8008f6c <USBD_LL_StallEP>
 8007ee2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007ee4:	e040      	b.n	8007f68 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007ee6:	6839      	ldr	r1, [r7, #0]
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 fc3e 	bl	800876a <USBD_CtlError>
              break;
 8007eee:	e03b      	b.n	8007f68 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	885b      	ldrh	r3, [r3, #2]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d136      	bne.n	8007f66 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007ef8:	7bbb      	ldrb	r3, [r7, #14]
 8007efa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d004      	beq.n	8007f0c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007f02:	7bbb      	ldrb	r3, [r7, #14]
 8007f04:	4619      	mov	r1, r3
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f001 f84f 	bl	8008faa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 fcda 	bl	80088c6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007f12:	7bbb      	ldrb	r3, [r7, #14]
 8007f14:	4619      	mov	r1, r3
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f7ff fde2 	bl	8007ae0 <USBD_CoreFindEP>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007f20:	7b7b      	ldrb	r3, [r7, #13]
 8007f22:	2bff      	cmp	r3, #255	; 0xff
 8007f24:	d01f      	beq.n	8007f66 <USBD_StdEPReq+0x1c6>
 8007f26:	7b7b      	ldrb	r3, [r7, #13]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d11c      	bne.n	8007f66 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007f2c:	7b7a      	ldrb	r2, [r7, #13]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007f34:	7b7a      	ldrb	r2, [r7, #13]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	32ae      	adds	r2, #174	; 0xae
 8007f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d010      	beq.n	8007f66 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007f44:	7b7a      	ldrb	r2, [r7, #13]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	32ae      	adds	r2, #174	; 0xae
 8007f4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	6839      	ldr	r1, [r7, #0]
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	4798      	blx	r3
 8007f56:	4603      	mov	r3, r0
 8007f58:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007f5a:	e004      	b.n	8007f66 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007f5c:	6839      	ldr	r1, [r7, #0]
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 fc03 	bl	800876a <USBD_CtlError>
              break;
 8007f64:	e000      	b.n	8007f68 <USBD_StdEPReq+0x1c8>
              break;
 8007f66:	bf00      	nop
          }
          break;
 8007f68:	e0ab      	b.n	80080c2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	2b02      	cmp	r3, #2
 8007f74:	d002      	beq.n	8007f7c <USBD_StdEPReq+0x1dc>
 8007f76:	2b03      	cmp	r3, #3
 8007f78:	d032      	beq.n	8007fe0 <USBD_StdEPReq+0x240>
 8007f7a:	e097      	b.n	80080ac <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f7c:	7bbb      	ldrb	r3, [r7, #14]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d007      	beq.n	8007f92 <USBD_StdEPReq+0x1f2>
 8007f82:	7bbb      	ldrb	r3, [r7, #14]
 8007f84:	2b80      	cmp	r3, #128	; 0x80
 8007f86:	d004      	beq.n	8007f92 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007f88:	6839      	ldr	r1, [r7, #0]
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 fbed 	bl	800876a <USBD_CtlError>
                break;
 8007f90:	e091      	b.n	80080b6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	da0b      	bge.n	8007fb2 <USBD_StdEPReq+0x212>
 8007f9a:	7bbb      	ldrb	r3, [r7, #14]
 8007f9c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007fa0:	4613      	mov	r3, r2
 8007fa2:	009b      	lsls	r3, r3, #2
 8007fa4:	4413      	add	r3, r2
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	3310      	adds	r3, #16
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	4413      	add	r3, r2
 8007fae:	3304      	adds	r3, #4
 8007fb0:	e00b      	b.n	8007fca <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007fb2:	7bbb      	ldrb	r3, [r7, #14]
 8007fb4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007fb8:	4613      	mov	r3, r2
 8007fba:	009b      	lsls	r3, r3, #2
 8007fbc:	4413      	add	r3, r2
 8007fbe:	009b      	lsls	r3, r3, #2
 8007fc0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	4413      	add	r3, r2
 8007fc8:	3304      	adds	r3, #4
 8007fca:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	2202      	movs	r2, #2
 8007fd6:	4619      	mov	r1, r3
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 fc37 	bl	800884c <USBD_CtlSendData>
              break;
 8007fde:	e06a      	b.n	80080b6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007fe0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	da11      	bge.n	800800c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007fe8:	7bbb      	ldrb	r3, [r7, #14]
 8007fea:	f003 020f 	and.w	r2, r3, #15
 8007fee:	6879      	ldr	r1, [r7, #4]
 8007ff0:	4613      	mov	r3, r2
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4413      	add	r3, r2
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	440b      	add	r3, r1
 8007ffa:	3324      	adds	r3, #36	; 0x24
 8007ffc:	881b      	ldrh	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d117      	bne.n	8008032 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008002:	6839      	ldr	r1, [r7, #0]
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 fbb0 	bl	800876a <USBD_CtlError>
                  break;
 800800a:	e054      	b.n	80080b6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800800c:	7bbb      	ldrb	r3, [r7, #14]
 800800e:	f003 020f 	and.w	r2, r3, #15
 8008012:	6879      	ldr	r1, [r7, #4]
 8008014:	4613      	mov	r3, r2
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	4413      	add	r3, r2
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	440b      	add	r3, r1
 800801e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008022:	881b      	ldrh	r3, [r3, #0]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d104      	bne.n	8008032 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008028:	6839      	ldr	r1, [r7, #0]
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 fb9d 	bl	800876a <USBD_CtlError>
                  break;
 8008030:	e041      	b.n	80080b6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008032:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008036:	2b00      	cmp	r3, #0
 8008038:	da0b      	bge.n	8008052 <USBD_StdEPReq+0x2b2>
 800803a:	7bbb      	ldrb	r3, [r7, #14]
 800803c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008040:	4613      	mov	r3, r2
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	4413      	add	r3, r2
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	3310      	adds	r3, #16
 800804a:	687a      	ldr	r2, [r7, #4]
 800804c:	4413      	add	r3, r2
 800804e:	3304      	adds	r3, #4
 8008050:	e00b      	b.n	800806a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008052:	7bbb      	ldrb	r3, [r7, #14]
 8008054:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008058:	4613      	mov	r3, r2
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	4413      	add	r3, r2
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	4413      	add	r3, r2
 8008068:	3304      	adds	r3, #4
 800806a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800806c:	7bbb      	ldrb	r3, [r7, #14]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d002      	beq.n	8008078 <USBD_StdEPReq+0x2d8>
 8008072:	7bbb      	ldrb	r3, [r7, #14]
 8008074:	2b80      	cmp	r3, #128	; 0x80
 8008076:	d103      	bne.n	8008080 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	2200      	movs	r2, #0
 800807c:	601a      	str	r2, [r3, #0]
 800807e:	e00e      	b.n	800809e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008080:	7bbb      	ldrb	r3, [r7, #14]
 8008082:	4619      	mov	r1, r3
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f000 ffaf 	bl	8008fe8 <USBD_LL_IsStallEP>
 800808a:	4603      	mov	r3, r0
 800808c:	2b00      	cmp	r3, #0
 800808e:	d003      	beq.n	8008098 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	2201      	movs	r2, #1
 8008094:	601a      	str	r2, [r3, #0]
 8008096:	e002      	b.n	800809e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	2200      	movs	r2, #0
 800809c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	2202      	movs	r2, #2
 80080a2:	4619      	mov	r1, r3
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 fbd1 	bl	800884c <USBD_CtlSendData>
              break;
 80080aa:	e004      	b.n	80080b6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80080ac:	6839      	ldr	r1, [r7, #0]
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 fb5b 	bl	800876a <USBD_CtlError>
              break;
 80080b4:	bf00      	nop
          }
          break;
 80080b6:	e004      	b.n	80080c2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80080b8:	6839      	ldr	r1, [r7, #0]
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 fb55 	bl	800876a <USBD_CtlError>
          break;
 80080c0:	bf00      	nop
      }
      break;
 80080c2:	e005      	b.n	80080d0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80080c4:	6839      	ldr	r1, [r7, #0]
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 fb4f 	bl	800876a <USBD_CtlError>
      break;
 80080cc:	e000      	b.n	80080d0 <USBD_StdEPReq+0x330>
      break;
 80080ce:	bf00      	nop
  }

  return ret;
 80080d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3710      	adds	r7, #16
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}
	...

080080dc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80080e6:	2300      	movs	r3, #0
 80080e8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80080ea:	2300      	movs	r3, #0
 80080ec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80080ee:	2300      	movs	r3, #0
 80080f0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	885b      	ldrh	r3, [r3, #2]
 80080f6:	0a1b      	lsrs	r3, r3, #8
 80080f8:	b29b      	uxth	r3, r3
 80080fa:	3b01      	subs	r3, #1
 80080fc:	2b06      	cmp	r3, #6
 80080fe:	f200 8128 	bhi.w	8008352 <USBD_GetDescriptor+0x276>
 8008102:	a201      	add	r2, pc, #4	; (adr r2, 8008108 <USBD_GetDescriptor+0x2c>)
 8008104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008108:	08008125 	.word	0x08008125
 800810c:	0800813d 	.word	0x0800813d
 8008110:	0800817d 	.word	0x0800817d
 8008114:	08008353 	.word	0x08008353
 8008118:	08008353 	.word	0x08008353
 800811c:	080082f3 	.word	0x080082f3
 8008120:	0800831f 	.word	0x0800831f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	687a      	ldr	r2, [r7, #4]
 800812e:	7c12      	ldrb	r2, [r2, #16]
 8008130:	f107 0108 	add.w	r1, r7, #8
 8008134:	4610      	mov	r0, r2
 8008136:	4798      	blx	r3
 8008138:	60f8      	str	r0, [r7, #12]
      break;
 800813a:	e112      	b.n	8008362 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	7c1b      	ldrb	r3, [r3, #16]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d10d      	bne.n	8008160 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800814a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800814c:	f107 0208 	add.w	r2, r7, #8
 8008150:	4610      	mov	r0, r2
 8008152:	4798      	blx	r3
 8008154:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	3301      	adds	r3, #1
 800815a:	2202      	movs	r2, #2
 800815c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800815e:	e100      	b.n	8008362 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008168:	f107 0208 	add.w	r2, r7, #8
 800816c:	4610      	mov	r0, r2
 800816e:	4798      	blx	r3
 8008170:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	3301      	adds	r3, #1
 8008176:	2202      	movs	r2, #2
 8008178:	701a      	strb	r2, [r3, #0]
      break;
 800817a:	e0f2      	b.n	8008362 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	885b      	ldrh	r3, [r3, #2]
 8008180:	b2db      	uxtb	r3, r3
 8008182:	2b05      	cmp	r3, #5
 8008184:	f200 80ac 	bhi.w	80082e0 <USBD_GetDescriptor+0x204>
 8008188:	a201      	add	r2, pc, #4	; (adr r2, 8008190 <USBD_GetDescriptor+0xb4>)
 800818a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800818e:	bf00      	nop
 8008190:	080081a9 	.word	0x080081a9
 8008194:	080081dd 	.word	0x080081dd
 8008198:	08008211 	.word	0x08008211
 800819c:	08008245 	.word	0x08008245
 80081a0:	08008279 	.word	0x08008279
 80081a4:	080082ad 	.word	0x080082ad
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d00b      	beq.n	80081cc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	7c12      	ldrb	r2, [r2, #16]
 80081c0:	f107 0108 	add.w	r1, r7, #8
 80081c4:	4610      	mov	r0, r2
 80081c6:	4798      	blx	r3
 80081c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081ca:	e091      	b.n	80082f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081cc:	6839      	ldr	r1, [r7, #0]
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 facb 	bl	800876a <USBD_CtlError>
            err++;
 80081d4:	7afb      	ldrb	r3, [r7, #11]
 80081d6:	3301      	adds	r3, #1
 80081d8:	72fb      	strb	r3, [r7, #11]
          break;
 80081da:	e089      	b.n	80082f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d00b      	beq.n	8008200 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	7c12      	ldrb	r2, [r2, #16]
 80081f4:	f107 0108 	add.w	r1, r7, #8
 80081f8:	4610      	mov	r0, r2
 80081fa:	4798      	blx	r3
 80081fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081fe:	e077      	b.n	80082f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008200:	6839      	ldr	r1, [r7, #0]
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 fab1 	bl	800876a <USBD_CtlError>
            err++;
 8008208:	7afb      	ldrb	r3, [r7, #11]
 800820a:	3301      	adds	r3, #1
 800820c:	72fb      	strb	r3, [r7, #11]
          break;
 800820e:	e06f      	b.n	80082f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00b      	beq.n	8008234 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	7c12      	ldrb	r2, [r2, #16]
 8008228:	f107 0108 	add.w	r1, r7, #8
 800822c:	4610      	mov	r0, r2
 800822e:	4798      	blx	r3
 8008230:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008232:	e05d      	b.n	80082f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008234:	6839      	ldr	r1, [r7, #0]
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 fa97 	bl	800876a <USBD_CtlError>
            err++;
 800823c:	7afb      	ldrb	r3, [r7, #11]
 800823e:	3301      	adds	r3, #1
 8008240:	72fb      	strb	r3, [r7, #11]
          break;
 8008242:	e055      	b.n	80082f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800824a:	691b      	ldr	r3, [r3, #16]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d00b      	beq.n	8008268 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008256:	691b      	ldr	r3, [r3, #16]
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	7c12      	ldrb	r2, [r2, #16]
 800825c:	f107 0108 	add.w	r1, r7, #8
 8008260:	4610      	mov	r0, r2
 8008262:	4798      	blx	r3
 8008264:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008266:	e043      	b.n	80082f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008268:	6839      	ldr	r1, [r7, #0]
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 fa7d 	bl	800876a <USBD_CtlError>
            err++;
 8008270:	7afb      	ldrb	r3, [r7, #11]
 8008272:	3301      	adds	r3, #1
 8008274:	72fb      	strb	r3, [r7, #11]
          break;
 8008276:	e03b      	b.n	80082f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800827e:	695b      	ldr	r3, [r3, #20]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d00b      	beq.n	800829c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800828a:	695b      	ldr	r3, [r3, #20]
 800828c:	687a      	ldr	r2, [r7, #4]
 800828e:	7c12      	ldrb	r2, [r2, #16]
 8008290:	f107 0108 	add.w	r1, r7, #8
 8008294:	4610      	mov	r0, r2
 8008296:	4798      	blx	r3
 8008298:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800829a:	e029      	b.n	80082f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800829c:	6839      	ldr	r1, [r7, #0]
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f000 fa63 	bl	800876a <USBD_CtlError>
            err++;
 80082a4:	7afb      	ldrb	r3, [r7, #11]
 80082a6:	3301      	adds	r3, #1
 80082a8:	72fb      	strb	r3, [r7, #11]
          break;
 80082aa:	e021      	b.n	80082f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082b2:	699b      	ldr	r3, [r3, #24]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d00b      	beq.n	80082d0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082be:	699b      	ldr	r3, [r3, #24]
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	7c12      	ldrb	r2, [r2, #16]
 80082c4:	f107 0108 	add.w	r1, r7, #8
 80082c8:	4610      	mov	r0, r2
 80082ca:	4798      	blx	r3
 80082cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082ce:	e00f      	b.n	80082f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082d0:	6839      	ldr	r1, [r7, #0]
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 fa49 	bl	800876a <USBD_CtlError>
            err++;
 80082d8:	7afb      	ldrb	r3, [r7, #11]
 80082da:	3301      	adds	r3, #1
 80082dc:	72fb      	strb	r3, [r7, #11]
          break;
 80082de:	e007      	b.n	80082f0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80082e0:	6839      	ldr	r1, [r7, #0]
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 fa41 	bl	800876a <USBD_CtlError>
          err++;
 80082e8:	7afb      	ldrb	r3, [r7, #11]
 80082ea:	3301      	adds	r3, #1
 80082ec:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80082ee:	bf00      	nop
      }
      break;
 80082f0:	e037      	b.n	8008362 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	7c1b      	ldrb	r3, [r3, #16]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d109      	bne.n	800830e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008302:	f107 0208 	add.w	r2, r7, #8
 8008306:	4610      	mov	r0, r2
 8008308:	4798      	blx	r3
 800830a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800830c:	e029      	b.n	8008362 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800830e:	6839      	ldr	r1, [r7, #0]
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 fa2a 	bl	800876a <USBD_CtlError>
        err++;
 8008316:	7afb      	ldrb	r3, [r7, #11]
 8008318:	3301      	adds	r3, #1
 800831a:	72fb      	strb	r3, [r7, #11]
      break;
 800831c:	e021      	b.n	8008362 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	7c1b      	ldrb	r3, [r3, #16]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d10d      	bne.n	8008342 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800832c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800832e:	f107 0208 	add.w	r2, r7, #8
 8008332:	4610      	mov	r0, r2
 8008334:	4798      	blx	r3
 8008336:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	3301      	adds	r3, #1
 800833c:	2207      	movs	r2, #7
 800833e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008340:	e00f      	b.n	8008362 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008342:	6839      	ldr	r1, [r7, #0]
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 fa10 	bl	800876a <USBD_CtlError>
        err++;
 800834a:	7afb      	ldrb	r3, [r7, #11]
 800834c:	3301      	adds	r3, #1
 800834e:	72fb      	strb	r3, [r7, #11]
      break;
 8008350:	e007      	b.n	8008362 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008352:	6839      	ldr	r1, [r7, #0]
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f000 fa08 	bl	800876a <USBD_CtlError>
      err++;
 800835a:	7afb      	ldrb	r3, [r7, #11]
 800835c:	3301      	adds	r3, #1
 800835e:	72fb      	strb	r3, [r7, #11]
      break;
 8008360:	bf00      	nop
  }

  if (err != 0U)
 8008362:	7afb      	ldrb	r3, [r7, #11]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d11e      	bne.n	80083a6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	88db      	ldrh	r3, [r3, #6]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d016      	beq.n	800839e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008370:	893b      	ldrh	r3, [r7, #8]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00e      	beq.n	8008394 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	88da      	ldrh	r2, [r3, #6]
 800837a:	893b      	ldrh	r3, [r7, #8]
 800837c:	4293      	cmp	r3, r2
 800837e:	bf28      	it	cs
 8008380:	4613      	movcs	r3, r2
 8008382:	b29b      	uxth	r3, r3
 8008384:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008386:	893b      	ldrh	r3, [r7, #8]
 8008388:	461a      	mov	r2, r3
 800838a:	68f9      	ldr	r1, [r7, #12]
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f000 fa5d 	bl	800884c <USBD_CtlSendData>
 8008392:	e009      	b.n	80083a8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008394:	6839      	ldr	r1, [r7, #0]
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f000 f9e7 	bl	800876a <USBD_CtlError>
 800839c:	e004      	b.n	80083a8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 fa91 	bl	80088c6 <USBD_CtlSendStatus>
 80083a4:	e000      	b.n	80083a8 <USBD_GetDescriptor+0x2cc>
    return;
 80083a6:	bf00      	nop
  }
}
 80083a8:	3710      	adds	r7, #16
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
 80083ae:	bf00      	nop

080083b0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	889b      	ldrh	r3, [r3, #4]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d131      	bne.n	8008426 <USBD_SetAddress+0x76>
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	88db      	ldrh	r3, [r3, #6]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d12d      	bne.n	8008426 <USBD_SetAddress+0x76>
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	885b      	ldrh	r3, [r3, #2]
 80083ce:	2b7f      	cmp	r3, #127	; 0x7f
 80083d0:	d829      	bhi.n	8008426 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	885b      	ldrh	r3, [r3, #2]
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083dc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	2b03      	cmp	r3, #3
 80083e8:	d104      	bne.n	80083f4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80083ea:	6839      	ldr	r1, [r7, #0]
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 f9bc 	bl	800876a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083f2:	e01d      	b.n	8008430 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	7bfa      	ldrb	r2, [r7, #15]
 80083f8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80083fc:	7bfb      	ldrb	r3, [r7, #15]
 80083fe:	4619      	mov	r1, r3
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 fe1d 	bl	8009040 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 fa5d 	bl	80088c6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800840c:	7bfb      	ldrb	r3, [r7, #15]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d004      	beq.n	800841c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2202      	movs	r2, #2
 8008416:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800841a:	e009      	b.n	8008430 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2201      	movs	r2, #1
 8008420:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008424:	e004      	b.n	8008430 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008426:	6839      	ldr	r1, [r7, #0]
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	f000 f99e 	bl	800876a <USBD_CtlError>
  }
}
 800842e:	bf00      	nop
 8008430:	bf00      	nop
 8008432:	3710      	adds	r7, #16
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}

08008438 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b084      	sub	sp, #16
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008442:	2300      	movs	r3, #0
 8008444:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	885b      	ldrh	r3, [r3, #2]
 800844a:	b2da      	uxtb	r2, r3
 800844c:	4b4e      	ldr	r3, [pc, #312]	; (8008588 <USBD_SetConfig+0x150>)
 800844e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008450:	4b4d      	ldr	r3, [pc, #308]	; (8008588 <USBD_SetConfig+0x150>)
 8008452:	781b      	ldrb	r3, [r3, #0]
 8008454:	2b01      	cmp	r3, #1
 8008456:	d905      	bls.n	8008464 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008458:	6839      	ldr	r1, [r7, #0]
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 f985 	bl	800876a <USBD_CtlError>
    return USBD_FAIL;
 8008460:	2303      	movs	r3, #3
 8008462:	e08c      	b.n	800857e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800846a:	b2db      	uxtb	r3, r3
 800846c:	2b02      	cmp	r3, #2
 800846e:	d002      	beq.n	8008476 <USBD_SetConfig+0x3e>
 8008470:	2b03      	cmp	r3, #3
 8008472:	d029      	beq.n	80084c8 <USBD_SetConfig+0x90>
 8008474:	e075      	b.n	8008562 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008476:	4b44      	ldr	r3, [pc, #272]	; (8008588 <USBD_SetConfig+0x150>)
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d020      	beq.n	80084c0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800847e:	4b42      	ldr	r3, [pc, #264]	; (8008588 <USBD_SetConfig+0x150>)
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	461a      	mov	r2, r3
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008488:	4b3f      	ldr	r3, [pc, #252]	; (8008588 <USBD_SetConfig+0x150>)
 800848a:	781b      	ldrb	r3, [r3, #0]
 800848c:	4619      	mov	r1, r3
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f7fe ffe7 	bl	8007462 <USBD_SetClassConfig>
 8008494:	4603      	mov	r3, r0
 8008496:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008498:	7bfb      	ldrb	r3, [r7, #15]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d008      	beq.n	80084b0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800849e:	6839      	ldr	r1, [r7, #0]
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 f962 	bl	800876a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2202      	movs	r2, #2
 80084aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80084ae:	e065      	b.n	800857c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f000 fa08 	bl	80088c6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2203      	movs	r2, #3
 80084ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80084be:	e05d      	b.n	800857c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f000 fa00 	bl	80088c6 <USBD_CtlSendStatus>
      break;
 80084c6:	e059      	b.n	800857c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80084c8:	4b2f      	ldr	r3, [pc, #188]	; (8008588 <USBD_SetConfig+0x150>)
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d112      	bne.n	80084f6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2202      	movs	r2, #2
 80084d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80084d8:	4b2b      	ldr	r3, [pc, #172]	; (8008588 <USBD_SetConfig+0x150>)
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	461a      	mov	r2, r3
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80084e2:	4b29      	ldr	r3, [pc, #164]	; (8008588 <USBD_SetConfig+0x150>)
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	4619      	mov	r1, r3
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f7fe ffd6 	bl	800749a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 f9e9 	bl	80088c6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80084f4:	e042      	b.n	800857c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80084f6:	4b24      	ldr	r3, [pc, #144]	; (8008588 <USBD_SetConfig+0x150>)
 80084f8:	781b      	ldrb	r3, [r3, #0]
 80084fa:	461a      	mov	r2, r3
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	429a      	cmp	r2, r3
 8008502:	d02a      	beq.n	800855a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	b2db      	uxtb	r3, r3
 800850a:	4619      	mov	r1, r3
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f7fe ffc4 	bl	800749a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008512:	4b1d      	ldr	r3, [pc, #116]	; (8008588 <USBD_SetConfig+0x150>)
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	461a      	mov	r2, r3
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800851c:	4b1a      	ldr	r3, [pc, #104]	; (8008588 <USBD_SetConfig+0x150>)
 800851e:	781b      	ldrb	r3, [r3, #0]
 8008520:	4619      	mov	r1, r3
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f7fe ff9d 	bl	8007462 <USBD_SetClassConfig>
 8008528:	4603      	mov	r3, r0
 800852a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800852c:	7bfb      	ldrb	r3, [r7, #15]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d00f      	beq.n	8008552 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008532:	6839      	ldr	r1, [r7, #0]
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f000 f918 	bl	800876a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	b2db      	uxtb	r3, r3
 8008540:	4619      	mov	r1, r3
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f7fe ffa9 	bl	800749a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2202      	movs	r2, #2
 800854c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008550:	e014      	b.n	800857c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f000 f9b7 	bl	80088c6 <USBD_CtlSendStatus>
      break;
 8008558:	e010      	b.n	800857c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 f9b3 	bl	80088c6 <USBD_CtlSendStatus>
      break;
 8008560:	e00c      	b.n	800857c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008562:	6839      	ldr	r1, [r7, #0]
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f000 f900 	bl	800876a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800856a:	4b07      	ldr	r3, [pc, #28]	; (8008588 <USBD_SetConfig+0x150>)
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	4619      	mov	r1, r3
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f7fe ff92 	bl	800749a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008576:	2303      	movs	r3, #3
 8008578:	73fb      	strb	r3, [r7, #15]
      break;
 800857a:	bf00      	nop
  }

  return ret;
 800857c:	7bfb      	ldrb	r3, [r7, #15]
}
 800857e:	4618      	mov	r0, r3
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	200004bc 	.word	0x200004bc

0800858c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	88db      	ldrh	r3, [r3, #6]
 800859a:	2b01      	cmp	r3, #1
 800859c:	d004      	beq.n	80085a8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800859e:	6839      	ldr	r1, [r7, #0]
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f000 f8e2 	bl	800876a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80085a6:	e023      	b.n	80085f0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	2b02      	cmp	r3, #2
 80085b2:	dc02      	bgt.n	80085ba <USBD_GetConfig+0x2e>
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	dc03      	bgt.n	80085c0 <USBD_GetConfig+0x34>
 80085b8:	e015      	b.n	80085e6 <USBD_GetConfig+0x5a>
 80085ba:	2b03      	cmp	r3, #3
 80085bc:	d00b      	beq.n	80085d6 <USBD_GetConfig+0x4a>
 80085be:	e012      	b.n	80085e6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2200      	movs	r2, #0
 80085c4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	3308      	adds	r3, #8
 80085ca:	2201      	movs	r2, #1
 80085cc:	4619      	mov	r1, r3
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f000 f93c 	bl	800884c <USBD_CtlSendData>
        break;
 80085d4:	e00c      	b.n	80085f0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	3304      	adds	r3, #4
 80085da:	2201      	movs	r2, #1
 80085dc:	4619      	mov	r1, r3
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 f934 	bl	800884c <USBD_CtlSendData>
        break;
 80085e4:	e004      	b.n	80085f0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80085e6:	6839      	ldr	r1, [r7, #0]
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 f8be 	bl	800876a <USBD_CtlError>
        break;
 80085ee:	bf00      	nop
}
 80085f0:	bf00      	nop
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b082      	sub	sp, #8
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008608:	b2db      	uxtb	r3, r3
 800860a:	3b01      	subs	r3, #1
 800860c:	2b02      	cmp	r3, #2
 800860e:	d81e      	bhi.n	800864e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	88db      	ldrh	r3, [r3, #6]
 8008614:	2b02      	cmp	r3, #2
 8008616:	d004      	beq.n	8008622 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008618:	6839      	ldr	r1, [r7, #0]
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 f8a5 	bl	800876a <USBD_CtlError>
        break;
 8008620:	e01a      	b.n	8008658 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2201      	movs	r2, #1
 8008626:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800862e:	2b00      	cmp	r3, #0
 8008630:	d005      	beq.n	800863e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	68db      	ldr	r3, [r3, #12]
 8008636:	f043 0202 	orr.w	r2, r3, #2
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	330c      	adds	r3, #12
 8008642:	2202      	movs	r2, #2
 8008644:	4619      	mov	r1, r3
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 f900 	bl	800884c <USBD_CtlSendData>
      break;
 800864c:	e004      	b.n	8008658 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800864e:	6839      	ldr	r1, [r7, #0]
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f88a 	bl	800876a <USBD_CtlError>
      break;
 8008656:	bf00      	nop
  }
}
 8008658:	bf00      	nop
 800865a:	3708      	adds	r7, #8
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b082      	sub	sp, #8
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	885b      	ldrh	r3, [r3, #2]
 800866e:	2b01      	cmp	r3, #1
 8008670:	d107      	bne.n	8008682 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2201      	movs	r2, #1
 8008676:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 f923 	bl	80088c6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008680:	e013      	b.n	80086aa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	885b      	ldrh	r3, [r3, #2]
 8008686:	2b02      	cmp	r3, #2
 8008688:	d10b      	bne.n	80086a2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	889b      	ldrh	r3, [r3, #4]
 800868e:	0a1b      	lsrs	r3, r3, #8
 8008690:	b29b      	uxth	r3, r3
 8008692:	b2da      	uxtb	r2, r3
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 f913 	bl	80088c6 <USBD_CtlSendStatus>
}
 80086a0:	e003      	b.n	80086aa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80086a2:	6839      	ldr	r1, [r7, #0]
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f000 f860 	bl	800876a <USBD_CtlError>
}
 80086aa:	bf00      	nop
 80086ac:	3708      	adds	r7, #8
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}

080086b2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086b2:	b580      	push	{r7, lr}
 80086b4:	b082      	sub	sp, #8
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	6078      	str	r0, [r7, #4]
 80086ba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	3b01      	subs	r3, #1
 80086c6:	2b02      	cmp	r3, #2
 80086c8:	d80b      	bhi.n	80086e2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	885b      	ldrh	r3, [r3, #2]
 80086ce:	2b01      	cmp	r3, #1
 80086d0:	d10c      	bne.n	80086ec <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 f8f3 	bl	80088c6 <USBD_CtlSendStatus>
      }
      break;
 80086e0:	e004      	b.n	80086ec <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80086e2:	6839      	ldr	r1, [r7, #0]
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 f840 	bl	800876a <USBD_CtlError>
      break;
 80086ea:	e000      	b.n	80086ee <USBD_ClrFeature+0x3c>
      break;
 80086ec:	bf00      	nop
  }
}
 80086ee:	bf00      	nop
 80086f0:	3708      	adds	r7, #8
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}

080086f6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80086f6:	b580      	push	{r7, lr}
 80086f8:	b084      	sub	sp, #16
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
 80086fe:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	781a      	ldrb	r2, [r3, #0]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	3301      	adds	r3, #1
 8008710:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	781a      	ldrb	r2, [r3, #0]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	3301      	adds	r3, #1
 800871e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f7ff fa41 	bl	8007ba8 <SWAPBYTE>
 8008726:	4603      	mov	r3, r0
 8008728:	461a      	mov	r2, r3
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	3301      	adds	r3, #1
 8008732:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	3301      	adds	r3, #1
 8008738:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800873a:	68f8      	ldr	r0, [r7, #12]
 800873c:	f7ff fa34 	bl	8007ba8 <SWAPBYTE>
 8008740:	4603      	mov	r3, r0
 8008742:	461a      	mov	r2, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	3301      	adds	r3, #1
 800874c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	3301      	adds	r3, #1
 8008752:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008754:	68f8      	ldr	r0, [r7, #12]
 8008756:	f7ff fa27 	bl	8007ba8 <SWAPBYTE>
 800875a:	4603      	mov	r3, r0
 800875c:	461a      	mov	r2, r3
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	80da      	strh	r2, [r3, #6]
}
 8008762:	bf00      	nop
 8008764:	3710      	adds	r7, #16
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}

0800876a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800876a:	b580      	push	{r7, lr}
 800876c:	b082      	sub	sp, #8
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
 8008772:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008774:	2180      	movs	r1, #128	; 0x80
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 fbf8 	bl	8008f6c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800877c:	2100      	movs	r1, #0
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 fbf4 	bl	8008f6c <USBD_LL_StallEP>
}
 8008784:	bf00      	nop
 8008786:	3708      	adds	r7, #8
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b086      	sub	sp, #24
 8008790:	af00      	add	r7, sp, #0
 8008792:	60f8      	str	r0, [r7, #12]
 8008794:	60b9      	str	r1, [r7, #8]
 8008796:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008798:	2300      	movs	r3, #0
 800879a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d036      	beq.n	8008810 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80087a6:	6938      	ldr	r0, [r7, #16]
 80087a8:	f000 f836 	bl	8008818 <USBD_GetLen>
 80087ac:	4603      	mov	r3, r0
 80087ae:	3301      	adds	r3, #1
 80087b0:	b29b      	uxth	r3, r3
 80087b2:	005b      	lsls	r3, r3, #1
 80087b4:	b29a      	uxth	r2, r3
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80087ba:	7dfb      	ldrb	r3, [r7, #23]
 80087bc:	68ba      	ldr	r2, [r7, #8]
 80087be:	4413      	add	r3, r2
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	7812      	ldrb	r2, [r2, #0]
 80087c4:	701a      	strb	r2, [r3, #0]
  idx++;
 80087c6:	7dfb      	ldrb	r3, [r7, #23]
 80087c8:	3301      	adds	r3, #1
 80087ca:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80087cc:	7dfb      	ldrb	r3, [r7, #23]
 80087ce:	68ba      	ldr	r2, [r7, #8]
 80087d0:	4413      	add	r3, r2
 80087d2:	2203      	movs	r2, #3
 80087d4:	701a      	strb	r2, [r3, #0]
  idx++;
 80087d6:	7dfb      	ldrb	r3, [r7, #23]
 80087d8:	3301      	adds	r3, #1
 80087da:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80087dc:	e013      	b.n	8008806 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80087de:	7dfb      	ldrb	r3, [r7, #23]
 80087e0:	68ba      	ldr	r2, [r7, #8]
 80087e2:	4413      	add	r3, r2
 80087e4:	693a      	ldr	r2, [r7, #16]
 80087e6:	7812      	ldrb	r2, [r2, #0]
 80087e8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	3301      	adds	r3, #1
 80087ee:	613b      	str	r3, [r7, #16]
    idx++;
 80087f0:	7dfb      	ldrb	r3, [r7, #23]
 80087f2:	3301      	adds	r3, #1
 80087f4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80087f6:	7dfb      	ldrb	r3, [r7, #23]
 80087f8:	68ba      	ldr	r2, [r7, #8]
 80087fa:	4413      	add	r3, r2
 80087fc:	2200      	movs	r2, #0
 80087fe:	701a      	strb	r2, [r3, #0]
    idx++;
 8008800:	7dfb      	ldrb	r3, [r7, #23]
 8008802:	3301      	adds	r3, #1
 8008804:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d1e7      	bne.n	80087de <USBD_GetString+0x52>
 800880e:	e000      	b.n	8008812 <USBD_GetString+0x86>
    return;
 8008810:	bf00      	nop
  }
}
 8008812:	3718      	adds	r7, #24
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}

08008818 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008818:	b480      	push	{r7}
 800881a:	b085      	sub	sp, #20
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008820:	2300      	movs	r3, #0
 8008822:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008828:	e005      	b.n	8008836 <USBD_GetLen+0x1e>
  {
    len++;
 800882a:	7bfb      	ldrb	r3, [r7, #15]
 800882c:	3301      	adds	r3, #1
 800882e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	3301      	adds	r3, #1
 8008834:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	781b      	ldrb	r3, [r3, #0]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d1f5      	bne.n	800882a <USBD_GetLen+0x12>
  }

  return len;
 800883e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008840:	4618      	mov	r0, r3
 8008842:	3714      	adds	r7, #20
 8008844:	46bd      	mov	sp, r7
 8008846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884a:	4770      	bx	lr

0800884c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b084      	sub	sp, #16
 8008850:	af00      	add	r7, sp, #0
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	60b9      	str	r1, [r7, #8]
 8008856:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2202      	movs	r2, #2
 800885c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	68ba      	ldr	r2, [r7, #8]
 8008870:	2100      	movs	r1, #0
 8008872:	68f8      	ldr	r0, [r7, #12]
 8008874:	f000 fc03 	bl	800907e <USBD_LL_Transmit>

  return USBD_OK;
 8008878:	2300      	movs	r3, #0
}
 800887a:	4618      	mov	r0, r3
 800887c:	3710      	adds	r7, #16
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}

08008882 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008882:	b580      	push	{r7, lr}
 8008884:	b084      	sub	sp, #16
 8008886:	af00      	add	r7, sp, #0
 8008888:	60f8      	str	r0, [r7, #12]
 800888a:	60b9      	str	r1, [r7, #8]
 800888c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	68ba      	ldr	r2, [r7, #8]
 8008892:	2100      	movs	r1, #0
 8008894:	68f8      	ldr	r0, [r7, #12]
 8008896:	f000 fbf2 	bl	800907e <USBD_LL_Transmit>

  return USBD_OK;
 800889a:	2300      	movs	r3, #0
}
 800889c:	4618      	mov	r0, r3
 800889e:	3710      	adds	r7, #16
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b084      	sub	sp, #16
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	60f8      	str	r0, [r7, #12]
 80088ac:	60b9      	str	r1, [r7, #8]
 80088ae:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	68ba      	ldr	r2, [r7, #8]
 80088b4:	2100      	movs	r1, #0
 80088b6:	68f8      	ldr	r0, [r7, #12]
 80088b8:	f000 fc02 	bl	80090c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80088bc:	2300      	movs	r3, #0
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3710      	adds	r7, #16
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}

080088c6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80088c6:	b580      	push	{r7, lr}
 80088c8:	b082      	sub	sp, #8
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2204      	movs	r2, #4
 80088d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80088d6:	2300      	movs	r3, #0
 80088d8:	2200      	movs	r2, #0
 80088da:	2100      	movs	r1, #0
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 fbce 	bl	800907e <USBD_LL_Transmit>

  return USBD_OK;
 80088e2:	2300      	movs	r3, #0
}
 80088e4:	4618      	mov	r0, r3
 80088e6:	3708      	adds	r7, #8
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bd80      	pop	{r7, pc}

080088ec <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b082      	sub	sp, #8
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2205      	movs	r2, #5
 80088f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80088fc:	2300      	movs	r3, #0
 80088fe:	2200      	movs	r2, #0
 8008900:	2100      	movs	r1, #0
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 fbdc 	bl	80090c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	3708      	adds	r7, #8
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}
	...

08008914 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008918:	2200      	movs	r2, #0
 800891a:	490e      	ldr	r1, [pc, #56]	; (8008954 <MX_USB_DEVICE_Init+0x40>)
 800891c:	480e      	ldr	r0, [pc, #56]	; (8008958 <MX_USB_DEVICE_Init+0x44>)
 800891e:	f7fe fd23 	bl	8007368 <USBD_Init>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d001      	beq.n	800892c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008928:	f7f9 f93e 	bl	8001ba8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 800892c:	490b      	ldr	r1, [pc, #44]	; (800895c <MX_USB_DEVICE_Init+0x48>)
 800892e:	480a      	ldr	r0, [pc, #40]	; (8008958 <MX_USB_DEVICE_Init+0x44>)
 8008930:	f7fe fd4a 	bl	80073c8 <USBD_RegisterClass>
 8008934:	4603      	mov	r3, r0
 8008936:	2b00      	cmp	r3, #0
 8008938:	d001      	beq.n	800893e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800893a:	f7f9 f935 	bl	8001ba8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800893e:	4806      	ldr	r0, [pc, #24]	; (8008958 <MX_USB_DEVICE_Init+0x44>)
 8008940:	f7fe fd78 	bl	8007434 <USBD_Start>
 8008944:	4603      	mov	r3, r0
 8008946:	2b00      	cmp	r3, #0
 8008948:	d001      	beq.n	800894e <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800894a:	f7f9 f92d 	bl	8001ba8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800894e:	bf00      	nop
 8008950:	bd80      	pop	{r7, pc}
 8008952:	bf00      	nop
 8008954:	200000ec 	.word	0x200000ec
 8008958:	200004c0 	.word	0x200004c0
 800895c:	2000002c 	.word	0x2000002c

08008960 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	4603      	mov	r3, r0
 8008968:	6039      	str	r1, [r7, #0]
 800896a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	2212      	movs	r2, #18
 8008970:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008972:	4b03      	ldr	r3, [pc, #12]	; (8008980 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008974:	4618      	mov	r0, r3
 8008976:	370c      	adds	r7, #12
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr
 8008980:	20000108 	.word	0x20000108

08008984 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
 800898a:	4603      	mov	r3, r0
 800898c:	6039      	str	r1, [r7, #0]
 800898e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	2204      	movs	r2, #4
 8008994:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008996:	4b03      	ldr	r3, [pc, #12]	; (80089a4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008998:	4618      	mov	r0, r3
 800899a:	370c      	adds	r7, #12
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr
 80089a4:	2000011c 	.word	0x2000011c

080089a8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b082      	sub	sp, #8
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	4603      	mov	r3, r0
 80089b0:	6039      	str	r1, [r7, #0]
 80089b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80089b4:	79fb      	ldrb	r3, [r7, #7]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d105      	bne.n	80089c6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80089ba:	683a      	ldr	r2, [r7, #0]
 80089bc:	4907      	ldr	r1, [pc, #28]	; (80089dc <USBD_FS_ProductStrDescriptor+0x34>)
 80089be:	4808      	ldr	r0, [pc, #32]	; (80089e0 <USBD_FS_ProductStrDescriptor+0x38>)
 80089c0:	f7ff fee4 	bl	800878c <USBD_GetString>
 80089c4:	e004      	b.n	80089d0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80089c6:	683a      	ldr	r2, [r7, #0]
 80089c8:	4904      	ldr	r1, [pc, #16]	; (80089dc <USBD_FS_ProductStrDescriptor+0x34>)
 80089ca:	4805      	ldr	r0, [pc, #20]	; (80089e0 <USBD_FS_ProductStrDescriptor+0x38>)
 80089cc:	f7ff fede 	bl	800878c <USBD_GetString>
  }
  return USBD_StrDesc;
 80089d0:	4b02      	ldr	r3, [pc, #8]	; (80089dc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3708      	adds	r7, #8
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	bf00      	nop
 80089dc:	2000079c 	.word	0x2000079c
 80089e0:	0800923c 	.word	0x0800923c

080089e4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b082      	sub	sp, #8
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	4603      	mov	r3, r0
 80089ec:	6039      	str	r1, [r7, #0]
 80089ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80089f0:	683a      	ldr	r2, [r7, #0]
 80089f2:	4904      	ldr	r1, [pc, #16]	; (8008a04 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80089f4:	4804      	ldr	r0, [pc, #16]	; (8008a08 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80089f6:	f7ff fec9 	bl	800878c <USBD_GetString>
  return USBD_StrDesc;
 80089fa:	4b02      	ldr	r3, [pc, #8]	; (8008a04 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3708      	adds	r7, #8
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}
 8008a04:	2000079c 	.word	0x2000079c
 8008a08:	08009254 	.word	0x08009254

08008a0c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b082      	sub	sp, #8
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	4603      	mov	r3, r0
 8008a14:	6039      	str	r1, [r7, #0]
 8008a16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	221a      	movs	r2, #26
 8008a1c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008a1e:	f000 f843 	bl	8008aa8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008a22:	4b02      	ldr	r3, [pc, #8]	; (8008a2c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3708      	adds	r7, #8
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}
 8008a2c:	20000120 	.word	0x20000120

08008a30 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b082      	sub	sp, #8
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	4603      	mov	r3, r0
 8008a38:	6039      	str	r1, [r7, #0]
 8008a3a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008a3c:	79fb      	ldrb	r3, [r7, #7]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d105      	bne.n	8008a4e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a42:	683a      	ldr	r2, [r7, #0]
 8008a44:	4907      	ldr	r1, [pc, #28]	; (8008a64 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008a46:	4808      	ldr	r0, [pc, #32]	; (8008a68 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008a48:	f7ff fea0 	bl	800878c <USBD_GetString>
 8008a4c:	e004      	b.n	8008a58 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a4e:	683a      	ldr	r2, [r7, #0]
 8008a50:	4904      	ldr	r1, [pc, #16]	; (8008a64 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008a52:	4805      	ldr	r0, [pc, #20]	; (8008a68 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008a54:	f7ff fe9a 	bl	800878c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a58:	4b02      	ldr	r3, [pc, #8]	; (8008a64 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3708      	adds	r7, #8
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
 8008a62:	bf00      	nop
 8008a64:	2000079c 	.word	0x2000079c
 8008a68:	08009268 	.word	0x08009268

08008a6c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b082      	sub	sp, #8
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	4603      	mov	r3, r0
 8008a74:	6039      	str	r1, [r7, #0]
 8008a76:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008a78:	79fb      	ldrb	r3, [r7, #7]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d105      	bne.n	8008a8a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a7e:	683a      	ldr	r2, [r7, #0]
 8008a80:	4907      	ldr	r1, [pc, #28]	; (8008aa0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008a82:	4808      	ldr	r0, [pc, #32]	; (8008aa4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008a84:	f7ff fe82 	bl	800878c <USBD_GetString>
 8008a88:	e004      	b.n	8008a94 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a8a:	683a      	ldr	r2, [r7, #0]
 8008a8c:	4904      	ldr	r1, [pc, #16]	; (8008aa0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008a8e:	4805      	ldr	r0, [pc, #20]	; (8008aa4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008a90:	f7ff fe7c 	bl	800878c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a94:	4b02      	ldr	r3, [pc, #8]	; (8008aa0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3708      	adds	r7, #8
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
 8008a9e:	bf00      	nop
 8008aa0:	2000079c 	.word	0x2000079c
 8008aa4:	08009274 	.word	0x08009274

08008aa8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b084      	sub	sp, #16
 8008aac:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008aae:	4b0f      	ldr	r3, [pc, #60]	; (8008aec <Get_SerialNum+0x44>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008ab4:	4b0e      	ldr	r3, [pc, #56]	; (8008af0 <Get_SerialNum+0x48>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008aba:	4b0e      	ldr	r3, [pc, #56]	; (8008af4 <Get_SerialNum+0x4c>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008ac0:	68fa      	ldr	r2, [r7, #12]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	4413      	add	r3, r2
 8008ac6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d009      	beq.n	8008ae2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008ace:	2208      	movs	r2, #8
 8008ad0:	4909      	ldr	r1, [pc, #36]	; (8008af8 <Get_SerialNum+0x50>)
 8008ad2:	68f8      	ldr	r0, [r7, #12]
 8008ad4:	f000 f814 	bl	8008b00 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008ad8:	2204      	movs	r2, #4
 8008ada:	4908      	ldr	r1, [pc, #32]	; (8008afc <Get_SerialNum+0x54>)
 8008adc:	68b8      	ldr	r0, [r7, #8]
 8008ade:	f000 f80f 	bl	8008b00 <IntToUnicode>
  }
}
 8008ae2:	bf00      	nop
 8008ae4:	3710      	adds	r7, #16
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop
 8008aec:	1fff7a10 	.word	0x1fff7a10
 8008af0:	1fff7a14 	.word	0x1fff7a14
 8008af4:	1fff7a18 	.word	0x1fff7a18
 8008af8:	20000122 	.word	0x20000122
 8008afc:	20000132 	.word	0x20000132

08008b00 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b087      	sub	sp, #28
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008b12:	2300      	movs	r3, #0
 8008b14:	75fb      	strb	r3, [r7, #23]
 8008b16:	e027      	b.n	8008b68 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	0f1b      	lsrs	r3, r3, #28
 8008b1c:	2b09      	cmp	r3, #9
 8008b1e:	d80b      	bhi.n	8008b38 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	0f1b      	lsrs	r3, r3, #28
 8008b24:	b2da      	uxtb	r2, r3
 8008b26:	7dfb      	ldrb	r3, [r7, #23]
 8008b28:	005b      	lsls	r3, r3, #1
 8008b2a:	4619      	mov	r1, r3
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	440b      	add	r3, r1
 8008b30:	3230      	adds	r2, #48	; 0x30
 8008b32:	b2d2      	uxtb	r2, r2
 8008b34:	701a      	strb	r2, [r3, #0]
 8008b36:	e00a      	b.n	8008b4e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	0f1b      	lsrs	r3, r3, #28
 8008b3c:	b2da      	uxtb	r2, r3
 8008b3e:	7dfb      	ldrb	r3, [r7, #23]
 8008b40:	005b      	lsls	r3, r3, #1
 8008b42:	4619      	mov	r1, r3
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	440b      	add	r3, r1
 8008b48:	3237      	adds	r2, #55	; 0x37
 8008b4a:	b2d2      	uxtb	r2, r2
 8008b4c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	011b      	lsls	r3, r3, #4
 8008b52:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008b54:	7dfb      	ldrb	r3, [r7, #23]
 8008b56:	005b      	lsls	r3, r3, #1
 8008b58:	3301      	adds	r3, #1
 8008b5a:	68ba      	ldr	r2, [r7, #8]
 8008b5c:	4413      	add	r3, r2
 8008b5e:	2200      	movs	r2, #0
 8008b60:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008b62:	7dfb      	ldrb	r3, [r7, #23]
 8008b64:	3301      	adds	r3, #1
 8008b66:	75fb      	strb	r3, [r7, #23]
 8008b68:	7dfa      	ldrb	r2, [r7, #23]
 8008b6a:	79fb      	ldrb	r3, [r7, #7]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d3d3      	bcc.n	8008b18 <IntToUnicode+0x18>
  }
}
 8008b70:	bf00      	nop
 8008b72:	bf00      	nop
 8008b74:	371c      	adds	r7, #28
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr
	...

08008b80 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b08a      	sub	sp, #40	; 0x28
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b88:	f107 0314 	add.w	r3, r7, #20
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	601a      	str	r2, [r3, #0]
 8008b90:	605a      	str	r2, [r3, #4]
 8008b92:	609a      	str	r2, [r3, #8]
 8008b94:	60da      	str	r2, [r3, #12]
 8008b96:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008ba0:	d147      	bne.n	8008c32 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	613b      	str	r3, [r7, #16]
 8008ba6:	4b25      	ldr	r3, [pc, #148]	; (8008c3c <HAL_PCD_MspInit+0xbc>)
 8008ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008baa:	4a24      	ldr	r2, [pc, #144]	; (8008c3c <HAL_PCD_MspInit+0xbc>)
 8008bac:	f043 0301 	orr.w	r3, r3, #1
 8008bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8008bb2:	4b22      	ldr	r3, [pc, #136]	; (8008c3c <HAL_PCD_MspInit+0xbc>)
 8008bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bb6:	f003 0301 	and.w	r3, r3, #1
 8008bba:	613b      	str	r3, [r7, #16]
 8008bbc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008bbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008bc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008bcc:	f107 0314 	add.w	r3, r7, #20
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	481b      	ldr	r0, [pc, #108]	; (8008c40 <HAL_PCD_MspInit+0xc0>)
 8008bd4:	f7f9 fac8 	bl	8002168 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008bd8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008bdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008bde:	2302      	movs	r3, #2
 8008be0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008be2:	2300      	movs	r3, #0
 8008be4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008be6:	2303      	movs	r3, #3
 8008be8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008bea:	230a      	movs	r3, #10
 8008bec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008bee:	f107 0314 	add.w	r3, r7, #20
 8008bf2:	4619      	mov	r1, r3
 8008bf4:	4812      	ldr	r0, [pc, #72]	; (8008c40 <HAL_PCD_MspInit+0xc0>)
 8008bf6:	f7f9 fab7 	bl	8002168 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008bfa:	4b10      	ldr	r3, [pc, #64]	; (8008c3c <HAL_PCD_MspInit+0xbc>)
 8008bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bfe:	4a0f      	ldr	r2, [pc, #60]	; (8008c3c <HAL_PCD_MspInit+0xbc>)
 8008c00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c04:	6353      	str	r3, [r2, #52]	; 0x34
 8008c06:	2300      	movs	r3, #0
 8008c08:	60fb      	str	r3, [r7, #12]
 8008c0a:	4b0c      	ldr	r3, [pc, #48]	; (8008c3c <HAL_PCD_MspInit+0xbc>)
 8008c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c0e:	4a0b      	ldr	r2, [pc, #44]	; (8008c3c <HAL_PCD_MspInit+0xbc>)
 8008c10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008c14:	6453      	str	r3, [r2, #68]	; 0x44
 8008c16:	4b09      	ldr	r3, [pc, #36]	; (8008c3c <HAL_PCD_MspInit+0xbc>)
 8008c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c1e:	60fb      	str	r3, [r7, #12]
 8008c20:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008c22:	2200      	movs	r2, #0
 8008c24:	2100      	movs	r1, #0
 8008c26:	2043      	movs	r0, #67	; 0x43
 8008c28:	f7f9 fa67 	bl	80020fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008c2c:	2043      	movs	r0, #67	; 0x43
 8008c2e:	f7f9 fa80 	bl	8002132 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008c32:	bf00      	nop
 8008c34:	3728      	adds	r7, #40	; 0x28
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	40023800 	.word	0x40023800
 8008c40:	40020000 	.word	0x40020000

08008c44 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b082      	sub	sp, #8
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008c58:	4619      	mov	r1, r3
 8008c5a:	4610      	mov	r0, r2
 8008c5c:	f7fe fc37 	bl	80074ce <USBD_LL_SetupStage>
}
 8008c60:	bf00      	nop
 8008c62:	3708      	adds	r7, #8
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}

08008c68 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b082      	sub	sp, #8
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	460b      	mov	r3, r1
 8008c72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8008c7a:	78fa      	ldrb	r2, [r7, #3]
 8008c7c:	6879      	ldr	r1, [r7, #4]
 8008c7e:	4613      	mov	r3, r2
 8008c80:	00db      	lsls	r3, r3, #3
 8008c82:	4413      	add	r3, r2
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	440b      	add	r3, r1
 8008c88:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	78fb      	ldrb	r3, [r7, #3]
 8008c90:	4619      	mov	r1, r3
 8008c92:	f7fe fc71 	bl	8007578 <USBD_LL_DataOutStage>
}
 8008c96:	bf00      	nop
 8008c98:	3708      	adds	r7, #8
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}

08008c9e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c9e:	b580      	push	{r7, lr}
 8008ca0:	b082      	sub	sp, #8
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
 8008ca6:	460b      	mov	r3, r1
 8008ca8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8008cb0:	78fa      	ldrb	r2, [r7, #3]
 8008cb2:	6879      	ldr	r1, [r7, #4]
 8008cb4:	4613      	mov	r3, r2
 8008cb6:	00db      	lsls	r3, r3, #3
 8008cb8:	4413      	add	r3, r2
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	440b      	add	r3, r1
 8008cbe:	334c      	adds	r3, #76	; 0x4c
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	78fb      	ldrb	r3, [r7, #3]
 8008cc4:	4619      	mov	r1, r3
 8008cc6:	f7fe fd0a 	bl	80076de <USBD_LL_DataInStage>
}
 8008cca:	bf00      	nop
 8008ccc:	3708      	adds	r7, #8
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}

08008cd2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b082      	sub	sp, #8
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f7fe fe3e 	bl	8007962 <USBD_LL_SOF>
}
 8008ce6:	bf00      	nop
 8008ce8:	3708      	adds	r7, #8
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}

08008cee <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cee:	b580      	push	{r7, lr}
 8008cf0:	b084      	sub	sp, #16
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	68db      	ldr	r3, [r3, #12]
 8008cfe:	2b02      	cmp	r3, #2
 8008d00:	d001      	beq.n	8008d06 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008d02:	f7f8 ff51 	bl	8001ba8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008d0c:	7bfa      	ldrb	r2, [r7, #15]
 8008d0e:	4611      	mov	r1, r2
 8008d10:	4618      	mov	r0, r3
 8008d12:	f7fe fde8 	bl	80078e6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f7fe fd90 	bl	8007842 <USBD_LL_Reset>
}
 8008d22:	bf00      	nop
 8008d24:	3710      	adds	r7, #16
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
	...

08008d2c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b082      	sub	sp, #8
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f7fe fde3 	bl	8007906 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	6812      	ldr	r2, [r2, #0]
 8008d4e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008d52:	f043 0301 	orr.w	r3, r3, #1
 8008d56:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6a1b      	ldr	r3, [r3, #32]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d005      	beq.n	8008d6c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008d60:	4b04      	ldr	r3, [pc, #16]	; (8008d74 <HAL_PCD_SuspendCallback+0x48>)
 8008d62:	691b      	ldr	r3, [r3, #16]
 8008d64:	4a03      	ldr	r2, [pc, #12]	; (8008d74 <HAL_PCD_SuspendCallback+0x48>)
 8008d66:	f043 0306 	orr.w	r3, r3, #6
 8008d6a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008d6c:	bf00      	nop
 8008d6e:	3708      	adds	r7, #8
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}
 8008d74:	e000ed00 	.word	0xe000ed00

08008d78 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008d86:	4618      	mov	r0, r3
 8008d88:	f7fe fdd3 	bl	8007932 <USBD_LL_Resume>
}
 8008d8c:	bf00      	nop
 8008d8e:	3708      	adds	r7, #8
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b082      	sub	sp, #8
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008da6:	78fa      	ldrb	r2, [r7, #3]
 8008da8:	4611      	mov	r1, r2
 8008daa:	4618      	mov	r0, r3
 8008dac:	f7fe fe2b 	bl	8007a06 <USBD_LL_IsoOUTIncomplete>
}
 8008db0:	bf00      	nop
 8008db2:	3708      	adds	r7, #8
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bd80      	pop	{r7, pc}

08008db8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b082      	sub	sp, #8
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008dca:	78fa      	ldrb	r2, [r7, #3]
 8008dcc:	4611      	mov	r1, r2
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f7fe fde7 	bl	80079a2 <USBD_LL_IsoINIncomplete>
}
 8008dd4:	bf00      	nop
 8008dd6:	3708      	adds	r7, #8
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}

08008ddc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b082      	sub	sp, #8
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7fe fe3d 	bl	8007a6a <USBD_LL_DevConnected>
}
 8008df0:	bf00      	nop
 8008df2:	3708      	adds	r7, #8
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b082      	sub	sp, #8
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008e06:	4618      	mov	r0, r3
 8008e08:	f7fe fe3a 	bl	8007a80 <USBD_LL_DevDisconnected>
}
 8008e0c:	bf00      	nop
 8008e0e:	3708      	adds	r7, #8
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b082      	sub	sp, #8
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d13c      	bne.n	8008e9e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008e24:	4a20      	ldr	r2, [pc, #128]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	4a1e      	ldr	r2, [pc, #120]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e30:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008e34:	4b1c      	ldr	r3, [pc, #112]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e36:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008e3a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008e3c:	4b1a      	ldr	r3, [pc, #104]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e3e:	2204      	movs	r2, #4
 8008e40:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008e42:	4b19      	ldr	r3, [pc, #100]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e44:	2202      	movs	r2, #2
 8008e46:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008e48:	4b17      	ldr	r3, [pc, #92]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008e4e:	4b16      	ldr	r3, [pc, #88]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e50:	2202      	movs	r2, #2
 8008e52:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008e54:	4b14      	ldr	r3, [pc, #80]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e56:	2200      	movs	r2, #0
 8008e58:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008e5a:	4b13      	ldr	r3, [pc, #76]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008e60:	4b11      	ldr	r3, [pc, #68]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e62:	2200      	movs	r2, #0
 8008e64:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8008e66:	4b10      	ldr	r3, [pc, #64]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e68:	2201      	movs	r2, #1
 8008e6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008e6c:	4b0e      	ldr	r3, [pc, #56]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e6e:	2200      	movs	r2, #0
 8008e70:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008e72:	480d      	ldr	r0, [pc, #52]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e74:	f7fa f936 	bl	80030e4 <HAL_PCD_Init>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d001      	beq.n	8008e82 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008e7e:	f7f8 fe93 	bl	8001ba8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008e82:	2180      	movs	r1, #128	; 0x80
 8008e84:	4808      	ldr	r0, [pc, #32]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e86:	f7fb fb76 	bl	8004576 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008e8a:	2240      	movs	r2, #64	; 0x40
 8008e8c:	2100      	movs	r1, #0
 8008e8e:	4806      	ldr	r0, [pc, #24]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e90:	f7fb fb2a 	bl	80044e8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008e94:	2280      	movs	r2, #128	; 0x80
 8008e96:	2101      	movs	r1, #1
 8008e98:	4803      	ldr	r0, [pc, #12]	; (8008ea8 <USBD_LL_Init+0x94>)
 8008e9a:	f7fb fb25 	bl	80044e8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008e9e:	2300      	movs	r3, #0
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3708      	adds	r7, #8
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}
 8008ea8:	2000099c 	.word	0x2000099c

08008eac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b084      	sub	sp, #16
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f7fa fa2b 	bl	800331e <HAL_PCD_Start>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ecc:	7bfb      	ldrb	r3, [r7, #15]
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f000 f930 	bl	8009134 <USBD_Get_USB_Status>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ed8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b084      	sub	sp, #16
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
 8008eea:	4608      	mov	r0, r1
 8008eec:	4611      	mov	r1, r2
 8008eee:	461a      	mov	r2, r3
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	70fb      	strb	r3, [r7, #3]
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	70bb      	strb	r3, [r7, #2]
 8008ef8:	4613      	mov	r3, r2
 8008efa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008efc:	2300      	movs	r3, #0
 8008efe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f00:	2300      	movs	r3, #0
 8008f02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008f0a:	78bb      	ldrb	r3, [r7, #2]
 8008f0c:	883a      	ldrh	r2, [r7, #0]
 8008f0e:	78f9      	ldrb	r1, [r7, #3]
 8008f10:	f7fa fefc 	bl	8003d0c <HAL_PCD_EP_Open>
 8008f14:	4603      	mov	r3, r0
 8008f16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f18:	7bfb      	ldrb	r3, [r7, #15]
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f000 f90a 	bl	8009134 <USBD_Get_USB_Status>
 8008f20:	4603      	mov	r3, r0
 8008f22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f24:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3710      	adds	r7, #16
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}

08008f2e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f2e:	b580      	push	{r7, lr}
 8008f30:	b084      	sub	sp, #16
 8008f32:	af00      	add	r7, sp, #0
 8008f34:	6078      	str	r0, [r7, #4]
 8008f36:	460b      	mov	r3, r1
 8008f38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008f48:	78fa      	ldrb	r2, [r7, #3]
 8008f4a:	4611      	mov	r1, r2
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f7fa ff45 	bl	8003ddc <HAL_PCD_EP_Close>
 8008f52:	4603      	mov	r3, r0
 8008f54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f56:	7bfb      	ldrb	r3, [r7, #15]
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f000 f8eb 	bl	8009134 <USBD_Get_USB_Status>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f62:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3710      	adds	r7, #16
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b084      	sub	sp, #16
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
 8008f74:	460b      	mov	r3, r1
 8008f76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008f86:	78fa      	ldrb	r2, [r7, #3]
 8008f88:	4611      	mov	r1, r2
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f7fb f805 	bl	8003f9a <HAL_PCD_EP_SetStall>
 8008f90:	4603      	mov	r3, r0
 8008f92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f94:	7bfb      	ldrb	r3, [r7, #15]
 8008f96:	4618      	mov	r0, r3
 8008f98:	f000 f8cc 	bl	8009134 <USBD_Get_USB_Status>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008fa0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3710      	adds	r7, #16
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}

08008faa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008faa:	b580      	push	{r7, lr}
 8008fac:	b084      	sub	sp, #16
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	6078      	str	r0, [r7, #4]
 8008fb2:	460b      	mov	r3, r1
 8008fb4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008fc4:	78fa      	ldrb	r2, [r7, #3]
 8008fc6:	4611      	mov	r1, r2
 8008fc8:	4618      	mov	r0, r3
 8008fca:	f7fb f84a 	bl	8004062 <HAL_PCD_EP_ClrStall>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fd2:	7bfb      	ldrb	r3, [r7, #15]
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	f000 f8ad 	bl	8009134 <USBD_Get_USB_Status>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008fde:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3710      	adds	r7, #16
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b085      	sub	sp, #20
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	460b      	mov	r3, r1
 8008ff2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008ffa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008ffc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009000:	2b00      	cmp	r3, #0
 8009002:	da0b      	bge.n	800901c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009004:	78fb      	ldrb	r3, [r7, #3]
 8009006:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800900a:	68f9      	ldr	r1, [r7, #12]
 800900c:	4613      	mov	r3, r2
 800900e:	00db      	lsls	r3, r3, #3
 8009010:	4413      	add	r3, r2
 8009012:	009b      	lsls	r3, r3, #2
 8009014:	440b      	add	r3, r1
 8009016:	333e      	adds	r3, #62	; 0x3e
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	e00b      	b.n	8009034 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800901c:	78fb      	ldrb	r3, [r7, #3]
 800901e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009022:	68f9      	ldr	r1, [r7, #12]
 8009024:	4613      	mov	r3, r2
 8009026:	00db      	lsls	r3, r3, #3
 8009028:	4413      	add	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	440b      	add	r3, r1
 800902e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8009032:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009034:	4618      	mov	r0, r3
 8009036:	3714      	adds	r7, #20
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr

08009040 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b084      	sub	sp, #16
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
 8009048:	460b      	mov	r3, r1
 800904a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800904c:	2300      	movs	r3, #0
 800904e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009050:	2300      	movs	r3, #0
 8009052:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800905a:	78fa      	ldrb	r2, [r7, #3]
 800905c:	4611      	mov	r1, r2
 800905e:	4618      	mov	r0, r3
 8009060:	f7fa fe2f 	bl	8003cc2 <HAL_PCD_SetAddress>
 8009064:	4603      	mov	r3, r0
 8009066:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009068:	7bfb      	ldrb	r3, [r7, #15]
 800906a:	4618      	mov	r0, r3
 800906c:	f000 f862 	bl	8009134 <USBD_Get_USB_Status>
 8009070:	4603      	mov	r3, r0
 8009072:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009074:	7bbb      	ldrb	r3, [r7, #14]
}
 8009076:	4618      	mov	r0, r3
 8009078:	3710      	adds	r7, #16
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b086      	sub	sp, #24
 8009082:	af00      	add	r7, sp, #0
 8009084:	60f8      	str	r0, [r7, #12]
 8009086:	607a      	str	r2, [r7, #4]
 8009088:	603b      	str	r3, [r7, #0]
 800908a:	460b      	mov	r3, r1
 800908c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800908e:	2300      	movs	r3, #0
 8009090:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009092:	2300      	movs	r3, #0
 8009094:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800909c:	7af9      	ldrb	r1, [r7, #11]
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	687a      	ldr	r2, [r7, #4]
 80090a2:	f7fa ff30 	bl	8003f06 <HAL_PCD_EP_Transmit>
 80090a6:	4603      	mov	r3, r0
 80090a8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090aa:	7dfb      	ldrb	r3, [r7, #23]
 80090ac:	4618      	mov	r0, r3
 80090ae:	f000 f841 	bl	8009134 <USBD_Get_USB_Status>
 80090b2:	4603      	mov	r3, r0
 80090b4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80090b6:	7dbb      	ldrb	r3, [r7, #22]
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3718      	adds	r7, #24
 80090bc:	46bd      	mov	sp, r7
 80090be:	bd80      	pop	{r7, pc}

080090c0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b086      	sub	sp, #24
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	60f8      	str	r0, [r7, #12]
 80090c8:	607a      	str	r2, [r7, #4]
 80090ca:	603b      	str	r3, [r7, #0]
 80090cc:	460b      	mov	r3, r1
 80090ce:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090d0:	2300      	movs	r3, #0
 80090d2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090d4:	2300      	movs	r3, #0
 80090d6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80090de:	7af9      	ldrb	r1, [r7, #11]
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	687a      	ldr	r2, [r7, #4]
 80090e4:	f7fa fec4 	bl	8003e70 <HAL_PCD_EP_Receive>
 80090e8:	4603      	mov	r3, r0
 80090ea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090ec:	7dfb      	ldrb	r3, [r7, #23]
 80090ee:	4618      	mov	r0, r3
 80090f0:	f000 f820 	bl	8009134 <USBD_Get_USB_Status>
 80090f4:	4603      	mov	r3, r0
 80090f6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80090f8:	7dbb      	ldrb	r3, [r7, #22]
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3718      	adds	r7, #24
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}
	...

08009104 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800910c:	4b03      	ldr	r3, [pc, #12]	; (800911c <USBD_static_malloc+0x18>)
}
 800910e:	4618      	mov	r0, r3
 8009110:	370c      	adds	r7, #12
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop
 800911c:	20000ea8 	.word	0x20000ea8

08009120 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009120:	b480      	push	{r7}
 8009122:	b083      	sub	sp, #12
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]

}
 8009128:	bf00      	nop
 800912a:	370c      	adds	r7, #12
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr

08009134 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009134:	b480      	push	{r7}
 8009136:	b085      	sub	sp, #20
 8009138:	af00      	add	r7, sp, #0
 800913a:	4603      	mov	r3, r0
 800913c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800913e:	2300      	movs	r3, #0
 8009140:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009142:	79fb      	ldrb	r3, [r7, #7]
 8009144:	2b03      	cmp	r3, #3
 8009146:	d817      	bhi.n	8009178 <USBD_Get_USB_Status+0x44>
 8009148:	a201      	add	r2, pc, #4	; (adr r2, 8009150 <USBD_Get_USB_Status+0x1c>)
 800914a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800914e:	bf00      	nop
 8009150:	08009161 	.word	0x08009161
 8009154:	08009167 	.word	0x08009167
 8009158:	0800916d 	.word	0x0800916d
 800915c:	08009173 	.word	0x08009173
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009160:	2300      	movs	r3, #0
 8009162:	73fb      	strb	r3, [r7, #15]
    break;
 8009164:	e00b      	b.n	800917e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009166:	2303      	movs	r3, #3
 8009168:	73fb      	strb	r3, [r7, #15]
    break;
 800916a:	e008      	b.n	800917e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800916c:	2301      	movs	r3, #1
 800916e:	73fb      	strb	r3, [r7, #15]
    break;
 8009170:	e005      	b.n	800917e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009172:	2303      	movs	r3, #3
 8009174:	73fb      	strb	r3, [r7, #15]
    break;
 8009176:	e002      	b.n	800917e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009178:	2303      	movs	r3, #3
 800917a:	73fb      	strb	r3, [r7, #15]
    break;
 800917c:	bf00      	nop
  }
  return usb_status;
 800917e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009180:	4618      	mov	r0, r3
 8009182:	3714      	adds	r7, #20
 8009184:	46bd      	mov	sp, r7
 8009186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918a:	4770      	bx	lr

0800918c <memset>:
 800918c:	4402      	add	r2, r0
 800918e:	4603      	mov	r3, r0
 8009190:	4293      	cmp	r3, r2
 8009192:	d100      	bne.n	8009196 <memset+0xa>
 8009194:	4770      	bx	lr
 8009196:	f803 1b01 	strb.w	r1, [r3], #1
 800919a:	e7f9      	b.n	8009190 <memset+0x4>

0800919c <__libc_init_array>:
 800919c:	b570      	push	{r4, r5, r6, lr}
 800919e:	4d0d      	ldr	r5, [pc, #52]	; (80091d4 <__libc_init_array+0x38>)
 80091a0:	4c0d      	ldr	r4, [pc, #52]	; (80091d8 <__libc_init_array+0x3c>)
 80091a2:	1b64      	subs	r4, r4, r5
 80091a4:	10a4      	asrs	r4, r4, #2
 80091a6:	2600      	movs	r6, #0
 80091a8:	42a6      	cmp	r6, r4
 80091aa:	d109      	bne.n	80091c0 <__libc_init_array+0x24>
 80091ac:	4d0b      	ldr	r5, [pc, #44]	; (80091dc <__libc_init_array+0x40>)
 80091ae:	4c0c      	ldr	r4, [pc, #48]	; (80091e0 <__libc_init_array+0x44>)
 80091b0:	f000 f818 	bl	80091e4 <_init>
 80091b4:	1b64      	subs	r4, r4, r5
 80091b6:	10a4      	asrs	r4, r4, #2
 80091b8:	2600      	movs	r6, #0
 80091ba:	42a6      	cmp	r6, r4
 80091bc:	d105      	bne.n	80091ca <__libc_init_array+0x2e>
 80091be:	bd70      	pop	{r4, r5, r6, pc}
 80091c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80091c4:	4798      	blx	r3
 80091c6:	3601      	adds	r6, #1
 80091c8:	e7ee      	b.n	80091a8 <__libc_init_array+0xc>
 80091ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80091ce:	4798      	blx	r3
 80091d0:	3601      	adds	r6, #1
 80091d2:	e7f2      	b.n	80091ba <__libc_init_array+0x1e>
 80091d4:	080099b8 	.word	0x080099b8
 80091d8:	080099b8 	.word	0x080099b8
 80091dc:	080099b8 	.word	0x080099b8
 80091e0:	080099bc 	.word	0x080099bc

080091e4 <_init>:
 80091e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091e6:	bf00      	nop
 80091e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091ea:	bc08      	pop	{r3}
 80091ec:	469e      	mov	lr, r3
 80091ee:	4770      	bx	lr

080091f0 <_fini>:
 80091f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091f2:	bf00      	nop
 80091f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091f6:	bc08      	pop	{r3}
 80091f8:	469e      	mov	lr, r3
 80091fa:	4770      	bx	lr
