/*
 * Instance header file for PIC32CM5112GC00100
 *
 * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2024-11-05T16:47:43Z */
#ifndef _PIC32CMGC00_HMATRIX2_INSTANCE_
#define _PIC32CMGC00_HMATRIX2_INSTANCE_


/* ========== Instance Parameter definitions for HMATRIX2 peripheral ========== */
#define HMATRIX2_BRIDGE_ID                       (0)        /* H2PB Bridge ID */
#define HMATRIX2_INSTANCE_ID                     (22)       /* Instance index for HMATRIX2 */
#define HMATRIX2_MCLK_ID_AHB                     (30)       /* Index for HMATRIX2 AHB clock */
#define HMATRIX2_MCLK_ID_APB                     (31)       /* Index for HMATRIX2 APB clock */
#define HMATRIX2_PAC_ID                          (22)       /* Index for HMATRIX2 registers write protection */
#define HMATRIX2_PERIPH_ID                       (8)        /* H2PB Peripheral ID */

#endif /* _PIC32CMGC00_HMATRIX2_INSTANCE_ */
