[
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      },
      {
        "family": "Kaya",
        "given": "S."
      },
      {
        "family": "Brown",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2003-05"
    ],
    "genre": [
      "IEEE TED 1254–1260"
    ],
    "title": [
      "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      },
      {
        "family": "Jaraiz",
        "given": "M."
      },
      {
        "family": "Roy",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "G."
      },
      {
        "family": "Adamu-Lema",
        "given": "F."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "International conference on simulation of semiconductor processes and devices (SISPAD 2002), Tokyo"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "87–90"
    ],
    "title": [
      "Integrated atomistic process and device simulation of decananometre MOSFETs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Franch",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the international test conference"
    ],
    "date": [
      "2008",
      "2008-10"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "1–7,"
    ],
    "title": [
      "On chip timing uncertainty on IBM microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Deal",
        "given": "B.E."
      },
      {
        "family": "Sklar",
        "given": "M."
      },
      {
        "family": "Grove",
        "given": "A.S."
      },
      {
        "family": "Snow",
        "given": "E.H."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "J Electrochem Soc"
    ],
    "date": [
      "1967"
    ],
    "pages": [
      "266–274"
    ],
    "title": [
      "Characteristics of the surface-state charge (Q) of thermally oxidized silicon"
    ],
    "type": "article-journal",
    "volume": [
      "114"
    ]
  },
  {
    "author": [
      {
        "family": "Shiono",
        "given": "N."
      },
      {
        "family": "Yashiro",
        "given": "T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Jpn J Appl Phys"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "1087–1095"
    ],
    "title": [
      "Surface state formation during long-term bias-temperature stress aging of thin SiO2-Si interfaces"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "A",
        "given": "Bansal"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "J"
    ],
    "date": [
      "2009"
    ],
    "source": [
      "Microelectron Reliab 642–649"
    ],
    "title": [
      "Impacts of NBTI and PBTI on SRAM static/dynamic noise margins and cell failure probability"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Küflüoglu",
        "given": "H."
      },
      {
        "family": "Alam",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "2007-05"
    ],
    "publisher": [
      "IEEE Trans"
    ],
    "title": [
      "A generalized reaction–diffusion model with explicit H–H2 dynamics for negative-bias temperature-instability (NBTI) degradation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SE",
        "given": "Rauch",
        "suffix": "III"
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "2002-12"
    ],
    "note": [
      "Trans Dev Mat Rel 89–93"
    ],
    "title": [
      "The statistics of NBTI-induced VT and beta mismatch shifts in pMOSFETs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "EP",
        "given": "Gusev"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEDM technical digest"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "451–454"
    ],
    "title": [
      "Ultrathin high-K gate stacks for advanced CMOS devices"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "J.F."
      },
      {
        "family": "Eccleston",
        "given": "W."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Trans Electron Device"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "116–124"
    ],
    "title": [
      "Positive bias temperature instability in MOSFET’s"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zafar",
        "given": "S."
      },
      {
        "family": "Callegari",
        "given": "A."
      },
      {
        "family": "Gusev",
        "given": "E."
      },
      {
        "family": "Fischetti",
        "given": "M.V."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "J Appl Phys"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "9298–9303"
    ],
    "title": [
      "Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zafar",
        "given": "S."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "SiO2/HfO2 stacks with FUSI, TiN, Re gates. Symposium on VLSI Technology"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "A comparative study of NBTI and PBTI (charge trapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "K",
        "given": "Onishi"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "2003-06"
    ],
    "source": [
      "Trans Electron Device 1517–1524"
    ],
    "title": [
      "Bias-temperature instabilities of polysilicon gate HfO2 MOSFETs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "T",
        "given": "Grasser"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEDM Technical Digest"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "pages": [
      "801–804"
    ],
    "title": [
      "Simultaneous extraction of recoverable and permanent components contributing to bias-temperature instability"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rangan",
        "given": "S."
      },
      {
        "family": "Mielke",
        "given": "N."
      },
      {
        "family": "Yeh",
        "given": "E.C.C."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of the IEEE IEDM 2003"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "341–344"
    ],
    "title": [
      "Universal recovery behavior of negative bias temperature instability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Reisinger",
        "given": "H."
      },
      {
        "family": "Blank",
        "given": "O."
      },
      {
        "family": "Heinrigs",
        "given": "W."
      },
      {
        "family": "Mühlhoff",
        "given": "A."
      },
      {
        "family": "Gustin",
        "given": "W."
      },
      {
        "family": "Schlünder",
        "given": "C."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of the IEEE international reliability physics symposium (IRPS"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Dallas, TX"
    ],
    "pages": [
      "448–453"
    ],
    "title": [
      "Analysis of NBTI degradation- and recovery-behavior based on ultra fast VT-measurements"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ramey",
        "given": "S."
      },
      {
        "family": "Prasad",
        "given": "C."
      },
      {
        "family": "Agostinelli",
        "given": "M."
      },
      {
        "family": "Pae",
        "given": "S."
      },
      {
        "family": "Walstra",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Hicks",
        "given": "J."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IRPS"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "1023–1027"
    ],
    "title": [
      "Frequency and recovery effects in high-κ BTI degradation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Denais",
        "given": "M."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Trans Device"
    ],
    "date": [
      "2004"
    ],
    "note": [
      "Mater Reliability 715–722"
    ],
    "title": [
      "Interface trap generation and hole trapping under NBTI and PBTI in advanced CMOS technology with a 2-nm gate oxide"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Z."
      },
      {
        "family": "McGaughy",
        "given": "B.W."
      },
      {
        "family": "Ma",
        "given": "J.Z."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Design automation conference"
    ],
    "date": [
      "2006",
      "2006-07"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "182–187,"
    ],
    "title": [
      "Design tools for reliability analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "S.V."
      },
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Design Automation Conference (DAC"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "370–375"
    ],
    "title": [
      "NBTI-aware synthesis of digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "K",
        "given": "Kang"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "TCAD, IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "1770–1781"
    ],
    "title": [
      "Impact of negative-bias temperature instability in nanoscale SRAM array: modeling and analysis"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "JC",
        "given": "Lin"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "International Reliability Physics Symposium (IRPS"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "439–444"
    ],
    "title": [
      "Time dependent Vccmin degradation of SRAM fabricated with high-k gate dielectrics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "T-h",
        "given": "Kim"
      },
      {
        "family": "X",
        "given": "Wang"
      },
      {
        "family": "CH",
        "given": "Kim"
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "J Microelectron Reliability"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "1039–1053"
    ],
    "title": [
      "On-chip reliability monitors for measuring circuit degradation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Alam",
        "given": "M.A."
      },
      {
        "family": "Weir",
        "given": "B.E."
      },
      {
        "family": "Silverman",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "239–246"
    ],
    "title": [
      "A study of examination of physical model for direct tunneling current in soft and hard breakdown – part II: principles of area, thickness, and voltage scaling"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Alam",
        "given": "M.A."
      },
      {
        "family": "Weir",
        "given": "B.E."
      },
      {
        "family": "Silverman",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "232–238"
    ],
    "title": [
      "A study of soft and hard breakdown – part I: analysis of statistical percolation conductance"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "K."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "McDowell",
        "given": "C."
      },
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "Nowka",
        "given": "K."
      },
      {
        "family": "Palmer",
        "given": "M."
      },
      {
        "family": "Acharyya",
        "given": "D."
      },
      {
        "family": "Plusquellic",
        "given": "J."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Symposium on VLSI Circuits"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "67–68"
    ],
    "title": [
      "A test structure for characterizing local device mismatches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Jenkins",
        "given": "K."
      },
      {
        "family": "Chuang",
        "given": "C."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "J Solid State Circuits"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1951–1963"
    ],
    "title": [
      "An on-chip test structure and digital measurement method for statistical characterization of local random variability in a process"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Jenkins",
        "given": "K."
      },
      {
        "family": "Kim",
        "given": "J."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "J Solid State Circuits"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "2616–2623"
    ],
    "title": [
      "A local random variability detector with complete digital on-chip measurement circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "H",
        "given": "Klimach"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Symposium on integrated circuits syst design"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "33–38"
    ],
    "title": [
      "Characterization of MOS transistor current mismatch"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "V."
      },
      {
        "family": "Shepard",
        "given": "K."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Electron Lett"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "15"
    ],
    "pages": [
      "806–806"
    ],
    "title": [
      "On-chip transistor characterization arrays for variability analysis"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Drego",
        "given": "N."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Boning",
        "given": "D."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "International symposium on quality electronic design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "281–286"
    ],
    "title": [
      "A test-structure to efficiently study thresholdvoltage variation in large MOSFET arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Terado",
        "given": "K."
      },
      {
        "family": "Eimitsu",
        "given": "M."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "International conference on microelectronics test structures"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "227–231"
    ],
    "title": [
      "A test circuit for measuring MOSFET threshold and voltage mismatch"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "C",
        "given": "Kim"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "International online listing symposium"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "100–105"
    ],
    "title": [
      "Self calibrating circuit design for variation tolerant VLSI systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Meterellyioz",
        "given": "M."
      },
      {
        "family": "Song",
        "given": "P."
      },
      {
        "family": "Stellari",
        "given": "F."
      },
      {
        "family": "Kulkarni",
        "given": "J."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "IEEE Tran Circuits Syst"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "1838–1847"
    ],
    "title": [
      "Characterization of random process variations using ultralow-power, high-sensitivity, bias-free sub-threshold process sensor"
    ],
    "type": "article-journal",
    "volume": [
      "99"
    ]
  },
  {
    "author": [
      {
        "family": "V",
        "given": "Syal A.Lee"
      },
      {
        "family": "A",
        "given": "Ivanov"
      },
      {
        "family": "H",
        "given": "Altel"
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "International online listing symposium"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "127–132"
    ],
    "title": [
      "CMOS differential and absolute thermal sensors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "P."
      },
      {
        "family": "Chen",
        "given": "C."
      },
      {
        "family": "Tsai",
        "given": "C."
      },
      {
        "family": "Ku",
        "given": "W."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "J Solid State Circuits"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1642–1648"
    ],
    "title": [
      "A time-to-digital-converter-based CMOS smart temperature sensor"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Szekely",
        "given": "V."
      },
      {
        "family": "Marta",
        "given": "C."
      },
      {
        "family": "Kohari",
        "given": "Z."
      },
      {
        "family": "Rencz",
        "given": "M."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "270–276"
    ],
    "title": [
      "CMOS sensors for on-line thermal monitoring of VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Q."
      },
      {
        "family": "Meterelliyoz",
        "given": "M."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "International symposium on quality electronic design"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "248–253"
    ],
    "title": [
      "A CMOS thermal sensor and its application in temperature adaptive design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "B."
      },
      {
        "family": "Khouas",
        "given": "A."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Int Sympo Circuits Syst"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "5246–5249"
    ],
    "title": [
      "Measurement of delay mismatch due to process variations by means of modified ring oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Bhushan",
        "given": "M."
      },
      {
        "family": "Ketchen",
        "given": "M."
      },
      {
        "family": "Polonsky",
        "given": "S."
      },
      {
        "family": "Gattiker",
        "given": "A."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "International conference on microelectronics text structure"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "87–92"
    ],
    "title": [
      "Ring oscillator based technique for measuring variability statistics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karl",
        "given": "E."
      },
      {
        "family": "Singh",
        "given": "P."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "International conference on solid state circuits"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "410–413"
    ],
    "title": [
      "Compact In-Situ sensors for monitoring negative bias temperature instability effect and oxide degradation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keane",
        "given": "J."
      },
      {
        "family": "Wang",
        "given": "V."
      },
      {
        "family": "Persaud",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "C."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "J Solid State Circuits"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "817–829"
    ],
    "title": [
      "An all-In-One silicon odometer for separately monitoring HCI, BTI and TDDB"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Chuang",
        "given": "C."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "International conference on integrated circuit design and Technology"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "163–166"
    ],
    "title": [
      "Ring oscillator circuit structures for measurement of isolated NBTI/PBTI effects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "R",
        "given": "Drake A.Senger"
      },
      {
        "family": "H",
        "given": "Deogun"
      },
      {
        "family": "G",
        "given": "Carpenter"
      },
      {
        "family": "S",
        "given": "Ghiasi"
      },
      {
        "family": "T",
        "given": "Nguyen"
      },
      {
        "family": "N",
        "given": "James"
      },
      {
        "family": "M",
        "given": "Floyd"
      },
      {
        "family": "V",
        "given": "Pokala"
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "International conference on solid state circuits"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "398–399"
    ],
    "title": [
      "A distributed critical-path timing monitor for a 65 nm high-performance microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saneyoshi",
        "given": "E."
      },
      {
        "family": "Nose",
        "given": "K."
      },
      {
        "family": "Mizuno",
        "given": "M."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "International conference on solid state circuits"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "192–193"
    ],
    "title": [
      "A precise tracking NBTI-degradation monitor independent of NBTI recovery effect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A."
      },
      {
        "family": "Kosonocky",
        "given": "S."
      },
      {
        "family": "Radens",
        "given": "C."
      },
      {
        "family": "Chan",
        "given": "Y."
      },
      {
        "family": "Stawiasz",
        "given": "K."
      },
      {
        "family": "Srinivasan",
        "given": "U."
      },
      {
        "family": "Kowalczyk",
        "given": "S."
      },
      {
        "family": "Ziegler",
        "given": "M."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "J Solid State Circuits"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "946–955"
    ],
    "title": [
      "A sub-600-mV, fluctuation tolerant 65-nm CMOS SRAM array with dynamic cell biasing"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Mojumder",
        "given": "N."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Chuang",
        "given": "C."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "66."
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "75–84"
    ],
    "publisher": [
      "IEEE Trans VLSI Syst"
    ],
    "title": [
      "Self-repairing SRAM using on-chip detection and compensation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Chuang",
        "given": "C."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "International conference on VLSI design"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "143–149"
    ],
    "title": [
      "On-chip process variation detection using slewrate monitoring circuit"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "USA"
    ],
    "title": [
      "International Technology Roadmap for Semiconductors, http://public.itrs.net/, United States Semiconductor Industry Association"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "C.P."
      },
      {
        "family": "Trick",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Electron Device Let"
    ],
    "date": [
      "1982"
    ],
    "title": [
      "A simple formula for the estimation of the capacitance of twodimensional interconnects in VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "EDL-3(12):391–393"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "M."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE international symposium on circuits and systems"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Atlanta, GA, USA"
    ],
    "pages": [
      "233–236"
    ],
    "title": [
      "A fringing and coupling interconnect line capacitance model for VLSI onchip wiring delay and crosstalk"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shoji",
        "given": "M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "CMOS digital circuit technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "P",
        "given": "Vanoostende"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of European workshop on power and timing modelling"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "16–25"
    ],
    "title": [
      "Evaluation of the limitations of the simple CMOS power estimation formula: comparison with accurate estimation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bakoglu",
        "given": "H."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1987"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Circuits, interconnections, and packaging for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pullela",
        "given": "S."
      },
      {
        "family": "Menezes",
        "given": "N."
      },
      {
        "family": "Omar",
        "given": "J."
      },
      {
        "family": "Pillage",
        "given": "L."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Digest of technical papers of IEEE international conference on computer aided design"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA, USA"
    ],
    "pages": [
      "556–562"
    ],
    "title": [
      "Skew and delay optimization for reliable buffered clock trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "D."
      },
      {
        "family": "Dai",
        "given": "W."
      },
      {
        "family": "Xi",
        "given": "J."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Digest of technical papers of IEEE international conference on computer aided design"
    ],
    "date": [
      "1993-11"
    ],
    "location": [
      "Santa Clara, CA, USA"
    ],
    "pages": [
      "628–633"
    ],
    "title": [
      "Optimal sizing of high speed clock networks based on distributed RC and transmission line models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Veendrick",
        "given": "H.J.M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "468–473"
    ],
    "title": [
      "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Low power design methodologies"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bisdounis",
        "given": "L."
      },
      {
        "family": "Koufopavlou",
        "given": "O."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of IEEE international conference on electronics, circuits and systems"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Pafos, Cyprus"
    ],
    "pages": [
      "1667–1670"
    ],
    "title": [
      "Analytical modeling of short-circuit energy dissipation in submicron CMOS structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Costa EAC",
        "particle": "da"
      },
      {
        "family": "R",
        "given": "Cardoso"
      },
      {
        "family": "S",
        "given": "Bampi"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings 13th symposium on integrated circuits and systems design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Manaus, Brazil"
    ],
    "pages": [
      "222–227"
    ],
    "title": [
      "Modeling of short circuit power consumption using timing-only logic cell macromodels"
    ],
    "type": "paper-conference"
  },
  {
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "KM",
        "given": "Cao"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "International Electron Device Meeting (IEDM) technology digest"
    ],
    "date": [
      "2000-12"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "815–818"
    ],
    "title": [
      "BSIM4 gate leakage model including source-drain partition"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nagata",
        "given": "M."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "465–472"
    ],
    "title": [
      "Limitations, innovations and challenges of circuits and devices into a half micrometer and beyong"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of international semiconductor device research symposium"
    ],
    "date": [
      "1994-06"
    ],
    "location": [
      "Charlottesville, VA, USA"
    ],
    "pages": [
      "105–114"
    ],
    "title": [
      "MOSFET scaling in the next decade and deyong"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proc IEEE"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "619–635"
    ],
    "title": [
      "Low power microelectronics: retrospect and prospect"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "Iwai",
        "given": "H."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of Solid-State and Integrated Circuit Technology"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Beijing, China"
    ],
    "pages": [
      "31–34"
    ],
    "title": [
      "CMOS scaling towards its limits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Frank",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "Mar/May 2002"
    ],
    "issue": [
      "2/3"
    ],
    "pages": [
      "235–244"
    ],
    "title": [
      "Power-constrained CMOS scaling limits"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Lundstrom",
        "given": "M."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proc. IEEE Int. Electron Devices Meeting"
    ],
    "date": [
      "2003-12"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "33 1 1–33 1 4"
    ],
    "title": [
      "Device physics at the scaling limit: what matters? MOSFETs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nowak",
        "given": "E.J."
      },
      {
        "family": "Aller",
        "given": "I."
      },
      {
        "family": "Ludwig",
        "given": "T."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Joshi",
        "given": "R.V."
      },
      {
        "family": "Chuang",
        "given": "C.T."
      },
      {
        "family": "Bernstein",
        "given": "K."
      },
      {
        "family": "Puri",
        "given": "R."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Circuits Devices Mag"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "20–31"
    ],
    "title": [
      "Turning silicon on its edge"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "International symposium on low power electronics and design, Seoul, Korea"
    ],
    "date": [
      "2003-08"
    ],
    "pages": [
      "172–175"
    ],
    "title": [
      "Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Bai",
        "given": "R."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Int. symp. low power electronics and design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Monterey, CA, USA"
    ],
    "pages": [
      "64–67"
    ],
    "title": [
      "Modeling and analysis of leakage power considering within-die process variations"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "International symposium on low power electronics and design, Seoul, Korea"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "19–23"
    ],
    "title": [
      "Statistical estimation of leakage current considering inter- and intra-die process variation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Antoniadis",
        "given": "D."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "International symposium on low power electronics and design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Monterey, CA, USA"
    ],
    "pages": [
      "19–23"
    ],
    "title": [
      "Full-chip sub-threshold leakage power prediction model for sub-0.18um CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "K."
      },
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "R."
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "2007-06"
    ],
    "title": [
      "Parametric yield analysis and optimization in leakage dominated technologies"
    ],
    "translator": [
      {
        "literal": "Trans. VLSI Syst15(6):613–623"
      }
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Design automation conf"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "442–447"
    ],
    "title": [
      "Parametric yield estimation considering leakage variability"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "King",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "1986-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "889–891"
    ],
    "title": [
      "Accurate simulation of power dissipation in VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Burch",
        "given": "R."
      },
      {
        "family": "Najm",
        "given": "F.N."
      },
      {
        "family": "Yang",
        "given": "P."
      },
      {
        "family": "Trick",
        "given": "T."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Trans.VLSI syst"
    ],
    "date": [
      "1993-03"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "63–71"
    ],
    "title": [
      "A Monte Carlo approach for power estimation"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "H."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst"
    ],
    "date": [
      "1979-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "685–693"
    ],
    "title": [
      "Controllability/observability of digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Bell Syst Tech J"
    ],
    "date": [
      "1959-07"
    ],
    "pages": [
      "985–999"
    ],
    "title": [
      "Representing of switching circuits by binary-decision diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "1986-08"
    ],
    "title": [
      "Graph-based algorithms for Boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "C-35(8):677–691"
    ]
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "T.L."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Prasad",
        "given": "S."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of IEEE international conference on computer-aided design"
    ],
    "date": [
      "1994-11"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "300–303"
    ],
    "title": [
      "Estimation of circuit activity considering signal correlations and simultaneous switching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of design automation conference"
    ],
    "date": [
      "1992-06"
    ],
    "location": [
      "Anaheim, CA, USA"
    ],
    "pages": [
      "253–259"
    ],
    "title": [
      "Estimation of average switching activity in combinational and sequential circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Monteiro",
        "given": "J."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ghosh",
        "given": "A."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of IEEE international conference on Computer Aided Design"
    ],
    "date": [
      "1993-11"
    ],
    "location": [
      "Santa Clara, CA, USA"
    ],
    "pages": [
      "398–402"
    ],
    "title": [
      "Retiming sequential circuits for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of design automation conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "678–683"
    ],
    "title": [
      "A power macromodeling technique based on power sensitivity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of design automation conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA, USA"
    ],
    "pages": [
      "365–370"
    ],
    "title": [
      "Power macromodeling for high level power estimation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muttreja",
        "given": "A."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Ravi",
        "given": "S."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of design automation conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "99–102"
    ],
    "title": [
      "Automated energy/performance macromodeling of embedded software"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Butts",
        "given": "J.A."
      },
      {
        "family": "Sohi",
        "given": "G.S."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proceedings of international symposium on microarchitecture"
    ],
    "date": [
      "2000-12"
    ],
    "location": [
      "Monterey, CA, USA"
    ],
    "pages": [
      "191–201"
    ],
    "title": [
      "A static power model for architects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SM",
        "given": "Martin"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proceedings of international conference on computer-aided design"
    ],
    "date": [
      "2002-11"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "721–725"
    ],
    "title": [
      "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Narendra"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "501–510"
    ],
    "title": [
      "Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18 CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "YF",
        "given": "Tsai"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2004-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1221–1232"
    ],
    "title": [
      "Characterization and modeling of run-time techniques for leakage power reduction"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Abdollahi",
        "given": "A."
      },
      {
        "family": "Fallah",
        "given": "F."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst12(2):140–154"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Leakage current reduction in CMOS VLSI circuits by input vector control"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "BSIM4"
      }
    ],
    "citation-number": [
      "47."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Berkeley University, CA, USA"
    ],
    "type": null,
    "url": [
      "http://www-device.eecs.berkeley.edu/bsim3/bsim4.html,"
    ]
  },
  {
    "author": [
      {
        "given": "H.S.P.I.C.E."
      }
    ],
    "citation-number": [
      "48."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Synopsys, CA, USA"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/products/mixedsignal/hspice/hspice.html,"
    ]
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Sirichotiyakul"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "49."
    ],
    "date": [
      "2002-04"
    ],
    "publisher": [
      "IEEE Trans VLSI Syst10(2):79–90"
    ],
    "title": [
      "Duet: an accurate leakage estimation and optimization tool for Dual- Vt circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "D",
        "given": "Lee"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceedings of design automation conference"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Anaheim, CA, USA"
    ],
    "pages": [
      "175–180"
    ],
    "title": [
      "Analysis and minimization techniques for total leakage considering gate oxide leakage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RM",
        "given": "Rao"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings of international symposium on low power electronics & design, Seoul, Korea"
    ],
    "date": [
      "2003-08"
    ],
    "pages": [
      "100–103"
    ],
    "title": [
      "Efficient techniques for gate leakage estimation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A",
        "given": "Rastogi"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of international conference on"
    ],
    "date": [
      "2007-01"
    ],
    "location": [
      "Bangalore, India, VLSI design"
    ],
    "title": [
      "An efficient technique for leakage current estimation in sub 65 nm scaled cmos circuits based on loading effect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MQ",
        "given": "Do"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings of international symposium on quality of electronic design"
    ],
    "date": [
      "2007-03"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "185–191"
    ],
    "title": [
      "Leakage-conscious architecture-level power estimation for partitioned and power-gated sram arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gopalakrishnan",
        "given": "C."
      },
      {
        "family": "Katkoori",
        "given": "S."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of international symposium on VLSI circuits"
    ],
    "date": [
      "2003-02"
    ],
    "location": [
      "Tampa, FL, USA"
    ],
    "pages": [
      "211–212"
    ],
    "title": [
      "An architectural leakage power simulator for vhdl structural datapaths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Anis",
        "given": "M."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proceedings of design automation and test in Europe conference"
    ],
    "date": [
      "2006-03"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "612–617"
    ],
    "title": [
      "An analytical state dependent leakage power model for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A",
        "given": "Naveh"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Intel Technol J"
    ],
    "date": [
      "2006-05"
    ],
    "doi": [
      "10.1535/itj.1002.03"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Power and thermal management in the Intel CoreDuo processor"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "T",
        "given": "Sato"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific design and automation conference"
    ],
    "date": [
      "2005-01"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "1074–1077"
    ],
    "title": [
      "On-chip thermal gradient analysis and temperature flattening for SoC design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "S.-C."
      },
      {
        "family": "Banerjee",
        "given": "K."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Proceedings of international conference on computer-aided design"
    ],
    "date": [
      "2006-11"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "568–574"
    ],
    "title": [
      "An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Y",
        "given": "Zhang"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "59."
    ],
    "date": [
      "2003-05"
    ],
    "genre": [
      "Technical Report,"
    ],
    "publisher": [
      "University of Virginia",
      "CS-2003-05"
    ],
    "title": [
      "HotLeakage: a temperature-aware model of subthreshold and gate leakage for architects"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "H."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Acar",
        "given": "E."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Proceedings of international symposium on low power electronics & design, Seoul, Korea"
    ],
    "date": [
      "2003-08"
    ],
    "pages": [
      "78–83"
    ],
    "title": [
      "Full chip leakage estimation considering power supply and temperature variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liao",
        "given": "W.P."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Lepak",
        "given": "K.M."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2005-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1042–1053"
    ],
    "title": [
      "Temperature and supply voltage aware performance and power modeling at microarchitecture level"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "citation-number": [
      "62."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Synopsys, CA, USA"
    ],
    "title": [
      "Galaxy design platform"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/products/solutions/galaxyplatform.html,"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      },
      {
        "family": "Ashghi",
        "given": "M."
      },
      {
        "family": "Chandra",
        "given": "R."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proceedings of international conference on computer-aided design"
    ],
    "date": [
      "2004-11"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "319–326"
    ],
    "title": [
      "Efficient full-chip thermal modeling and analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhan",
        "given": "Y."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proc. int. conf. computer-aided design"
    ],
    "date": [
      "2005-10"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "title": [
      "A high efficiency full-chip thermal simulation algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Ghosh",
        "given": "S."
      },
      {
        "family": "Velusamy",
        "given": "S."
      },
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Stan",
        "given": "M."
      }
    ],
    "citation-number": [
      "65."
    ],
    "date": [
      "2006-05"
    ],
    "publisher": [
      "IEEE Trans VLSI Syst14(5):501–524"
    ],
    "title": [
      "HotSpot: A compact thermal modeling methodology for early-stage VLSI design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Smy",
        "given": "T."
      },
      {
        "family": "Walkey",
        "given": "D."
      },
      {
        "family": "Dew",
        "given": "S."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "2001-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1137–1148"
    ],
    "title": [
      "Transient 3D heat flow analysis for integrated circuit devices using the transmission line matrix method on a quad tree mesh"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "P."
      },
      {
        "family": "Qi",
        "given": "Z."
      },
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Jin",
        "given": "L."
      },
      {
        "family": "Wu",
        "given": "W."
      },
      {
        "family": "Tan",
        "given": "S."
      },
      {
        "family": "Yang",
        "given": "J."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proceedings of international conference on computer-aided design"
    ],
    "date": [
      "2005-10"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "title": [
      "Fast thermal simulation for architecture level dynamic thermal management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "T."
      },
      {
        "family": "Chen",
        "given": "C."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2002-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "3–",
      "1434–1445"
    ],
    "title": [
      "thermal-ADI: a linear-time chip level transient thermal simulator"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "Y."
      },
      {
        "family": "Zhu",
        "given": "C."
      },
      {
        "family": "Gu",
        "given": "Z.P."
      },
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "family": "Dick",
        "given": "R.P."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "Proceedings of international conference on computer-aided design"
    ],
    "date": [
      "2006-11"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "title": [
      "Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murthy",
        "given": "J.Y."
      },
      {
        "family": "Narumanchi",
        "given": "S.V.J."
      },
      {
        "family": "Pascual-Gutierrez",
        "given": "J.A."
      },
      {
        "family": "Wang",
        "given": "T."
      },
      {
        "family": "Ni",
        "given": "C."
      },
      {
        "family": "Mathur",
        "suffix": "SR"
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "Int J Multiscale Comput Eng"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "5–32"
    ],
    "title": [
      "Review of multi-scale simulation in sub-micron heat transfer"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Allec",
        "given": "N."
      },
      {
        "family": "Hassan",
        "given": "Z."
      },
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "family": "Dick",
        "given": "R.P."
      },
      {
        "family": "Yang",
        "given": "R."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Proceedings of international conference on computer-aided design"
    ],
    "date": [
      "2008-11"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "603–610"
    ],
    "title": [
      "ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Proceedings of international symposium on circuits & system"
    ],
    "date": [
      "1995-05"
    ],
    "location": [
      "Seattle, WA, USA"
    ],
    "pages": [
      "1069–1073"
    ],
    "title": [
      "An ILP formulation for low power based on minimizing switched capacitance during datapath allocation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MeLna",
        "given": "R."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Proc. Int. wkshp. low power design"
    ],
    "date": [
      "1994-04"
    ],
    "location": [
      "Napa Valley, CA, USA"
    ],
    "pages": [
      "197–202"
    ],
    "title": [
      "Behavioral level power estimation and exploration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chaudhuri",
        "given": "S."
      },
      {
        "family": "Blythe",
        "given": "S.A."
      },
      {
        "family": "Walker",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "Proceedings of international symposium on system level synthesis"
    ],
    "date": [
      "1995-09"
    ],
    "location": [
      "Cannes, France"
    ],
    "pages": [
      "78–83"
    ],
    "title": [
      "An exact solution methodology for scheduling in a 3D design space"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "Q."
      },
      {
        "family": "Vrudhula",
        "given": "S.B.K."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "Proceedings of IEEE international conference on computer-aided design"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "270–277"
    ],
    "title": [
      "Multi-level logic optimization for low power using local logic transformations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Irnan",
        "given": "S."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proceedings of IEEE international conference on computer-aided design"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "372–377"
    ],
    "title": [
      "Multi-level network optimization for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "S.I.S."
      }
    ],
    "citation-number": [
      "77."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Berkeley University, CA, USA"
    ],
    "type": null,
    "url": [
      "http://embedded.eecs.berkeley.edu/pubs/downloads/sis/index.htm,"
    ]
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Prasad",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "IEEE Trans VLSI"
    ],
    "date": [
      "1993-12"
    ],
    "title": [
      "Circuit activity based logic synthesis for low power reliable operations"
    ],
    "type": "article-journal",
    "volume": [
      "syst1(4):503–513"
    ]
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "Proceedings of design automation conference"
    ],
    "date": [
      "1987-06"
    ],
    "location": [
      "Miami Beach, FL, USA"
    ],
    "pages": [
      "341–347"
    ],
    "title": [
      "DAGON: technology mapping and local optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "Proceedings of design automation conference"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Dallas, Texas, USA"
    ],
    "pages": [
      "68–73"
    ],
    "title": [
      "Technology decomposition and mapping targeting low power dissipation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tiwari",
        "given": "V."
      },
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Proceedings of design automation conference"
    ],
    "date": [
      "1993-06"
    ],
    "location": [
      "Dallas, Texas, USA"
    ],
    "pages": [
      "74–79"
    ],
    "title": [
      "Technology mapping for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "B."
      },
      {
        "family": "H",
        "particle": "De man"
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "Proceedings of international conference on computer design"
    ],
    "date": [
      "1993-10"
    ],
    "location": [
      "Cambridge, MA, USA"
    ],
    "pages": [
      "421–427"
    ],
    "title": [
      "Low-Power driven technology mapping under timing constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "C.-C."
      },
      {
        "family": "Kwan",
        "given": "C.-P."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "Proceedings of international symposium on circuits and systems, Hong Kong"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "1536–1539"
    ],
    "title": [
      "Low power technology mapping by hiding hightransition paths in invisible edges for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "M",
        "given": "Pedram"
      },
      {
        "family": "AM",
        "given": "Despain"
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Proceedings of IEEE international conference on computer-aided design"
    ],
    "date": [
      "1993-11"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "224–228"
    ],
    "title": [
      "Efficient estimation of dynamic power dissipation under a real delay model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "M",
        "given": "Pedram"
      },
      {
        "family": "Chen",
        "given": "C.-H."
      },
      {
        "family": "AM",
        "given": "Despain"
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "Proceedings of IEEE international conference on computer-aided design"
    ],
    "date": [
      "1994-11"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "82–87"
    ],
    "title": [
      "Low power state assignment targeting two- and multi-level logic implementation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Olson",
        "given": "E."
      },
      {
        "family": "Kang",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "Proceedings of IEEE custom integrated circuits conference"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "140–143"
    ],
    "title": [
      "State assignment for low-power FSM synthesis using genetic local search"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Venkataraman",
        "given": "G."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      },
      {
        "family": "Pomeranz",
        "given": "I."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "Proceedings of international conference on VLSI design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New Delhi, India"
    ],
    "pages": [
      "533–538"
    ],
    "title": [
      "GALLOP: genetic algorithm based low power FSM synthesis by simultaneous partitioning and state assignment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chattopadhyay",
        "given": "S."
      },
      {
        "family": "Reddy",
        "given": "P.N."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "Proc IEE Comput Dig Tech"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "61–70"
    ],
    "title": [
      "Finite state machine state assignment targeting low power consumption"
    ],
    "type": "article-journal",
    "volume": [
      "151"
    ]
  },
  {
    "author": [
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "89."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "1990-09"
    ],
    "pages": [
      "905–924"
    ],
    "title": [
      "NOVA: state assignment of finite state machines for optimal two-level logic implementations"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "B."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "90."
    ],
    "container-title": [
      "Proceedings of IFIP international conference on VLSI"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "187–196"
    ],
    "title": [
      "Aug1989) Synthesis of multiple-level logic from symbolic high-level description languages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narayanan",
        "given": "U."
      },
      {
        "family": "Pan",
        "given": "P."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "Proceedings of international symposium on low power electronics and design"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Monterey, CA, USA"
    ],
    "pages": [
      "209–214"
    ],
    "title": [
      "Low power logic synthesis under a general delay model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "Y.-L."
      },
      {
        "family": "Wang",
        "given": "S.-J."
      }
    ],
    "citation-number": [
      "92."
    ],
    "container-title": [
      "Proceedings of international symposium on low power electronics and design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Monterey, CA, USA"
    ],
    "pages": [
      "275–278"
    ],
    "title": [
      "Retiming-based logic synthesis for low-power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "H."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      },
      {
        "family": "Nassif",
        "suffix": "SR"
      }
    ],
    "citation-number": [
      "93."
    ],
    "container-title": [
      "Proceedings of international conference on computer design"
    ],
    "date": [
      "2005-10"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Benefits and costs of power-gating technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      },
      {
        "family": "Brown",
        "given": "A.R."
      },
      {
        "family": "Davies",
        "given": "J.H."
      },
      {
        "family": "Kaya",
        "given": "S."
      },
      {
        "family": "Slavcheva",
        "given": "G."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2003-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1837–1852"
    ],
    "title": [
      "Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Hane",
        "given": "M."
      },
      {
        "family": "Kawakami",
        "given": "Y."
      },
      {
        "family": "Nakamura",
        "given": "H."
      },
      {
        "family": "Yamada",
        "given": "T."
      },
      {
        "family": "K.",
        "given": "Kumagai"
      },
      {
        "family": "Watanabe",
        "given": "Y."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceeding of simulation of semiconductor processes and devices"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "239–242"
    ],
    "title": [
      "A new comprehensive SRAM soft error simulation based on 3D device simulation incorporating neutron nuclear reactions"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Nassif",
        "suffix": "SR"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceeding of custom integrated circuit conf"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "223–228"
    ],
    "title": [
      "Modeling and analysis of manufacturing variations"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Visweswariah",
        "given": "C."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "343–347"
    ],
    "title": [
      "Death, taxes and failing chips"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "338–342"
    ],
    "title": [
      "Parameter variation and impact on circuits and microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A."
      },
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "658–665"
    ],
    "title": [
      "The impact of intrinsic device fluctuations on CMOS SRAM cell stability"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Trans VLSI syst"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "369–376"
    ],
    "title": [
      "Intrinsic MOSFET parameter fluctuations due to random dopant placement"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceeding of device research conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Santa Barbara, CA"
    ],
    "pages": [
      "23–24"
    ],
    "title": [
      "Theory of multi-tube carbon nanotube transistors for high speed variation-tolerant circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nieuwoudt",
        "given": "A."
      },
      {
        "family": "Massoud",
        "given": "Y."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceeding of international symposium on quality electronic design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Francisco, California"
    ],
    "title": [
      "Assessing the implications of process variations on future carbon nanotube bundle interconnect solutions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Patil",
        "given": "N."
      },
      {
        "family": "Deng",
        "given": "J."
      },
      {
        "family": "Wong",
        "given": "H.S.P."
      },
      {
        "family": "Mitra",
        "given": "S."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Diego, California"
    ],
    "pages": [
      "958–961"
    ],
    "title": [
      "Automated design of misaligned-carbonnanotube-immune circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "J."
      },
      {
        "family": "Patil",
        "given": "N."
      },
      {
        "family": "Hazeghi",
        "given": "A."
      },
      {
        "family": "Mitra",
        "given": "S."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Francisco, California"
    ],
    "pages": [
      "71–76"
    ],
    "title": [
      "Carbon nanotube circuits in the presence of carbon nanotube density variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Bobba"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceeding of Design, Automation & Test in Europe"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Nice"
    ],
    "title": [
      "Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Borkar"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "U.S. Patent Application"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Statistical circuit design with carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "20070155065"
    ]
  },
  {
    "author": [
      {
        "family": "Gunther",
        "given": "S.H."
      },
      {
        "family": "Binns",
        "given": "F."
      },
      {
        "family": "Carmean",
        "given": "D.M."
      },
      {
        "family": "Hall",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Intel Tech J"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Managing the impact of increasing microprocessor power consumption"
    ],
    "type": "article-journal",
    "volume": [
      "5, (1):1–9"
    ]
  },
  {
    "author": [
      {
        "family": "Deal",
        "given": "B.E."
      },
      {
        "family": "Sklar",
        "given": "M."
      },
      {
        "family": "Grove",
        "given": "A.S."
      },
      {
        "family": "Snow",
        "given": "E.H."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "J Electrochem Soc"
    ],
    "date": [
      "1967"
    ],
    "issue": [
      "266"
    ],
    "title": [
      "Characteristics of the surface-state charge (Qss) of thermally oxidized silicon"
    ],
    "type": "article-journal",
    "volume": [
      "114"
    ]
  },
  {
    "author": [
      {
        "family": "Nicollian",
        "given": "E.H."
      },
      {
        "family": "Brews",
        "suffix": "JR"
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1982"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "MOS physics and technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Blat",
        "given": "C.E."
      },
      {
        "family": "Nicollian",
        "given": "E.H."
      },
      {
        "family": "Poindexter",
        "given": "E.H."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "J Appl Phys"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "1712"
    ],
    "title": [
      "Mechanism of negative bias temperature instability"
    ],
    "type": "article-journal",
    "volume": [
      "69"
    ]
  },
  {
    "author": [
      {
        "family": "MF",
        "given": "Li"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Jpn J Appl Phys"
    ],
    "date": [
      "2004",
      "November"
    ],
    "pages": [
      "7807–7814"
    ],
    "title": [
      "Dynamic bias-temperature instability in ultrathin SiO2 and HfO2 metaloxide semiconductor field effect transistors and its impact on device lifetime"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "S.V."
      },
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "370–375"
    ],
    "title": [
      "NBTI-aware synthesis of digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "S.V."
      },
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on computer-aided design"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "493–496"
    ],
    "title": [
      "An analytical model for negative bias temperature instability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "S.V."
      },
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the international symposium on quality electronic design"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "210–218"
    ],
    "title": [
      "Impact of NBTI on SRAM read stability and design for reliability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "S.V."
      },
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the Asia-South Pacific design automation conference, Yokohama"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "284–289"
    ],
    "title": [
      "Adaptive techniques for overcoming performance degradation due to aging in digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proc. design automation conf., Dan Diego, CA"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "370–375"
    ],
    "title": [
      "NBTI-aware synthesis of digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karl",
        "given": "E."
      },
      {
        "family": "Singh",
        "given": "P."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE international solid-state circuits conference, 2008 (ISSCC 2008). Digest of technical papers"
    ],
    "date": [
      "2008-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "410–623, 3–7"
    ],
    "title": [
      "Compact in-situ sensors for monitoring negative-bias-temperature-instability effect and oxide degradation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Reddy",
        "given": "V."
      },
      {
        "family": "Krishnan",
        "given": "A.T."
      },
      {
        "family": "Krishnan",
        "given": "S."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceeding of custom integrated circuits conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "An integrated modeling paradigm of circuit reliability for 65 nm CMOS technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Wei",
        "given": "Z."
      },
      {
        "family": "Yang",
        "given": "S."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of the international conference on computer aided design (ICCAD"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "An efficient method to identify critical gates under circuit aging"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Kufluoglu",
        "given": "H."
      },
      {
        "family": "Alam",
        "given": "M.A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceeding of international conference on computer design"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "216–221"
    ],
    "title": [
      "Efficient transistor-level sizing technique under temporal performance degradation due to NBTI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kunfluoglu",
        "given": "H."
      }
    ],
    "citation-number": [
      "28."
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "PhD dissertation,"
    ],
    "publisher": [
      "Purdue University"
    ],
    "title": [
      "MOSFET degradation due to negative bias temperature instability (NBTI) and hot carrier injection (HCI) and its implications for reliability-aware VLSI design"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Kuflouglu",
        "given": "H."
      },
      {
        "family": "Alam",
        "given": "M.A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proc. design automation and test in Europe, Munich"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "780–785"
    ],
    "title": [
      "Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Kufluoglu",
        "given": "H."
      },
      {
        "family": "Alam",
        "given": "M.A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "560–562"
    ],
    "title": [
      "Impact of NBTI on the temporal performance degradation of digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Alam",
        "given": "M.A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proc. intl. test conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "1–10"
    ],
    "title": [
      "Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Park",
        "given": "S.P."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Alam",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proc. international conference on computer aided design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "730–734"
    ],
    "title": [
      "Estimation of statistical variation in temporal NBTI degradation and its impact in lifetime circuit performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Gangwal",
        "given": "S."
      },
      {
        "family": "Park",
        "given": "S.P."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proc. Asia and South Pacific design automation conference, Seoul"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "726–731"
    ],
    "title": [
      "NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jafar",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "Y.H."
      },
      {
        "family": "Narayanan",
        "given": "V."
      },
      {
        "family": "Cabral",
        "given": "C."
      },
      {
        "family": "Paruchuri",
        "given": "V."
      },
      {
        "family": "Doris",
        "given": "B."
      },
      {
        "family": "Stathis",
        "given": "J."
      },
      {
        "family": "Callegari",
        "given": "A."
      },
      {
        "family": "Chudzik",
        "given": "M."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceeding of VLSI circuits"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "23–25"
    ],
    "title": [
      "A comparative study of NBTI and PBTI (charge trapping) in SiO2/HfO2 stacks with FUSI, TiN, Re gates"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "F",
        "given": "Crupi"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "J Microelectron Eng"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "130–133"
    ],
    "title": [
      "Positive bias temperature instability in nMOSFETs with ultra-thin Hf-silicate gate dielectrics"
    ],
    "type": "article-journal",
    "volume": [
      "80"
    ]
  },
  {
    "author": [
      {
        "family": "Ning",
        "given": "T.H."
      },
      {
        "family": "Cook",
        "given": "P.W."
      },
      {
        "family": "Dennard",
        "given": "R.H."
      },
      {
        "family": "Osburn",
        "given": "C.M."
      },
      {
        "family": "Schuster",
        "given": "S.E."
      },
      {
        "family": "Yu",
        "given": "H."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Trans Electron Devices"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "346–353"
    ],
    "title": [
      "1 μm MOSFET VLSI technology: part IV-Hot electron design constraints"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Abramo",
        "given": "A."
      },
      {
        "family": "Fiegna",
        "given": "C."
      },
      {
        "family": "Venturi",
        "given": "F."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proc. intl. electron device meeting"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "301–304"
    ],
    "title": [
      "Hot carrier effects in short MOSFETs at low applied voltages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "38."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of modern VLSI devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "JEP122-A."
      }
    ],
    "citation-number": [
      "39."
    ],
    "date": [
      "2002"
    ],
    "note": [
      "JEDEC Publication, JEDEC solid state technology association"
    ],
    "title": [
      "Failure mechanisms and models for semiconductor devices"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Quddus",
        "given": "M.T."
      },
      {
        "family": "DeMassa",
        "given": "T.A."
      },
      {
        "family": "Sanchez",
        "given": "J.J."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Microelectron Eng"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "357–372"
    ],
    "title": [
      "Unified model for Q(BD) prediction for thin gate oxide MOS devices with constant voltage and current stress"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Alam",
        "given": "M.A."
      },
      {
        "family": "B",
        "given": "Weir"
      },
      {
        "family": "A",
        "given": "Silverman"
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE Circuits Devices Mag"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "42–48"
    ],
    "title": [
      "A future of function or failure"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "D."
      },
      {
        "family": "A",
        "given": "Christou"
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Trans Reliab"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "186–192"
    ],
    "title": [
      "Failure mechanism models for electromigration"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Boning",
        "given": "D."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "43."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Models of process variations in device and interconnect. Design of high performance microprocessor circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Sirichotiyakul"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2002-04"
    ],
    "pages": [
      "79–90"
    ],
    "title": [
      "Duet: an accurate leakage estimation and optimization tool for dual-Vt circuits"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Pant",
        "given": "P."
      },
      {
        "family": "Roy",
        "given": "R."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "390–394"
    ],
    "title": [
      "Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "L",
        "given": "Wei"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "489–494"
    ],
    "title": [
      "Design and optimization of low voltage high performance dual threshold CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "T",
        "given": "Karnik"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "486–491"
    ],
    "title": [
      "Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D",
        "given": "Nguyen"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceeding of international symposium on low-power electronics design, Seoul"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "158–163"
    ],
    "title": [
      "Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A",
        "given": "Srivastava"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceeding of international symposium on low-power electronics design, Seoul"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "146–151"
    ],
    "title": [
      "Simultaneous Vt selection and assignment for leakage optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sundarajan",
        "given": "V."
      },
      {
        "family": "Parhi",
        "given": "K."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceeding of international symposium on low-power electronics design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "139–144"
    ],
    "title": [
      "Low power synthesis of dual threshold voltage CMOS VLSI circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blauuw",
        "given": "D."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "773–778"
    ],
    "title": [
      "Statistical optimization of leakage power considering process variations using dual-VTH and sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "M",
        "given": "Ketkar"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "655–660"
    ],
    "title": [
      "Convex delay models for transistor sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "J."
      },
      {
        "family": "Nookala",
        "given": "V."
      },
      {
        "family": "Luo",
        "given": "Z.-Q."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceeding of DAC"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "315–320"
    ],
    "title": [
      "Robust gate sizing by geometric programming"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "S.H."
      },
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceeding of design automation conf"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "454–459"
    ],
    "title": [
      "Novel sizing algorithm for yield improvement under process variation in nanometer"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "C.-P."
      },
      {
        "family": "Chu",
        "given": "C.C.N."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "1014–1025"
    ],
    "title": [
      "Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Bai",
        "given": "X."
      },
      {
        "family": "Visweswariah",
        "given": "C."
      },
      {
        "family": "Strenski",
        "given": "P.N."
      },
      {
        "family": "Hathaway",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceeding of design automation conf"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "58–63"
    ],
    "title": [
      "Uncertainty-aware circuit optimization"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "75–75"
    ],
    "title": [
      "Design and reliability challenges in nanometer technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "58."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "338–342"
    ],
    "publisher": [
      "DAC"
    ],
    "title": [
      "Parameter variations and impact on circuits and microarchitecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "S.V."
      },
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Proceedings of the Asia-South Pacific design automation conference, Yokohama"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "559–564"
    ],
    "title": [
      "Mathematically-assisted adaptive body bias (ABB) for temperature compensation in gigascale LSI systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "S.V."
      },
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2008-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "249–262"
    ],
    "title": [
      "Body bias voltage computations for process and temperature compensation"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Zhuo",
        "given": "C."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "61."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Bangalore"
    ],
    "pages": [
      "105–110"
    ],
    "publisher": [
      "ISLPED"
    ],
    "title": [
      "Variation-aware gate sizing and clustering for post-silicon optimized circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kulkarni",
        "given": "S."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceeding of ICCAD"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "39–46"
    ],
    "title": [
      "A statistical framework for post-silicon tuning through body bias clustering"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mani",
        "given": "M."
      },
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Orshansky",
        "given": "M."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proceeding of ICCAD"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "19–26"
    ],
    "title": [
      "Joint design-time and postsilicon minimization of parametric yield loss using adjustable robust optimization"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Khandelwal",
        "given": "V."
      },
      {
        "family": "Srivastava",
        "given": "A."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proceeding of ISPD"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Austin, TA"
    ],
    "pages": [
      "17–25"
    ],
    "title": [
      "Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ernst",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Pant",
        "given": "S."
      },
      {
        "family": "Pham",
        "given": "T."
      },
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Ziesler",
        "given": "C."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Proceeding of international symposium on microarchitecture"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "7–18"
    ],
    "title": [
      "Razor: a low-power pipeline based on circuit-level timing speculation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "family": "Tschanz",
        "given": "J.W."
      },
      {
        "family": "Nam Sung Kim Lee",
        "given": "J.C."
      },
      {
        "family": "Wilkerson",
        "given": "C.B."
      },
      {
        "family": "Lu",
        "given": "S.-L.L."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "De",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Solid-state circuits conference (ISSCC 2008"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "402–623"
    ],
    "title": [
      "Energy-efficient and metastability-immune timing-error detection and instruction-replay-based recovery circuits for dynamic-variation tolerance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Kalaiselvan",
        "given": "S."
      },
      {
        "family": "Lai",
        "given": "K."
      },
      {
        "family": "Ma",
        "given": "W.-H."
      },
      {
        "family": "Pant",
        "given": "S."
      },
      {
        "family": "Tokunaga",
        "given": "C."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Bull",
        "given": "D."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2008-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "RazorII: in-situ error detection and correction for PVT and SER tolerance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Flautner",
        "given": "K."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "2004-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "57–65"
    ],
    "title": [
      "Making typical silicon matter with Razor"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Ernst",
        "given": "D."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Kim",
        "given": "Nam Sung"
      },
      {
        "family": "Flautner",
        "given": "K."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "10–20"
    ],
    "title": [
      "Razor: circuit-level correction of timing errors for low-power operation"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Liang",
        "given": "X."
      },
      {
        "family": "Wei",
        "given": "G."
      },
      {
        "family": "Brooks",
        "given": "D."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "IEEE international symposium on microarchitecture"
    ],
    "date": [
      "2007-12"
    ],
    "location": [
      "Chicago, IL"
    ],
    "title": [
      "Process variation tolerant 3T1D based cache architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liang",
        "given": "X."
      },
      {
        "family": "Brooks",
        "given": "D."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "IEEE international symposium on microarchitecture"
    ],
    "date": [
      "2006-12"
    ],
    "location": [
      "Orlando, FL"
    ],
    "title": [
      "Mitigating the impact of process variations on processor register files and execution units"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "V."
      },
      {
        "family": "Mahapatra",
        "given": "D."
      },
      {
        "family": "Karakonstantis",
        "given": "G."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "IEEE Trans VLSI (accepted"
    ],
    "date": [
      "2010-09"
    ],
    "pages": [
      "1301–1309"
    ],
    "title": [
      "Low-voltage high-speed robust hybrid arithmetic units using adaptive clocking"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Mohapatra",
        "given": "D."
      },
      {
        "family": "Karakonstantis",
        "given": "G."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "73."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "In",
      "Portland, OR"
    ],
    "pages": [
      "74–79"
    ],
    "publisher": [
      "ISLPED"
    ],
    "title": [
      "Low-power process-variation tolerant arithmetic units using input-based elastic clocking"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tiwari",
        "given": "A."
      },
      {
        "family": "Sarangi",
        "given": "Torrellas",
        "suffix": "SR"
      },
      {
        "given": "J."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "Proceedings of the international symposium on computer architecture"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Recycle: pipeline adaptation to tolerate process variation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liang",
        "given": "X."
      },
      {
        "family": "Wei",
        "given": "G.-Y."
      },
      {
        "family": "Brooks",
        "given": "D."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "Proceedings of the international symposium on computer architecture (ISCA-35"
    ],
    "date": [
      "2008-06"
    ],
    "location": [
      "Beijing"
    ],
    "title": [
      "ReVIVaL: a variation tolerant architecture using voltage interpolation and variable latency"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liang",
        "given": "X."
      },
      {
        "family": "Brooks",
        "given": "D."
      },
      {
        "family": "Wei",
        "given": "G.-Y."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "IEEE international solid-state circuits conference"
    ],
    "date": [
      "2008-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "404–623"
    ],
    "title": [
      "A process-variation-tolerant floating-point unit with voltage interpolation and variable latency"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "S."
      },
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "77."
    ],
    "date": [
      "2007"
    ],
    "publisher": [
      "IEEE Trans Comput Aided Des"
    ],
    "title": [
      "CRISTA: a new paradigm for low-power and robust circuit synthesis under parameter variations using critical path isolation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shanbhag",
        "given": "N.R."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "830–835"
    ],
    "title": [
      "Reliable and energy-efficient digital signal processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "S.V."
      },
      {
        "family": "Kashyap",
        "given": "C."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "688–693"
    ],
    "title": [
      "A framework for block-based timing sensitivity analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Chopra",
        "given": "K."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Scheffer",
        "given": "L."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "589–607"
    ],
    "title": [
      "Statistical timing analysis: from basic principles to state of the art"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Datta",
        "given": "A."
      },
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Banerjee",
        "given": "N."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Proceeding of design automation and test in Europe"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "926–931"
    ],
    "title": [
      "Statistical modeling of pipeline delay and design of pipeline under process variation to enhance yield in sub-100 nm technologies"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "Design automation conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "556–561"
    ],
    "title": [
      "A general probabilistic framework for worst case timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Visweswariah",
        "given": "C."
      },
      {
        "family": "Ravindran",
        "given": "K."
      },
      {
        "family": "Kalafala",
        "given": "K."
      },
      {
        "family": "Walker",
        "given": "S.G."
      },
      {
        "family": "Narayan",
        "given": "S."
      },
      {
        "family": "Beece",
        "given": "D.K."
      },
      {
        "family": "Piaget",
        "given": "J."
      },
      {
        "family": "Venkateswaran",
        "given": "N."
      },
      {
        "family": "Hemmett",
        "given": "J.G."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "2170–2180"
    ],
    "title": [
      "First-order incremental block-based statistical timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Trans VLSI syst"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "131–139"
    ],
    "title": [
      "Statistical analysis of subthreshold leakage current for VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "S."
      },
      {
        "family": "Wason",
        "given": "V."
      },
      {
        "family": "Banerjee",
        "given": "K."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "Proceeding of international symposium on low power electronics and design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Newport Beach, CA"
    ],
    "pages": [
      "156–161"
    ],
    "title": [
      "A probabilistic framework to estimate full-chip subthreshold leakage power distribution considering within-die and die-to-die P-T-V variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "442–447"
    ],
    "title": [
      "Parametric yield estimation considering leakage variability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "A."
      },
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "Proceeding of international conference on computer aided design"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "736–741"
    ],
    "title": [
      "Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "T.-Y."
      },
      {
        "family": "Chen",
        "given": "C.C.-P."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2002-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "3–",
      "1434–1445"
    ],
    "title": [
      "thermal-ADI: A linear-time chip level transient thermal simulator"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "H."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Acar",
        "given": "E."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "89."
    ],
    "container-title": [
      "Proceeding of international symposium low power electron. design"
    ],
    "date": [
      "2003-08"
    ],
    "pages": [
      "78–83"
    ],
    "title": [
      "Full chip estimation considering power, supply and temperature variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Pileggi",
        "given": "L."
      },
      {
        "family": "Asheghi",
        "given": "M."
      },
      {
        "family": "Chandra",
        "given": "R."
      }
    ],
    "citation-number": [
      "90."
    ],
    "container-title": [
      "Proceedings of international conference on computer aided design, Seoul"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "319–326"
    ],
    "title": [
      "Efficient full-chip thermal modeling and analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "Y."
      },
      {
        "family": "Raha",
        "given": "P."
      },
      {
        "family": "Teng",
        "given": "C."
      },
      {
        "family": "Rosenbaum",
        "given": "E."
      },
      {
        "family": "Kang",
        "given": "S."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "1998-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "668–681"
    ],
    "title": [
      "ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Ghosh",
        "given": "S."
      }
    ],
    "citation-number": [
      "92."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2006-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "501–513"
    ],
    "title": [
      "HotSpot: a compact thermal modeling method for CMOS VLSI systems"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "given": "B.P.T.M."
      }
    ],
    "citation-number": [
      "93."
    ],
    "title": [
      "Berkeley predictive technology model"
    ],
    "type": null,
    "url": [
      "http://www-device.eecs."
    ]
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "94."
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "848–879"
    ],
    "title": [
      "Statistical timing analysis using levelized covariance propagation considering systematic and random variations of process parameters"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Datta",
        "given": "A."
      },
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "95."
    ],
    "container-title": [
      "Proceeding of Asian test symposium, Kolkata"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "170–175"
    ],
    "title": [
      "A statistical approach to areaconstrained yield enhancement for pipelined circuits under parameter variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Hsu",
        "given": "S."
      },
      {
        "family": "Alvandpour",
        "given": "A."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Borkhar",
        "given": "S."
      }
    ],
    "citation-number": [
      "96."
    ],
    "container-title": [
      "In: symposium on VLSI circuits"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Kyoto"
    ],
    "title": [
      "A process variation compensating technique for Sub-90 nm dynamic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "97."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "934–939"
    ],
    "title": [
      "Variation resilient low-power circuit design methodology using on-chip phase locked loop"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Blome",
        "given": "J."
      },
      {
        "family": "Feng",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Mahlke",
        "given": "S."
      }
    ],
    "citation-number": [
      "98."
    ],
    "container-title": [
      "Proc. 40th intl. symposium on microarchitecture (MICRO"
    ],
    "date": [
      "2007-12"
    ],
    "location": [
      "Chicago, IL"
    ],
    "pages": [
      "109–120"
    ],
    "title": [
      "Self-calibrating online wearout detection"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Feng",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Mahlke",
        "given": "S."
      }
    ],
    "citation-number": [
      "99."
    ],
    "date": [
      "2008"
    ],
    "note": [
      "The Workshop on quality-aware design (W-QUAD"
    ],
    "title": [
      "Olay: combat the signs of aging with introspective reliability management"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "S."
      },
      {
        "family": "Batra",
        "given": "P."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "100."
    ],
    "container-title": [
      "Proceeding of custom integrated circuits conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "733–736"
    ],
    "title": [
      "Process-tolerant low-power adaptive pipeline under scaled-Vdd"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "S."
      },
      {
        "family": "Choi",
        "given": "J.H."
      },
      {
        "family": "Ndai",
        "given": "P."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "101."
    ],
    "container-title": [
      "Proceeding of international symposium on low power electronics and design, Bengaluru"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "189–192"
    ],
    "title": [
      "O2 C: occasional two-cycle operations for dynamic thermal management in high performance in-order microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Alvandpour",
        "given": "A."
      },
      {
        "family": "Balamurugan",
        "given": "G."
      },
      {
        "family": "Shanbag",
        "given": "N."
      },
      {
        "family": "Soumyanath",
        "given": "K."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "102."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "624–632"
    ],
    "title": [
      "A 130 nm 6-GHz 256×32 bit Leakage-Tolerant Register File"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "T."
      },
      {
        "family": "Persaud",
        "given": "R."
      },
      {
        "family": "Kim",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "103."
    ],
    "container-title": [
      "Proceeding of VLSI circuit symposium, Kyoto"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "122–123"
    ],
    "title": [
      "Silicon odometer: an on-chip reliability monitor for measuring frequency degradation of digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "M."
      },
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Zhang",
        "given": "M."
      },
      {
        "family": "Mitra",
        "given": "S."
      }
    ],
    "citation-number": [
      "104."
    ],
    "container-title": [
      "Proceeding of VLSI test symposium, Kyoto"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "277–286"
    ],
    "title": [
      "Circuit failure prediction and its application to transistor aging"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "family": "Nassif",
        "given": "Pileggi",
        "suffix": "SR"
      },
      {
        "family": "LT",
        "given": "Strojwas"
      },
      {
        "given": "A.J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2000-06"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "168–171"
    ],
    "title": [
      "Impact of interconnect variations on the clock skew of a gigahertz microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on computer-aided design"
    ],
    "date": [
      "2003-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "621–625"
    ],
    "title": [
      "Statistical timing analysis considering spatial correlations using a single PERT-like traversal"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Zolotov",
        "given": "V."
      },
      {
        "family": "Sundareswaran",
        "given": "S."
      },
      {
        "family": "Zhao",
        "given": "M."
      },
      {
        "family": "Gala",
        "given": "K."
      },
      {
        "family": "Panda",
        "given": "R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the Asia/South Pacific Design Automation Conference"
    ],
    "date": [
      "2003-01"
    ],
    "location": [
      "Kitakyushu"
    ],
    "pages": [
      "271–276"
    ],
    "title": [
      "Statistical timing analysis considering spatial correlations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Zolotov",
        "given": "V."
      },
      {
        "family": "Sundareswaran",
        "given": "S."
      },
      {
        "family": "Zhao",
        "given": "M."
      },
      {
        "family": "Gala",
        "given": "K."
      },
      {
        "family": "Panda",
        "given": "R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Workshop notes, ACM/IEEE international workshop on timing issues in the specification and synthesis of digital systems (TAU"
    ],
    "date": [
      "2002-12"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "16–21"
    ],
    "title": [
      "Path-based statistical timing analysis considering inter- and intra-die correlations"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M.J.M."
      },
      {
        "family": "Duinmaijer",
        "given": "A.C.J."
      },
      {
        "family": "Welbers",
        "given": "A.P.G."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1433–1440"
    ],
    "title": [
      "Matching properties of MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Xiong",
        "given": "J."
      },
      {
        "family": "Zolotov",
        "given": "V."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the ACM international symposium on physical design"
    ],
    "date": [
      "2006-04"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Robust extraction of spatial correlation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "F."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "817–822"
    ],
    "title": [
      "A general framework for spatial correlation modeling in VLSI design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "R."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Zolotov",
        "given": "V."
      },
      {
        "family": "Visweswariah",
        "given": "C."
      },
      {
        "family": "Xiong",
        "given": "J."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the Asia/South Pacific design automation conference, Seoul"
    ],
    "date": [
      "2008-01"
    ],
    "pages": [
      "310–315"
    ],
    "title": [
      "Static timing: back to our roots"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Morrison",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1976"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Multivariate statistical methods"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bhardwaj",
        "given": "S."
      },
      {
        "family": "Vrudhula",
        "given": "S."
      },
      {
        "family": "Ghanta",
        "given": "P."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2006-07"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "791–796"
    ],
    "title": [
      "Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bell",
        "given": "T."
      }
    ],
    "citation-number": [
      "11."
    ],
    "note": [
      "Available at",
      "Accessed Sep 22, 2010"
    ],
    "title": [
      "An ICA page – papers, code, demos, links"
    ],
    "type": null,
    "url": [
      "http://www.cnl.salk.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Hyvärinen",
        "given": "A."
      },
      {
        "family": "Oja",
        "given": "E."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Neural Networks"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4–5"
    ],
    "pages": [
      "411–430"
    ],
    "title": [
      "Independent component analysis: algorithms and applications"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "J."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "155–160"
    ],
    "title": [
      "Statistical timing analysis with correlated non-gaussian parameters using independent component analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2002-06"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "556–561"
    ],
    "title": [
      "A general probabilistic framework for worst case timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Deguchi",
        "given": "Y."
      },
      {
        "family": "Ishiura",
        "given": "N."
      },
      {
        "family": "Yajima",
        "given": "S."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "1991-06"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "650–655"
    ],
    "title": [
      "Probabilistic CTSS: analysis of timing error probability in asynchronous logic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liou",
        "given": "J.J."
      },
      {
        "family": "Cheng",
        "given": "K.T."
      },
      {
        "family": "Kundu",
        "given": "S."
      },
      {
        "family": "Krstic",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference, Las Vegas, NV"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "661–666"
    ],
    "title": [
      "Fast statistical timing analysis by probabilistic event propagation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Kashyap",
        "given": "C.V."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on computer-aided design"
    ],
    "date": [
      "2003-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "607–614"
    ],
    "title": [
      "Block-based statistical timing analysis with uncertainty"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ramalingam",
        "given": "A."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Singh",
        "given": "A.K."
      },
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "Nassif",
        "given": "Pan",
        "suffix": "SR"
      },
      {
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on computer-aided design"
    ],
    "date": [
      "2006-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "231–236"
    ],
    "title": [
      "An accurate sparse matrix based framework for statistical static timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singhee",
        "given": "A."
      },
      {
        "family": "Singhal",
        "given": "S."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on computer-aided design"
    ],
    "date": [
      "2008-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "190–195"
    ],
    "title": [
      "Practical, fast Monte Carlo statistical static timing analysis: why and how"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kanoria",
        "given": "Y."
      },
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Montanari",
        "given": "A."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of design, automation, and test in Europe, Dresden"
    ],
    "date": [
      "2010-04"
    ],
    "pages": [
      "813–818"
    ],
    "title": [
      "Statistical static timing analysis using Markov chain Monte Carlo"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2005-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1467–1482"
    ],
    "title": [
      "Statistical timing analysis under spatial correlations"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Zolotov",
        "given": "V."
      },
      {
        "family": "Narayan",
        "given": "S."
      },
      {
        "family": "Visweswariah",
        "given": "C."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2005-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "71–76"
    ],
    "title": [
      "Parameterized block-based statistical timing analysis with non-Gaussian parameters, nonlinear delay functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhan",
        "given": "Y."
      },
      {
        "family": "Strojwas",
        "given": "A."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "77–82"
    ],
    "title": [
      "Correlation-aware statistical timing analysis with non-Gaussian delay distributions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Feng",
        "given": "Z."
      },
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Zhan",
        "given": "Y."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2007-06"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "244–249"
    ],
    "title": [
      "Fast second-order statistical static timing analysis using parameter dimension reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Berkelaar",
        "given": "M."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Workshop notes, ACM/IEEE international workshop on timing issues in the specification and synthesis of digital systems"
    ],
    "date": [
      "1997-12"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "15–24"
    ],
    "title": [
      "Statistical delay calculation, a linear time method"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Jacobs",
        "given": "E."
      },
      {
        "family": "Berkelaar",
        "given": "M.R.C.M."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of design, automation, and test in Europe"
    ],
    "date": [
      "2000-03"
    ],
    "location": [
      "Paris"
    ],
    "pages": [
      "283–290"
    ],
    "title": [
      "Gate sizing using a statistical delay model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Papoulis",
        "given": "A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "1991"
    ],
    "edition": [
      "3rd edn"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Probability, random variables, and stochastic processes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tsukiyama",
        "given": "S."
      },
      {
        "family": "Tanaka",
        "given": "M."
      },
      {
        "family": "Fukui",
        "given": "M."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of the Asia/South Pacific design automation conference, Yokohama"
    ],
    "date": [
      "2001-01"
    ],
    "pages": [
      "353–358"
    ],
    "title": [
      "A statistical static timing analysis considering correlations between delays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Oper Res"
    ],
    "date": [
      "1961"
    ],
    "pages": [
      "85–91"
    ],
    "title": [
      "The greatest of a finite set of random variables"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Visweswariah",
        "given": "C."
      },
      {
        "family": "Ravindran",
        "given": "K."
      },
      {
        "family": "Kalafala",
        "given": "K."
      },
      {
        "family": "Walker",
        "given": "S.G."
      },
      {
        "family": "Narayan",
        "given": "S."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "331–336"
    ],
    "title": [
      "First-order incremental block-based statistical timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jyu",
        "given": "H.F."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K.W."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "1993-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "126–137"
    ],
    "title": [
      "Statistical timing analysis of combinational logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Le",
        "given": "J."
      },
      {
        "family": "Gopalakrishnan",
        "given": "P."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on computer-aided design"
    ],
    "date": [
      "2004-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Asymptotic probability extraction for non- normal distributions of circuit performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Acar",
        "given": "E."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "family": "Su",
        "given": "H."
      },
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "Burns",
        "given": "J."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of the international symposium of low power electronic devices, Seoul"
    ],
    "date": [
      "2003-08"
    ],
    "pages": [
      "96–99"
    ],
    "title": [
      "Leakage and leakage sensitivity computation for combinational circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "1994-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "446–455"
    ],
    "title": [
      "A survey of power estimation techniques in VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of modern VLSI devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "family": "Wang",
        "given": "L."
      },
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2001-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1800–1810"
    ],
    "title": [
      "A circuit level perspective of the optimum gate oxide thickness"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Abu-Dayya",
        "given": "A.A."
      },
      {
        "family": "Beaulieu",
        "given": "N.C."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE 44th vehicular technology conference"
    ],
    "date": [
      "1994-06"
    ],
    "location": [
      "Stockholm"
    ],
    "pages": [
      "175–179"
    ],
    "title": [
      "Comparison of methods of computing correlated lognormal sum distributions and outages for digital wireless applications"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Shah",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "K."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Director",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2005-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "535–540"
    ],
    "title": [
      "Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2005-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "523–528"
    ],
    "title": [
      "Full-chip analysis of leakage power under process variations, including spatial correlations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Kwong",
        "given": "W."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "175–180"
    ],
    "title": [
      "Analysis and minimization techniques for total leakage considering gate oxide leakage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst",
      "Article"
    ],
    "date": [
      "2007-04"
    ],
    "issue": [
      "2",
      "27"
    ],
    "pages": [],
    "title": [
      "Prediction of leakage power under process uncertainties"
    ],
    "type": "article-journal",
    "volume": [
      "12",
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "W."
      },
      {
        "family": "Do",
        "given": "K.T."
      },
      {
        "family": "Kim",
        "given": "Y.H."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2010-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "602–615"
    ],
    "title": [
      "Statistical leakage estimation based on sequential addition of cell leakage currents"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Chopra",
        "given": "K."
      },
      {
        "family": "Shah",
        "given": "S."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on computer-aided design"
    ],
    "date": [
      "2005-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "1023–1028"
    ],
    "title": [
      "Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xiong",
        "given": "J."
      },
      {
        "family": "Zolotov",
        "given": "V."
      },
      {
        "family": "Venkateswaran",
        "given": "N."
      },
      {
        "family": "Visweswariah",
        "given": "C."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2006-07"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "63–68"
    ],
    "title": [
      "Criticality computation in parameterized statistical timing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Le",
        "given": "J."
      },
      {
        "family": "Celik",
        "given": "M."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on computer-aided design"
    ],
    "date": [
      "2005-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "844–851"
    ],
    "title": [
      "Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mogal",
        "given": "H."
      },
      {
        "family": "Qian",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on computer-aided design"
    ],
    "date": [
      "2007-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "340–343"
    ],
    "title": [
      "Clustering based pruning for statistical criticality computation under process variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yoshimura",
        "given": "T."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "1982-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "25–35"
    ],
    "title": [
      "Efficient algorithms for channel routing"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Mogal",
        "given": "H."
      },
      {
        "family": "Qian",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2009-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "350–363"
    ],
    "title": [
      "Fast and accurate statistical criticality computation under process variations"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "S.H."
      },
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "454–459"
    ],
    "title": [
      "Novel sizing algorithm for yield improvement under process variation in nanometer technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "D."
      },
      {
        "family": "Shenoy",
        "given": "N.V."
      },
      {
        "family": "Zhou",
        "given": "H."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on computer-aided design"
    ],
    "date": [
      "2005-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "1037–1042"
    ],
    "title": [
      "Statistical gate sizing for timing yield optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Chopra",
        "given": "K."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Zolotov",
        "given": "V."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "338–342"
    ],
    "title": [
      "Circuit optimization using statistical static timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Raj",
        "given": "S."
      },
      {
        "family": "Vrudhala",
        "given": "S.B.K."
      },
      {
        "family": "Wang",
        "given": "J."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "448–453"
    ],
    "title": [
      "A methodology to improve timing yield in the presence of process variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mani",
        "given": "M."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Orshansky",
        "given": "M."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2005-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "309–314"
    ],
    "title": [
      "An efficient algorithm for statistical power under timing yield constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davoodi",
        "given": "A."
      },
      {
        "family": "Srivastava",
        "given": "A."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2006-07"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "956–964"
    ],
    "title": [
      "Variability driven gate sizing for binning yield optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "J."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "160–173"
    ],
    "title": [
      "A scalable statistical static timing analyzer incorporating correlated non-Gaussian and Gaussian parameter variations"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "J."
      },
      {
        "family": "Nookala",
        "given": "V."
      },
      {
        "family": "Luo",
        "given": "T."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "315–320"
    ],
    "title": [
      "Robust gate sizing by geometric programming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "773–778"
    ],
    "title": [
      "Statistical optimization of leakage power consider process variations using dual-Vth and sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "783–787"
    ],
    "title": [
      "Power minimization using simultaneous gate sizing, dual Vdd and dual Vth assignment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Datta",
        "given": "A."
      },
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Banerjee",
        "given": "N."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceedings of design, automation, and test in Europe, Munich"
    ],
    "date": [
      "2005-03"
    ],
    "pages": [
      "926–931"
    ],
    "title": [
      "Statistical modeling of pipeline delay and design of pipeline under process variation to enhance yield in sub-100 nm technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "B."
      },
      {
        "family": "Wang",
        "given": "L."
      },
      {
        "family": "Abadir",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2006-07"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "149–154"
    ],
    "title": [
      "Refined statistical static timing analysis through learning spatial delay correlations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L."
      },
      {
        "family": "Bastani",
        "given": "P."
      },
      {
        "family": "Abadir",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2007-06"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "385–389"
    ],
    "title": [
      "Design-silicon timing correlation–a data mining perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abranmovici",
        "given": "M."
      },
      {
        "family": "Bradley",
        "given": "P."
      },
      {
        "family": "Dwarakanath",
        "given": "K."
      },
      {
        "family": "Levin",
        "given": "P."
      },
      {
        "family": "Memmi",
        "given": "G."
      },
      {
        "family": "Miller",
        "given": "D."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2006-07"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "7–12"
    ],
    "title": [
      "A reconfigurable design-for-debug infrastructure for SoCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J.W."
      },
      {
        "family": "Kao",
        "given": "J.T."
      },
      {
        "family": "Narendra",
        "given": "S.G."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Antoniadis",
        "given": "D.A."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2002-11"
    ],
    "pages": [
      "1396–1402"
    ],
    "title": [
      "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J.W."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2003-05"
    ],
    "pages": [
      "826–829"
    ],
    "title": [
      "Effectiveness of adaptive supply voltage and body bias for reducing the impact of parameter variations in low power and high performance microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J.W."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "Proceedings of the IEEE international symposium on circuits and systems, Kobe"
    ],
    "date": [
      "2005-05"
    ],
    "pages": [
      "23–26"
    ],
    "title": [
      "Adaptive circuit techniques to minimize variation impacts on microprocessor performance and power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "S."
      },
      {
        "family": "Krishnamurthy",
        "given": "S."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Bhunia",
        "given": "S."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on computer-aided design"
    ],
    "date": [
      "2007-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "401–404"
    ],
    "title": [
      "Low-overhead design technique for calibration of maximum frequency at multiple operating points"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "S."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Bhunia",
        "given": "S."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst",
      "Article"
    ],
    "date": [
      "2010-02"
    ],
    "issue": [
      "2",
      "34"
    ],
    "pages": [],
    "title": [
      "Low-overhead Fmax calibration at multiple operating points using delay-sensitivity-based path selection"
    ],
    "type": "article-journal",
    "volume": [
      "15",
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Q."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2007-06"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "497–502"
    ],
    "title": [
      "Confidence scalable post-silicon statistical delay prediction under process variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Q."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Proceedings of the International symposium on physical design"
    ],
    "date": [
      "2009-04"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "183–190"
    ],
    "title": [
      "Synthesizing a representative critical path for post-silicon delay prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fishburn",
        "given": "J.P."
      },
      {
        "family": "Dunlop",
        "given": "A.E."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Proceedings of the IEEE international conference on computer-aided design"
    ],
    "date": [
      "1985-11"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "326–328"
    ],
    "title": [
      "TILOS: a posynomial programming approach to transistor sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Li",
        "given": "Hai"
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2003-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "319–328"
    ],
    "title": [
      "A single-Vt low-leakage gated-ground cache for deep submicron"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A."
      },
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2001-04"
    ],
    "pages": [
      "658–665"
    ],
    "title": [
      "The impact of intrinsic device fluctuations on CMOS SRAM cell stability"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A."
      },
      {
        "family": "Kosonocky",
        "given": "S.V."
      },
      {
        "family": "Kowalczyk",
        "given": "S.P."
      },
      {
        "family": "Joshi",
        "given": "R.V."
      },
      {
        "family": "Chan",
        "given": "Y.H."
      },
      {
        "family": "Srinivasan",
        "given": "U."
      },
      {
        "family": "Wadhwa",
        "given": "J.K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Symposium on VLSI Circuits"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "292–293"
    ],
    "title": [
      "A transregional CMOS SRAM with single, logic VDD and dynamic power rails"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "338–342"
    ],
    "title": [
      "Parameter variation and impact on circuits and microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burnett",
        "given": "D."
      },
      {
        "family": "Erington",
        "given": "K."
      },
      {
        "family": "Subramanian",
        "given": "C."
      },
      {
        "family": "Baker",
        "given": "K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Symposium on VLSI Technology"
    ],
    "date": [
      "1994-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "15–16"
    ],
    "title": [
      "Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Bowhill",
        "given": "W.J."
      },
      {
        "family": "Fox",
        "given": "F."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Design of high-performance microprocessor circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chappell",
        "given": "B."
      },
      {
        "family": "Young",
        "given": "I."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2003-04"
    ],
    "genre": [
      "US Patent 6556471"
    ],
    "title": [
      "VDD modulated SRAM for highly scaled, high performance cache"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Cheemalavagu",
        "given": "S."
      },
      {
        "family": "Korkmaz",
        "given": "P."
      },
      {
        "family": "Palem",
        "given": "K.V."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "In; International conference on solid state devices and materials, Tokyo"
    ],
    "date": [
      "2004-09"
    ],
    "pages": [
      "402–403"
    ],
    "title": [
      "Ultra low-energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "family": "Kandemir",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "International symposium on code generation and optimization"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "141–152"
    ],
    "title": [
      "Optimizing address code generation for array-intensive DSP applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Q."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2005-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1286–1295"
    ],
    "title": [
      "Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "M."
      },
      {
        "family": "Schlessman",
        "given": "J."
      },
      {
        "family": "Wolf",
        "given": "W."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Asia and South Pacific design automation conference, Yokohama"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "823–828"
    ],
    "title": [
      "Accuracy-aware SRAM: a reconfigurable low power SRAM architecture for mobile multimedia applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cochran",
        "given": "W.G."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1977"
    ],
    "edition": [
      "3rd edn"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Sampling techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Djahromi",
        "given": "A.K."
      },
      {
        "family": "Eltawil",
        "given": "A.M."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      },
      {
        "family": "Kanj",
        "given": "R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE international symposium on quality electronic design"
    ],
    "date": [
      "2007-03"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "192–197"
    ],
    "title": [
      "Cross layer error exploitation for aggressive voltage scaling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Flautner",
        "given": "K."
      },
      {
        "family": "Nam",
        "given": "S.K."
      },
      {
        "family": "Martin",
        "given": "S."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "International symposium on computer architecture"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Anchorage, AK"
    ],
    "pages": [
      "148–157"
    ],
    "title": [
      "Drowsy caches: simple techniques for reducing leakage power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "George",
        "given": "J."
      },
      {
        "family": "Marr",
        "given": "B."
      },
      {
        "family": "Akgul",
        "given": "B.E.S."
      },
      {
        "family": "Palem",
        "given": "K.V."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "International conference on compilers"
    ],
    "date": [
      "2006-10"
    ],
    "note": [
      "architecture, and synthesis for embedded systems, Seoul"
    ],
    "title": [
      "Probabilistic arithmetic and energy efficient embedded signal processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hesterberg",
        "given": "T.C."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1988"
    ],
    "genre": [
      "Ph.D. Dissertation,"
    ],
    "publisher": [
      "Statistics Department, Stanford University"
    ],
    "title": [
      "Advances in importance sampling"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Horne",
        "given": "S."
      },
      {
        "family": "Klein",
        "given": "R.K."
      },
      {
        "family": "Selcuk",
        "given": "A.A."
      },
      {
        "family": "Kepler",
        "given": "N.J."
      },
      {
        "family": "Spence",
        "given": "C.A."
      },
      {
        "family": "Lee",
        "given": "R.T."
      },
      {
        "family": "Holst",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1998-08"
    ],
    "genre": [
      "US Patent 5796651"
    ],
    "title": [
      "Memory device using a reduced word line voltage during read operations and a method of accessing such a memory device"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Jess",
        "given": "J.A.G."
      },
      {
        "family": "Kalafala",
        "given": "K."
      },
      {
        "family": "Naidu",
        "given": "Otten",
        "suffix": "SR"
      },
      {
        "family": "RHJ",
        "given": "Visweswariah"
      },
      {
        "given": "C."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Design automation conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "932–937"
    ],
    "title": [
      "Statistical timing for parametric yield prediction of digital integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kanj",
        "given": "R."
      },
      {
        "family": "Joshi",
        "given": "R."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Design automation conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "69–72"
    ],
    "title": [
      "Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kawahara",
        "given": "T."
      },
      {
        "family": "Sakata",
        "given": "T."
      },
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Kawajiri",
        "given": "Y."
      },
      {
        "family": "Akiba",
        "given": "T."
      },
      {
        "family": "Kitsukawa",
        "given": "G."
      },
      {
        "family": "Aoki",
        "given": "M."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "1993-07"
    ],
    "pages": [
      "816–823"
    ],
    "title": [
      "A highspeed, small-area, threshold-voltage mismatch compensation sense amplifier for gigabit-scale DRAM arrays"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Kurdahi",
        "given": "F."
      },
      {
        "family": "Eltawil",
        "given": "A."
      },
      {
        "family": "Djahromi",
        "given": "A.K."
      },
      {
        "family": "Makhzan",
        "given": "M."
      },
      {
        "family": "Cheng",
        "given": "S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Euromicro conference on digital system design architectures"
    ],
    "date": [
      "2007-08"
    ],
    "location": [
      "Lübeck, Germany"
    ],
    "pages": [
      "8–15"
    ],
    "title": [
      "Error aware design.In"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mojumder",
        "given": "N.N."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "J.J."
      },
      {
        "family": "Chuang",
        "given": "C.T."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2010-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "75–84"
    ],
    "title": [
      "Self-Repairing SRAM using on-chip detection and compensation"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE/ACM international conference on computer aided design"
    ],
    "date": [
      "2004-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "10–13"
    ],
    "title": [
      "Statistical design and optimization of sram cell for yield enhancement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Trans Compu Aided Des Integ Circuits Sys"
    ],
    "date": [
      "2005-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1859–1880"
    ],
    "title": [
      "Modeling of failure probability and statistical design of SRAM array for yield enhancement in nano-scaled CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Datta",
        "given": "A."
      },
      {
        "family": "Park",
        "given": "D."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Symposium on VLSI circuits"
    ],
    "date": [
      "2006-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "132–133"
    ],
    "title": [
      "Self-repairing SRAM for reducing parametric failures in nanoscaled memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1370–1382"
    ],
    "title": [
      "Design of a process variation tolerant self-repairing SRAM for yield enhancement in nanoscaled CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Sys"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "174–183"
    ],
    "title": [
      "Reduction of parametric failures in sub-100-nm SRAM array using body bias"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Rao",
        "given": "R.M."
      },
      {
        "family": "Kim",
        "given": "J.J."
      },
      {
        "family": "Chuang",
        "given": "C.T."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE transactions very large scale integration (VLSI) systems"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "SRAM write-ability improvement with transient negative bit-line voltage"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Asian test symposium, Calcutta"
    ],
    "date": [
      "2005-12"
    ],
    "pages": [
      "176–181"
    ],
    "title": [
      "Leakage current based stabilization scheme for robust sense-amplifier design for yield enhancement in nano-scale SRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nassif",
        "suffix": "SR"
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Custom integrated circuit conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "223–228"
    ],
    "title": [
      "Modeling and analysis of manufacturing variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "el",
        "given": "Ohbayashi S.",
        "particle": "et"
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "2007-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "820–829"
    ],
    "title": [
      "A 65 nm SoC embedded 6T-SRAM design for manufacturing with read and write cell stabilizing circuits"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Papoulis",
        "given": "A."
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "MacGraw-Hill"
    ],
    "title": [
      "Probability, random variables and stochastic process"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Parke",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Midwest symposium on circuits and systems"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Sacramento, CA"
    ],
    "pages": [
      "209–212"
    ],
    "title": [
      "Optimization of DRAM sense amplifiers for the gigabit era"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Qin",
        "given": "H."
      },
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Markovic",
        "given": "D."
      },
      {
        "family": "Vladimirescu",
        "given": "A."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "International symposium on quality electronic design"
    ],
    "date": [
      "2004-03"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "55–60"
    ],
    "title": [
      "SRAM leakage suppression by minimizing standby supply voltage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Prentice-Hall, ch. 12,"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "pages": [
      "623–718"
    ],
    "title": [
      "Digital integrated circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Design automation conference"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "442–447"
    ],
    "title": [
      "Parametric yield estimation considering leakage variability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proc IEEE"
    ],
    "date": [
      "2003-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "305–327"
    ],
    "title": [
      "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Sarpeshkar",
        "given": "R."
      },
      {
        "family": "Wyatt",
        "given": "J.L."
      },
      {
        "family": "Lu",
        "given": "N.C."
      },
      {
        "family": "Gerber",
        "given": "P.D."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "1991-10"
    ],
    "pages": [
      "1413–1422"
    ],
    "title": [
      "Mismatch sensitivity of a simultaneously latched CMOS sense amplifier"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Schueller",
        "given": "G."
      },
      {
        "family": "Pradlewarter",
        "given": "H."
      },
      {
        "family": "Koutsourelakis",
        "given": "P.S."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "ASCE engineering mechanics conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Seattle, WA"
    ],
    "title": [
      "A comparative study of reliability estimation procedures for high dimensions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sub",
        "given": "J.W."
      },
      {
        "family": "Rho",
        "given": "K.M."
      },
      {
        "family": "Park",
        "given": "C.K."
      },
      {
        "family": "Koh",
        "given": "Y.H."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "1996-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1025–1028"
    ],
    "title": [
      "Offset-trimming bit-line sensing scheme for gigabitscale DRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "1997-12"
    ],
    "pages": [
      "369–376"
    ],
    "title": [
      "Intrinsic MOSFET parameter fluctuations due to random dopant placement"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "42."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of modern VLSI devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Visweswariah",
        "given": "C."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Design automation conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "343–347"
    ],
    "title": [
      "Death, taxes and failing chips"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wah",
        "given": "B.W."
      },
      {
        "family": "Chen",
        "given": "Y.-X."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE international conference on tools with artificial intelligence"
    ],
    "date": [
      "2000-11"
    ],
    "location": [
      "Vancouver, BC"
    ],
    "pages": [
      "286–293"
    ],
    "title": [
      "Constrained genetic algorithms and their applications in nonlinear constrained optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "Z."
      },
      {
        "family": "Bovik",
        "given": "A.C."
      },
      {
        "family": "Sheikh",
        "given": "H.R."
      },
      {
        "family": "Simoncelli",
        "given": "E.P."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans Image Process"
    ],
    "date": [
      "2004-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "600–612"
    ],
    "title": [
      "Image quality assessment: from error visibility to structural similarity"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Wicht",
        "given": "B."
      },
      {
        "family": "Nirschl",
        "given": "T."
      },
      {
        "family": "D-Landsiedel",
        "given": "Schmitt"
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "2004-07"
    ],
    "pages": [
      "1148–1158"
    ],
    "title": [
      "Yield and speed optimization of a latch type voltage sense amplifier"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Maeda",
        "given": "N."
      },
      {
        "family": "Shimazaki",
        "given": "Y."
      },
      {
        "family": "Osada1",
        "given": "K."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE international solid state circuit conference"
    ],
    "date": [
      "2008-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "383–385"
    ],
    "title": [
      "A 65 nm low-power high-density SRAM operable at 1.0 V under 3σ systematic variation using separate Vth monitoring and body bias for NMOS and PMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "S."
      },
      {
        "family": "Wolf",
        "given": "W."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE transactions on computers"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "714–716"
    ],
    "title": [
      "Power and performance analysis of motion estimation based on hardware and software realizations"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Yeung",
        "given": "J."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE international systems-on-chip conference"
    ],
    "date": [
      "2006-09"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "261–264"
    ],
    "title": [
      "Robust Sense Amplifier Design Under Random Dopant Fluctuations In Nano-Scale CMOS technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yi",
        "given": "K."
      },
      {
        "family": "Cheng",
        "given": "S.Y."
      },
      {
        "family": "Kurdahi",
        "given": "F."
      },
      {
        "family": "Eltawil",
        "given": "A."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Asia-Pacific computer system architecture conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Hsinchu, Taiwan"
    ],
    "pages": [
      "273–278"
    ],
    "title": [
      "A Partial memory Protection scheme for higher effective yield of embedded memory for video Data"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "K."
      },
      {
        "family": "Bhattacharya",
        "given": "U."
      },
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Hamzaoglu",
        "given": "F."
      },
      {
        "family": "Murray",
        "given": "D."
      },
      {
        "family": "Vallepalli",
        "given": "N."
      },
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Zheng",
        "given": "B."
      },
      {
        "family": "Bohr",
        "given": "M."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "International solid state circuits conference"
    ],
    "date": [
      "2005-02"
    ],
    "location": [
      "San"
    ],
    "title": [
      "A 3-GHz 70 MB SRAM in 65 nm CMOS technology with integrated column-based dynamic power supply"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandrakasan",
        "given": "A.P."
      },
      {
        "family": "Sheng",
        "given": "S."
      },
      {
        "family": "Broderson",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "1992-04"
    ],
    "pages": [
      "473–484"
    ],
    "title": [
      "Low-power CMOS digital design"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Soeleman",
        "given": "H."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Paul",
        "given": "B.C."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE international symposium on low power electronics (ISLPED"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "94–96"
    ],
    "title": [
      "Robust ultra-low power subthreshold DTMOS logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Soeleman",
        "given": "H."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Paul",
        "given": "B.C."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "90–99"
    ],
    "title": [
      "Robust Subthreshold logic for ultra-low power operation"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "A."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE J Solid-State Circuit"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "310–319"
    ],
    "title": [
      "A 180-mV subthreshold FET processor using a minimum energy design methodology"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE trans VLSI Syst"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "1213–1224"
    ],
    "title": [
      "Device/circuit/architecture codesign for ultra-low power digital sub-threshold operation"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Cannillo",
        "given": "F."
      },
      {
        "family": "Toumazou",
        "given": "C."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Electron Lett"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "23"
    ],
    "pages": [
      "1268–1269"
    ],
    "title": [
      "Nano-power subthreshold current-mode logic in sub-100 nm technologies"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Tajalli",
        "given": "A."
      },
      {
        "family": "Brauer",
        "given": "E.J."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      },
      {
        "family": "Vittoz",
        "given": "E."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits (JSSC"
    ],
    "date": [
      "2008-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1699–1710"
    ],
    "title": [
      "Subthreshold source-coupled logic circuits for ultra-low-power applications"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Nyathi",
        "given": "J."
      },
      {
        "family": "Bero",
        "given": "B."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "The Proceeding of ISLPED international symposium on low power electronic design"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "131–134"
    ],
    "title": [
      "Logic circuits operating in subthreshold voltages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Elgharbawy",
        "given": "W."
      },
      {
        "family": "Bayoumi",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceeding of ISVLSI"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "115–120"
    ],
    "title": [
      "New bulk dynamic threshold NMOS schemes for lowenergy subthreshold domino-like circuits"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "O."
      },
      {
        "family": "Amara",
        "given": "A."
      },
      {
        "family": "Vladimirescu",
        "given": "A."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceeding the Conference on Electron Device and Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "247–250"
    ],
    "title": [
      "Stability analysis of a 400 mV 4-transistor CMOS-SOI SRAM cell operated in subthreshold"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "family": "Clark",
        "given": "L.T."
      },
      {
        "family": "Chen",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "J Solid-State Circuits"
    ],
    "date": [
      "2006-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2344–2353"
    ],
    "title": [
      "An ultra-low-power memory with a subthreshold power supply voltage..IEEE"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Hanson",
        "given": "S."
      },
      {
        "family": "Seok",
        "given": "M."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "175–185"
    ],
    "title": [
      "Nanometer device scaling in subthreshold logic and SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B.H."
      },
      {
        "family": "Wang",
        "given": "A."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits (JSSC"
    ],
    "date": [
      "2005-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1778–1786"
    ],
    "title": [
      "Modeling and sizing for minimum energy operation in subthreshold circuits"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Keane",
        "given": "J."
      },
      {
        "family": "Eom",
        "given": "H."
      },
      {
        "family": "Kim",
        "given": "T.H."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2008-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "598–602"
    ],
    "title": [
      "Stack sizing for optimal drivability in subthreshold circuits"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Melek",
        "given": "L.A.P."
      },
      {
        "family": "Schneider",
        "given": "M.C."
      },
      {
        "family": "Galup-Montoro",
        "given": "C."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "The Proceeding of symposium On Integrated Circuits and System Design (SBCCI"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "267–272"
    ],
    "title": [
      "Body-bias compensation technique for subthreshold CMOS static logic gates"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "family": "Clark",
        "given": "L.T."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      ": Proceeding of international conference on Computer Design (ICCD"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "405–410"
    ],
    "title": [
      "Robust design of high fan-in/out subthreshold circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2005-02"
    ],
    "pages": [
      "237–247"
    ],
    "title": [
      "Device optimization for digital sub-threshold logic operation"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Chakraborty",
        "given": "S."
      },
      {
        "family": "Mallik",
        "given": "A."
      },
      {
        "family": "Sarkar",
        "given": "C.K."
      },
      {
        "family": "Rao",
        "given": "V.R."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2007-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "241–248"
    ],
    "title": [
      "Impact of halo doping on the subthreshold performance of deep-submicrometer CMOS Devices and circuits for ultralow power analog/mixed-signal applications"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2008-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "685–688"
    ],
    "title": [
      "Oxide thickness optimization for ultra-low power digital subthreshold operation"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Jayakumar",
        "given": "N."
      },
      {
        "family": "Gamache",
        "given": "B."
      },
      {
        "family": "Garg",
        "given": "R."
      },
      {
        "family": "Khatri",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceeding of Design Automation Conference (DAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "419–424"
    ],
    "title": [
      "A PLA based asynchronous micropipelining approach for subthreshold circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "I.J."
      },
      {
        "family": "Park",
        "given": "S.P."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits (JSSC"
    ],
    "date": [
      "2010-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "401–410"
    ],
    "title": [
      "Exploring asynchronous design techniques for processtolerant and energy-efficient subthreshold operation"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "RD",
        "given": "Jorgenson"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proc IEEE"
    ],
    "date": [
      "2010-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "299–314"
    ],
    "title": [
      "Ultralow-power operation in subthreshold regimes applying clockless logic"
    ],
    "type": "article-journal",
    "volume": [
      "98"
    ]
  },
  {
    "author": [
      {
        "family": "B",
        "given": "Zhai"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2009-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1127–1137"
    ],
    "title": [
      "Energy-efficient subthreshold processor design"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of modern VLSI devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "X."
      },
      {
        "family": "Lim",
        "given": "K.Y."
      },
      {
        "family": "Lim",
        "given": "D."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2000-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "214–221"
    ],
    "title": [
      "A general approach to compact threshold voltage formulation based on 2D numerical simulation and experimental correlation for deep-submicron ULSI technology development [CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C.H.-I."
      },
      {
        "family": "Soeleman",
        "given": "H."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2003-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1058–1067"
    ],
    "title": [
      "Ultra-low-power DLMS adaptive filter for hearing aid applications"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "F",
        "given": "Assaderaghi"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "1997-03"
    ],
    "pages": [
      "414–422"
    ],
    "title": [
      "Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Seok",
        "given": "M."
      },
      {
        "family": "Hanson",
        "given": "S."
      },
      {
        "family": "Lin",
        "given": "Y.-S."
      },
      {
        "family": "Foo",
        "given": "Z."
      },
      {
        "family": "Kim",
        "given": "D."
      },
      {
        "family": "Lee",
        "given": "Y."
      },
      {
        "family": "Liu",
        "given": "N."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Symposium on VLSI circuits. Digest technical papers"
    ],
    "date": [
      "2008",
      "2008-06-18"
    ],
    "pages": [
      "188–189"
    ],
    "title": [
      "The phoenix processor: a 30 pW platform for sensor applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "T.-H."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Keane",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE international symposium on Circuits and Systems"
    ],
    "date": [
      "2008-05",
      "2008"
    ],
    "pages": [
      "2574–2577"
    ],
    "title": [
      "Circuit techniques for ultra-low power subthreshold SRAMs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Verma",
        "given": "N."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "141–149"
    ],
    "title": [
      "A 256 kb 65 nm 8T Sub-threshold SRAM employing sense-amplifier redundancy"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceeding of IEEE symposium on VLSI circuits"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "40–41"
    ],
    "title": [
      "A new technique for standby leakage reduction in high performance circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S.K."
      },
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of IEEE"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Digital computation in sub-threshold region for ultra-low power operation: a device-circuit-system co-design perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kulkarni",
        "given": "J.P."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2007-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2303–2313"
    ],
    "title": [
      "A 160 mV robust schmitt trigger based subthreshold SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Kulkarni",
        "given": "J.P."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Park",
        "given": "S.P."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceeding of design automation conference"
    ],
    "date": [
      "2008-06"
    ],
    "pages": [
      "108–113"
    ],
    "title": [
      "Process variation tolerant SRAM for ultra-low voltage applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "I.J."
      },
      {
        "family": "Kim",
        "given": "J.-J."
      },
      {
        "family": "Park",
        "given": "S.P."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE International soli state circuits conference"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "387–389"
    ],
    "title": [
      "A 32 kb 10T sub-threshold SRAM array with bitinterleaving and differential read scheme in 90 nm CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Kulkarni",
        "given": "J.P."
      },
      {
        "family": "Hwang",
        "given": "M.-E."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Topical Meeting Silicon Monolithic Integrated Circuits in RF Systems"
    ],
    "date": [
      "2008-01"
    ],
    "pages": [
      "42–45"
    ],
    "title": [
      "Process tolerant ultralow voltage digital subthreshold design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Zolotov",
        "given": "V."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "International conference on computer-aided design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Statistical timing analysis for intra-die process variations with spatial correlations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "T.M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "MICRO 32: proceedings of the 32nd annual ACM/IEEE international symposium on microarchitecture"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Haifa, Israel"
    ],
    "title": [
      "DIVA: a reliable substrate for deep submicron microarchitecture design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aygun",
        "given": "K."
      },
      {
        "family": "Hill",
        "given": "M.J."
      },
      {
        "family": "Eilert",
        "given": "K."
      },
      {
        "family": "Radhakrishnan",
        "given": "R."
      },
      {
        "family": "Levin",
        "given": "A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Intel Technol J"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "26–44"
    ],
    "title": [
      "Power delivery for highperformance microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Designing reliable systems from unreliable components: the challenges of variability and degradation"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "family": "Tschanz",
        "given": "J.W."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Wilkerson",
        "given": "C.B."
      },
      {
        "family": "Lu",
        "given": "S.L."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2008",
      "2008"
    ],
    "location": [
      "In"
    ],
    "publisher": [
      "ISSCC"
    ],
    "title": [
      "Energy-efficient and metastability-immune timing-error detection and instruction replay-based recovery circuits for dynamic variation tolerance"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brooks",
        "given": "D."
      },
      {
        "family": "Martonosi",
        "given": "M."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2001"
    ],
    "note": [
      "In: International symposium on high-performance computer architecture (HPCA"
    ],
    "title": [
      "Dynamic thermal management for high-performance microprocessors"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Brooks",
        "given": "D."
      },
      {
        "family": "Bose",
        "given": "P."
      },
      {
        "family": "Schuster",
        "given": "S."
      },
      {
        "family": "Jacobson",
        "given": "H."
      },
      {
        "family": "Kudva",
        "given": "P."
      },
      {
        "family": "Buyuktosunoglu",
        "given": "A."
      },
      {
        "family": "Wellman",
        "given": "J.D."
      },
      {
        "family": "Zyuban",
        "given": "V."
      },
      {
        "family": "Gupta",
        "given": "M."
      },
      {
        "family": "Cook",
        "given": "P."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Power-aware microarchitecture: design and modeling challenges for the next generation microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "L.P."
      },
      {
        "family": "Du",
        "given": "C.D."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic:1–36"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers 15(1"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T.H."
      },
      {
        "family": "Chen",
        "given": "C.C.P."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "38th conference on design automation"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "title": [
      "Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Cher",
        "given": "C."
      },
      {
        "family": "Franke",
        "given": "H."
      },
      {
        "family": "Haman",
        "given": "H."
      },
      {
        "family": "Weger",
        "given": "A."
      },
      {
        "family": "Bose",
        "given": "P."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "International symposium on low power electronics and design (ISLPED"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Portland, OR"
    ],
    "title": [
      "Thermal-aware task scheduling at the system software level"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "El-Essawy",
        "given": "W."
      },
      {
        "family": "Albonesi",
        "given": "D."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "International symposium on low power electronics and design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Newport, CA"
    ],
    "title": [
      "Mitigating inductive noise in SMT processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ernst",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "N."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Pant",
        "given": "S."
      },
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Pham",
        "given": "T."
      },
      {
        "family": "Austin",
        "given": "C.Ziesler D.Blaauw K.F.T."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "In"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Deigo, CA"
    ],
    "title": [
      "Razor: a low-power pipeline based on circuit-level timing speculation"
    ],
    "type": "article-journal",
    "volume": [
      "MICRO’03"
    ]
  },
  {
    "author": [
      {
        "family": "Gara",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IBM J Res Technol"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2/3"
    ],
    "pages": [
      "195–212"
    ],
    "title": [
      "Overview of the blue gene/l system architecture"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Grochowski",
        "given": "E."
      },
      {
        "family": "Ayers",
        "given": "D."
      },
      {
        "family": "Tiwari",
        "given": "V."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "International symposium on high-performance computer architecture"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Boston, MA"
    ],
    "title": [
      "Microarchitectural simulation and control of di/dtinduced power supply voltage variation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2009"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "Harvard University"
    ],
    "title": [
      "Variation-aware processor architectures with aggressive operating margins"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "M.S."
      },
      {
        "family": "Rangan",
        "given": "K."
      },
      {
        "family": "Smith",
        "given": "M.D."
      },
      {
        "family": "Wei",
        "given": "G.Y."
      },
      {
        "family": "Brooks",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "ISLPED ’07"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Portland, OR"
    ],
    "title": [
      "Towards a software approach to mitigate voltage emergencies"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "M.S."
      },
      {
        "family": "Rangan",
        "given": "K."
      },
      {
        "family": "Smith",
        "given": "M.D."
      },
      {
        "family": "Wei",
        "given": "G.Y."
      },
      {
        "family": "Brooks",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "International symposium on high-performance computer architecture (HPCA"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Salt Lake City, UT"
    ],
    "title": [
      "DeCoR: a delayed commit and rollback mechanism for handling inductive noise in processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "M.S."
      },
      {
        "family": "Reddi",
        "given": "V.J."
      },
      {
        "family": "Holloway",
        "given": "G."
      },
      {
        "family": "Wei",
        "given": "G.Y."
      },
      {
        "family": "Brooks",
        "given": "D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Design automation and test in Europe (DATE"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Nice"
    ],
    "title": [
      "An event-guided approach to handling inductive noise in processors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "M.S."
      },
      {
        "family": "Rivers",
        "given": "J."
      },
      {
        "family": "Bose",
        "given": "P."
      },
      {
        "family": "Wei",
        "given": "G.Y."
      },
      {
        "family": "Brooks",
        "given": "D."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "International symposium on microarchitecture (MICRO"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "New York, NY"
    ],
    "title": [
      "Tribeca: design for PVT variations with local recovery and fine-grained adaptation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Herell",
        "given": "D."
      },
      {
        "family": "Becker",
        "given": "B."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE transactions on advanced packaging"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "240–248"
    ],
    "title": [
      "Modelling of power distribution systems for high-performance microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Hicks",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Intel Technol J"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "131–145"
    ],
    "title": [
      "45 nm transistor reliability"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C.K."
      },
      {
        "family": "Gignac",
        "given": "L."
      },
      {
        "family": "Rosenburg",
        "given": "R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Microelectron reliab"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "2–4"
    ],
    "pages": [
      "213–231"
    ],
    "title": [
      "Electromigration of cu/low dielectric constant interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Humenay",
        "given": "E."
      },
      {
        "family": "Tarjan",
        "given": "D."
      },
      {
        "family": "Skadron",
        "given": "K."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Design, automation and test in Europe (DATE"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Nice"
    ],
    "title": [
      "Impact of systematic process variations on symmetrical performance in chip multiprocessors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Iyer",
        "given": "A."
      },
      {
        "family": "Marculescu",
        "given": "D."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "International symposium on computer architecture"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Anchorage, AK"
    ],
    "title": [
      "Power and performance evaluation of globally asynchronous locally synchronous processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jackson",
        "given": "K."
      },
      {
        "family": "Wisniewski",
        "given": "M."
      },
      {
        "family": "Schmidt",
        "given": "D."
      },
      {
        "family": "Hild",
        "given": "U."
      },
      {
        "family": "Heisig",
        "given": "S."
      },
      {
        "family": "Yeh",
        "given": "P."
      },
      {
        "family": "Gellerich",
        "given": "W."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "16"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "IBM System z10 performance improvements with software and hardware synergy"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "James",
        "given": "N."
      },
      {
        "family": "Restle",
        "given": "P."
      },
      {
        "family": "Friedrich",
        "given": "J."
      },
      {
        "family": "Huott",
        "given": "B."
      },
      {
        "family": "McCredie",
        "given": "B."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "2007",
      "2007"
    ],
    "location": [
      "In"
    ],
    "publisher": [
      "ISSCC"
    ],
    "title": [
      "Comparison of split-versus connected-core supplies in the POWER6 microprocessor"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Joseph",
        "given": "R."
      },
      {
        "family": "Brooks",
        "given": "D."
      },
      {
        "family": "Martonosi",
        "given": "M."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "International symposium on high-performance computer architecture, Annaheim, CA TM"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Control techniques to eliminate voltage emergencies in high performance processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kalla",
        "given": "R."
      },
      {
        "family": "Sinharoy",
        "given": "B."
      },
      {
        "family": "Starke",
        "given": "W."
      },
      {
        "family": "Floyd",
        "given": "M."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "7–15"
    ],
    "title": [
      "Power7 : IBM’s next generation server processor"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Krishnan",
        "given": "A.T."
      },
      {
        "family": "Reddy",
        "given": "V."
      },
      {
        "family": "Aldrich",
        "given": "D."
      },
      {
        "family": "Raval",
        "given": "J."
      },
      {
        "family": "Christensen",
        "given": "K."
      },
      {
        "family": "Rosal",
        "given": "J."
      },
      {
        "family": "O’Brien",
        "given": "C."
      },
      {
        "family": "Khamankar",
        "given": "R."
      },
      {
        "family": "Marshall",
        "given": "A."
      },
      {
        "family": "Loh",
        "given": "W.K."
      },
      {
        "family": "McKee",
        "given": "R."
      },
      {
        "family": "Krishnan",
        "given": "S."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "International electron devices meeting"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Sram cell static noise margin and vmin sensitivity to transistor degradation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krum",
        "given": "A."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "The CRC handbook of thermal engineering, CRC"
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "family": "Kreith",
        "given": "F."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "title": [
      "Thermal management"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kurd",
        "given": "N."
      },
      {
        "family": "Douglas",
        "given": "J."
      },
      {
        "family": "Mosalikanti",
        "given": "P."
      },
      {
        "family": "Kumar",
        "given": "R."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE symposium on VLSI circuits"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Next generation intel micro-architecture (Nehalem) clocking architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kursun",
        "given": "E."
      },
      {
        "family": "Cher",
        "given": "C.Y."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "International conference on computer design (ICCD), Lake Tahoe"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "CA"
    ],
    "title": [
      "Variation-aware thermal characterization and management of multi-core architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Y."
      },
      {
        "family": "Kim",
        "given": "Y.M."
      },
      {
        "family": "Mintarno",
        "given": "E."
      },
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Gardner",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Design and Test"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "28–39"
    ],
    "title": [
      "Overcoming early-life failure and aging for robust systems"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Liang",
        "given": "X."
      },
      {
        "family": "Brooks",
        "given": "D."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "International symposium on microarchitecture (ISCA"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Boston, MA"
    ],
    "title": [
      "Mitigating the impact of process variations on processor register files and execution Units"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liang",
        "given": "X."
      },
      {
        "family": "Wei",
        "given": "G.Y."
      },
      {
        "family": "Brooks",
        "given": "D."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "International symposium on computer architecture (ISCA-35"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Beijing, China"
    ],
    "title": [
      "ReVIVaL: Variation tolerant architecture using voltage interpolation and variable latency"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "J",
        "given": "McPherson"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1771–1778"
    ],
    "title": [
      "Trends in the ultimate breakdown strength of high dielectric-constant materials"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Mukherjee",
        "given": "S."
      }
    ],
    "citation-number": [
      "37."
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Gupta",
        "given": "M.S."
      },
      {
        "family": "Bose",
        "given": "P."
      }
    ],
    "pages": [
      "246"
    ],
    "publisher": [
      "Morgan Kaufmann, San Francisco"
    ],
    "title": [
      "Architecture design for soft errors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ndai",
        "given": "P."
      },
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Trans Compu"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "940–951"
    ],
    "title": [
      "Within-die variation aware scheduling in superscalar processors for improved througput"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Pae",
        "given": "S."
      },
      {
        "family": "Maiz",
        "given": "J."
      },
      {
        "family": "Prasad",
        "given": "C."
      },
      {
        "family": "Woolery",
        "given": "B."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Trans Device Mater Reliab"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "519–525"
    ],
    "title": [
      "Effect of bti degradation on transistor variability in advanced semiconductor technologies"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "D."
      },
      {
        "family": "Nicopoulos",
        "given": "C."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Das",
        "given": "C.R."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of international conference on dependable systems and networks (DSN"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "pages": [
      "93–104"
    ],
    "title": [
      "Exploring fault-tolerant network-on-chip architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "L."
      },
      {
        "family": "Anderson",
        "given": "R.E."
      },
      {
        "family": "Roy",
        "given": "T."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceedings of the Pacific Rim/ASME international electronic packaging technical conference and exibition"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Chip-package resonance in core power supply structures for a high power microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "L",
        "given": "Spainhower"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Proceedings of fault-tolerant computing symposium"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Design for fault tolerance in ES 9000 Model 900"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "J."
      },
      {
        "family": "Adve",
        "given": "S."
      },
      {
        "family": "Bose",
        "given": "P."
      },
      {
        "family": "Rivers",
        "given": "J."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "International symposium on computer architecture (ISCA"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Munchen"
    ],
    "title": [
      "The case for lifetime reliability-aware microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "J."
      },
      {
        "family": "Adve",
        "given": "S.A."
      },
      {
        "family": "Bose",
        "given": "P."
      },
      {
        "family": "Rivers",
        "given": "J."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "International conference on dependable systems and networks (DSN"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Florence"
    ],
    "title": [
      "The impact of technology scaling on lifetime reliability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "J."
      },
      {
        "family": "Adve",
        "given": "S."
      },
      {
        "family": "Bose",
        "given": "P."
      },
      {
        "family": "Rivers",
        "given": "J."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "International symposium on computer architecture (ISCA"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Madison, WI"
    ],
    "title": [
      "Exploiting structural duplication for lifetime reliability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "J."
      },
      {
        "family": "Adve",
        "given": "S."
      },
      {
        "family": "Bose",
        "given": "P."
      },
      {
        "family": "Rivers",
        "given": "J."
      }
    ],
    "citation-number": [
      "62."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "In"
    ],
    "publisher": [
      "IEEE Micro"
    ],
    "title": [
      "Lifetime reliability: toward an architectural solution"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stathis",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "IBM J Res Technol"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "265–286"
    ],
    "title": [
      "Reliability limits for the gate insulator in cmos technology"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Stathis",
        "given": "J.H."
      },
      {
        "family": "Zafar",
        "given": "S."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Microelectron Reliab"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "2–4"
    ],
    "pages": [
      "270–286"
    ],
    "title": [
      "The negative bias temperature instability in mos devices: a review"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Teodorescu",
        "given": "R."
      },
      {
        "family": "Nakano",
        "given": "J."
      },
      {
        "family": "Tiwari",
        "given": "A."
      },
      {
        "family": "Torrellas",
        "given": "J."
      }
    ],
    "citation-number": [
      "65."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "In",
      "Chicago, IL"
    ],
    "publisher": [
      "MICRO"
    ],
    "title": [
      "Mitigating parameter variation with dynamic fine-grain body biasing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Kao",
        "given": "J."
      },
      {
        "family": "Narendra",
        "given": "S."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "J Solid-State Circuits"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1396–1402"
    ],
    "title": [
      "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Dighe",
        "given": "S."
      },
      {
        "family": "Howard",
        "given": "J."
      },
      {
        "family": "Ruhl",
        "given": "G."
      },
      {
        "family": "Vangal",
        "given": "S."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Hoskote",
        "given": "Y."
      },
      {
        "family": "Wilson",
        "given": "H."
      },
      {
        "family": "Lam",
        "given": "C."
      },
      {
        "family": "Shuman",
        "given": "M."
      },
      {
        "family": "Tokunaga",
        "given": "C."
      },
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Tang",
        "given": "S."
      },
      {
        "family": "Finan",
        "given": "D."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Borkar",
        "given": "N."
      },
      {
        "family": "Kurd",
        "given": "N."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "67."
    ],
    "date": [
      "2007",
      "2007"
    ],
    "location": [
      "In"
    ],
    "publisher": [
      "ISSCC"
    ],
    "title": [
      "Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "E",
        "given": "Wu"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "68."
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1787–1798"
    ],
    "title": [
      "Interplay of voltage and temperature acceleration of oxide breakdown for ultra-thin gate dioxides"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "I.S.S.C.C."
      }
    ],
    "citation-number": [
      "69."
    ],
    "date": [
      "2010"
    ],
    "genre": [
      "Trends Report:"
    ],
    "type": "report",
    "url": [
      "http://isscc.org/doc/2010/ISSCC2010_TechTrends.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Zafar",
        "given": "S."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "J Appl Phys"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "Statistical mechanics based model fo negative bias temperature instability (nbti) in mosfets"
    ],
    "type": "article-journal",
    "volume": [
      "97"
    ]
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Zafar"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "IEEE Trans Dev Mater Reliab"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "45–64"
    ],
    "title": [
      "Threshold voltage instabilities in high-k gate dielectric stacks"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Abdallah",
        "given": "R.A."
      },
      {
        "family": "Shanbhag",
        "given": "N.R."
      }
    ],
    "container-title": [
      "IEEE Trans Sig Process"
    ],
    "date": [
      "2009-12"
    ],
    "genre": [
      "References 1."
    ],
    "pages": [
      "4906–4917"
    ],
    "title": [
      "Error-resilient low-power viterbi decoder architectures"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Asia South Pacific design automation conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Shanghai"
    ],
    "pages": [
      "2–7"
    ],
    "title": [
      "Opportunities and challenges for better than worst case design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bahar",
        "given": "R.I."
      },
      {
        "family": "Mundy",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE/ACM international conference on computer aided-design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "480–486"
    ],
    "title": [
      "A probabilistic-based design methodology for nanoscale computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Banerjee",
        "given": "N."
      },
      {
        "family": "Karakonstantis",
        "given": "G."
      },
      {
        "family": "Choi",
        "given": "J.H."
      },
      {
        "family": "Chacrabarti",
        "given": "C."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans Comput-Aided Des Integr Circuit Syst"
    ],
    "date": [
      "2009-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1127–1137"
    ],
    "title": [
      "Design methodology for low power dissipation and parametric robustness through output quality modulation: application to color interpolation filtering"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Bansal",
        "given": "N."
      },
      {
        "family": "Lahiri",
        "given": "K."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Chakradhar",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE international conference on VLSI design, Kolkata"
    ],
    "date": [
      "2005-01"
    ],
    "pages": [
      "579–585"
    ],
    "title": [
      "Power monitors: a framework for system level power estimation using heterogeneous power models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A."
      },
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2001-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "658–665"
    ],
    "title": [
      "The impact of intrinsic device fluctuations on CMOS SRAM cell stability"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "10–16"
    ],
    "title": [
      "Designing reliable systems from unreliable components: The challenges of transistor variability and degradation"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE design automation conference"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "338–342"
    ],
    "title": [
      "Parameter variations and impact on circuits and microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Wilkerson",
        "given": "C."
      },
      {
        "family": "Lu",
        "given": "S.-L."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE international conference on integrated circuit design and technology"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "155–158"
    ],
    "title": [
      "Energy-efficient and metastability-immune timing-error detection and recovery circuits for dynamic variation tolerance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "family": "Duvall",
        "given": "S.G."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2002-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "183–190"
    ],
    "title": [
      "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale Integration"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "J Inf Control"
    ],
    "date": [
      "1967-10"
    ],
    "pages": [
      "402–422"
    ],
    "title": [
      "Adaptive computers"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE digital system design conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Lille"
    ],
    "title": [
      "Multi-media Applications and Imprecise Computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandra",
        "given": "S."
      },
      {
        "family": "Lahiri",
        "given": "K."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1220–1232"
    ],
    "title": [
      "Variation tolerant dynamic power management at the system level"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Broadersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "1998"
    ],
    "note": [
      "Low power CMOS design.Wiley-IEEE"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE international conferenc on computer aided design"
    ],
    "date": [
      "2003-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "621–625"
    ],
    "title": [
      "Statistical timing analysis considering spatial correlations using a single PERT-like traversal"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "I.Chang",
        "given": "J."
      },
      {
        "family": "D",
        "given": "Mohapatra"
      },
      {
        "family": "K",
        "given": "Roy"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE design automation conference"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "670–675"
    ],
    "title": [
      "A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors.In"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T."
      },
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2003-10"
    ],
    "pages": [
      "888–899"
    ],
    "title": [
      "Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Chippa",
        "given": "V.K."
      },
      {
        "family": "Mohapatra",
        "given": "D."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Chakradhar",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE design automation conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "J.H."
      },
      {
        "family": "Schlessman",
        "given": "J."
      },
      {
        "family": "Wolf",
        "given": "W."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Asia South Pacific design automation conference"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Yokohama"
    ],
    "title": [
      "Accuracy-aware SRAM: a reconfigurable low power SRAM architecture for mobile multimedia applications.In"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "J.H."
      },
      {
        "family": "Banerjee",
        "given": "N."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Trans CAD Integr Circ Syst"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "87–97"
    ],
    "title": [
      "Variation-aware low-power synthesis methodology for fixed-point FIR filters"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Chong",
        "given": "E."
      },
      {
        "family": "Zak",
        "given": "S.H."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "2008"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Wiley-Interscience"
    ],
    "title": [
      "An introduction to optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dao",
        "given": "H.Q."
      },
      {
        "family": "Zeydel",
        "given": "B.R."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "122–134"
    ],
    "title": [
      "Energy optimization of pipelined digital systems using circuit sizing and supply scaling"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Man H",
        "particle": "De"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE international solid-state circuits conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "29–35"
    ],
    "title": [
      "Ambient intelligence: gigascale dreams and nanoscale realities"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ernst",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Pant",
        "given": "S."
      },
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Pham",
        "given": "T."
      },
      {
        "family": "Ziesler",
        "given": "C."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Flautner",
        "given": "K."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "10–20"
    ],
    "publisher": [
      "IEEE Microw"
    ],
    "title": [
      "Razor: circuit-level correction of timing errors for low-power operation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Garg",
        "given": "S."
      },
      {
        "family": "Marculescu",
        "given": "D."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Trans Des Autom Electron Syst"
    ],
    "date": [
      "2008-09"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "59–84"
    ],
    "title": [
      "System-level process variation driven throughput analysis for single and multiple voltage-frequency island designs.ACM"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "George",
        "given": "J."
      },
      {
        "family": "Marr",
        "given": "B."
      },
      {
        "family": "Akgul",
        "given": "B.E.S."
      },
      {
        "family": "Palem",
        "given": "K."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on compilers, architecture, and synthesis for embedded systems, Seoul"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "158–168"
    ],
    "title": [
      "Probabilistic arithmetic and energy efficient embedded signal processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "S."
      },
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "1947–1956"
    ],
    "title": [
      "CRISTA: a new paradigm for low-power, variationtolerant, and adaptive circuit synthesis using critical path isolation"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Hegde",
        "given": "R."
      },
      {
        "family": "Shanbhag",
        "given": "N.R."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2001-12"
    ],
    "pages": [
      "813–823"
    ],
    "title": [
      "Soft digital signal processing"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Hughes",
        "given": "C.J."
      },
      {
        "family": "Srinivasan",
        "given": "J."
      },
      {
        "family": "Adve",
        "given": "S.V."
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "2001-12"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "250–261"
    ],
    "publisher": [
      "IEEE Micro"
    ],
    "title": [
      "Saving energy with architectural and frequency adaptations for multimedia applications"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "30."
    ],
    "title": [
      "International Technology Roadmap for Semiconductors"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net/reports.html"
    ]
  },
  {
    "author": [
      {
        "family": "Jung",
        "given": "H."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE/ACM design automation and test in Europe"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Resilient dynamic power management under uncertainty"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Karakonstantis",
        "given": "G."
      },
      {
        "family": "Mohapatra",
        "given": "D."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE workshop on signal processing systems"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Tampere, Finland"
    ],
    "title": [
      "System level DSP synthesis using voltage overscaling, unequal error protection & adaptive quality tuning"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Karakonstantis",
        "given": "G."
      },
      {
        "family": "Panagopoulos",
        "given": "G."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE international symposium on low power electronics and design"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "HERQULES: system level crosslayer design exploration for efficient energy-quality trade-offs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karakonstantis",
        "given": "G."
      },
      {
        "family": "Banerjee",
        "given": "N."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2009-11"
    ],
    "pages": [
      "1–11"
    ],
    "title": [
      "Process-variation resilient & voltage scalable DCT architecture for robust low-power computing"
    ],
    "type": "article-journal",
    "volume": [
      "99"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Hsu",
        "given": "S."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "646–649"
    ],
    "title": [
      "A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Koren",
        "given": "I."
      },
      {
        "family": "Krishna",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Fault-tolerant systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Ramchandran",
        "given": "K."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Sauta Clara, CA"
    ],
    "pages": [
      "782–787"
    ],
    "title": [
      "SRAM supply voltage scaling: a reliability perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kurdahi",
        "given": "F.J."
      },
      {
        "family": "Eltawil",
        "given": "A."
      },
      {
        "family": "Yi",
        "given": "K."
      },
      {
        "family": "Cheng",
        "given": "S."
      },
      {
        "family": "Khajeh",
        "given": "A."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "852–856"
    ],
    "title": [
      "Low-power multimedia system design by aggressive voltage scaling"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Leem",
        "given": "L."
      },
      {
        "family": "Cho",
        "given": "H."
      },
      {
        "family": "Bau",
        "given": "J."
      },
      {
        "family": "Jacobson",
        "given": "Q."
      },
      {
        "family": "Mitra",
        "given": "S."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE/ACM design automation and test in Europe"
    ],
    "date": [
      "2010-03",
      "1560"
    ],
    "location": [
      "Dresden"
    ],
    "title": [
      "ERSA: error-resilient system architecture for probabilistic applications"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Marcovic",
        "given": "D."
      },
      {
        "family": "Nikolic",
        "given": "Stojanovic V."
      },
      {
        "family": "B",
        "given": "Horowitz"
      },
      {
        "family": "MA",
        "given": "Brodersen"
      },
      {
        "given": "R.W."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE J"
    ],
    "date": [
      "2004"
    ],
    "note": [
      "Solid-State Circuits 1282–1293"
    ],
    "title": [
      "Methods for true energy-performance optimization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mohapatra",
        "given": "D."
      },
      {
        "family": "Karakonstantis",
        "given": "G."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "195–200"
    ],
    "title": [
      "Significance driven computation: a voltagescalable, variation-aware, quality-tuning motion estimator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE international test conference"
    ],
    "date": [
      "2005-11"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "1135–1144"
    ],
    "title": [
      "Reliable and self-repairing SRAM in nano-scale technologies using leakage and delay monitoring"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narayanan",
        "given": "S."
      },
      {
        "family": "Sartori",
        "given": "J."
      },
      {
        "family": "Kumar",
        "given": "R."
      },
      {
        "family": "Jones",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE/ACM design automation and test in Europe"
    ],
    "date": [
      "2010-03"
    ],
    "title": [
      "Scalable stochastic processors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Palem",
        "given": "K.V."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "ACM proceedings of international conference on compilers, Architecture and Synthesis for Embedded Systems, Grenoble"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "113–116"
    ],
    "title": [
      "Energy aware algorithm design via probabilistic computing: from algorithms and models to Moore’s law and novel (semiconductor) devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Palem",
        "given": "K.V."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1123–1137"
    ],
    "title": [
      "Energy aware computing through probabilistic switching: a study of limits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Palem",
        "given": "K.V."
      },
      {
        "family": "Chakrapani",
        "given": "L.N."
      },
      {
        "family": "Kedem",
        "given": "Z.M."
      },
      {
        "family": "Avinash",
        "given": "L."
      },
      {
        "family": "Muntimadugu",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "ACM proceedings of international conference on compilers, architecture and synthesis for embedded systems, Grenoble"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "1–10"
    ],
    "title": [
      "Sustaining moore’s law in embedded computing through probabilistic and approximate design: retrospects and prospects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "47."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Power aware design methodologies"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Rabaey"
      }
    ],
    "citation-number": [
      "48."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Low power design essentials"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rosing",
        "given": "T.S."
      },
      {
        "family": "Mihic",
        "given": "K."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "391–401"
    ],
    "title": [
      "Power and reliability management of SOCs"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Prasad",
        "given": "S."
      }
    ],
    "citation-number": [
      "50."
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Low-power CMOS VLSI circuit design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "584–594"
    ],
    "title": [
      "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Shanbbhag",
        "given": "N.R."
      },
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Veciana",
        "given": "G.",
        "particle": "De"
      },
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "Marculescu",
        "given": "R."
      },
      {
        "family": "Roychowdhury",
        "given": "J."
      },
      {
        "family": "Jones",
        "given": "D."
      },
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "334–343"
    ],
    "title": [
      "The search for alternative computational paradigms"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Shearer",
        "given": "F."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Elsevier"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Power management in mobile devices"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Shim",
        "given": "B."
      },
      {
        "family": "Sridhara",
        "suffix": "SR"
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "497–510"
    ],
    "title": [
      "Reliable low-power digital signal processing via reduced precision redundancy"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Shrivastava",
        "given": "A."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "55."
    ],
    "date": [
      "2005"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Statistical Analysis and Optimization for VLSI: Timing and Power"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "135–145"
    ],
    "title": [
      "Energy scalable system design"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "D",
        "given": "Srivastava A.Sylvester"
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "IEEE international conference of computer aided design"
    ],
    "date": [
      "2004-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "808–813"
    ],
    "title": [
      "A general framework for probabilistic low-power design space exploration considering process variation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Bowman",
        "given": "K."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "IEEE design automation conference, anaheim, CA"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "762–763"
    ],
    "title": [
      "Variation-tolerant circuits: circuit solutions and techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Varatkar",
        "given": "G."
      },
      {
        "family": "Shanbhag",
        "given": "N.R."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2008-10"
    ],
    "pages": [
      "1399–1412"
    ],
    "title": [
      "Error-resilient motion estimation architecture"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Varatkar",
        "given": "G.V."
      },
      {
        "family": "Narayanan",
        "given": "S."
      },
      {
        "family": "Shanbhag",
        "given": "N.R."
      },
      {
        "family": "Jones",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "60."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "In",
      "Seattle, WA"
    ],
    "publisher": [
      "IEEE ISCAS"
    ],
    "title": [
      "Variation tolerant, low-power PN-code acquisition using stochastic sensor NOC"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Neumann J",
        "particle": "von"
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Automata Studies"
    ],
    "date": [
      "1956"
    ],
    "pages": [
      "43–98"
    ],
    "title": [
      "Probabilistic logic and synthesis of reliable organisms form unreliable components"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L."
      },
      {
        "family": "Shanbhag",
        "given": "N.R."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "IEEE Trans Sig Process"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "575–583"
    ],
    "title": [
      "Low-power filtering via adaptive error cancellation"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L."
      },
      {
        "family": "Nicopoulos",
        "given": "C."
      },
      {
        "family": "Wu",
        "given": "X."
      },
      {
        "family": "Xie",
        "given": "Y."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "IEEE international conference on computer aided design"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Variation-aware task allocation and scheduling for MPSoC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yeo",
        "given": "K.-S."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "64."
    ],
    "date": [
      "2005"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "Low Voltage, Low Power VLSI subsystems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "W."
      },
      {
        "family": "Nahrstedt",
        "given": "K."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Proceedings of ACM symposium on operating systems principles"
    ],
    "date": [
      "2003-10"
    ],
    "title": [
      "Energy-efficient soft real-time CPU scheduling for mobile multimedia systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zyuban",
        "given": "V."
      },
      {
        "family": "Strenski",
        "given": "P."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "IEEE international symposium on low power electronics and design"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "1."
    ],
    "type": null,
    "url": [
      "http://cseweb.ucsd.edu/classes/wi10/cse241a/slides/Ch1_Introduction.pptx"
    ]
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "75"
    ],
    "title": [
      "Design and reliability challenges in nanometer technologies"
    ],
    "type": "article-journal",
    "volume": [
      "04"
    ]
  },
  {
    "citation-number": [
      "3."
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:",
      "accessed 4/12/2010"
    ],
    "title": [
      "The international technology roadmap for semiconductors ITRS WEBSITE"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_Yield.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1370–1382"
    ],
    "title": [
      "Design of a process variation tolerant self-repairing SRAM for yield enhancement in nanoscaled CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Azizi",
        "given": "N."
      },
      {
        "family": "Khellah",
        "given": "M.M."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "DAC’"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "529–534"
    ],
    "title": [
      "Variations-aware low-power design with voltage scaling"
    ],
    "type": "article-journal",
    "volume": [
      "05"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T."
      },
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2003-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "888–899"
    ],
    "title": [
      "Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Hsu",
        "given": "S."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2006-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "646–649"
    ],
    "title": [
      "A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Kimand",
        "given": "T."
      },
      {
        "family": "Kim",
        "given": "B."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Microw Wirel Compon Lett"
    ],
    "date": [
      "2006-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "182–184"
    ],
    "title": [
      "Post-linearization of cascade CMOS low noise amplifier using folded PMOS IMD sinker"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Sivonen",
        "given": "P."
      },
      {
        "family": "Vilander",
        "given": "A."
      },
      {
        "family": "Parssinen",
        "given": "A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans Circuits Syst I: Reg Papers"
    ],
    "date": [
      "2004-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1702–1707"
    ],
    "title": [
      "A gain stabilization technique for tuned RF low-noise amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "F."
      },
      {
        "family": "Weber",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE international symposium on communications and information technology, 2004 (ISCIT 2004"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "43–46"
    ],
    "title": [
      "A novel process-variation insensitive network for on-chip impedance matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "YT",
        "given": "Tee"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE radio frequency integrated circuits (RFIC 2003) Symposium"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "551–554"
    ],
    "title": [
      "Design techniques to combat process, temperature and supply variations in Bluetooth RFIC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Han",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "B.S."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2010-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "305–314"
    ],
    "title": [
      "DSP-driven self-tuning of RF circuits for processinduced performance variability"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE international symposium on circuits and systems, 2008 (ISCAS 2008"
    ],
    "date": [
      "2008",
      "2008-05-18"
    ],
    "pages": [
      "392–395,"
    ],
    "title": [
      "Design of process variation tolerant radio frequency low noise amplifier"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Senguttuvan",
        "given": "R."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE radio and wireless symposium"
    ],
    "date": [
      "2008-01"
    ],
    "pages": [
      ", 21–24"
    ],
    "title": [
      "Concurrent PAR and power amplifier adaptation for power efficient operation of WiMAX OFDM transmitters"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "T."
      },
      {
        "family": "Gopalan",
        "given": "A."
      },
      {
        "family": "Washburn",
        "given": "C."
      },
      {
        "family": "Mukund",
        "given": "P.R."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans Circuits Syst II Exp Briefs"
    ],
    "date": [
      "2005-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "821–825"
    ],
    "title": [
      "Self-calibration of input-match in RF front-end circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Palaskas",
        "given": "Y."
      },
      {
        "family": "Taylor",
        "given": "S.S."
      },
      {
        "family": "Pellerano",
        "given": "S."
      },
      {
        "family": "Rippke",
        "given": "I."
      },
      {
        "family": "Bishop",
        "given": "R."
      },
      {
        "family": "Ravi",
        "given": "A."
      },
      {
        "family": "Lakdawala",
        "given": "H."
      },
      {
        "family": "Soumyanath",
        "given": "K."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2006-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1757–1763"
    ],
    "title": [
      "A 5-GHz 20-dBm power amplifier with digitally assisted AM-PM correction in a 90-nm CMOS process"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Malla",
        "given": "P."
      },
      {
        "family": "Lakdawala",
        "given": "H."
      },
      {
        "family": "Kornegay",
        "given": "K."
      },
      {
        "family": "Soumyanath",
        "given": "K."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE international solid-State Circuits Conference, 2008 (ISSCC 2008). Digest of Technical Papers"
    ],
    "date": [
      "2008",
      "2008-02-03"
    ],
    "pages": [
      "496–631,"
    ],
    "title": [
      "A 28 mW Spectrum-sensing reconfigurable 20 MHz 72dB-SNR 70dB-SNDR DT ADC for 802.11n/WiMAX Receivers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Senguttuvan",
        "given": "R."
      },
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "21st international conference on VLSI design, 2008 (VLSID 2008"
    ],
    "date": [
      "2008",
      "2008-01-04"
    ],
    "pages": [
      "65–70,"
    ],
    "title": [
      "Concurrent multi-dimensional adaptation for lowpower operation in wireless devices"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "19."
    ],
    "date": [
      "2004"
    ],
    "note": [
      "Available:",
      "accessed 9/15/2010"
    ],
    "pages": [
      "1–857"
    ],
    "title": [
      "IEEE standard for local and metropolitan area networks part 16: air interface for fixed broadband wireless access systems"
    ],
    "type": null,
    "url": [
      "http://standards.ieee.org/getieee802/download/802.16-2004.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Gil-Garcia",
        "given": "A."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Agilent technologies"
    ],
    "note": [
      "Available:",
      "accessed 3/10/2010"
    ],
    "title": [
      "Output power-control loop design for GSM mobile phones"
    ],
    "type": "article-journal",
    "url": [
      "http://www.analogzone.com/hft_1206.pdf"
    ]
  },
  {
    "citation-number": [
      "21."
    ],
    "note": [
      "Available:",
      "accessed 3/10/2010"
    ],
    "title": [
      "Agilent ACPM-7891Tri-Band power amplifier module EGSM, DCS and PCS multislot GPRS. Data Sheet and application note"
    ],
    "type": null,
    "url": [
      "http://www.datasheetcatalog.org/"
    ]
  },
  {
    "citation-number": [
      "22."
    ],
    "note": [
      "Available:",
      "accessed 3/10/2010"
    ],
    "title": [
      "A multi-band GSM/GPRS power amplifier controller. Application Brief 122"
    ],
    "type": null,
    "url": [
      "http://www.national.com/appbriefs/files/AppBrief122.pdf"
    ]
  },
  {
    "citation-number": [
      "23."
    ],
    "note": [
      "accessed 3/10/2010"
    ],
    "title": [
      "Control loop design for GSM mobile phone applications. White paper, avago technologies"
    ],
    "type": null,
    "url": [
      "http://avagotech.com/docs/AV02-2414EN"
    ]
  },
  {
    "citation-number": [
      "24."
    ],
    "note": [
      "Tutorial Available:"
    ],
    "title": [
      "GSM power control and power class"
    ],
    "type": null,
    "url": [
      "http://www.radio-lectronics.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Minnis",
        "given": "B.J."
      },
      {
        "family": "Moore",
        "given": "P.A."
      },
      {
        "family": "Whatmough",
        "given": "P.N."
      },
      {
        "family": "Blanken",
        "given": "P.G."
      },
      {
        "family": "Heijden",
        "given": "M.P.",
        "particle": "van der"
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans Circuits Syst I Regular Pap"
    ],
    "date": [
      "2009-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "268–279"
    ],
    "title": [
      "Systemefficiency analysis of power amplifier supply-tracking regimes in mobile transmitters"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "H.-I."
      },
      {
        "family": "Rincon-Mora",
        "given": "G.A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Int Conf Commun Circuits Syst Proc"
    ],
    "date": [
      "2006-06"
    ],
    "issue": [
      "2531–2535"
    ],
    "pages": [
      "25–28"
    ],
    "title": [
      "Asynchronous nonlinear power-tracking supply for power efficient linear RF Pas"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Hanington",
        "given": "G."
      },
      {
        "family": "Chen",
        "given": "Pin-Fan"
      },
      {
        "family": "PM",
        "given": "Asbeck"
      },
      {
        "family": "Larson",
        "given": "L.E."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans Microw Theory Tech"
    ],
    "date": [
      "1999-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1471–1476"
    ],
    "title": [
      "High-efficiency power amplifier using dynamic power-supply voltage for CDMA applications"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "F."
      },
      {
        "family": "Kimball",
        "given": "D.F."
      },
      {
        "family": "Lie",
        "given": "D.Y."
      },
      {
        "family": "Asbeck",
        "given": "P.M."
      },
      {
        "family": "Larson",
        "given": "L.E."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2007-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1271–1281"
    ],
    "title": [
      "A monolithic high-efficiency 2.4-GHz, 20-dBm SiGe BiCMOS envelope-tracking OFDM Power Amplifier"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "F."
      },
      {
        "family": "Yang",
        "given": "A.H."
      },
      {
        "family": "Kimball",
        "given": "D.F."
      },
      {
        "family": "Larson",
        "given": "L.E."
      },
      {
        "family": "Asbeck",
        "given": "P.M."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Trans Microw Theory Tech"
    ],
    "date": [
      "2005-04"
    ],
    "genre": [
      "Part 1,"
    ],
    "issue": [
      "4"
    ],
    "location": [
      "Page(s)"
    ],
    "publisher": [
      "1244–1255"
    ],
    "title": [
      "Design of widebandwidth envelope-tracking power amplifiers for OFDM applications"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Presti",
        "given": "C.D."
      },
      {
        "family": "Carrara",
        "given": "F."
      },
      {
        "family": "Scuderi",
        "given": "A."
      },
      {
        "family": "Asbeck",
        "given": "P.M."
      },
      {
        "family": "Palmisano",
        "given": "G."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2009-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1883–1896"
    ],
    "title": [
      "A 25 dBm digitally modulated CMOS power amplifier for WCDMA/EDGE/OFDM with adaptive digital predistortion and efficient power control"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "others": true
      },
      {
        "family": "Singhal",
        "given": "N."
      },
      {
        "family": "Pamarti",
        "given": "S."
      }
    ],
    "citation-number": [
      "332"
    ],
    "container-title": [
      "IEEE Trans Circuits Syst II Exp Briefs"
    ],
    "date": [
      "2010-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "31",
      "270–274"
    ],
    "title": [
      "A digital envelope combiner for switching power amplifier linearization"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "GA",
        "given": "Sahu BRincón-Mora"
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Trans Microw Theory Tech"
    ],
    "date": [
      "2004-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "112–120"
    ],
    "title": [
      "A high-efficiency linear RF power amplifier with a power-tracking dynamically adaptive buck-boost supply"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Ernst",
        "given": "D."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Flautner",
        "given": "K."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Microw"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "10–20"
    ],
    "title": [
      "RAZOR: circuit-level correction of timing errors for low-power operation"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T.D."
      },
      {
        "family": "Pering",
        "given": "T.A."
      },
      {
        "family": "Stratakos",
        "given": "A.J."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE J Solid-State Circuits"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1571–1580"
    ],
    "title": [
      "A dynamic voltage scaled microprocessor system"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Abidi",
        "given": "A."
      },
      {
        "family": "Pottie",
        "given": "G.J."
      },
      {
        "family": "Kaiser",
        "given": "W.J."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proc IEEE"
    ],
    "date": [
      "2000-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1528–1545"
    ],
    "title": [
      "Power-conscious design of wireless circuits and systems"
    ],
    "type": "article-journal",
    "volume": [
      "88"
    ]
  },
  {
    "author": [
      {
        "family": "Perumana",
        "given": "B.G."
      },
      {
        "family": "Chakraborty",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "C.H."
      },
      {
        "family": "Laskar",
        "given": "J."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Microw Wirel Compon Lett"
    ],
    "date": [
      "2005-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "428–430"
    ],
    "title": [
      "A fully monolithic 260-_W, 1-GHz subthreshold low noise amplifier"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Tasic",
        "given": "A."
      },
      {
        "family": "Lim",
        "given": "S.-T."
      },
      {
        "family": "Serdjin",
        "given": "W.A."
      },
      {
        "family": "Long",
        "suffix": "JR"
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "2007-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "313–322"
    ],
    "title": [
      "Design of adaptive multi-mode RF frontend circuits"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "literal": "Tasic A. Serdjin WA, Long JR"
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Circuits Syst Mag"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "29–37"
    ],
    "title": [
      "Adaptive multi-standard circuits and systems for wireless communications"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Brodersen",
        "given": "B."
      },
      {
        "family": "Davis",
        "given": "W.R."
      },
      {
        "family": "Yee",
        "given": "D."
      },
      {
        "family": "Zhang",
        "given": "N."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of international symposium on quality electronic design"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "18–21 221"
    ],
    "title": [
      "Wireless systems-on-a-chip design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Woesner",
        "given": "H."
      },
      {
        "family": "Ebert",
        "given": "J.P."
      },
      {
        "family": "Schlager",
        "given": "M."
      },
      {
        "family": "Wolisz",
        "given": "A."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Personal Commun Syst"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "40–48"
    ],
    "title": [
      "Power saving mechanisms in emerging standards for wireless LANs: the MAC layer perspective"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Debaillie",
        "given": "B."
      },
      {
        "family": "Bougard",
        "given": "B."
      },
      {
        "family": "Lenoir",
        "given": "G."
      },
      {
        "family": "Vandersteen",
        "given": "G."
      },
      {
        "family": "Catthoor",
        "given": "F."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "43rd IEEE design automation conference"
    ],
    "date": [
      "2006",
      "July 24–28"
    ],
    "pages": [
      "536–541"
    ],
    "title": [
      "Energy-scalable OFDM transmitter design and control"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Senguttuvan",
        "given": "R."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "14th IEEE international conference on electronics circuits and systems, 2007 (ICECS 2007"
    ],
    "date": [
      "2007",
      "2007-12-11"
    ],
    "pages": [
      "1019–1022,"
    ],
    "title": [
      "Feedback driven adaptive power management for minimum power operation of wireless receivers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Senguttuvan",
        "given": "R."
      },
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "43."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Lake Tahoe, USA"
    ],
    "publisher": [
      "IEEE ICCD"
    ],
    "title": [
      "VIZOR: virtually zero-margin adaptive RF for ultra-low-power wireless communication"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Senguttuvan",
        "given": "R."
      },
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Trans Circuits Syst II Exp Briefs"
    ],
    "date": [
      "2008-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "867–871"
    ],
    "title": [
      "Multidimensional adaptive power management for low-power operation of wireless devices"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Natarajan",
        "given": "V."
      },
      {
        "family": "Senguttuvan",
        "given": "R."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "45th ACM/IEEE Design automation conference, 2008 (DAC 2008"
    ],
    "date": [
      "2008",
      "2008-06-08"
    ],
    "pages": [
      "492–497,"
    ],
    "title": [
      "Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Senguttuvan",
        "given": "R."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE transaction on circuits and systems I"
    ],
    "note": [
      "under review"
    ],
    "title": [
      "Chatterjee A Channel-adaptive concurrent companding and bias control for efficient power amplifier operation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Variyam",
        "given": "P.N."
      },
      {
        "family": "Cherubal",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE Trans on Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2002-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "349–361"
    ],
    "title": [
      "Prediction of analog performance parameters using fast transient testing"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Natarajan",
        "given": "V."
      },
      {
        "family": "Senguttuvan",
        "given": "R."
      },
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "26th IEEE VLSI test symposium (VTS 2008"
    ],
    "date": [
      "2008",
      "2008-04-27"
    ],
    "pages": [
      "215–220,"
    ],
    "title": [
      "ACT: adaptive calibration test for performance enhancement and increased testability of wireless RF front-ends"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chatterjee",
        "given": "A."
      },
      {
        "family": "Han",
        "given": "D."
      },
      {
        "family": "Natarajan",
        "given": "V."
      },
      {
        "family": "Devarakond",
        "given": "S."
      },
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Choi",
        "given": "H."
      },
      {
        "family": "Senguttuvan",
        "given": "R."
      },
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Goyal",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Swaminathan",
        "given": "M."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE International conference on computer design, 2009 (ICCD 2009"
    ],
    "date": [
      "2009",
      "2009-10-04"
    ],
    "pages": [
      "319–326,"
    ],
    "title": [
      "Iterative built-in testing and tuning of mixedsignal/RF systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Natarajan",
        "given": "V."
      },
      {
        "family": "Devarakond",
        "given": "S.K."
      },
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Asian test symposium, 2009 (ATS ’09"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "243–248, 23–26"
    ],
    "title": [
      "BIST driven power conscious post-manufacture tuning of wireless transceiver systems using hardwareiterated gradient search"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devarakond",
        "given": "S.K."
      },
      {
        "family": "Natarajan",
        "given": "V."
      },
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE 15th international mixed-signals, sensors, and systems test workshop, 2009"
    ],
    "date": [
      "2009-06",
      "2009-06-10"
    ],
    "pages": [
      "1–4,"
    ],
    "title": [
      "BIST-assisted power aware self-healing RF circuits"
    ],
    "type": "chapter",
    "volume": [
      "IMS3TW ’09"
    ]
  },
  {
    "author": [
      {
        "family": "Natarajan",
        "given": "V."
      },
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Devarakond",
        "given": "S.K."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "IEEE VLSI test symposium, 2010 (VTS ’10"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "331–336"
    ],
    "title": [
      "A holistic approach to accurate tuning of RF systems for large and small multi-parameter perturbations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Snyman",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "53."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Practical mathematical optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shang",
        "given": "Y."
      },
      {
        "family": "Wah",
        "given": "B.W."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "J Global Optim"
    ],
    "date": [
      "1998"
    ],
    "doi": [
      "10.1023/A:"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "61–99"
    ],
    "title": [
      "A discrete Lagrangian Based Global Search Method for Solving Satisfiability Problems",
      "1008287028851 Part IV Low-Power and Robust Reconfigurable Computing"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Mogal",
        "given": "H."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1132–1140"
    ],
    "title": [
      "Three-dimensional place and route for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Abnous",
        "given": "A."
      },
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Wan",
        "given": "M."
      },
      {
        "family": "Varghese",
        "given": "G."
      },
      {
        "family": "Prabhu",
        "given": "V."
      },
      {
        "given": "Rabaey"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "chap. 17: The pleiades architecture. Wiley"
    ],
    "date": [
      "2002"
    ],
    "doi": [
      "10.1002/0470845902"
    ],
    "editor": [
      {
        "given": "J."
      }
    ],
    "location": [
      "Chichester, UK"
    ],
    "pages": [
      "327–359"
    ],
    "title": [
      "The application of programmable DSPs in mobile communications"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays. ACM"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "3–12"
    ],
    "title": [
      "The effect of LUT and cluster size on deep-submicron FPGA performance and density"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Najm",
        "given": "F."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable technology"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "211–218"
    ],
    "title": [
      "Power-aware technology mapping for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Najm",
        "given": "F."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the international conference on computer-aided design"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Low-power programmable routing circuitry for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Najm",
        "given": "F."
      },
      {
        "family": "Tuan",
        "given": "T."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Active leakage power optimization for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Flautner",
        "given": "K."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "57–65"
    ],
    "title": [
      "Making typical silicon matter with Razor"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1999"
    ],
    "note": [
      "Version 4.30"
    ],
    "title": [
      "VPR and T-VPack: versatile packing, placement and routing for FPGAs"
    ],
    "type": null,
    "url": [
      "http://www.eecg.toronto.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "family": "Tschanz",
        "given": "J.W."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Lee",
        "given": "J.C."
      },
      {
        "family": "Wilkerson",
        "given": "C.B."
      },
      {
        "family": "Lu",
        "given": "S.L.L."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "De",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "49–63"
    ],
    "title": [
      "Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B."
      },
      {
        "family": "Honore",
        "given": "F."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the international symposium on low power electronics and design"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Design methodology for fine-grained leakage control in MTCMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "C."
      },
      {
        "family": "Wong",
        "given": "H.S.P."
      },
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Parsa",
        "given": "R."
      },
      {
        "family": "Patil",
        "given": "N."
      },
      {
        "family": "Chong",
        "given": "S."
      },
      {
        "family": "Akarvardar",
        "given": "K."
      },
      {
        "family": "Provine",
        "given": "J."
      },
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Watt",
        "given": "J."
      },
      {
        "family": "Howe",
        "given": "R.T."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "273"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Efficient FPGAs using nanoelectromechanical relays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Wong",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "318–323"
    ],
    "title": [
      "GlitchMap: An FPGA technology mapper for low power considering glitches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chow",
        "given": "C."
      },
      {
        "family": "Tsui",
        "given": "L."
      },
      {
        "family": "Leong",
        "given": "P."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable technology"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "173–180"
    ],
    "title": [
      "Dynamic voltage scaling for commercial FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Configurable computing: technology and applications, proceedings of SPIE"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "SPIE"
    ],
    "title": [
      "Comparing computing machines"
    ],
    "type": "paper-conference",
    "volume": [
      "3526"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "69–78"
    ],
    "title": [
      "Balancing Interconnect and computation in a reconfigurable computing array (or, why you don’t really want 100% LUT utilization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dinh",
        "given": "Q."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Wong",
        "given": "M."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "235–240"
    ],
    "title": [
      "A routing approach to reduce glitches in low power FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Farrahi",
        "given": "A.H."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable logic and applications"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "London"
    ],
    "pages": [
      "66–77"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "FPGA technology mapping for power minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gayasen",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "K."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Irwin",
        "given": "M."
      },
      {
        "family": "Tuan",
        "given": "T."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the international conference on fieldprogrammable logic and applications, Springer"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "145–157"
    ],
    "title": [
      "A Dual-Vdd low power FPGA architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gayasen",
        "given": "A."
      },
      {
        "family": "Tsai",
        "given": "Y."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      },
      {
        "family": "Tuan",
        "given": "T."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "51–58"
    ],
    "title": [
      "Reducing leakage energy in FPGAs using region-constrained placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "George",
        "given": "V."
      },
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the international symposium on low power electronics and design"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "188–193"
    ],
    "title": [
      "The design of a low energy FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Farragher",
        "given": "L."
      },
      {
        "family": "Wang",
        "given": "Q."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the IEEE custom integrated circuits conference"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "85–88"
    ],
    "title": [
      "CAD techniques for power optimization in Virtex-5 FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hassan",
        "given": "H."
      },
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1555–1564"
    ],
    "title": [
      "Input vector reordering for leakage power reduction in FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "citation-number": [
      "23."
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "location": [
      "Elsevier Burlington, MA"
    ],
    "title": [
      "Reconfigurable computing: the theory and practice of FPGABased computation. systems-on-silicon"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hioki",
        "given": "M."
      },
      {
        "family": "Kawanami",
        "given": "T."
      },
      {
        "family": "Tsutsumi",
        "given": "T."
      },
      {
        "family": "Nakagawa",
        "given": "T."
      },
      {
        "family": "Sekigawa",
        "given": "T."
      },
      {
        "family": "Koike",
        "given": "H."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable technology"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "17–24"
    ],
    "title": [
      "Evaluation of granularity on threshold voltage control in flex power FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "Y."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Tuan",
        "given": "T."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "1–29"
    ],
    "title": [
      "Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Jamieson",
        "given": "P."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Wilton",
        "given": "S.J."
      },
      {
        "family": "Constantinides",
        "given": "G.A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of the international conference on field- programmable technology"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "324–327"
    ],
    "title": [
      "An energy and power consumption analysis of FPGA routing architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kawanami",
        "given": "T."
      },
      {
        "family": "Hioki",
        "given": "M."
      },
      {
        "family": "Matsumoto",
        "given": "Y."
      },
      {
        "family": "Tsutsumi",
        "given": "T."
      },
      {
        "family": "Nakagawa",
        "given": "T."
      },
      {
        "family": "Sekigawa",
        "given": "T."
      },
      {
        "family": "Koike",
        "given": "H."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable technology"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "329–332"
    ],
    "title": [
      "Optimal set of body bias voltages for an FPGA with field-programmable Vth components"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Kirkpatrik S, Gellatt Jr, CD, Vecchi MP"
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "4598"
    ],
    "pages": [
      "671–680"
    ],
    "title": [
      "Optimization by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Klein",
        "given": "M."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Xcell J"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "The Virtex-4 power play"
    ],
    "type": "article-journal",
    "volume": [
      "52):16–19"
    ]
  },
  {
    "author": [
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "203–215"
    ],
    "title": [
      "Measuring the gap between FPGAs and ASICs"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Kusse",
        "given": "E."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of the international symposium on low power electronics and design"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "155–160"
    ],
    "title": [
      "Low-energy embedded FPGA structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lamoureux",
        "given": "J."
      },
      {
        "family": "Lemieux",
        "given": "G.G.F."
      },
      {
        "family": "Wilton",
        "given": "S.J.E."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1521–1534"
    ],
    "title": [
      "GlitchLess: dynamic power minimization in FPGAs through edge alignment and glitch filtering"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Lamoureux",
        "given": "J."
      },
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of the international conference on computer-aided design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Washington, DC"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "On the interaction between power-aware FPGA CAD algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Tom",
        "given": "M."
      },
      {
        "family": "Yu",
        "given": "A."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable technology"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "41–48"
    ],
    "title": [
      "Directional and single-driver wires in fpga interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Cashman",
        "given": "D."
      },
      {
        "family": "Vanderhoek",
        "given": "T."
      },
      {
        "family": "Lane",
        "given": "C."
      },
      {
        "family": "Lee",
        "given": "A."
      },
      {
        "family": "Pan",
        "given": "P."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays, ACM"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "33–42"
    ],
    "title": [
      "Architectural enhancements in Stratix-III and Stratix-IV"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of the International symposium on field-programmable gate arrays"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "175"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Architecture evaluation for power-efficient FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference, ACM"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "735–740"
    ],
    "title": [
      "FPGA power reduction using configurable dual-Vdd"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design, IEEE"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "760–765"
    ],
    "title": [
      "Vdd programmability to reduce FPGA interconnect power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays, ACM"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "4250"
    ],
    "title": [
      "Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Katkoori",
        "given": "S."
      },
      {
        "family": "Mak",
        "given": "W.K."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "33–51"
    ],
    "title": [
      "Power minimization algorithms for LUT-based FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "M."
      },
      {
        "family": "El Gamal",
        "given": "A."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1481–1494"
    ],
    "title": [
      "A low-power field-programmable gate array routing fabric"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "M."
      },
      {
        "family": "El Gamal",
        "given": "A."
      },
      {
        "family": "Lu",
        "given": "Y.C."
      },
      {
        "family": "Wong",
        "given": "S."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "216–229"
    ],
    "title": [
      "Performance benefits of monolithically stacked 3- D FPGA"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1712–1724"
    ],
    "title": [
      "Power modeling and characteristics of field programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2023–2034"
    ],
    "title": [
      "Dual-Vdd interconnect with chip-level time slack allocation for FPGA power reduction"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays, ACM"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "111–117"
    ],
    "title": [
      "PathFinder: a negotiation-based performance-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Poon",
        "given": "K."
      },
      {
        "family": "Wilton",
        "given": "S."
      },
      {
        "family": "Yan",
        "given": "A."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "279–302"
    ],
    "title": [
      "A detailed power model for field-programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Tuan",
        "given": "T."
      },
      {
        "family": "Trimberger",
        "given": "S."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of the IEEE custom integrated circuits conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "9–12"
    ],
    "title": [
      "Determination of power gating granularity for FPGA fabric"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "family": "Kaviani",
        "given": "A."
      },
      {
        "family": "Bathala",
        "given": "K."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays, ACM"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "164"
    ],
    "title": [
      "Dynamic power consumption in Virtex-II FPGA family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays, ACM"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "59–66"
    ],
    "title": [
      "Efficient circuit clustering for area and power reduction in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Kao",
        "given": "J."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Antoniadis",
        "given": "D."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1396–1402"
    ],
    "title": [
      "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Tuan",
        "given": "T."
      },
      {
        "family": "Lai",
        "given": "B."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings of the IEEE custom integrated circuits conference, IEEE"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "57"
    ],
    "title": [
      "Leakage power analysis of a 90 nm FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tuan",
        "given": "T."
      },
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Trimberger",
        "given": "S."
      },
      {
        "family": "Kao",
        "given": "S."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Des Integr Circ Syst"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "296–300"
    ],
    "title": [
      "A 90-nm low-power FPGA for batterypowered applications"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Achronix Semiconductor"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2010"
    ],
    "edition": [
      "v1.0) edn"
    ],
    "title": [
      "Achronix Speedster Data Sheet, preliminary"
    ],
    "type": null,
    "url": [
      "http://www.achronix.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Katsuki",
        "given": "K."
      },
      {
        "family": "Kotani",
        "given": "M."
      },
      {
        "family": "Kobayashi",
        "given": "K."
      },
      {
        "family": "Onodera",
        "given": "H."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the IEEE custom integrated circuits conference"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "601–604"
    ],
    "title": [
      "A yield and speed enhancement scheme under within-die variations on 90 nm LUT array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Anis",
        "given": "M."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "423–435"
    ],
    "title": [
      "FPGA design for timing yield under process variations"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Hutton",
        "given": "M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Stochastic physical synthesis considering prerouting interconnect uncertainty and process variation for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Lucas",
        "given": "G."
      },
      {
        "family": "Dong",
        "given": "C."
      },
      {
        "family": "Chen",
        "given": "D."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the international symposium on fieldprogrammable gate arrays. ACM"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "177–180"
    ],
    "title": [
      "Variation-aware placement for FPGAs with multicycle statistical timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Manohar",
        "given": "R."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the IEEE custom integrated circuits conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "13–20"
    ],
    "title": [
      "Reconfigurable asynchronous logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "A."
      },
      {
        "family": "Nystrom",
        "given": "M."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc IEEE"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1089–1120"
    ],
    "title": [
      "Asynchronous techniques for system-on-chip design"
    ],
    "type": "article-journal",
    "volume": [
      "94"
    ]
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "S."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Bhunia",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the international conference on computer-aided design. ACM"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "180–183"
    ],
    "title": [
      "A variation-aware preferential design approach for memory based reconfigurable computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ramakrishnan",
        "given": "K."
      },
      {
        "family": "Suresh",
        "given": "S."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Irwin",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the international conference on VLSI design. IEEE Computer Society"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "717–722"
    ],
    "title": [
      "Impact of NBTI on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sedcole",
        "given": "P."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable technology"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "97–104"
    ],
    "title": [
      "Within-die delay variability in 90 nm FPGAs and beyond"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sivaswamy",
        "given": "S."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Trans Reconfig Technol Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–35"
    ],
    "title": [
      "Statistical analysis and process variation-aware routing and skew assignment for FPGAs"
    ],
    "type": "article-journal",
    "url": [
      "http://doi.acm.org/10.1145/1331897.1331900"
    ],
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "S."
      },
      {
        "family": "Mangalagiri",
        "given": "P."
      },
      {
        "family": "Xie",
        "given": "Y."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Sarpatwari",
        "given": "K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference. ACM"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "635"
    ],
    "title": [
      "FLAW: FPGA lifetime awareness"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stott",
        "given": "E.A."
      },
      {
        "family": "Wong",
        "given": "J.S.J."
      },
      {
        "family": "Pete Sedcole",
        "given": "P."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "229"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Degradation in FPGAs: measurement and modelling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsu",
        "given": "W."
      },
      {
        "family": "Macy",
        "given": "K."
      },
      {
        "family": "Joshi",
        "given": "A."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Walker",
        "given": "N."
      },
      {
        "family": "Tung",
        "given": "T."
      },
      {
        "family": "Rowhani",
        "given": "O."
      },
      {
        "family": "George",
        "given": "V."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "125–134"
    ],
    "title": [
      "HSRA: high-speed, hierarchical synchronous reconfigurable array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "C."
      },
      {
        "family": "Martin",
        "given": "A."
      },
      {
        "family": "Thomas",
        "given": "P."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable technology"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "170–177"
    ],
    "title": [
      "An architecture for asynchronous FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "H."
      },
      {
        "family": "Cheng",
        "given": "L."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the international conference on computer-aided design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "24"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "FPGA device and architecture evaluation considering process variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "J.S.J."
      },
      {
        "family": "Sedcole",
        "given": "P."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable technology"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "105–112"
    ],
    "title": [
      "A transition probability based delay measurement method for arbitrary circuits on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "J.S.J."
      },
      {
        "family": "Sedcole",
        "given": "P."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Trans Reconfig Technol Syst"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "1–22"
    ],
    "title": [
      "Self-measurement of combinatorial circuit delays in FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "given": "I.T.R.S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2008"
    ],
    "title": [
      "International technology roadmap for semiconductors"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Luu",
        "given": "J."
      },
      {
        "family": "Jamieson",
        "given": "P."
      },
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Marquardat",
        "given": "A."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2008"
    ],
    "title": [
      "VPR and T-VPack: versatile Packing, Placement and Routing for FPGAs"
    ],
    "type": null,
    "url": [
      "http://www.eecg.utoronto.ca/vpr/"
    ]
  },
  {
    "author": [
      {
        "family": "Alt",
        "given": "H."
      },
      {
        "family": "Blum",
        "given": "N."
      },
      {
        "family": "Mehlhorn",
        "given": "K."
      },
      {
        "family": "Paul",
        "given": "M."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Inf Process Lett"
    ],
    "date": [
      "1991"
    ],
    "doi": [
      "10.1016/0020-0190(91)90195-N"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "237–240"
    ],
    "title": [
      "Computing a maximum cardinality matching in a bipartite graph in time o(n1.5 pm/log (n"
    ],
    "type": "article-journal",
    "url": [
      "http://dx.doi.org/10.1016/0020-0190(91)90195-N"
    ],
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Asadi",
        "given": "G.H."
      },
      {
        "family": "Tahoori",
        "given": "M.B."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the VLSI Test Symposium"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "207–212"
    ],
    "title": [
      "Soft error mitigation for SRAM-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2505–2513"
    ],
    "title": [
      "Random dopant induced threshold voltage lowering and fluctuations in sub- 0.1 μm MOSFET’s: A 3-D “atomistic” simulation study"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "112–119"
    ],
    "title": [
      "Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variation"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      },
      {
        "family": "Kaya",
        "given": "S."
      },
      {
        "family": "Brown",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1254–1260"
    ],
    "title": [
      "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Ashoue",
        "given": "M."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      },
      {
        "family": "Singh",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "2010"
    ],
    "doi": [
      "10.1109/TVLSI.2009.2014559"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "675–679"
    ],
    "title": [
      "Post-manufacture tuning for Nano-CMOS yield recovery using reconfigurable logic"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Flautner",
        "given": "K."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Compu"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "57–65"
    ],
    "title": [
      "Making typical silicon matter with Razor"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1999"
    ],
    "title": [
      "FPGA place-and-route challenge"
    ],
    "type": null,
    "url": [
      "http://www.eecg.toronto.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Gojman",
        "given": "B."
      },
      {
        "others": true
      },
      {
        "family": "Bijansky",
        "given": "S."
      },
      {
        "family": "Aziz",
        "given": "A."
      }
    ],
    "citation-number": [
      "428"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference 12"
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Boning",
        "given": "D."
      },
      {
        "family": "Panganiban",
        "given": "J."
      },
      {
        "family": "Gonzalez-Valentin",
        "given": "K."
      },
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "McDowell",
        "given": "C."
      },
      {
        "family": "Gattiker",
        "given": "A."
      },
      {
        "family": "Liu",
        "given": "F."
      }
    ],
    "pages": [
      "11"
    ],
    "title": [
      "TuneFPGA: post-silicon tuning of dual-Vdd FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "Proceedings of the international workshop on timing issues in the specification and synthesis of digital systems. ACM"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "109"
    ],
    "title": [
      "Test structures for delay variability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Borghetti",
        "given": "J."
      },
      {
        "family": "Snider",
        "given": "G.S."
      },
      {
        "family": "Kuekes",
        "given": "P.J."
      },
      {
        "family": "Yang",
        "given": "J.J."
      },
      {
        "family": "Stewart",
        "given": "D.R."
      },
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2010"
    ],
    "doi": [
      "10.1038/nature08940.",
      "10.1038/nature08940"
    ],
    "issue": [
      "7290"
    ],
    "pages": [
      "873–876"
    ],
    "title": [
      "Memristive’ switches enable ‘stateful’ logic operations via material implication"
    ],
    "type": "article-journal",
    "url": [
      "http://dx.doi.org/10.1038/nature08940"
    ],
    "volume": [
      "464"
    ]
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "family": "Tschanz",
        "given": "J.W."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Lee",
        "given": "J.C."
      },
      {
        "family": "Wilkerson",
        "given": "C.B."
      },
      {
        "family": "Lu",
        "given": "S.L.L."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "De",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "49–63"
    ],
    "title": [
      "Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "C.L."
      },
      {
        "family": "Jonas",
        "given": "U."
      },
      {
        "family": "Preece",
        "given": "J.A."
      },
      {
        "family": "Ringsdorf",
        "given": "H."
      },
      {
        "family": "Seitz",
        "given": "M."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Langmuir"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1924–1930"
    ],
    "title": [
      "Introduction of [2]catenanes into langmuir films and langmuir-blodgett multilayers. a possible strategy for molecular information storage materials"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Clark",
        "given": "L."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans Comput-Aided Des Integr Circ Syst"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1866–1873"
    ],
    "title": [
      "Mapping statistical process variations toward circuit performance variability: an analytical modeling approach"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Jung",
        "given": "G.Y."
      },
      {
        "family": "Ohlberg",
        "given": "D.A.A."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Stewart",
        "given": "D.R."
      },
      {
        "family": "Jeppesen",
        "given": "J.O."
      },
      {
        "family": "Nielsen",
        "given": "K.A."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      },
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "462–468"
    ],
    "title": [
      "Nanoscale molecular-switch crossbar circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Ohlberg",
        "given": "D.A.A."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Stewart",
        "given": "D.R."
      },
      {
        "family": "Williams",
        "given": "R.S."
      },
      {
        "family": "Jeppesen",
        "given": "J.O."
      },
      {
        "family": "Nielsen",
        "given": "K.A."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      },
      {
        "family": "Olynick",
        "given": "D.L."
      },
      {
        "family": "Anderson",
        "given": "E."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Appl Phys Lett"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1610–1612"
    ],
    "title": [
      "Nanoscale molecular-switch devices fabricated by imprint lithography"
    ],
    "type": "article-journal",
    "volume": [
      "82"
    ]
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "L."
      },
      {
        "family": "Xiong",
        "given": "J."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Hutton",
        "given": "M."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable logic and applications"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "FPGA performance optimization via chipwise placement considering process variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Collier",
        "given": "C."
      },
      {
        "family": "Mattersteig",
        "given": "G."
      },
      {
        "family": "Wong",
        "given": "E."
      },
      {
        "family": "Luo",
        "given": "Y."
      },
      {
        "family": "Beverly",
        "given": "K."
      },
      {
        "family": "Sampaio",
        "given": "J."
      },
      {
        "family": "Raymo",
        "given": "F."
      },
      {
        "family": "Stoddart",
        "given": "J."
      },
      {
        "family": "Heath",
        "given": "J."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1172–1175"
    ],
    "title": [
      "A [2]Catenane-Based Solid State Reconfigurable Switch"
    ],
    "type": "article-journal",
    "volume": [
      "289"
    ]
  },
  {
    "author": [
      {
        "family": "I.S",
        "given": "Committee"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "10017-2394. IEEE Std 1149.1-1990"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "IEEE standard test access port and boundary-scan architecture",
      "345 East 47th Street"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T."
      },
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Rivest",
        "given": "R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Cambridge, Massachusetts, New York"
    ],
    "publisher": [
      "MIT Press and McGraw"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cui",
        "given": "Y."
      },
      {
        "family": "Lauhon",
        "given": "L.J."
      },
      {
        "family": "Gudiksen",
        "given": "M.S."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Appled Phys Lett"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "15"
    ],
    "pages": [
      "2214–2216"
    ],
    "title": [
      "Diameter-controlled synthesis of single crystal silicon nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Culbertson",
        "given": "W.B."
      },
      {
        "family": "Amerson",
        "given": "R."
      },
      {
        "family": "Carter",
        "given": "R."
      },
      {
        "family": "Kuekes",
        "given": "P."
      },
      {
        "family": "Snider",
        "given": "G."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of the IEEE symposium on FPGAs for custom computing machines"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "116–123"
    ],
    "title": [
      "Defect tolerance on the TERAMAC custom computer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "in: proceedings of the international symposium on field-programmable gate arrays"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "127–137"
    ],
    "title": [
      "Design of programmable interconnect for sublithographic programmable logic arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "ACM J Emerg Technol Comput Syst"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "109–162"
    ],
    "title": [
      "Nanowire-based programmable architectures"
    ],
    "type": "article-journal",
    "url": [
      "http://doi.acm.org/10.1145/1084748.1084750"
    ],
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the international workshop on design and test of nano devices, circuits, and systems"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "67–70"
    ],
    "title": [
      "The case for reconfigurable components with logic scrubbing: regular hygiene keeps logic FIT (low"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Likharev",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of the international conference on computer aided design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "375–382"
    ],
    "title": [
      "Hybrid CMOS/nanoelectronic digital circuits: Devices, architectures, and design automation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Lincoln",
        "given": "P."
      },
      {
        "family": "Savage",
        "given": "J."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Trans Nanotechnol"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "165–174"
    ],
    "title": [
      "Stochastic assembly of sublithographic nanoscale interfaces"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Naeimi",
        "given": "H."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Des Test Comput"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "306–315"
    ],
    "title": [
      "Seven strategies for tolerating highly defective fabrication"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Wilson",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "123–132"
    ],
    "title": [
      "Nanowire-based sublithographic programmable logic arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dong",
        "given": "Y."
      },
      {
        "family": "Yu",
        "given": "G."
      },
      {
        "family": "McAlpine",
        "given": "M.C."
      },
      {
        "family": "Lu",
        "given": "W."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Nanoletters"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "386–391"
    ],
    "title": [
      "Si/a-Si core/shell nanowires as nonvolatile crossbar switches"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Emmert",
        "given": "J."
      },
      {
        "family": "Stroud",
        "given": "C."
      },
      {
        "family": "Skaggs",
        "given": "B."
      },
      {
        "family": "Abramovici",
        "given": "M."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of the IEEE symposium on field-programmable custom computing machines"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "165–174"
    ],
    "title": [
      "Dynamic fault tolerance in FPGAs via partial reconfiguration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fan",
        "given": "Z."
      },
      {
        "family": "Mo",
        "given": "X."
      },
      {
        "family": "Lou",
        "given": "C."
      },
      {
        "family": "Yao",
        "given": "Y."
      },
      {
        "family": "Wang",
        "given": "D."
      },
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "family": "Lu",
        "given": "J.G."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Trans Nanotechnol"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "238–241"
    ],
    "title": [
      "Structures and electrical properties for Ag-tetracyanoquinodimetheane organometallic nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Gojman",
        "given": "B."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "2010"
    ],
    "genre": [
      "Master’s thesis,"
    ],
    "publisher": [
      "California Institute of Technology"
    ],
    "title": [
      "Algorithms and techniques for conquering extreme physical variation in bottomup nanoscale systems"
    ],
    "type": "thesis",
    "url": [
      "http://resolver.caltech.edu/CaltechTHESIS:04052010-152122284"
    ]
  },
  {
    "author": [
      {
        "family": "Gojman",
        "given": "B."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable technology"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "78–87"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "VMATCH: using logical variation to counteract physical variation in bottom-up, nanoscale systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gojman",
        "given": "B."
      },
      {
        "family": "Manem",
        "given": "H."
      },
      {
        "family": "Rose",
        "given": "G.S."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IET Comput Digit Tech"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "625–642"
    ],
    "title": [
      "Inversion schemes for sublithographic programmable logic arrays"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Budiu",
        "given": "M."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of the international symposium on computer architecture"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "178–189"
    ],
    "title": [
      "NanoFabrics: spatial computing using molecular electronics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Rosewater",
        "given": "D."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "ISSCC digest of technical papers"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "204–205"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Digital logic using molecular electronics"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Green",
        "given": "J.E."
      },
      {
        "family": "Choi",
        "given": "J.W."
      },
      {
        "family": "Boukai",
        "given": "A."
      },
      {
        "family": "Bunimovich",
        "given": "Y."
      },
      {
        "family": "Johnston-Halperin",
        "given": "E."
      },
      {
        "family": "DeIonno",
        "given": "E."
      },
      {
        "family": "Luo",
        "given": "Y."
      },
      {
        "family": "Sheriff",
        "given": "B.A."
      },
      {
        "family": "Xu",
        "given": "K."
      },
      {
        "family": "Shin",
        "given": "Y.S."
      },
      {
        "family": "Tseng",
        "given": "H.R."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      },
      {
        "family": "Heath",
        "suffix": "JR"
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "414–417"
    ],
    "title": [
      "A 160- kilobit molecular electronic memory patterned at 1011 bits per square centimetre"
    ],
    "type": "article-journal",
    "volume": [
      "445"
    ]
  },
  {
    "author": [
      {
        "family": "Gudiksen",
        "given": "M.S."
      },
      {
        "family": "Lauhon",
        "given": "L.J."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Smith",
        "given": "D.C."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "617–620"
    ],
    "title": [
      "Growth of nanowire superlattice structures for nanoscale photonics and electronics"
    ],
    "type": "article-journal",
    "volume": [
      "415"
    ]
  },
  {
    "author": [
      {
        "family": "Gudiksen",
        "given": "M.S."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "J Phys Chem B"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "4062–4064"
    ],
    "title": [
      "Synthetic control of the diameter and length of semiconductor nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "105"
    ]
  },
  {
    "author": [
      {
        "family": "Hanson",
        "given": "S."
      },
      {
        "family": "Zhai",
        "given": "B."
      },
      {
        "family": "Bernstein",
        "given": "K."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Bryant",
        "given": "A."
      },
      {
        "family": "Chang",
        "given": "L."
      },
      {
        "family": "Das",
        "given": "K.K."
      },
      {
        "family": "Haensch",
        "given": "W."
      },
      {
        "family": "Nowak",
        "given": "E.J."
      },
      {
        "family": "Sylvester",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "4–5"
    ],
    "pages": [
      "469–490"
    ],
    "title": [
      "Ultralow-voltage, minimum-energy CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "citation-number": [
      "44."
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "location": [
      "Burlington, MA"
    ],
    "publisher": [
      "Systems-on-Silicon. Elsevier"
    ],
    "title": [
      "Reconfigurable computing: the theory and practice of FPGA based computation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Heath",
        "given": "Kuekes",
        "suffix": "JR"
      },
      {
        "family": "PJ",
        "given": "Snider"
      },
      {
        "family": "GS",
        "given": "Williams"
      },
      {
        "given": "R.S."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "5370"
    ],
    "pages": [
      "1716–1721"
    ],
    "title": [
      "A defect-tolerant computer architecture: opportunities for nanotechnology"
    ],
    "type": "article-journal",
    "volume": [
      "280"
    ]
  },
  {
    "author": [
      {
        "family": "Hopcroft",
        "given": "J.E."
      },
      {
        "family": "Karp",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "SIAM J Comput"
    ],
    "date": [
      "1973"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "225–231"
    ],
    "title": [
      "An n2.5 algorithm for maximum matching in bipartite graphs"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "Y."
      },
      {
        "family": "Duan",
        "given": "X."
      },
      {
        "family": "Wei",
        "given": "Q."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "630–633"
    ],
    "title": [
      "Directed assembly of one-dimensional nanostructures into functional networks"
    ],
    "type": "article-journal",
    "volume": [
      "291"
    ]
  },
  {
    "author": [
      {
        "family": "Katsuki",
        "given": "K."
      },
      {
        "family": "Kotani",
        "given": "M."
      },
      {
        "family": "Kobayashi",
        "given": "K."
      },
      {
        "family": "Onodera",
        "given": "H."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of the IEEE custom integrated circuits conference"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "601–604"
    ],
    "title": [
      "A yield and speed enhancement scheme under within-die variations on 90 nm LUT array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnan",
        "given": "G."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Xcell J"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "96–98"
    ],
    "title": [
      "Flexibility with EasyPath FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Lach",
        "given": "J."
      },
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "212–221"
    ],
    "title": [
      "Low overhead fault-tolerant FPGA systems"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Lakamraju",
        "given": "V."
      },
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "187–194"
    ],
    "title": [
      "Tolerating operational faults in cluster-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gojman",
        "given": "B."
      },
      {
        "others": true
      },
      {
        "family": "Lauhon",
        "given": "L.J."
      },
      {
        "family": "Gudiksen",
        "given": "M.S."
      },
      {
        "family": "Wang",
        "given": "D."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "430"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "57–61"
    ],
    "title": [
      "52",
      "Epitaxial core-shell and coremultishell nanowire heterostructures"
    ],
    "type": "article-journal",
    "volume": [
      "420"
    ]
  },
  {
    "author": [
      {
        "family": "Law",
        "given": "M."
      },
      {
        "family": "Goldberger",
        "given": "J."
      },
      {
        "family": "Yang",
        "given": "P."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Annu Rev Mater Sci"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "83–122"
    ],
    "title": [
      "Semiconductor nanowires and nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Baeckler",
        "given": "G."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Bourgeault",
        "given": "M."
      },
      {
        "family": "Cashman",
        "given": "D."
      },
      {
        "family": "Galloway",
        "given": "D."
      },
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Lane",
        "given": "C."
      },
      {
        "family": "Lee",
        "given": "A."
      },
      {
        "family": "Leventis",
        "given": "P."
      },
      {
        "family": "Marquardt",
        "given": "S."
      },
      {
        "family": "McClintock",
        "given": "C."
      },
      {
        "family": "Padalia",
        "given": "K."
      },
      {
        "family": "Pedersen",
        "given": "B."
      },
      {
        "family": "Powell",
        "given": "G."
      },
      {
        "family": "Ratchev",
        "given": "B."
      },
      {
        "family": "Reddy",
        "given": "S."
      },
      {
        "family": "Schleicher",
        "given": "J."
      },
      {
        "family": "Stevens",
        "given": "K."
      },
      {
        "family": "Yuan",
        "given": "R."
      },
      {
        "family": "Cliff",
        "given": "R."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "14–20"
    ],
    "title": [
      "The Stratix-II logic and routing architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Jefferson",
        "given": "D."
      },
      {
        "family": "Lee",
        "given": "A."
      },
      {
        "family": "Lane",
        "given": "C."
      },
      {
        "family": "Leventis",
        "given": "P."
      },
      {
        "family": "Marquardt",
        "given": "S."
      },
      {
        "family": "McClintock",
        "given": "C."
      },
      {
        "family": "Pedersen",
        "given": "B."
      },
      {
        "family": "Powell",
        "given": "G."
      },
      {
        "family": "Reddy",
        "given": "S."
      },
      {
        "family": "Wysocki",
        "given": "C."
      },
      {
        "family": "Cliff",
        "given": "R."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proceedings of the international symposium on field- programmable gate arrays"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "12–20"
    ],
    "title": [
      "The Stratix routing and logic architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "M.L."
      },
      {
        "family": "Ramachandran",
        "given": "P."
      },
      {
        "family": "Sahoo",
        "given": "S.K."
      },
      {
        "family": "Adve",
        "given": "S.V."
      },
      {
        "family": "Adve",
        "given": "V.S."
      },
      {
        "family": "Zhou",
        "given": "Y."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of the international conference on architectural support for programming languages and operating systems"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "265–276"
    ],
    "title": [
      "Understanding the propagation of hard errors to software and implications for resilient system design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "X."
      },
      {
        "family": "Press",
        "given": "R."
      },
      {
        "family": "Rajski",
        "given": "J."
      },
      {
        "family": "Reuter",
        "given": "P."
      },
      {
        "family": "Rinderknecht",
        "given": "T."
      },
      {
        "family": "Swanson",
        "given": "B."
      },
      {
        "family": "Tamarapalli",
        "given": "N."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "IEEE Des Test Comput"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "17–25"
    ],
    "title": [
      "Highfrequency, at-speed scan testing"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Ling",
        "given": "Z.M."
      },
      {
        "family": "Cho",
        "given": "J."
      },
      {
        "family": "Wells",
        "given": "R.W."
      },
      {
        "family": "Johnson",
        "given": "C.S."
      },
      {
        "family": "Davis",
        "given": "S.G."
      }
    ],
    "citation-number": [
      "58."
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "US Patent 6,664,808"
    ],
    "title": [
      "Method of using partially defective programmable logic devices"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "Y."
      },
      {
        "family": "Collier",
        "given": "P."
      },
      {
        "family": "Jeppesen",
        "given": "J.O."
      },
      {
        "family": "Nielsen",
        "given": "K.A."
      },
      {
        "family": "Delonno",
        "given": "E."
      },
      {
        "family": "Ho",
        "given": "G."
      },
      {
        "family": "Perkins",
        "given": "J."
      },
      {
        "family": "Tseng",
        "given": "H.R."
      },
      {
        "family": "Yamamoto",
        "given": "T."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      },
      {
        "family": "Heath",
        "suffix": "JR"
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "ChemPhysChem"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "519–525"
    ],
    "title": [
      "Two-dimensional molecular electronics circuits"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Matsumoto",
        "given": "Y."
      },
      {
        "family": "Hioki",
        "given": "M."
      },
      {
        "family": "Koike",
        "given": "T.K.H."
      },
      {
        "family": "Tsutsumi",
        "given": "T."
      },
      {
        "family": "Nakagawa",
        "given": "T."
      },
      {
        "family": "Sekigawa",
        "given": "T."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Trans Reconfig Technol Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Suppression of intrinsic delay variation in FPGAs using multiple configurations"
    ],
    "type": "article-journal",
    "url": [
      "http://doi.acm.org/10.1145/1331897.1331899"
    ],
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays, ACM"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "111–117"
    ],
    "title": [
      "PathFinder: a negotiation-based performance-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nabaaz",
        "given": "G."
      },
      {
        "family": "Aziziy",
        "given": "N."
      },
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE design automation conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "624–629"
    ],
    "title": [
      "An adaptive FPGA architecture with process variation compensation and reduced leakage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Naeimi",
        "given": "H."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable technology, IEEE"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "49–56"
    ],
    "title": [
      "A greedy algorithm for tolerating defective crosspoints in NanoPLA design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nagaraj",
        "given": "K."
      },
      {
        "family": "Kundu",
        "given": "S."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proceedings of the Great Lakes symposium on VLSI"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "227–232"
    ],
    "title": [
      "Process variation mitigation via post silicon clock tuning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "K.P."
      }
    ],
    "citation-number": [
      "65."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "The boundary-scan handbook"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "S."
      },
      {
        "family": "Bhunia",
        "given": "S."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific design automation conference"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "77–82"
    ],
    "title": [
      "MBARC: a scalable memory based reconfigurable computing framework for nanoscale devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Bhunia",
        "given": "S."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proceedings fo the IEEE international conference on nanotechnology"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Nanoscale reconfigurable computing using non-volatile 2-d sttram array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Peng",
        "given": "S.F."
      }
    ],
    "citation-number": [
      "68."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "US Patent 5,524,114"
    ],
    "title": [
      "Method and apparatus for testing semiconductor devices at speed"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "citation-number": [
      "69."
    ],
    "date": [
      "1999"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Upper Saddle River, New Jersey"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital integrated circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Radovanovic",
        "given": "P.V."
      },
      {
        "family": "Barrelet",
        "given": "C.J."
      },
      {
        "family": "Gradecak",
        "given": "S."
      },
      {
        "family": "Qian",
        "given": "F."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "Nanoletters"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1407–1411"
    ],
    "title": [
      "General syntehsis of manganese-doped II-VI and III-V semiconductor nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "G.S."
      },
      {
        "family": "Stan",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "IEEE Trans Circuits Syst I Fundam Theory Appl"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2380–2390"
    ],
    "title": [
      "A programmable majority logic array using molecular scale electronics"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Rubin",
        "given": "R."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Proceedings of the international symposium on field-programmable gate arrays"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "23–32"
    ],
    "title": [
      "Choose-your-own-adventure routing: lightweight load-time defect avoidance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sahoo",
        "given": "S.K."
      },
      {
        "family": "Li",
        "given": "M.L."
      },
      {
        "family": "Ramachandran",
        "given": "P."
      },
      {
        "family": "Adve",
        "given": "S.V."
      },
      {
        "family": "Adve",
        "given": "V.S."
      },
      {
        "family": "Zhou",
        "given": "Y."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Proceedings of the international conference on dependable systems and networks"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "70–79"
    ],
    "title": [
      "Using likely program invariants to detect hardware errors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saleh",
        "given": "A."
      },
      {
        "family": "Serrano",
        "given": "J."
      },
      {
        "family": "Patel",
        "given": "J."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "IEEE Trans Reliab"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "114–122"
    ],
    "title": [
      "Reliability of scrubbing recovery-techniques for memory systems"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Saxena",
        "given": "J."
      },
      {
        "family": "Butler",
        "given": "K.M."
      },
      {
        "family": "Gatt",
        "given": "J."
      },
      {
        "family": "Raghuraman",
        "given": "R."
      },
      {
        "family": "Kumar",
        "given": "S.P."
      },
      {
        "family": "Basu",
        "given": "S."
      },
      {
        "family": "Campbell",
        "given": "D.J."
      },
      {
        "family": "Berech",
        "given": "J."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "Proceedings of international test conference"
    ],
    "date": [
      "2002"
    ],
    "doi": [
      "10.1109/TEST.2002.1041869"
    ],
    "pages": [
      "1120–1129"
    ],
    "title": [
      "Scan-based transition fault testing – implementation and low cost test challenges"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sedcole",
        "given": "P."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proceedings of the international conference on field-programmable technology"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "97–104"
    ],
    "title": [
      "Within-die delay variability in 90 nm FPGAs and beyond"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sedcole",
        "given": "P."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "Trans Reconfig Technol Syst"
    ],
    "date": [
      "2008"
    ],
    "doi": [
      "10.1145/1371579.1371582"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Parametric yield modeling and simulations of FPGA circuits considering within-die delay variations"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S.K."
      },
      {
        "family": "Kamarchik",
        "given": "P.M."
      },
      {
        "family": "Goldstein",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "Proceedings of the IEEE symposium on field-programmable custom computing machines"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "185–192"
    ],
    "title": [
      "Tunable fault tolerance for runtime reconfigurable architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sivaswamy",
        "given": "S."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "Trans Reconfig Technol Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–35"
    ],
    "title": [
      "Statistical analysis and process variation-aware routing and skew assignment for FPGAs"
    ],
    "type": "article-journal",
    "url": [
      "http://doi.acm.org/10.1145/1331897.1331900"
    ],
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Snider",
        "given": "G."
      },
      {
        "family": "Kuekes",
        "given": "P."
      },
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "881–891"
    ],
    "title": [
      "CMOS-like logic in defective, nanoscale crossbars"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Snider",
        "given": "G.S."
      },
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Nano/CMOS architetures using a field-programmable nanowire interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Steiner",
        "given": "N."
      }
    ],
    "citation-number": [
      "82."
    ],
    "date": [
      "2008"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "note": [
      "Available Online: 10.1109/AERO.2009.4839512"
    ],
    "publisher": [
      "Virginia Polytechnic Institute and State University"
    ],
    "title": [
      "Autonomous computing systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Steiner",
        "given": "N."
      },
      {
        "family": "Athanas",
        "given": "P."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "Proceedings of the IEEE aerospace conference"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "1–13"
    ],
    "title": [
      "Hardware autonomy and space systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Strukov",
        "given": "D.B."
      },
      {
        "family": "Likharev",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "888–900"
    ],
    "title": [
      "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Sverdlov",
        "given": "V.A."
      },
      {
        "family": "Walls",
        "given": "T.J."
      },
      {
        "family": "Likharev",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1926–1933"
    ],
    "title": [
      "Nanoscale silicon MOSFETs: a theoretical study"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "family": "Limaye",
        "given": "R.D."
      },
      {
        "family": "Desai",
        "given": "U.N."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "636–642"
    ],
    "title": [
      "Clock generation and distribution for the 130-nm Itanium 2 processor with 6-MB on-die L3 cache"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Trimberger",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "87."
    ],
    "date": [
      "2008"
    ],
    "genre": [
      "US Patent 7,424,655"
    ],
    "title": [
      "Utilizing multiple test bitstreams to avoid localized defects in partially defective programmable integrated circuits"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "C."
      },
      {
        "family": "Hu",
        "given": "Y."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      },
      {
        "family": "Sun",
        "given": "S."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "J Am Chem Soc"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "8902–8903"
    ],
    "title": [
      "Ultrathin Au nanowires and their transport properties"
    ],
    "type": "article-journal",
    "volume": [
      "130"
    ]
  },
  {
    "author": [
      {
        "family": "Wells",
        "given": "R.W."
      },
      {
        "family": "Ling",
        "given": "Z.M."
      },
      {
        "family": "Patrie",
        "given": "R.D."
      },
      {
        "family": "Tong",
        "given": "V.L."
      },
      {
        "family": "Cho",
        "given": "J."
      },
      {
        "family": "Toutounchi",
        "given": "S."
      }
    ],
    "citation-number": [
      "89."
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "US Patent 6,817,006"
    ],
    "title": [
      "Applicationspecific testing methods for programmable logic devices"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Whang",
        "given": "D."
      },
      {
        "family": "Jin",
        "given": "S."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "90."
    ],
    "container-title": [
      "Nanoletters"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "951–954"
    ],
    "title": [
      "Nanolithography using hierarchically assembled nanowire masks"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Whang",
        "given": "D."
      },
      {
        "family": "Jin",
        "given": "S."
      },
      {
        "family": "Wu",
        "given": "Y."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "Nanoletters"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1255–1259"
    ],
    "title": [
      "Large-scale hierarchical organization of nanowire arrays for integrated nanosystems"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "S."
      },
      {
        "family": "Kuekes",
        "given": "P."
      }
    ],
    "citation-number": [
      "92."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "US Patent 6,256,767"
    ],
    "title": [
      "Demultiplexer for a molecular wire crossbar network"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "J.S.J."
      },
      {
        "family": "Sedcole",
        "given": "P."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      }
    ],
    "citation-number": [
      "93."
    ],
    "container-title": [
      "Trans Reconfig Technol Syst"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "1–22"
    ],
    "title": [
      "Self-measurement of combinatorial circuit delays in FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "W."
      },
      {
        "family": "Jung",
        "given": "G.Y."
      },
      {
        "family": "Olynick",
        "given": "D."
      },
      {
        "family": "Straznicky",
        "given": "J."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Ohlberg",
        "given": "D."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Wang",
        "given": "S.-Y."
      },
      {
        "family": "Liddle",
        "given": "J."
      },
      {
        "family": "Tong",
        "given": "W."
      },
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "94."
    ],
    "container-title": [
      "Appl Phy A"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1173–1178"
    ],
    "title": [
      "One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography"
    ],
    "type": "article-journal",
    "volume": [
      "80"
    ]
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "95."
    ],
    "date": [
      "2005"
    ],
    "note": [
      "DS083"
    ],
    "title": [
      "2100 Logic Drive, San Jose, CA 95124 Xilinx Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet"
    ],
    "type": null,
    "url": [
      "http://direct.xilinx.com/bvdocs/"
    ]
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "96."
    ],
    "container-title": [
      "CA"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "XAPP 138"
    ],
    "title": [
      "2100 Logic Drive, San Jose",
      "Virtex FPGA Series Configuration and Readback"
    ],
    "type": "article-journal",
    "url": [
      "http://www.xilinx.com/bvdocs/appnotes/"
    ],
    "volume": [
      "95124"
    ]
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "97."
    ],
    "container-title": [
      "CA"
    ],
    "date": [
      "2008"
    ],
    "note": [
      "UG191"
    ],
    "title": [
      "2100 Logic Drive, San Jose",
      "Virtex-5 FPGA Configuration User Guide"
    ],
    "type": "article-journal",
    "url": [
      "http://www.xilinx.com/bvdocs/userguides/ug191.pdf"
    ],
    "volume": [
      "95124"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "C."
      },
      {
        "family": "Zhong",
        "given": "Z."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "98."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1304–1307"
    ],
    "title": [
      "Encoding electronic properties by synthesis of axial modulation-doped silicon nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "310"
    ]
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "G."
      },
      {
        "family": "Cao",
        "given": "A."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "99."
    ],
    "container-title": [
      "Nat Nanotechnol"
    ],
    "date": [
      "2007"
    ],
    "doi": [
      "10.1038/nnano.2007.150"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "372–377"
    ],
    "title": [
      "Large-area blown bubble films of aligned nanowires and carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "100."
    ],
    "container-title": [
      "IEEE Trans Electron Devices"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2816–2823"
    ],
    "title": [
      "New generation of predictive technology model for sub-45 nm early design exploration"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "container-title": [
      "A Body bias/biasing",
      "Cell failure probability",
      "Adaptive voltage scaling",
      "Adaptive wireless systems",
      "Aging measurement"
    ],
    "date": [
      "316, 318, 320",
      "191, 204",
      "264"
    ],
    "note": [
      "102, 138, Access time failure (AF), 153–154, 156–158,",
      "180 Adaptive calibration test (ACT), 321–322 Channel,",
      "415, 419 Algorithmic noise tolerance (ANT) Channel sensing, 311 AEC, 271–272 Characterization circuits, 4, 27–36, 396 ISR, 273 Chemical mechanical polisihing(CMP), 5, PEC, 271–272 8–9, 231 RPR, 271–272 Chip-specific, 279–280 Analog, 29, 113, 294–299, 307–310, 313, 320, Clock gating, 14,"
    ],
    "pages": [
      "98–99,",
      "172–175,",
      "162–163,",
      "371–372",
      "250–251,",
      "395–396 236–237,",
      "297–313,",
      "98–99,",
      "251–252,",
      "157–159,",
      "296 163–165, 172–173,",
      "15–19,",
      "127–128, 153–154, 251–252 186–189,",
      "225–226,",
      "304–305, 307–313,",
      "403,",
      "411–413,",
      "64–66,",
      "374"
    ],
    "title": [
      "Body effect, 48 322–324, 427 Adapting to voltage variations, 233–235 C Adaptive body bias (ABB",
      "138, Canonic signed digit (CSD"
    ],
    "type": "article-journal",
    "volume": [
      "87, 94",
      "142, 154",
      "180, 186, 205, 229",
      "172, 174",
      "236",
      "280, 296, 354–355, 360, Adaptation, 86–87, 110, 142, 177, 215, 375",
      "240",
      "87, 94",
      "266 142, 154, 180, 229",
      "154",
      "280",
      "10",
      "25, 43, 48–52, 56, 89, Adaptive supply voltage scaling (ASVS), 91, 109–110, 124",
      "218",
      "94, 98, 180 283, 288, 302",
      "309–310 315–320, 324, 365, 383, 397, 399",
      "33, 375, 385 409",
      "42",
      "96, 100, 231"
    ]
  },
  {
    "container-title": [
      "Significant computations",
      "Sizing"
    ],
    "date": [
      "281",
      "171, 180",
      "199"
    ],
    "note": [
      "Recovery (BTI), 20–21, 23 Simulated annealing, 70, 347 Redundancy,",
      "Relaxed reliability cores (RRC), 275–276, 289 371–372 Repair, 23, 110, 154, 165, 171, 173–175, 177, Sleep transistor, 75, 352 180, 225, 242, 382–383, 420–421, Signal-to-noise ratio (SNR), 272,"
    ],
    "pages": [
      "274–275, 289 273–274,",
      "288–289",
      "165–168,",
      "86–87, 94–97, 101–102,",
      "270–274, 279,",
      "353,"
    ],
    "title": [
      "Recognition mining and synthesis (RMS"
    ],
    "type": "article-journal",
    "volume": [
      "255, 257, 260, 262",
      "283",
      "154, 158",
      "31, 47, 57, 74",
      "228–229, 238–241, 243–244, 253, 136–137, 152–154, 159, 165–168, 176",
      "289 180, 186, 252, 280, 285, 289"
    ]
  },
  {
    "container-title": [
      "Technology mapping",
      "Technology scaling",
      "temporal",
      "Write ability",
      "Y V Yield",
      "Variations"
    ],
    "date": [
      "258, 260, 263, 265",
      "spatial, 19",
      "225, temperature",
      "240",
      "intrinsic"
    ],
    "note": [
      "Systematic variations, 4, 121, 153 NBTI, 93 System level self-healing, 324–330 process, 4–12, 51–52, 84–91, 94–96,",
      "VIZOR), 296–297, Thermal analysis, 57–59 309–320, 322 Threshold voltage variation, 157 VMATCH, 407, 410–415, 420, 425 Through-silicon vias, 357 Voltage controlled oscillator (VCO), 295 Time dependent dielectric breakdown (TDDB), Voltage over-scaling (VOS), 87, 96–97,",
      "360, 426 Transient negative bit-line, 170 Voltage up-scaling, 252 Transistor sizing, 57, 73–74,",
      "Transmitter, 294–295, 304–305, 307, 310–312, W 318–325, 327–329 Weak inversion sensors, 31–32 Tribeca: framework to deal with PVT, 236 Wear-leveling, 216, 241 Triple modular redundancy (TMR), 270, 274 Wilkinson’s method, 129–132 Tunable PA, 305, 325 Within-die,",
      "426–427 Write failure, 154–156, 158, 161, 168, Tuning knobs, 296–302, 306–309, 313–314, 170–174, 180,",
      "dose, 7 287–288, 296, 298–301, 303–305, environmental, 4,",
      "423, 434 lithographic, 6–7 estimation, 157–165 measurement, 390–392"
    ],
    "pages": [
      "137–138,",
      "200–201–202,",
      "218–219, 229–203,",
      "252–255,",
      "41–42, 48–51,",
      "268–269,",
      "296–298,",
      "293 302–305, 308–329,",
      "48–49,",
      "236–237",
      "57–59, 85–86,",
      "92–97, 99–100,",
      "12–15",
      "218–220,",
      "218–220,",
      "227–228, 230–233, 235–236,",
      "297–298 297–299,",
      "357–358,",
      "390",
      "15–27, 33–34,",
      "26–27, 85–86,",
      "227–228, 251–253,",
      "258–260,",
      "271–274, 374–375, 377–378 277, 281–284,",
      "235–236,",
      "396 351–352,",
      "152–154,",
      "165–166,",
      "220–225, 233–235, 237 371–372",
      "89–90,",
      "110–111,",
      "229–230,",
      "230",
      "283–286,",
      "296–304, 306–316,",
      "201–202 318–329,",
      "396–397,",
      "322–323, 325–328",
      "52–53,",
      "85–94,",
      "109–110,",
      "134–137,",
      "– , 230 157–168,",
      "– – , 85 250–252,",
      "280–282,",
      "308–309,",
      "326–329,",
      "351–352",
      "383–384,",
      "411–416,",
      "10–11 419–421,"
    ],
    "title": [
      "36, 85, 88, Temperature-aware scheduling, 231–233 93–94, 433 Temporal variations, 4, 15–27, 33–34, 36, 85, Variation tolerant 88, 93–94, 433 design, 88, 94–100, 252, 433 Test access port (TAP), 387–388 SRAM, 165–176 Test compression, 196 Virtually zero margin RF"
    ],
    "type": "article-journal",
    "volume": [
      "100, 109–116, 124, 134",
      "153, 157, T 171, 175–180, 188, 197",
      "68–70, 101–102, 204, 211, 215",
      "236, 342–344, 348–349, 360, 369 241",
      "10, 19",
      "89",
      "273, 279, 283",
      "300, 123, 230, 249, 252",
      "370, 372, 378, 396 Temperature, 3–4, 12–25, 31–32, 36",
      "100, 113, 224",
      "51",
      "88",
      "supply voltage",
      "102, 110, 127, 188, 200",
      "12–13, 57, 59",
      "236",
      "295",
      "310",
      "365, 375",
      "4",
      "16, 23",
      "88",
      "255",
      "264",
      "286, 288 Timing margin, 87, 94, 100, 228, 233, Voltage scaling, 21, 64–65, 84–85, 87, 94",
      "252 96, 98, 100, 177, 179–180, 195, 242, Timing test, 389–390, 420, 424 251–252, 254, 257, 262–263, 265, 278, Timing yield, 85–87, 134–136, 366–367, 280, 282–284, 286, 288, 296, 316, 369–370, 372",
      "95, 101",
      "Voltage variations, 12–15, 157, 211, 216, 218, 159",
      "176, 186, 252, 285",
      "83, 85",
      "96",
      "138, Tuning, 23, 87, 98, 138, 143",
      "252, 143, 153, 171, 197, 224",
      "262",
      "288",
      "169–170, 197–198",
      "352",
      "372 316",
      "4, 7",
      "59",
      "96, 99",
      "119, 121, 130",
      "143, 154",
      "171, 173, 177, 180, 223",
      "254, 260, 269, 273",
      "15, 29, 34, 86, 110, 186",
      "320, 324",
      "338, 344, 217, 297",
      "348, 353, 366–367, 369–370, 372, 374, focus, 7 378",
      "396, 403",
      "6"
    ]
  }
]
