EDAC: Sync memory types and names

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-327.el7
Rebuild_CHGLOG: - [edac] Sync memory types and names (Kim Naru) [1135004]
Rebuild_FUZZ: 90.00%
commit-author Borislav Petkov <bp@suse.de>
commit 4cfc3a40f723761a5d374adc618245dca5c895fb
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-327.el7/4cfc3a40.failed

Make keeping the sync between the mem_types enum and the actual string
names simpler by using designated initializers.

	Signed-off-by: Borislav Petkov <bp@suse.de>
(cherry picked from commit 4cfc3a40f723761a5d374adc618245dca5c895fb)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/edac/edac_mc.c
diff --cc drivers/edac/edac_mc.c
index af22210bba98,1747906f10ce..000000000000
--- a/drivers/edac/edac_mc.c
+++ b/drivers/edac/edac_mc.c
@@@ -125,30 -125,27 +125,54 @@@ static void edac_mc_dump_mci(struct mem
  
  #endif				/* CONFIG_EDAC_DEBUG */
  
++<<<<<<< HEAD
 +/*
 + * keep those in sync with the enum mem_type
 + */
 +const char *edac_mem_types[] = {
 +	"Empty csrow",
 +	"Reserved csrow type",
 +	"Unknown csrow type",
 +	"Fast page mode RAM",
 +	"Extended data out RAM",
 +	"Burst Extended data out RAM",
 +	"Single data rate SDRAM",
 +	"Registered single data rate SDRAM",
 +	"Double data rate SDRAM",
 +	"Registered Double data rate SDRAM",
 +	"Rambus DRAM",
 +	"Unbuffered DDR2 RAM",
 +	"Fully buffered DDR2",
 +	"Registered DDR2 RAM",
 +	"Rambus XDR",
 +	"Unbuffered DDR3 RAM",
 +	"Registered DDR3 RAM",
 +	"Load-Reduced DDR3 RAM",
 +	"Unbuffered DDR4 RAM",
 +	"Registered DDR4 RAM",
++=======
+ const char * const edac_mem_types[] = {
+ 	[MEM_EMPTY]	= "Empty csrow",
+ 	[MEM_RESERVED]	= "Reserved csrow type",
+ 	[MEM_UNKNOWN]	= "Unknown csrow type",
+ 	[MEM_FPM]	= "Fast page mode RAM",
+ 	[MEM_EDO]	= "Extended data out RAM",
+ 	[MEM_BEDO]	= "Burst Extended data out RAM",
+ 	[MEM_SDR]	= "Single data rate SDRAM",
+ 	[MEM_RDR]	= "Registered single data rate SDRAM",
+ 	[MEM_DDR]	= "Double data rate SDRAM",
+ 	[MEM_RDDR]	= "Registered Double data rate SDRAM",
+ 	[MEM_RMBS]	= "Rambus DRAM",
+ 	[MEM_DDR2]	= "Unbuffered DDR2 RAM",
+ 	[MEM_FB_DDR2]	= "Fully buffered DDR2",
+ 	[MEM_RDDR2]	= "Registered DDR2 RAM",
+ 	[MEM_XDR]	= "Rambus XDR",
+ 	[MEM_DDR3]	= "Unbuffered DDR3 RAM",
+ 	[MEM_RDDR3]	= "Registered DDR3 RAM",
+ 	[MEM_LRDDR3]	= "Load-Reduced DDR3 RAM",
+ 	[MEM_DDR4]	= "Unbuffered DDR4 RAM",
+ 	[MEM_RDDR4]	= "Registered DDR4 RAM",
++>>>>>>> 4cfc3a40f723 (EDAC: Sync memory types and names)
  };
  EXPORT_SYMBOL_GPL(edac_mem_types);
  
* Unmerged path drivers/edac/edac_mc.c
