Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bf2f817c39e429a9521110eb31f6cee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PartD_tb_behav xil_defaultlib.PartD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 9 for port 'big_counter' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v" Line 1. Module AutoRotate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Synchronizer.v" Line 1. Module SignalSynchronizer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Counter.v" Line 1. Module FourBitCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Timer.v" Line 1. Module Timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/anodes.v" Line 1. Module anodes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartA.v" Line 2. Module LEDdecoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.SignalSynchronizer
Compiling module xil_defaultlib.FourBitCounter
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.anodes
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.AutoRotate
Compiling module xil_defaultlib.PartD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PartD_tb_behav
