$date
	Sun Oct 23 09:50:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#211840
b11000 !
1"
#211842
b11000 &
b11000 %
1$
#211843
0"
#211846
b1100 &
b1100 %
#211850
b110 &
b110 %
#211854
b11 &
b11 %
#211858
b1010 &
b1010 %
#211862
b101 &
b101 %
#211866
b10000 &
b10000 %
#211870
b1000 &
b1000 %
#211874
b100 &
b100 %
#211878
b10 &
b10 %
#211882
b1 &
b1 %
1#
#211886
b0 &
0#
b0 %
0$
#1215197
b1010 !
1"
#1215198
b1010 &
b1010 %
1$
#1215199
0"
#1215202
b101 &
b101 %
#1215206
b10000 &
b10000 %
#1215210
b1000 &
b1000 %
#1215214
b100 &
b100 %
#1215218
b10 &
b10 %
#1215222
b1 &
1#
b1 %
#1215226
b0 &
b0 %
0#
0$
#2207177
b10110 !
1"
#2207178
b10110 &
b10110 %
1$
#2207179
0"
#2207182
b1011 &
b1011 %
#2207186
b100010 &
b100010 %
#2207190
b10001 &
b10001 %
#2207194
b110100 &
b110100 %
#2207198
b11010 &
b11010 %
#2207202
b1101 &
b1101 %
#2207206
b101000 &
b101000 %
#2207210
b10100 &
b10100 %
#2207214
b1010 &
b1010 %
#2207218
b101 &
b101 %
#2207222
b10000 &
b10000 %
#2207226
b1000 &
b1000 %
#2207230
b100 &
b100 %
#2207234
b10 &
b10 %
#2207238
b1 &
1#
b1 %
#2207242
b0 &
b0 %
0#
0$
#4500012
