# Compile of alu_wRCA.vhd failed with 10 errors.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of EDA322Testbench.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux2to1_8wide.vhd was successful.
# Compile of mux2to1_bit.vhdl was successful.
# Compile of mux4to1.vhd was successful.
# Compile of pcinc.vhd failed with 4 errors.
# Compile of procbus.vhd was successful.
# Compile of procController.vhd was successful.
# Compile of RCA.vhd was successful.
# Compile of reggister.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 2 failed with 14 errors.
# Compile of alu_wRCA.vhd was successful.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of EDA322Testbench.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux2to1_8wide.vhd was successful.
# Compile of mux2to1_bit.vhdl was successful.
# Compile of mux4to1.vhd was successful.
# Compile of pcinc.vhd was successful.
# Compile of procbus.vhd was successful.
# Compile of procController.vhd was successful.
# Compile of RCA.vhd was successful.
# Compile of reggister.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 0 failed with no errors.
# Compile of alu_wRCA.vhd was successful.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of EDA322Testbench.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux2to1_8wide.vhd was successful.
# Compile of mux2to1_bit.vhdl was successful.
# Compile of mux4to1.vhd was successful.
# Compile of pcinc.vhd was successful.
# Compile of procbus.vhd was successful.
# Compile of procController.vhd was successful.
# Compile of RCA.vhd was successful.
# Compile of reggister.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.testbenchlab4
# vsim -gui work.testbenchlab4 
# Start time: 13:31:14 on Feb 21,2017
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbenchlab4(behavioral)#1
# Loading work.eda322_processor(structural)#1
# Loading work.proccontroller(mixed)#1
# Loading work.rca(structural)#1
# Loading work.mem_array(behavioral)#1
# Loading work.cmp(dataflow)#1
vcd file lab7.vcd
vcd add -r *
run 1ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/instruction_memory
vcd flush
vcd file lab7.vcd
# ** Error: (vsim-3400) The default VCD output file "lab7.vcd" is already opened. Use the 'vcd files' command to create multiple VCD files.
# 
vcd add -r *
# ** Error (suppressible): (vsim-VCD-3452) 'vcd add' call is too late. The VCD header is already created.
quit -sim
# End time: 13:33:27 on Feb 21,2017, Elapsed time: 0:02:13
# Errors: 2, Warnings: 2
vsim -gui work.testbenchlab4
# vsim -gui work.testbenchlab4 
# Start time: 13:33:38 on Feb 21,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbenchlab4(behavioral)#1
# Loading work.eda322_processor(structural)#1
# Loading work.proccontroller(mixed)#1
# Loading work.rca(structural)#1
# Loading work.mem_array(behavioral)#1
# Loading work.cmp(dataflow)#1
vcd file lab7.vcd
vcd add -r *
run 1ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/instruction_memory
vcd flush
quit -sim
# End time: 15:06:41 on Feb 21,2017, Elapsed time: 1:33:03
# Errors: 0, Warnings: 2
# Compile of alu_wRCA.vhd was successful.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of EDA322Testbench.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux2to1_8wide.vhd was successful.
# Compile of mux2to1_bit.vhdl was successful.
# Compile of mux4to1.vhd was successful.
# Compile of pcinc.vhd was successful.
# Compile of procbus.vhd was successful.
# Compile of procController.vhd was successful.
# Compile of RCA.vhd was successful.
# Compile of reggister.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 0 failed with no errors.
# Optimization canceled
vsim -gui work.testbenchlab4
# vsim -gui work.testbenchlab4 
# Start time: 15:07:11 on Feb 21,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbenchlab4(behavioral)#1
# Loading work.eda322_processor(structural)#1
# Loading work.proccontroller(mixed)#1
# Loading work.rca(structural)#1
# Loading work.mem_array(behavioral)#1
# Loading work.cmp(dataflow)#1
vcd file lab7_speed_goal.vcd
vcd add -r *
run 1ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/instruction_memory
vcd flush
quit -sim
# End time: 15:24:43 on Feb 21,2017, Elapsed time: 0:17:32
# Errors: 0, Warnings: 2
# Compile of alu_wRCA.vhd was successful.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of EDA322Testbench.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux2to1_8wide.vhd was successful.
# Compile of mux2to1_bit.vhdl was successful.
# Compile of mux4to1.vhd was successful.
# Compile of pcinc.vhd was successful.
# Compile of procbus.vhd was successful.
# Compile of procController.vhd was successful.
# Compile of RCA.vhd was successful.
# Compile of reggister.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.testbenchlab4
# vsim -gui work.testbenchlab4 
# Start time: 15:25:17 on Feb 21,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbenchlab4(behavioral)#1
# Loading work.eda322_processor(structural)#1
# Loading work.proccontroller(mixed)#1
# Loading work.rca(structural)#1
# Loading work.mem_array(behavioral)#1
# Loading work.cmp(dataflow)#1
vcd file lab7_area_goal.vcd
vcd add -r *
run 1ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/instruction_memory
vcd flush
quit -sim
# End time: 15:37:13 on Feb 21,2017, Elapsed time: 0:11:56
# Errors: 0, Warnings: 2
# Compile of alu_wRCA.vhd was successful.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of EDA322Testbench.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux2to1_8wide.vhd was successful.
# Compile of mux2to1_bit.vhdl was successful.
# Compile of mux4to1.vhd was successful.
# Compile of pcinc.vhd was successful.
# Compile of procbus.vhd was successful.
# Compile of procController.vhd was successful.
# Compile of RCA.vhd was successful.
# Compile of reggister.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.testbenchlab4
# vsim -gui work.testbenchlab4 
# Start time: 15:37:34 on Feb 21,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbenchlab4(behavioral)#1
# Loading work.eda322_processor(structural)#1
# Loading work.proccontroller(mixed)#1
# Loading work.rca(structural)#1
# Loading work.mem_array(behavioral)#1
# Loading work.cmp(dataflow)#1
vcd file lab7_power_goal.vcd
vcd add -r *
run 1ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/instruction_memory
vcd flush
quit -sim
# End time: 15:51:40 on Feb 21,2017, Elapsed time: 0:14:06
# Errors: 0, Warnings: 2
# Compile of mem_array.vhd was successful.
# Compile of alu_wRCA.vhd was successful.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of EDA322Testbench.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux2to1_8wide.vhd was successful.
# Compile of mux2to1_bit.vhdl was successful.
# Compile of mux4to1.vhd was successful.
# Compile of pcinc.vhd was successful.
# Compile of procbus.vhd was successful.
# Compile of procController.vhd was successful.
# Compile of RCA.vhd was successful.
# Compile of reggister.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.testbenchlab4
# vsim -gui work.testbenchlab4 
# Start time: 15:52:02 on Feb 21,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbenchlab4(behavioral)#1
# Loading work.eda322_processor(structural)#1
# Loading work.proccontroller(mixed)#1
# Loading work.rca(structural)#1
# Loading work.mem_array(behavioral)#1
# Loading work.cmp(dataflow)#1
vcd file lab7_eff_goal.vcd
vcd add -r *
run 1ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/instruction_memory
vcd flush
quit -sim
# End time: 15:57:44 on Feb 21,2017, Elapsed time: 0:05:42
# Errors: 0, Warnings: 2
# Compile of alu_wRCA.vhd was successful.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of EDA322Testbench.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux2to1_8wide.vhd was successful.
# Compile of mux2to1_bit.vhdl was successful.
# Compile of mux4to1.vhd was successful.
# Compile of pcinc.vhd was successful.
# Compile of procbus.vhd was successful.
# Compile of procController.vhd was successful.
# Compile of RCA.vhd was successful.
# Compile of reggister.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.testbenchlab4
# vsim -gui work.testbenchlab4 
# Start time: 15:58:07 on Feb 21,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbenchlab4(behavioral)#1
# Loading work.eda322_processor(structural)#1
# Loading work.proccontroller(mixed)#1
# Loading work.rca(structural)#1
# Loading work.mem_array(behavioral)#1
# Loading work.cmp(dataflow)#1
vcd file lab7_eff_goal.vcd
vcd add -r *
run 1ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/instruction_memory
vcd flush
# End time: 16:21:42 on Feb 21,2017, Elapsed time: 0:23:35
# Errors: 0, Warnings: 2
