{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 19:34:51 2016 " "Info: Processing started: Fri Jul 29 19:34:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_16key -c sss_16key " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_16key -c sss_16key" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "16key_load_shift " "Info: Assuming node \"16key_load_shift\" is an undefined clock" {  } { { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 744 752 928 760 "16key_load_shift" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "16key_load_shift" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "16key_clk " "Info: Assuming node \"16key_clk\" is an undefined clock" {  } { { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 936 752 920 952 "16key_clk" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "16key_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst61 " "Info: Detected ripple clock \"inst61\" as buffer" {  } { { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 1184 1752 1816 1264 "inst61" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst61" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst126 " "Info: Detected ripple clock \"inst126\" as buffer" {  } { { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 1024 1936 2000 1104 "inst126" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst126" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst122 " "Info: Detected gated clock \"inst122\" as buffer" {  } { { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 928 2032 2096 976 "inst122" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "16key_load_shift " "Info: No valid register-to-register data paths exist for clock \"16key_load_shift\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "16key_clk register lpm_shiftreg:inst106\|dffs\[3\] register lpm_shiftreg:inst106\|dffs\[4\] 92.59 MHz 10.8 ns Internal " "Info: Clock \"16key_clk\" has Internal fmax of 92.59 MHz between source register \"lpm_shiftreg:inst106\|dffs\[3\]\" and destination register \"lpm_shiftreg:inst106\|dffs\[4\]\" (period= 10.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.500 ns + Longest register register " "Info: + Longest register to register delay is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg:inst106\|dffs\[3\] 1 REG LC1_A8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A8; Fanout = 2; REG Node = 'lpm_shiftreg:inst106\|dffs\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg:inst106|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.200 ns) 3.500 ns lpm_shiftreg:inst106\|dffs\[4\] 2 REG LC2_A9 2 " "Info: 2: + IC(2.300 ns) + CELL(1.200 ns) = 3.500 ns; Loc. = LC2_A9; Fanout = 2; REG Node = 'lpm_shiftreg:inst106\|dffs\[4\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { lpm_shiftreg:inst106|dffs[3] lpm_shiftreg:inst106|dffs[4] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 34.29 % ) " "Info: Total cell delay = 1.200 ns ( 34.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 65.71 % ) " "Info: Total interconnect delay = 2.300 ns ( 65.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { lpm_shiftreg:inst106|dffs[3] lpm_shiftreg:inst106|dffs[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { lpm_shiftreg:inst106|dffs[3] {} lpm_shiftreg:inst106|dffs[4] {} } { 0.000ns 2.300ns } { 0.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.700 ns - Smallest " "Info: - Smallest clock skew is -3.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16key_clk destination 11.400 ns + Shortest register " "Info: + Shortest clock path from clock \"16key_clk\" to destination register is 11.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 16key_clk 1 CLK PIN_43 19 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 19; CLK Node = '16key_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16key_clk } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 936 752 920 952 "16key_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.300 ns) 6.800 ns inst122 2 COMB LC1_C14 16 " "Info: 2: + IC(1.700 ns) + CELL(2.300 ns) = 6.800 ns; Loc. = LC1_C14; Fanout = 16; COMB Node = 'inst122'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { 16key_clk inst122 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 928 2032 2096 976 "inst122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 11.400 ns lpm_shiftreg:inst106\|dffs\[4\] 3 REG LC2_A9 2 " "Info: 3: + IC(4.600 ns) + CELL(0.000 ns) = 11.400 ns; Loc. = LC2_A9; Fanout = 2; REG Node = 'lpm_shiftreg:inst106\|dffs\[4\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { inst122 lpm_shiftreg:inst106|dffs[4] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 44.74 % ) " "Info: Total cell delay = 5.100 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 55.26 % ) " "Info: Total interconnect delay = 6.300 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.400 ns" { 16key_clk inst122 lpm_shiftreg:inst106|dffs[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.400 ns" { 16key_clk {} 16key_clk~out {} inst122 {} lpm_shiftreg:inst106|dffs[4] {} } { 0.000ns 0.000ns 1.700ns 4.600ns } { 0.000ns 2.800ns 2.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16key_clk source 15.100 ns - Longest register " "Info: - Longest clock path from clock \"16key_clk\" to source register is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 16key_clk 1 CLK PIN_43 19 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 19; CLK Node = '16key_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16key_clk } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 936 752 920 952 "16key_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns inst61 2 REG LC4_C14 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC4_C14; Fanout = 2; REG Node = 'inst61'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { 16key_clk inst61 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 1184 1752 1816 1264 "inst61" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.100 ns) 8.100 ns inst126 3 REG LC2_C14 1 " "Info: 3: + IC(0.600 ns) + CELL(1.100 ns) = 8.100 ns; Loc. = LC2_C14; Fanout = 1; REG Node = 'inst126'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { inst61 inst126 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 1024 1936 2000 1104 "inst126" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 10.500 ns inst122 4 COMB LC1_C14 16 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 10.500 ns; Loc. = LC1_C14; Fanout = 16; COMB Node = 'inst122'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst126 inst122 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 928 2032 2096 976 "inst122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 15.100 ns lpm_shiftreg:inst106\|dffs\[3\] 5 REG LC1_A8 2 " "Info: 5: + IC(4.600 ns) + CELL(0.000 ns) = 15.100 ns; Loc. = LC1_A8; Fanout = 2; REG Node = 'lpm_shiftreg:inst106\|dffs\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { inst122 lpm_shiftreg:inst106|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.800 ns ( 45.03 % ) " "Info: Total cell delay = 6.800 ns ( 45.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 54.97 % ) " "Info: Total interconnect delay = 8.300 ns ( 54.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { 16key_clk inst61 inst126 inst122 lpm_shiftreg:inst106|dffs[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { 16key_clk {} 16key_clk~out {} inst61 {} inst126 {} inst122 {} lpm_shiftreg:inst106|dffs[3] {} } { 0.000ns 0.000ns 2.500ns 0.600ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.400 ns" { 16key_clk inst122 lpm_shiftreg:inst106|dffs[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.400 ns" { 16key_clk {} 16key_clk~out {} inst122 {} lpm_shiftreg:inst106|dffs[4] {} } { 0.000ns 0.000ns 1.700ns 4.600ns } { 0.000ns 2.800ns 2.300ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { 16key_clk inst61 inst126 inst122 lpm_shiftreg:inst106|dffs[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { 16key_clk {} 16key_clk~out {} inst61 {} inst126 {} inst122 {} lpm_shiftreg:inst106|dffs[3] {} } { 0.000ns 0.000ns 2.500ns 0.600ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { lpm_shiftreg:inst106|dffs[3] lpm_shiftreg:inst106|dffs[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { lpm_shiftreg:inst106|dffs[3] {} lpm_shiftreg:inst106|dffs[4] {} } { 0.000ns 2.300ns } { 0.000ns 1.200ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.400 ns" { 16key_clk inst122 lpm_shiftreg:inst106|dffs[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.400 ns" { 16key_clk {} 16key_clk~out {} inst122 {} lpm_shiftreg:inst106|dffs[4] {} } { 0.000ns 0.000ns 1.700ns 4.600ns } { 0.000ns 2.800ns 2.300ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { 16key_clk inst61 inst126 inst122 lpm_shiftreg:inst106|dffs[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { 16key_clk {} 16key_clk~out {} inst61 {} inst126 {} inst122 {} lpm_shiftreg:inst106|dffs[3] {} } { 0.000ns 0.000ns 2.500ns 0.600ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "16key_clk 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"16key_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_shiftreg:inst106\|dffs\[0\] lpm_shiftreg:inst106\|dffs\[1\] 16key_clk 2.4 ns " "Info: Found hold time violation between source  pin or register \"lpm_shiftreg:inst106\|dffs\[0\]\" and destination pin or register \"lpm_shiftreg:inst106\|dffs\[1\]\" for clock \"16key_clk\" (Hold time is 2.4 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.700 ns + Largest " "Info: + Largest clock skew is 3.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16key_clk destination 15.100 ns + Longest register " "Info: + Longest clock path from clock \"16key_clk\" to destination register is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 16key_clk 1 CLK PIN_43 19 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 19; CLK Node = '16key_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16key_clk } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 936 752 920 952 "16key_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns inst61 2 REG LC4_C14 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC4_C14; Fanout = 2; REG Node = 'inst61'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { 16key_clk inst61 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 1184 1752 1816 1264 "inst61" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.100 ns) 8.100 ns inst126 3 REG LC2_C14 1 " "Info: 3: + IC(0.600 ns) + CELL(1.100 ns) = 8.100 ns; Loc. = LC2_C14; Fanout = 1; REG Node = 'inst126'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { inst61 inst126 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 1024 1936 2000 1104 "inst126" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 10.500 ns inst122 4 COMB LC1_C14 16 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 10.500 ns; Loc. = LC1_C14; Fanout = 16; COMB Node = 'inst122'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst126 inst122 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 928 2032 2096 976 "inst122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 15.100 ns lpm_shiftreg:inst106\|dffs\[1\] 5 REG LC4_A8 2 " "Info: 5: + IC(4.600 ns) + CELL(0.000 ns) = 15.100 ns; Loc. = LC4_A8; Fanout = 2; REG Node = 'lpm_shiftreg:inst106\|dffs\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { inst122 lpm_shiftreg:inst106|dffs[1] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.800 ns ( 45.03 % ) " "Info: Total cell delay = 6.800 ns ( 45.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 54.97 % ) " "Info: Total interconnect delay = 8.300 ns ( 54.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { 16key_clk inst61 inst126 inst122 lpm_shiftreg:inst106|dffs[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { 16key_clk {} 16key_clk~out {} inst61 {} inst126 {} inst122 {} lpm_shiftreg:inst106|dffs[1] {} } { 0.000ns 0.000ns 2.500ns 0.600ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16key_clk source 11.400 ns - Shortest register " "Info: - Shortest clock path from clock \"16key_clk\" to source register is 11.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 16key_clk 1 CLK PIN_43 19 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 19; CLK Node = '16key_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16key_clk } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 936 752 920 952 "16key_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.300 ns) 6.800 ns inst122 2 COMB LC1_C14 16 " "Info: 2: + IC(1.700 ns) + CELL(2.300 ns) = 6.800 ns; Loc. = LC1_C14; Fanout = 16; COMB Node = 'inst122'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { 16key_clk inst122 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 928 2032 2096 976 "inst122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 11.400 ns lpm_shiftreg:inst106\|dffs\[0\] 3 REG LC3_A8 2 " "Info: 3: + IC(4.600 ns) + CELL(0.000 ns) = 11.400 ns; Loc. = LC3_A8; Fanout = 2; REG Node = 'lpm_shiftreg:inst106\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { inst122 lpm_shiftreg:inst106|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 44.74 % ) " "Info: Total cell delay = 5.100 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 55.26 % ) " "Info: Total interconnect delay = 6.300 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.400 ns" { 16key_clk inst122 lpm_shiftreg:inst106|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.400 ns" { 16key_clk {} 16key_clk~out {} inst122 {} lpm_shiftreg:inst106|dffs[0] {} } { 0.000ns 0.000ns 1.700ns 4.600ns } { 0.000ns 2.800ns 2.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { 16key_clk inst61 inst126 inst122 lpm_shiftreg:inst106|dffs[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { 16key_clk {} 16key_clk~out {} inst61 {} inst126 {} inst122 {} lpm_shiftreg:inst106|dffs[1] {} } { 0.000ns 0.000ns 2.500ns 0.600ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.400 ns" { 16key_clk inst122 lpm_shiftreg:inst106|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.400 ns" { 16key_clk {} 16key_clk~out {} inst122 {} lpm_shiftreg:inst106|dffs[0] {} } { 0.000ns 0.000ns 1.700ns 4.600ns } { 0.000ns 2.800ns 2.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns - Shortest register register " "Info: - Shortest register to register delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg:inst106\|dffs\[0\] 1 REG LC3_A8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_A8; Fanout = 2; REG Node = 'lpm_shiftreg:inst106\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg:inst106|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 1.800 ns lpm_shiftreg:inst106\|dffs\[1\] 2 REG LC4_A8 2 " "Info: 2: + IC(0.600 ns) + CELL(1.200 ns) = 1.800 ns; Loc. = LC4_A8; Fanout = 2; REG Node = 'lpm_shiftreg:inst106\|dffs\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_shiftreg:inst106|dffs[0] lpm_shiftreg:inst106|dffs[1] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 66.67 % ) " "Info: Total cell delay = 1.200 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 33.33 % ) " "Info: Total interconnect delay = 0.600 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_shiftreg:inst106|dffs[0] lpm_shiftreg:inst106|dffs[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { lpm_shiftreg:inst106|dffs[0] {} lpm_shiftreg:inst106|dffs[1] {} } { 0.000ns 0.600ns } { 0.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { 16key_clk inst61 inst126 inst122 lpm_shiftreg:inst106|dffs[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { 16key_clk {} 16key_clk~out {} inst61 {} inst126 {} inst122 {} lpm_shiftreg:inst106|dffs[1] {} } { 0.000ns 0.000ns 2.500ns 0.600ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.400 ns" { 16key_clk inst122 lpm_shiftreg:inst106|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.400 ns" { 16key_clk {} 16key_clk~out {} inst122 {} lpm_shiftreg:inst106|dffs[0] {} } { 0.000ns 0.000ns 1.700ns 4.600ns } { 0.000ns 2.800ns 2.300ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_shiftreg:inst106|dffs[0] lpm_shiftreg:inst106|dffs[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { lpm_shiftreg:inst106|dffs[0] {} lpm_shiftreg:inst106|dffs[1] {} } { 0.000ns 0.600ns } { 0.000ns 1.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst147 16key_load_shift 16key_clk 2.900 ns register " "Info: tsu for register \"inst147\" (data pin = \"16key_load_shift\", clock pin = \"16key_clk\") is 2.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.700 ns + Longest pin register " "Info: + Longest pin to register delay is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 16key_load_shift 1 CLK PIN_1 18 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_1; Fanout = 18; CLK Node = '16key_load_shift'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16key_load_shift } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 744 752 928 760 "16key_load_shift" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.200 ns) 5.700 ns inst147 2 REG LC7_C14 2 " "Info: 2: + IC(1.700 ns) + CELL(1.200 ns) = 5.700 ns; Loc. = LC7_C14; Fanout = 2; REG Node = 'inst147'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { 16key_load_shift inst147 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 1264 1264 1328 1344 "inst147" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 70.18 % ) " "Info: Total cell delay = 4.000 ns ( 70.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 29.82 % ) " "Info: Total interconnect delay = 1.700 ns ( 29.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { 16key_load_shift inst147 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { 16key_load_shift {} 16key_load_shift~out {} inst147 {} } { 0.000ns 0.000ns 1.700ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 1264 1264 1328 1344 "inst147" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16key_clk destination 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"16key_clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 16key_clk 1 CLK PIN_43 19 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 19; CLK Node = '16key_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16key_clk } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 936 752 920 952 "16key_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst147 2 REG LC7_C14 2 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC7_C14; Fanout = 2; REG Node = 'inst147'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { 16key_clk inst147 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 1264 1264 1328 1344 "inst147" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 16key_clk inst147 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 16key_clk {} 16key_clk~out {} inst147 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { 16key_load_shift inst147 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { 16key_load_shift {} 16key_load_shift~out {} inst147 {} } { 0.000ns 0.000ns 1.700ns } { 0.000ns 2.800ns 1.200ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 16key_clk inst147 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 16key_clk {} 16key_clk~out {} inst147 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "16key_load_shift 16key_but3 lpm_shiftreg:inst119\|dffs\[3\] 14.000 ns register " "Info: tco from clock \"16key_load_shift\" to destination pin \"16key_but3\" through register \"lpm_shiftreg:inst119\|dffs\[3\]\" is 14.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16key_load_shift source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"16key_load_shift\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 16key_load_shift 1 CLK PIN_1 18 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_1; Fanout = 18; CLK Node = '16key_load_shift'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16key_load_shift } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 744 752 928 760 "16key_load_shift" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_shiftreg:inst119\|dffs\[3\] 2 REG LC1_A4 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_A4; Fanout = 1; REG Node = 'lpm_shiftreg:inst119\|dffs\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { 16key_load_shift lpm_shiftreg:inst119|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 16key_load_shift lpm_shiftreg:inst119|dffs[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 16key_load_shift {} 16key_load_shift~out {} lpm_shiftreg:inst119|dffs[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.600 ns + Longest register pin " "Info: + Longest register to pin delay is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg:inst119\|dffs\[3\] 1 REG LC1_A4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A4; Fanout = 1; REG Node = 'lpm_shiftreg:inst119\|dffs\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg:inst119|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.100 ns) 7.600 ns 16key_but3 2 PIN PIN_73 0 " "Info: 2: + IC(2.500 ns) + CELL(5.100 ns) = 7.600 ns; Loc. = PIN_73; Fanout = 0; PIN Node = '16key_but3'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_shiftreg:inst119|dffs[3] 16key_but3 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 704 3304 3480 720 "16key_but3" "" } { 696 3176 3304 712 "16key_but3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 67.11 % ) " "Info: Total cell delay = 5.100 ns ( 67.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 32.89 % ) " "Info: Total interconnect delay = 2.500 ns ( 32.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_shiftreg:inst119|dffs[3] 16key_but3 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { lpm_shiftreg:inst119|dffs[3] {} 16key_but3 {} } { 0.000ns 2.500ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 16key_load_shift lpm_shiftreg:inst119|dffs[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 16key_load_shift {} 16key_load_shift~out {} lpm_shiftreg:inst119|dffs[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_shiftreg:inst119|dffs[3] 16key_but3 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { lpm_shiftreg:inst119|dffs[3] {} 16key_but3 {} } { 0.000ns 2.500ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg:inst106\|dffs\[0\] 16key_in 16key_clk 11.100 ns register " "Info: th for register \"lpm_shiftreg:inst106\|dffs\[0\]\" (data pin = \"16key_in\", clock pin = \"16key_clk\") is 11.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16key_clk destination 15.100 ns + Longest register " "Info: + Longest clock path from clock \"16key_clk\" to destination register is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 16key_clk 1 CLK PIN_43 19 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 19; CLK Node = '16key_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16key_clk } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 936 752 920 952 "16key_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns inst61 2 REG LC4_C14 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC4_C14; Fanout = 2; REG Node = 'inst61'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { 16key_clk inst61 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 1184 1752 1816 1264 "inst61" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.100 ns) 8.100 ns inst126 3 REG LC2_C14 1 " "Info: 3: + IC(0.600 ns) + CELL(1.100 ns) = 8.100 ns; Loc. = LC2_C14; Fanout = 1; REG Node = 'inst126'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { inst61 inst126 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 1024 1936 2000 1104 "inst126" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 10.500 ns inst122 4 COMB LC1_C14 16 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 10.500 ns; Loc. = LC1_C14; Fanout = 16; COMB Node = 'inst122'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst126 inst122 } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 928 2032 2096 976 "inst122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 15.100 ns lpm_shiftreg:inst106\|dffs\[0\] 5 REG LC3_A8 2 " "Info: 5: + IC(4.600 ns) + CELL(0.000 ns) = 15.100 ns; Loc. = LC3_A8; Fanout = 2; REG Node = 'lpm_shiftreg:inst106\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { inst122 lpm_shiftreg:inst106|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.800 ns ( 45.03 % ) " "Info: Total cell delay = 6.800 ns ( 45.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 54.97 % ) " "Info: Total interconnect delay = 8.300 ns ( 54.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { 16key_clk inst61 inst126 inst122 lpm_shiftreg:inst106|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { 16key_clk {} 16key_clk~out {} inst61 {} inst126 {} inst122 {} lpm_shiftreg:inst106|dffs[0] {} } { 0.000ns 0.000ns 2.500ns 0.600ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 16key_in 1 PIN PIN_2 1 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_2; Fanout = 1; PIN Node = '16key_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16key_in } "NODE_NAME" } } { "sss_16key.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_16key/sss_16key.bdf" { { 656 752 920 672 "16key_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.600 ns lpm_shiftreg:inst106\|dffs\[0\] 2 REG LC3_A8 2 " "Info: 2: + IC(1.600 ns) + CELL(1.200 ns) = 5.600 ns; Loc. = LC3_A8; Fanout = 2; REG Node = 'lpm_shiftreg:inst106\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { 16key_in lpm_shiftreg:inst106|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 71.43 % ) " "Info: Total cell delay = 4.000 ns ( 71.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 28.57 % ) " "Info: Total interconnect delay = 1.600 ns ( 28.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { 16key_in lpm_shiftreg:inst106|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { 16key_in {} 16key_in~out {} lpm_shiftreg:inst106|dffs[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { 16key_clk inst61 inst126 inst122 lpm_shiftreg:inst106|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { 16key_clk {} 16key_clk~out {} inst61 {} inst126 {} inst122 {} lpm_shiftreg:inst106|dffs[0] {} } { 0.000ns 0.000ns 2.500ns 0.600ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { 16key_in lpm_shiftreg:inst106|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { 16key_in {} 16key_in~out {} lpm_shiftreg:inst106|dffs[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 19:34:52 2016 " "Info: Processing ended: Fri Jul 29 19:34:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
