
*** Running vivado
    with args -log design_1_8c_axi_bram_ctrl_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_8c_axi_bram_ctrl_0_4.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_8c_axi_bram_ctrl_0_4.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2776.609 ; gain = 2.016 ; free physical = 5091 ; free virtual = 41809
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bernard/book/new_book_ip/multicore_multicycle_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/bernard/book/new_book_ip/multicore_multicycle_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/bernard/book/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.runs/design_1_8c_axi_bram_ctrl_0_4_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bernard/Xilinx/Vivado/2021.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_8c_axi_bram_ctrl_0_4, cache-ID = 563c31b5de12633d.
INFO: [Common 17-206] Exiting Vivado at Fri Jan 28 13:40:10 2022...
