// Seed: 2575051398
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    output uwire id_4
);
  always disable id_6;
  parameter id_7 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd59,
    parameter id_1 = 32'd63,
    parameter id_5 = 32'd26,
    parameter id_6 = 32'd40
) (
    input  wire  _id_0,
    output wand  _id_1,
    output tri   id_2,
    input  uwire id_3
    , _id_5
);
  wire [1 'b0 : id_0] _id_6[id_1 : id_5  ==  1 'b0];
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_2
  );
  wire id_7, id_8;
  wire [1 : id_6] id_9;
  logic id_10;
  ;
endmodule
