

================================================================
== Vitis HLS Report for 'softmax_10_s'
================================================================
* Date:           Sat Apr 12 12:18:36 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.579 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      144|      814|  1.440 us|  8.140 us|  144|  814|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_2  |       70|      740|    7 ~ 74|          -|          -|    10|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 15 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 14 12 13 
12 --> 13 
13 --> 6 
14 --> 13 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1" [../activations.h:126]   --->   Operation 16 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [../activations.h:128]   --->   Operation 17 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%phi_ln107_loc = alloca i64 1"   --->   Operation 18 'alloca' 'phi_ln107_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%phi_ln102_loc = alloca i64 1"   --->   Operation 19 'alloca' 'phi_ln102_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%maxLogit_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'maxLogit_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_0_addr_1 = getelementptr i25 %agg_result_0, i64 0, i64 1"   --->   Operation 22 'getelementptr' 'agg_result_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_1"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i25 %net_0, i64 0, i64 0" [../activations.h:119]   --->   Operation 25 'getelementptr' 'net_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.79ns)   --->   "%maxLogit = load i4 %net_0_addr" [../activations.h:119]   --->   Operation 26 'load' 'maxLogit' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln128 = store i4 0, i4 %i_6" [../activations.h:128]   --->   Operation 27 'store' 'store_ln128' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln126 = store i25 0, i25 %sum_1" [../activations.h:126]   --->   Operation 28 'store' 'store_ln126' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%agg_result_0_addr_2 = getelementptr i25 %agg_result_0, i64 0, i64 2"   --->   Operation 29 'getelementptr' 'agg_result_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_0_addr_3 = getelementptr i25 %agg_result_0, i64 0, i64 3"   --->   Operation 30 'getelementptr' 'agg_result_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_2"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_3"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 33 [1/2] (0.79ns)   --->   "%maxLogit = load i4 %net_0_addr" [../activations.h:119]   --->   Operation 33 'load' 'maxLogit' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%agg_result_0_addr_4 = getelementptr i25 %agg_result_0, i64 0, i64 4"   --->   Operation 34 'getelementptr' 'agg_result_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%agg_result_0_addr_5 = getelementptr i25 %agg_result_0, i64 0, i64 5"   --->   Operation 35 'getelementptr' 'agg_result_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_4"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 37 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_5"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 38 [2/2] (0.48ns)   --->   "%call_ln119 = call void @softmax<10>_Pipeline_VITIS_LOOP_120_1, i25 %maxLogit, i25 %net_0, i25 %maxLogit_1_loc" [../activations.h:119]   --->   Operation 38 'call' 'call_ln119' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.84>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%agg_result_0_addr_6 = getelementptr i25 %agg_result_0, i64 0, i64 6"   --->   Operation 39 'getelementptr' 'agg_result_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%agg_result_0_addr_7 = getelementptr i25 %agg_result_0, i64 0, i64 7"   --->   Operation 40 'getelementptr' 'agg_result_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_6"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_7"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 43 [1/2] (1.84ns)   --->   "%call_ln119 = call void @softmax<10>_Pipeline_VITIS_LOOP_120_1, i25 %maxLogit, i25 %net_0, i25 %maxLogit_1_loc" [../activations.h:119]   --->   Operation 43 'call' 'call_ln119' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%agg_result_0_addr_8 = getelementptr i25 %agg_result_0, i64 0, i64 8"   --->   Operation 44 'getelementptr' 'agg_result_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%agg_result_0_addr_9 = getelementptr i25 %agg_result_0, i64 0, i64 9"   --->   Operation 45 'getelementptr' 'agg_result_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_8"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 47 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_9"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%maxLogit_1_loc_load = load i25 %maxLogit_1_loc"   --->   Operation 48 'load' 'maxLogit_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.body12" [../activations.h:128]   --->   Operation 49 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.54>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%i = load i4 %i_6" [../activations.h:128]   --->   Operation 50 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.86ns)   --->   "%icmp_ln128 = icmp_eq  i4 %i, i4 10" [../activations.h:128]   --->   Operation 51 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.86ns)   --->   "%add_ln128 = add i4 %i, i4 1" [../activations.h:128]   --->   Operation 52 'add' 'add_ln128' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.body12.split_ifconv, void %for.cond.cleanup11" [../activations.h:128]   --->   Operation 53 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i4 %i" [../activations.h:128]   --->   Operation 54 'zext' 'zext_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%net_0_addr_1 = getelementptr i25 %net_0, i64 0, i64 %zext_ln128" [../activations.h:130]   --->   Operation 55 'getelementptr' 'net_0_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (0.79ns)   --->   "%net_0_load = load i4 %net_0_addr_1" [../activations.h:130]   --->   Operation 56 'load' 'net_0_load' <Predicate = (!icmp_ln128)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%sum_1_load_1 = load i25 %sum_1" [../activations.h:137]   --->   Operation 57 'load' 'sum_1_load_1' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.12ns)   --->   "%icmp_ln137 = icmp_eq  i25 %sum_1_load_1, i25 0" [../activations.h:137]   --->   Operation 58 'icmp' 'icmp_ln137' <Predicate = (icmp_ln128)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.42ns)   --->   "%sum = select i1 %icmp_ln137, i25 131072, i25 %sum_1_load_1" [../activations.h:137]   --->   Operation 59 'select' 'sum' <Predicate = (icmp_ln128)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln137 = call void @softmax<10>_Pipeline_VITIS_LOOP_138_3, i25 %agg_result_0, i25 %sum" [../activations.h:137]   --->   Operation 60 'call' 'call_ln137' <Predicate = (icmp_ln128)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.01>
ST_7 : Operation 61 [1/2] (0.79ns)   --->   "%net_0_load = load i4 %net_0_addr_1" [../activations.h:130]   --->   Operation 61 'load' 'net_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_7 : Operation 62 [1/1] (1.12ns)   --->   "%x = sub i25 %net_0_load, i25 %maxLogit_1_loc_load" [../activations.h:130]   --->   Operation 62 'sub' 'x' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (1.12ns)   --->   "%icmp_ln131 = icmp_slt  i25 %x, i25 32243712" [../activations.h:131]   --->   Operation 63 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.42ns)   --->   "%x_1 = select i1 %icmp_ln131, i25 32243712, i25 %x" [../activations.h:131]   --->   Operation 64 'select' 'x_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i25 %x_1" [../activations.h:130]   --->   Operation 65 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.12ns)   --->   "%icmp_ln86 = icmp_sgt  i25 %x_1, i25 1310720" [../activations.h:86->../activations.h:132]   --->   Operation 66 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.43ns)   --->   "%select_ln86 = select i1 %icmp_ln86, i22 1310720, i22 %trunc_ln130" [../activations.h:86->../activations.h:132]   --->   Operation 67 'select' 'select_ln86' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.92>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i22 %select_ln86" [../activations.h:88->../activations.h:132]   --->   Operation 68 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (3.24ns)   --->   "%mul_ln88 = mul i41 %sext_ln88, i41 189096" [../activations.h:88->../activations.h:132]   --->   Operation 69 'mul' 'mul_ln88' <Predicate = true> <Delay = 3.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%y = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln88, i32 17, i32 40" [../activations.h:88->../activations.h:132]   --->   Operation 70 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln88_1 = sext i24 %y" [../activations.h:88->../activations.h:132]   --->   Operation 71 'sext' 'sext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i41.i32.i32, i41 %mul_ln88, i32 34, i32 40" [../activations.h:91->../activations.h:132]   --->   Operation 72 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i7 %tmp_1" [../activations.h:91->../activations.h:132]   --->   Operation 73 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node int_part)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %mul_ln88, i32 40" [../activations.h:91->../activations.h:132]   --->   Operation 74 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i17 @_ssdm_op_PartSelect.i17.i41.i32.i32, i41 %mul_ln88, i32 17, i32 33" [../activations.h:91->../activations.h:132]   --->   Operation 75 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.02ns)   --->   "%icmp_ln91 = icmp_ne  i17 %tmp_4, i17 0" [../activations.h:91->../activations.h:132]   --->   Operation 76 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.89ns)   --->   "%add_ln91 = add i8 %sext_ln91, i8 1" [../activations.h:91->../activations.h:132]   --->   Operation 77 'add' 'add_ln91' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node int_part)   --->   "%select_ln91 = select i1 %icmp_ln91, i8 %add_ln91, i8 %sext_ln91" [../activations.h:91->../activations.h:132]   --->   Operation 78 'select' 'select_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.44ns) (out node of the LUT)   --->   "%int_part = select i1 %tmp, i8 %select_ln91, i8 %sext_ln91" [../activations.h:91->../activations.h:132]   --->   Operation 79 'select' 'int_part' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i8 %int_part" [../activations.h:91->../activations.h:132]   --->   Operation 80 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i8.i17, i8 %int_part, i17 0" [../activations.h:92->../activations.h:132]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.12ns)   --->   "%frac = sub i25 %sext_ln88_1, i25 %shl_ln" [../activations.h:92->../activations.h:132]   --->   Operation 82 'sub' 'frac' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i25 %frac" [../activations.h:95->../activations.h:132]   --->   Operation 83 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [3/3] (1.08ns) (grouped into DSP with root node add_ln95)   --->   "%mul_ln95 = mul i40 %sext_ln95, i40 31483" [../activations.h:95->../activations.h:132]   --->   Operation 84 'mul' 'mul_ln95' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %int_part, i32 7" [../activations.h:99->../activations.h:132]   --->   Operation 85 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.08>
ST_9 : Operation 86 [2/3] (1.08ns) (grouped into DSP with root node add_ln95)   --->   "%mul_ln95 = mul i40 %sext_ln95, i40 31483" [../activations.h:95->../activations.h:132]   --->   Operation 86 'mul' 'mul_ln95' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.83>
ST_10 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node add_ln95)   --->   "%mul_ln95 = mul i40 %sext_ln95, i40 31483" [../activations.h:95->../activations.h:132]   --->   Operation 87 'mul' 'mul_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 88 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln95 = add i40 %mul_ln95, i40 11907366912" [../activations.h:95->../activations.h:132]   --->   Operation 88 'add' 'add_ln95' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.57>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../activations.h:126]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln126' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85" [../activations.h:128]   --->   Operation 90 'specloopname' 'specloopname_ln128' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln95 = add i40 %mul_ln95, i40 11907366912" [../activations.h:95->../activations.h:132]   --->   Operation 91 'add' 'add_ln95' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln95_1 = sext i25 %frac" [../activations.h:95->../activations.h:132]   --->   Operation 92 'sext' 'sext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln95_2 = sext i40 %add_ln95" [../activations.h:95->../activations.h:132]   --->   Operation 93 'sext' 'sext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (3.96ns)   --->   "%mul_ln95_1 = mul i59 %sext_ln95_2, i59 %sext_ln95_1" [../activations.h:95->../activations.h:132]   --->   Operation 94 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 3.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (1.40ns)   --->   "%add_ln95_1 = add i59 %mul_ln95_1, i59 2251799813685248" [../activations.h:95->../activations.h:132]   --->   Operation 95 'add' 'add_ln95_1' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%frac_approx = partselect i25 @_ssdm_op_PartSelect.i25.i59.i32.i32, i59 %add_ln95_1, i32 34, i32 58" [../activations.h:95->../activations.h:132]   --->   Operation 96 'partselect' 'frac_approx' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = partselect i23 @_ssdm_op_PartSelect.i23.i59.i32.i32, i59 %add_ln95_1, i32 34, i32 56" [../activations.h:95->../activations.h:132]   --->   Operation 97 'partselect' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp_7, void %VITIS_LOOP_100_1.i, void %VITIS_LOOP_105_2.i" [../activations.h:99->../activations.h:132]   --->   Operation 98 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.90ns)   --->   "%icmp_ln100 = icmp_sgt  i8 %int_part, i8 0" [../activations.h:100->../activations.h:132]   --->   Operation 99 'icmp' 'icmp_ln100' <Predicate = (!tmp_7)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.54ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, void %for.body.i.preheader" [../activations.h:100->../activations.h:132]   --->   Operation 100 'br' 'br_ln100' <Predicate = (!tmp_7)> <Delay = 0.54>
ST_11 : Operation 101 [2/2] (1.38ns)   --->   "%call_ln95 = call void @softmax<10>_Pipeline_VITIS_LOOP_100_1, i23 %trunc_ln95_1, i7 %trunc_ln91, i25 %phi_ln102_loc" [../activations.h:95->../activations.h:132]   --->   Operation 101 'call' 'call_ln95' <Predicate = (!tmp_7 & icmp_ln100)> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 102 [1/1] (0.89ns)   --->   "%sub_i23 = sub i7 0, i7 %trunc_ln91" [../activations.h:91->../activations.h:132]   --->   Operation 102 'sub' 'sub_i23' <Predicate = (tmp_7)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [2/2] (1.38ns)   --->   "%call_ln95 = call void @softmax<10>_Pipeline_VITIS_LOOP_105_2, i25 %frac_approx, i7 %sub_i23, i23 %phi_ln107_loc" [../activations.h:95->../activations.h:132]   --->   Operation 103 'call' 'call_ln95' <Predicate = (tmp_7)> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.87>
ST_12 : Operation 104 [1/2] (1.87ns)   --->   "%call_ln95 = call void @softmax<10>_Pipeline_VITIS_LOOP_100_1, i23 %trunc_ln95_1, i7 %trunc_ln91, i25 %phi_ln102_loc" [../activations.h:95->../activations.h:132]   --->   Operation 104 'call' 'call_ln95' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%phi_ln102_loc_load = load i25 %phi_ln102_loc"   --->   Operation 105 'load' 'phi_ln102_loc_load' <Predicate = (!tmp_7 & icmp_ln100)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.54ns)   --->   "%br_ln0 = br void %_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!tmp_7 & icmp_ln100)> <Delay = 0.54>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%phi_ln107_loc_load = load i23 %phi_ln107_loc"   --->   Operation 107 'load' 'phi_ln107_loc_load' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i23 %phi_ln107_loc_load" [../activations.h:105->../activations.h:132]   --->   Operation 108 'sext' 'sext_ln105' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.54ns)   --->   "%br_ln0 = br void %_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 109 'br' 'br_ln0' <Predicate = (tmp_7)> <Delay = 0.54>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%result_1 = phi i25 %sext_ln105, void %VITIS_LOOP_105_2.i, i25 %phi_ln102_loc_load, void %for.body.i.preheader, i25 %frac_approx, void %VITIS_LOOP_100_1.i"   --->   Operation 110 'phi' 'result_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%sum_1_load = load i25 %sum_1" [../activations.h:133]   --->   Operation 111 'load' 'sum_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%agg_result_0_addr_10 = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln128" [../activations.h:132]   --->   Operation 112 'getelementptr' 'agg_result_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.79ns)   --->   "%store_ln132 = store i25 %result_1, i4 %agg_result_0_addr_10" [../activations.h:132]   --->   Operation 113 'store' 'store_ln132' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_13 : Operation 114 [1/1] (1.12ns)   --->   "%sum_2 = add i25 %result_1, i25 %sum_1_load" [../activations.h:133]   --->   Operation 114 'add' 'sum_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.48ns)   --->   "%store_ln128 = store i4 %add_ln128, i4 %i_6" [../activations.h:128]   --->   Operation 115 'store' 'store_ln128' <Predicate = true> <Delay = 0.48>
ST_13 : Operation 116 [1/1] (0.48ns)   --->   "%store_ln126 = store i25 %sum_2, i25 %sum_1" [../activations.h:126]   --->   Operation 116 'store' 'store_ln126' <Predicate = true> <Delay = 0.48>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.body12" [../activations.h:128]   --->   Operation 117 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 1.87>
ST_14 : Operation 118 [1/2] (1.87ns)   --->   "%call_ln95 = call void @softmax<10>_Pipeline_VITIS_LOOP_105_2, i25 %frac_approx, i7 %sub_i23, i23 %phi_ln107_loc" [../activations.h:95->../activations.h:132]   --->   Operation 118 'call' 'call_ln95' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 6> <Delay = 0.00>
ST_15 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln137 = call void @softmax<10>_Pipeline_VITIS_LOOP_138_3, i25 %agg_result_0, i25 %sum" [../activations.h:137]   --->   Operation 119 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln144 = ret" [../activations.h:144]   --->   Operation 120 'ret' 'ret_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr') [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [18]  (0.790 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr_2') [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [20]  (0.790 ns)

 <State 3>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr_4') [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [22]  (0.790 ns)

 <State 4>: 1.846ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', ../activations.h:119) to 'softmax<10>_Pipeline_VITIS_LOOP_120_1' [30]  (1.846 ns)

 <State 5>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr_8') [16]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [26]  (0.790 ns)

 <State 6>: 1.549ns
The critical path consists of the following:
	'load' operation 25 bit ('sum_1_load_1', ../activations.h:137) on local variable 'sum', ../activations.h:126 [101]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln137', ../activations.h:137) [102]  (1.121 ns)
	'select' operation 25 bit ('sum', ../activations.h:137) [103]  (0.427 ns)

 <State 7>: 5.018ns
The critical path consists of the following:
	'load' operation 25 bit ('net_0_load', ../activations.h:130) on array 'net_0' [45]  (0.790 ns)
	'sub' operation 25 bit ('x', ../activations.h:130) [46]  (1.121 ns)
	'icmp' operation 1 bit ('icmp_ln131', ../activations.h:131) [47]  (1.121 ns)
	'select' operation 25 bit ('x', ../activations.h:131) [48]  (0.427 ns)
	'icmp' operation 1 bit ('icmp_ln86', ../activations.h:86->../activations.h:132) [50]  (1.121 ns)
	'select' operation 22 bit ('select_ln86', ../activations.h:86->../activations.h:132) [51]  (0.437 ns)

 <State 8>: 6.922ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln88', ../activations.h:88->../activations.h:132) [53]  (3.240 ns)
	'icmp' operation 1 bit ('icmp_ln91', ../activations.h:91->../activations.h:132) [60]  (1.028 ns)
	'select' operation 8 bit ('select_ln91', ../activations.h:91->../activations.h:132) [62]  (0.000 ns)
	'select' operation 8 bit ('int_part', ../activations.h:91->../activations.h:132) [63]  (0.445 ns)
	'sub' operation 25 bit ('frac', ../activations.h:92->../activations.h:132) [66]  (1.121 ns)
	'mul' operation 40 bit of DSP[69] ('mul_ln95', ../activations.h:95->../activations.h:132) [68]  (1.088 ns)

 <State 9>: 1.088ns
The critical path consists of the following:
	'mul' operation 40 bit of DSP[69] ('mul_ln95', ../activations.h:95->../activations.h:132) [68]  (1.088 ns)

 <State 10>: 0.831ns
The critical path consists of the following:
	'mul' operation 40 bit of DSP[69] ('mul_ln95', ../activations.h:95->../activations.h:132) [68]  (0.000 ns)
	'add' operation 40 bit of DSP[69] ('add_ln95', ../activations.h:95->../activations.h:132) [69]  (0.831 ns)

 <State 11>: 7.579ns
The critical path consists of the following:
	'add' operation 40 bit of DSP[69] ('add_ln95', ../activations.h:95->../activations.h:132) [69]  (0.831 ns)
	'mul' operation 59 bit ('mul_ln95_1', ../activations.h:95->../activations.h:132) [72]  (3.960 ns)
	'add' operation 59 bit ('add_ln95_1', ../activations.h:95->../activations.h:132) [73]  (1.402 ns)
	'call' operation 0 bit ('call_ln95', ../activations.h:95->../activations.h:132) to 'softmax<10>_Pipeline_VITIS_LOOP_100_1' [82]  (1.386 ns)

 <State 12>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln95', ../activations.h:95->../activations.h:132) to 'softmax<10>_Pipeline_VITIS_LOOP_100_1' [82]  (1.875 ns)

 <State 13>: 2.157ns
The critical path consists of the following:
	'load' operation 25 bit ('phi_ln102_loc_load') on local variable 'phi_ln102_loc' [83]  (0.000 ns)
	multiplexor before 'phi' operation 25 bit ('result') with incoming values : ('frac_approx', ../activations.h:95->../activations.h:132) ('phi_ln102_loc_load') ('sext_ln105', ../activations.h:105->../activations.h:132) [92]  (0.547 ns)
	'phi' operation 25 bit ('result') with incoming values : ('frac_approx', ../activations.h:95->../activations.h:132) ('phi_ln102_loc_load') ('sext_ln105', ../activations.h:105->../activations.h:132) [92]  (0.000 ns)
	'add' operation 25 bit ('sum', ../activations.h:133) [96]  (1.121 ns)
	'store' operation 0 bit ('store_ln126', ../activations.h:126) of variable 'sum', ../activations.h:133 on local variable 'sum', ../activations.h:126 [98]  (0.489 ns)

 <State 14>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln95', ../activations.h:95->../activations.h:132) to 'softmax<10>_Pipeline_VITIS_LOOP_105_2' [87]  (1.875 ns)

 <State 15>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
