{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574737740065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574737740074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 23:08:59 2019 " "Processing started: Mon Nov 25 23:08:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574737740074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574737740074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IncompleteDatapath -c IncompleteDatapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off IncompleteDatapath -c IncompleteDatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574737740074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574737740622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incompletedatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incompletedatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IncompleteDatapath-bdf_type " "Found design unit 1: IncompleteDatapath-bdf_type" {  } { { "IncompleteDatapath.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757548 ""} { "Info" "ISGN_ENTITY_NAME" "1 IncompleteDatapath " "Found entity 1: IncompleteDatapath" {  } { { "IncompleteDatapath.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bdf_type " "Found design unit 1: ALU-bdf_type" {  } { { "ALU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/ALU.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757551 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/ALU.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16bit-bdf_type " "Found design unit 1: adder16bit-bdf_type" {  } { { "adder16bit.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/adder16bit.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757554 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder16bit " "Found entity 1: adder16bit" {  } { { "adder16bit.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/adder16bit.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoDeRegistradores-bdf_type " "Found design unit 1: bancoDeRegistradores-bdf_type" {  } { { "bancoDeRegistradores.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/bancoDeRegistradores.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757557 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoDeRegistradores " "Found entity 1: bancoDeRegistradores" {  } { { "bancoDeRegistradores.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/bancoDeRegistradores.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_16-SELECTOR " "Found design unit 1: MUX_16-SELECTOR" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757560 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_16 " "Found entity 1: MUX_16" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavior " "Found design unit 1: CU-behavior" {  } { { "CU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/CU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757563 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/CU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux2bit-behavior " "Found design unit 1: demux2bit-behavior" {  } { { "demux2bit.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux2bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757566 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux2bit " "Found entity 1: demux2bit" {  } { { "demux2bit.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCU-behavior " "Found design unit 1: LCU-behavior" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757568 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCU " "Found entity 1: LCU" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-behavior " "Found design unit 1: halfAdder-behavior" {  } { { "halfAdder.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/halfAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757571 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/halfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-behavior " "Found design unit 1: fullAdder-behavior" {  } { { "fullAdder.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/fullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757574 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-behavior " "Found design unit 1: registrador-behavior" {  } { { "registrador.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/registrador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757576 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/registrador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX-SELECTOR " "Found design unit 1: DEMUX-SELECTOR" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757580 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX " "Found entity 1: DEMUX" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_1_bit-SELECTOR " "Found design unit 1: MUX_1_bit-SELECTOR" {  } { { "mux_1_bit.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_1_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757583 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_1_bit " "Found entity 1: MUX_1_bit" {  } { { "mux_1_bit.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-behavior " "Found design unit 1: sign_extend-behavior" {  } { { "sign_extend.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/sign_extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757586 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574737757586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574737757586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IncompleteDatapath " "Elaborating entity \"IncompleteDatapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574737757648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1_bit MUX_1_bit:b2v_inst2 " "Elaborating entity \"MUX_1_bit\" for hierarchy \"MUX_1_bit:b2v_inst2\"" {  } { { "IncompleteDatapath.vhd" "b2v_inst2" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:b2v_inst3 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:b2v_inst3\"" {  } { { "IncompleteDatapath.vhd" "b2v_inst3" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:b2v_inst6 " "Elaborating entity \"CU\" for hierarchy \"CU:b2v_inst6\"" {  } { { "IncompleteDatapath.vhd" "b2v_inst6" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757689 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluOp CU.vhd(16) " "VHDL Process Statement warning at CU.vhd(16): inferring latch(es) for signal or variable \"aluOp\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/CU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757690 "|IncompleteDatapath|CU:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bInvert CU.vhd(16) " "VHDL Process Statement warning at CU.vhd(16): inferring latch(es) for signal or variable \"bInvert\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/CU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757690 "|IncompleteDatapath|CU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bInvert CU.vhd(16) " "Inferred latch for \"bInvert\" at CU.vhd(16)" {  } { { "CU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/CU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757691 "|IncompleteDatapath|CU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] CU.vhd(16) " "Inferred latch for \"aluOp\[0\]\" at CU.vhd(16)" {  } { { "CU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/CU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757691 "|IncompleteDatapath|CU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] CU.vhd(16) " "Inferred latch for \"aluOp\[1\]\" at CU.vhd(16)" {  } { { "CU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/CU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757691 "|IncompleteDatapath|CU:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoDeRegistradores bancoDeRegistradores:b2v_inst7 " "Elaborating entity \"bancoDeRegistradores\" for hierarchy \"bancoDeRegistradores:b2v_inst7\"" {  } { { "IncompleteDatapath.vhd" "b2v_inst7" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bancoDeRegistradores:b2v_inst7\|registrador:b2v_inst " "Elaborating entity \"registrador\" for hierarchy \"bancoDeRegistradores:b2v_inst7\|registrador:b2v_inst\"" {  } { { "bancoDeRegistradores.vhd" "b2v_inst" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/bancoDeRegistradores.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_16 bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16 " "Elaborating entity \"MUX_16\" for hierarchy \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\"" {  } { { "bancoDeRegistradores.vhd" "b2v_inst16" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/bancoDeRegistradores.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757754 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R mux_16.vhd(14) " "VHDL Process Statement warning at mux_16.vhd(14): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757756 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] mux_16.vhd(14) " "Inferred latch for \"R\[0\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757761 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] mux_16.vhd(14) " "Inferred latch for \"R\[1\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757761 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] mux_16.vhd(14) " "Inferred latch for \"R\[2\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757761 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] mux_16.vhd(14) " "Inferred latch for \"R\[3\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757761 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] mux_16.vhd(14) " "Inferred latch for \"R\[4\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757761 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] mux_16.vhd(14) " "Inferred latch for \"R\[5\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757762 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] mux_16.vhd(14) " "Inferred latch for \"R\[6\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757762 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] mux_16.vhd(14) " "Inferred latch for \"R\[7\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757762 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] mux_16.vhd(14) " "Inferred latch for \"R\[8\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757762 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] mux_16.vhd(14) " "Inferred latch for \"R\[9\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757762 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] mux_16.vhd(14) " "Inferred latch for \"R\[10\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757763 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] mux_16.vhd(14) " "Inferred latch for \"R\[11\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757763 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] mux_16.vhd(14) " "Inferred latch for \"R\[12\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757763 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] mux_16.vhd(14) " "Inferred latch for \"R\[13\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757763 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] mux_16.vhd(14) " "Inferred latch for \"R\[14\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757763 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] mux_16.vhd(14) " "Inferred latch for \"R\[15\]\" at mux_16.vhd(14)" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757764 "|IncompleteDatapath|bancoDeRegistradores:b2v_inst7|MUX_16:b2v_inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX bancoDeRegistradores:b2v_inst7\|DEMUX:b2v_inst20 " "Elaborating entity \"DEMUX\" for hierarchy \"bancoDeRegistradores:b2v_inst7\|DEMUX:b2v_inst20\"" {  } { { "bancoDeRegistradores.vhd" "b2v_inst20" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/bancoDeRegistradores.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757791 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D0 demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"D0\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D3 demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"D3\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D4 demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"D4\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D5 demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"D5\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D6 demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"D6\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D7 demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"D7\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D8 demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"D8\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D9 demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"D9\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Da demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"Da\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Db demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"Db\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757795 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dc demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"Dc\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dd demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"Dd\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "De demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"De\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Df demux.vhd(14) " "VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable \"Df\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[0\] demux.vhd(14) " "Inferred latch for \"Df\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[1\] demux.vhd(14) " "Inferred latch for \"Df\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[2\] demux.vhd(14) " "Inferred latch for \"Df\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[3\] demux.vhd(14) " "Inferred latch for \"Df\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[4\] demux.vhd(14) " "Inferred latch for \"Df\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[5\] demux.vhd(14) " "Inferred latch for \"Df\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[6\] demux.vhd(14) " "Inferred latch for \"Df\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[7\] demux.vhd(14) " "Inferred latch for \"Df\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[8\] demux.vhd(14) " "Inferred latch for \"Df\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[9\] demux.vhd(14) " "Inferred latch for \"Df\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[10\] demux.vhd(14) " "Inferred latch for \"Df\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[11\] demux.vhd(14) " "Inferred latch for \"Df\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[12\] demux.vhd(14) " "Inferred latch for \"Df\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[13\] demux.vhd(14) " "Inferred latch for \"Df\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[14\] demux.vhd(14) " "Inferred latch for \"Df\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Df\[15\] demux.vhd(14) " "Inferred latch for \"Df\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[0\] demux.vhd(14) " "Inferred latch for \"De\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757796 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[1\] demux.vhd(14) " "Inferred latch for \"De\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[2\] demux.vhd(14) " "Inferred latch for \"De\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[3\] demux.vhd(14) " "Inferred latch for \"De\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[4\] demux.vhd(14) " "Inferred latch for \"De\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[5\] demux.vhd(14) " "Inferred latch for \"De\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[6\] demux.vhd(14) " "Inferred latch for \"De\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[7\] demux.vhd(14) " "Inferred latch for \"De\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[8\] demux.vhd(14) " "Inferred latch for \"De\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[9\] demux.vhd(14) " "Inferred latch for \"De\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[10\] demux.vhd(14) " "Inferred latch for \"De\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[11\] demux.vhd(14) " "Inferred latch for \"De\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[12\] demux.vhd(14) " "Inferred latch for \"De\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[13\] demux.vhd(14) " "Inferred latch for \"De\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[14\] demux.vhd(14) " "Inferred latch for \"De\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "De\[15\] demux.vhd(14) " "Inferred latch for \"De\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[0\] demux.vhd(14) " "Inferred latch for \"Dd\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[1\] demux.vhd(14) " "Inferred latch for \"Dd\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[2\] demux.vhd(14) " "Inferred latch for \"Dd\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[3\] demux.vhd(14) " "Inferred latch for \"Dd\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[4\] demux.vhd(14) " "Inferred latch for \"Dd\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[5\] demux.vhd(14) " "Inferred latch for \"Dd\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[6\] demux.vhd(14) " "Inferred latch for \"Dd\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[7\] demux.vhd(14) " "Inferred latch for \"Dd\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[8\] demux.vhd(14) " "Inferred latch for \"Dd\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[9\] demux.vhd(14) " "Inferred latch for \"Dd\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757797 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[10\] demux.vhd(14) " "Inferred latch for \"Dd\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[11\] demux.vhd(14) " "Inferred latch for \"Dd\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[12\] demux.vhd(14) " "Inferred latch for \"Dd\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[13\] demux.vhd(14) " "Inferred latch for \"Dd\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[14\] demux.vhd(14) " "Inferred latch for \"Dd\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dd\[15\] demux.vhd(14) " "Inferred latch for \"Dd\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[0\] demux.vhd(14) " "Inferred latch for \"Dc\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[1\] demux.vhd(14) " "Inferred latch for \"Dc\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[2\] demux.vhd(14) " "Inferred latch for \"Dc\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[3\] demux.vhd(14) " "Inferred latch for \"Dc\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[4\] demux.vhd(14) " "Inferred latch for \"Dc\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[5\] demux.vhd(14) " "Inferred latch for \"Dc\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[6\] demux.vhd(14) " "Inferred latch for \"Dc\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[7\] demux.vhd(14) " "Inferred latch for \"Dc\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[8\] demux.vhd(14) " "Inferred latch for \"Dc\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[9\] demux.vhd(14) " "Inferred latch for \"Dc\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[10\] demux.vhd(14) " "Inferred latch for \"Dc\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[11\] demux.vhd(14) " "Inferred latch for \"Dc\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[12\] demux.vhd(14) " "Inferred latch for \"Dc\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[13\] demux.vhd(14) " "Inferred latch for \"Dc\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[14\] demux.vhd(14) " "Inferred latch for \"Dc\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dc\[15\] demux.vhd(14) " "Inferred latch for \"Dc\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[0\] demux.vhd(14) " "Inferred latch for \"Db\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[1\] demux.vhd(14) " "Inferred latch for \"Db\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[2\] demux.vhd(14) " "Inferred latch for \"Db\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[3\] demux.vhd(14) " "Inferred latch for \"Db\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757798 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[4\] demux.vhd(14) " "Inferred latch for \"Db\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[5\] demux.vhd(14) " "Inferred latch for \"Db\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[6\] demux.vhd(14) " "Inferred latch for \"Db\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[7\] demux.vhd(14) " "Inferred latch for \"Db\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[8\] demux.vhd(14) " "Inferred latch for \"Db\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[9\] demux.vhd(14) " "Inferred latch for \"Db\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[10\] demux.vhd(14) " "Inferred latch for \"Db\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[11\] demux.vhd(14) " "Inferred latch for \"Db\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[12\] demux.vhd(14) " "Inferred latch for \"Db\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[13\] demux.vhd(14) " "Inferred latch for \"Db\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[14\] demux.vhd(14) " "Inferred latch for \"Db\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Db\[15\] demux.vhd(14) " "Inferred latch for \"Db\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[0\] demux.vhd(14) " "Inferred latch for \"Da\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[1\] demux.vhd(14) " "Inferred latch for \"Da\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[2\] demux.vhd(14) " "Inferred latch for \"Da\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[3\] demux.vhd(14) " "Inferred latch for \"Da\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[4\] demux.vhd(14) " "Inferred latch for \"Da\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[5\] demux.vhd(14) " "Inferred latch for \"Da\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[6\] demux.vhd(14) " "Inferred latch for \"Da\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[7\] demux.vhd(14) " "Inferred latch for \"Da\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[8\] demux.vhd(14) " "Inferred latch for \"Da\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757799 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[9\] demux.vhd(14) " "Inferred latch for \"Da\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[10\] demux.vhd(14) " "Inferred latch for \"Da\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[11\] demux.vhd(14) " "Inferred latch for \"Da\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[12\] demux.vhd(14) " "Inferred latch for \"Da\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[13\] demux.vhd(14) " "Inferred latch for \"Da\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[14\] demux.vhd(14) " "Inferred latch for \"Da\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Da\[15\] demux.vhd(14) " "Inferred latch for \"Da\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[0\] demux.vhd(14) " "Inferred latch for \"D9\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[1\] demux.vhd(14) " "Inferred latch for \"D9\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[2\] demux.vhd(14) " "Inferred latch for \"D9\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[3\] demux.vhd(14) " "Inferred latch for \"D9\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[4\] demux.vhd(14) " "Inferred latch for \"D9\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[5\] demux.vhd(14) " "Inferred latch for \"D9\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[6\] demux.vhd(14) " "Inferred latch for \"D9\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[7\] demux.vhd(14) " "Inferred latch for \"D9\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[8\] demux.vhd(14) " "Inferred latch for \"D9\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[9\] demux.vhd(14) " "Inferred latch for \"D9\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[10\] demux.vhd(14) " "Inferred latch for \"D9\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[11\] demux.vhd(14) " "Inferred latch for \"D9\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[12\] demux.vhd(14) " "Inferred latch for \"D9\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[13\] demux.vhd(14) " "Inferred latch for \"D9\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757800 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[14\] demux.vhd(14) " "Inferred latch for \"D9\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D9\[15\] demux.vhd(14) " "Inferred latch for \"D9\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[0\] demux.vhd(14) " "Inferred latch for \"D8\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[1\] demux.vhd(14) " "Inferred latch for \"D8\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[2\] demux.vhd(14) " "Inferred latch for \"D8\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[3\] demux.vhd(14) " "Inferred latch for \"D8\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[4\] demux.vhd(14) " "Inferred latch for \"D8\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[5\] demux.vhd(14) " "Inferred latch for \"D8\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[6\] demux.vhd(14) " "Inferred latch for \"D8\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[7\] demux.vhd(14) " "Inferred latch for \"D8\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[8\] demux.vhd(14) " "Inferred latch for \"D8\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[9\] demux.vhd(14) " "Inferred latch for \"D8\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[10\] demux.vhd(14) " "Inferred latch for \"D8\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[11\] demux.vhd(14) " "Inferred latch for \"D8\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[12\] demux.vhd(14) " "Inferred latch for \"D8\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[13\] demux.vhd(14) " "Inferred latch for \"D8\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[14\] demux.vhd(14) " "Inferred latch for \"D8\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D8\[15\] demux.vhd(14) " "Inferred latch for \"D8\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[0\] demux.vhd(14) " "Inferred latch for \"D7\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[1\] demux.vhd(14) " "Inferred latch for \"D7\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[2\] demux.vhd(14) " "Inferred latch for \"D7\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[3\] demux.vhd(14) " "Inferred latch for \"D7\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[4\] demux.vhd(14) " "Inferred latch for \"D7\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[5\] demux.vhd(14) " "Inferred latch for \"D7\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[6\] demux.vhd(14) " "Inferred latch for \"D7\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757801 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[7\] demux.vhd(14) " "Inferred latch for \"D7\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[8\] demux.vhd(14) " "Inferred latch for \"D7\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[9\] demux.vhd(14) " "Inferred latch for \"D7\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[10\] demux.vhd(14) " "Inferred latch for \"D7\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[11\] demux.vhd(14) " "Inferred latch for \"D7\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[12\] demux.vhd(14) " "Inferred latch for \"D7\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[13\] demux.vhd(14) " "Inferred latch for \"D7\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[14\] demux.vhd(14) " "Inferred latch for \"D7\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D7\[15\] demux.vhd(14) " "Inferred latch for \"D7\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[0\] demux.vhd(14) " "Inferred latch for \"D6\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[1\] demux.vhd(14) " "Inferred latch for \"D6\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[2\] demux.vhd(14) " "Inferred latch for \"D6\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[3\] demux.vhd(14) " "Inferred latch for \"D6\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[4\] demux.vhd(14) " "Inferred latch for \"D6\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[5\] demux.vhd(14) " "Inferred latch for \"D6\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[6\] demux.vhd(14) " "Inferred latch for \"D6\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[7\] demux.vhd(14) " "Inferred latch for \"D6\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[8\] demux.vhd(14) " "Inferred latch for \"D6\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[9\] demux.vhd(14) " "Inferred latch for \"D6\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[10\] demux.vhd(14) " "Inferred latch for \"D6\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[11\] demux.vhd(14) " "Inferred latch for \"D6\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[12\] demux.vhd(14) " "Inferred latch for \"D6\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[13\] demux.vhd(14) " "Inferred latch for \"D6\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[14\] demux.vhd(14) " "Inferred latch for \"D6\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[15\] demux.vhd(14) " "Inferred latch for \"D6\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[0\] demux.vhd(14) " "Inferred latch for \"D5\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757802 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[1\] demux.vhd(14) " "Inferred latch for \"D5\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[2\] demux.vhd(14) " "Inferred latch for \"D5\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[3\] demux.vhd(14) " "Inferred latch for \"D5\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[4\] demux.vhd(14) " "Inferred latch for \"D5\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[5\] demux.vhd(14) " "Inferred latch for \"D5\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[6\] demux.vhd(14) " "Inferred latch for \"D5\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[7\] demux.vhd(14) " "Inferred latch for \"D5\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[8\] demux.vhd(14) " "Inferred latch for \"D5\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[9\] demux.vhd(14) " "Inferred latch for \"D5\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[10\] demux.vhd(14) " "Inferred latch for \"D5\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[11\] demux.vhd(14) " "Inferred latch for \"D5\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[12\] demux.vhd(14) " "Inferred latch for \"D5\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[13\] demux.vhd(14) " "Inferred latch for \"D5\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[14\] demux.vhd(14) " "Inferred latch for \"D5\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[15\] demux.vhd(14) " "Inferred latch for \"D5\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[0\] demux.vhd(14) " "Inferred latch for \"D4\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[1\] demux.vhd(14) " "Inferred latch for \"D4\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[2\] demux.vhd(14) " "Inferred latch for \"D4\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[3\] demux.vhd(14) " "Inferred latch for \"D4\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[4\] demux.vhd(14) " "Inferred latch for \"D4\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[5\] demux.vhd(14) " "Inferred latch for \"D4\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[6\] demux.vhd(14) " "Inferred latch for \"D4\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[7\] demux.vhd(14) " "Inferred latch for \"D4\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[8\] demux.vhd(14) " "Inferred latch for \"D4\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[9\] demux.vhd(14) " "Inferred latch for \"D4\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757803 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[10\] demux.vhd(14) " "Inferred latch for \"D4\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[11\] demux.vhd(14) " "Inferred latch for \"D4\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[12\] demux.vhd(14) " "Inferred latch for \"D4\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[13\] demux.vhd(14) " "Inferred latch for \"D4\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[14\] demux.vhd(14) " "Inferred latch for \"D4\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[15\] demux.vhd(14) " "Inferred latch for \"D4\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[0\] demux.vhd(14) " "Inferred latch for \"D3\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[1\] demux.vhd(14) " "Inferred latch for \"D3\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[2\] demux.vhd(14) " "Inferred latch for \"D3\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[3\] demux.vhd(14) " "Inferred latch for \"D3\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[4\] demux.vhd(14) " "Inferred latch for \"D3\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[5\] demux.vhd(14) " "Inferred latch for \"D3\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[6\] demux.vhd(14) " "Inferred latch for \"D3\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[7\] demux.vhd(14) " "Inferred latch for \"D3\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[8\] demux.vhd(14) " "Inferred latch for \"D3\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[9\] demux.vhd(14) " "Inferred latch for \"D3\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[10\] demux.vhd(14) " "Inferred latch for \"D3\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[11\] demux.vhd(14) " "Inferred latch for \"D3\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[12\] demux.vhd(14) " "Inferred latch for \"D3\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[13\] demux.vhd(14) " "Inferred latch for \"D3\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[14\] demux.vhd(14) " "Inferred latch for \"D3\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[15\] demux.vhd(14) " "Inferred latch for \"D3\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] demux.vhd(14) " "Inferred latch for \"D2\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] demux.vhd(14) " "Inferred latch for \"D2\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] demux.vhd(14) " "Inferred latch for \"D2\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] demux.vhd(14) " "Inferred latch for \"D2\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757804 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] demux.vhd(14) " "Inferred latch for \"D2\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] demux.vhd(14) " "Inferred latch for \"D2\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] demux.vhd(14) " "Inferred latch for \"D2\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] demux.vhd(14) " "Inferred latch for \"D2\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] demux.vhd(14) " "Inferred latch for \"D2\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] demux.vhd(14) " "Inferred latch for \"D2\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] demux.vhd(14) " "Inferred latch for \"D2\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] demux.vhd(14) " "Inferred latch for \"D2\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] demux.vhd(14) " "Inferred latch for \"D2\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] demux.vhd(14) " "Inferred latch for \"D2\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] demux.vhd(14) " "Inferred latch for \"D2\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] demux.vhd(14) " "Inferred latch for \"D2\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] demux.vhd(14) " "Inferred latch for \"D1\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] demux.vhd(14) " "Inferred latch for \"D1\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] demux.vhd(14) " "Inferred latch for \"D1\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] demux.vhd(14) " "Inferred latch for \"D1\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] demux.vhd(14) " "Inferred latch for \"D1\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] demux.vhd(14) " "Inferred latch for \"D1\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] demux.vhd(14) " "Inferred latch for \"D1\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] demux.vhd(14) " "Inferred latch for \"D1\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] demux.vhd(14) " "Inferred latch for \"D1\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] demux.vhd(14) " "Inferred latch for \"D1\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] demux.vhd(14) " "Inferred latch for \"D1\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] demux.vhd(14) " "Inferred latch for \"D1\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] demux.vhd(14) " "Inferred latch for \"D1\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757805 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] demux.vhd(14) " "Inferred latch for \"D1\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] demux.vhd(14) " "Inferred latch for \"D1\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] demux.vhd(14) " "Inferred latch for \"D1\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[0\] demux.vhd(14) " "Inferred latch for \"D0\[0\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[1\] demux.vhd(14) " "Inferred latch for \"D0\[1\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[2\] demux.vhd(14) " "Inferred latch for \"D0\[2\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[3\] demux.vhd(14) " "Inferred latch for \"D0\[3\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[4\] demux.vhd(14) " "Inferred latch for \"D0\[4\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[5\] demux.vhd(14) " "Inferred latch for \"D0\[5\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[6\] demux.vhd(14) " "Inferred latch for \"D0\[6\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[7\] demux.vhd(14) " "Inferred latch for \"D0\[7\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[8\] demux.vhd(14) " "Inferred latch for \"D0\[8\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[9\] demux.vhd(14) " "Inferred latch for \"D0\[9\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[10\] demux.vhd(14) " "Inferred latch for \"D0\[10\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[11\] demux.vhd(14) " "Inferred latch for \"D0\[11\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[12\] demux.vhd(14) " "Inferred latch for \"D0\[12\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[13\] demux.vhd(14) " "Inferred latch for \"D0\[13\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[14\] demux.vhd(14) " "Inferred latch for \"D0\[14\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[15\] demux.vhd(14) " "Inferred latch for \"D0\[15\]\" at demux.vhd(14)" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574737757806 "|IncompleteDatapath|bancoDeRegistradores:inst|DEMUX:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst8 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst8\"" {  } { { "IncompleteDatapath.vhd" "b2v_inst8" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2bit ALU:b2v_inst8\|demux2bit:b2v_inst " "Elaborating entity \"demux2bit\" for hierarchy \"ALU:b2v_inst8\|demux2bit:b2v_inst\"" {  } { { "ALU.vhd" "b2v_inst" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/ALU.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757832 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e3 demux2bit.vhd(24) " "VHDL Process Statement warning at demux2bit.vhd(24): signal \"e3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux2bit.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux2bit.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757833 "|IncompleteDatapath|ALU:inst|demux2bit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16bit ALU:b2v_inst8\|adder16bit:b2v_inst2 " "Elaborating entity \"adder16bit\" for hierarchy \"ALU:b2v_inst8\|adder16bit:b2v_inst2\"" {  } { { "ALU.vhd" "b2v_inst2" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/ALU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder ALU:b2v_inst8\|adder16bit:b2v_inst2\|halfAdder:b2v_bit_0 " "Elaborating entity \"halfAdder\" for hierarchy \"ALU:b2v_inst8\|adder16bit:b2v_inst2\|halfAdder:b2v_bit_0\"" {  } { { "adder16bit.vhd" "b2v_bit_0" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/adder16bit.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ALU:b2v_inst8\|adder16bit:b2v_inst2\|fullAdder:b2v_bit_1 " "Elaborating entity \"fullAdder\" for hierarchy \"ALU:b2v_inst8\|adder16bit:b2v_inst2\|fullAdder:b2v_bit_1\"" {  } { { "adder16bit.vhd" "b2v_bit_1" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/adder16bit.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCU ALU:b2v_inst8\|adder16bit:b2v_inst2\|LCU:b2v_inst " "Elaborating entity \"LCU\" for hierarchy \"ALU:b2v_inst8\|adder16bit:b2v_inst2\|LCU:b2v_inst\"" {  } { { "adder16bit.vhd" "b2v_inst" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/adder16bit.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574737757874 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(19) " "VHDL Process Statement warning at LCU.vhd(19): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757876 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(20) " "VHDL Process Statement warning at LCU.vhd(20): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757876 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(21) " "VHDL Process Statement warning at LCU.vhd(21): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757876 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(22) " "VHDL Process Statement warning at LCU.vhd(22): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757876 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(23) " "VHDL Process Statement warning at LCU.vhd(23): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757876 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(24) " "VHDL Process Statement warning at LCU.vhd(24): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757876 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(25) " "VHDL Process Statement warning at LCU.vhd(25): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757876 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(26) " "VHDL Process Statement warning at LCU.vhd(26): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757876 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(27) " "VHDL Process Statement warning at LCU.vhd(27): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757877 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(28) " "VHDL Process Statement warning at LCU.vhd(28): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757877 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(29) " "VHDL Process Statement warning at LCU.vhd(29): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757877 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(30) " "VHDL Process Statement warning at LCU.vhd(30): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757877 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(31) " "VHDL Process Statement warning at LCU.vhd(31): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757877 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(32) " "VHDL Process Statement warning at LCU.vhd(32): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757877 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(33) " "VHDL Process Statement warning at LCU.vhd(33): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757877 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(34) " "VHDL Process Statement warning at LCU.vhd(34): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757877 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(36) " "VHDL Process Statement warning at LCU.vhd(36): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574737757877 "|IncompleteDatapath|ALU:b2v_inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[0\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[0\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[0\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[0\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[1\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[1\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[1\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[1\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[2\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[2\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[2\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[2\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[3\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[3\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[3\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[3\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[4\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[4\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[4\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[4\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[5\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[5\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[5\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[5\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[6\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[6\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[6\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[6\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[7\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[7\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[7\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[7\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[8\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[8\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[8\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[8\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[9\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[9\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[9\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[9\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[10\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[10\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[10\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[10\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[11\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[11\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[11\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[11\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[12\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[12\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[12\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[12\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[13\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[13\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[13\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[13\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[14\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[14\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[14\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[14\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[15\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst17\|R\[15\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[15\] " "LATCH primitive \"bancoDeRegistradores:b2v_inst7\|MUX_16:b2v_inst16\|R\[15\]\" is permanently enabled" {  } { { "mux_16.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_16.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574737758437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:b2v_inst6\|aluOp\[0\] " "Latch CU:b2v_inst6\|aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal instruction\[13\]" {  } { { "IncompleteDatapath.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574737759161 ""}  } { { "CU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/CU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574737759161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:b2v_inst6\|bInvert " "Latch CU:b2v_inst6\|bInvert has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal instruction\[13\]" {  } { { "IncompleteDatapath.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574737759161 ""}  } { { "CU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/CU.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574737759161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:b2v_inst6\|aluOp\[1\] " "Latch CU:b2v_inst6\|aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[14\] " "Ports D and ENA on the latch are fed by the same signal instruction\[14\]" {  } { { "IncompleteDatapath.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574737759161 ""}  } { { "CU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/CU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574737759161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574737759621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574737761206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574737761206 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "966 " "Implemented 966 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574737761378 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574737761378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "933 " "Implemented 933 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574737761378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574737761378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574737761478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 23:09:21 2019 " "Processing ended: Mon Nov 25 23:09:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574737761478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574737761478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574737761478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574737761478 ""}
