#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x132e0f760 .scope module, "z_core_control_u" "z_core_control_u" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "mem_data_in";
    .port_info 3 /OUTPUT 1 "mem_write_en";
    .port_info 4 /OUTPUT 32 "mem_data_out";
    .port_info 5 /OUTPUT 32 "mem_addr";
P_0x133013600 .param/l "AUIPC" 1 2 33, C4<0010111>;
P_0x133013640 .param/l "B_INST" 1 2 28, C4<1100011>;
P_0x133013680 .param/l "I_INST" 1 2 22, C4<0010011>;
P_0x1330136c0 .param/l "I_LOAD_INST" 1 2 23, C4<0000011>;
P_0x133013700 .param/l "JALR_INST" 1 2 24, C4<1100111>;
P_0x133013740 .param/l "JAL_INST" 1 2 31, C4<0111111>;
P_0x133013780 .param/l "LUI_INST" 1 2 32, C4<0110111>;
P_0x1330137c0 .param/l "N_STATES" 1 2 210, +C4<00000000000000000000000000000101>;
P_0x133013800 .param/l "PC_INIT" 1 2 58, C4<00000000000000000000000000000000>;
P_0x133013840 .param/l "R_INST" 1 2 19, C4<0110011>;
P_0x133013880 .param/l "STATE_DECODE" 1 2 219, +C4<000000000000000000000000000000010>;
P_0x1330138c0 .param/l "STATE_DECODE_b" 1 2 213, +C4<00000000000000000000000000000001>;
P_0x133013900 .param/l "STATE_EXECUTE" 1 2 220, +C4<0000000000000000000000000000000100>;
P_0x133013940 .param/l "STATE_EXECUTE_b" 1 2 214, +C4<00000000000000000000000000000010>;
P_0x133013980 .param/l "STATE_FETCH" 1 2 218, +C4<00000000000000000000000000000001>;
P_0x1330139c0 .param/l "STATE_FETCH_b" 1 2 212, +C4<00000000000000000000000000000000>;
P_0x133013a00 .param/l "STATE_MEM" 1 2 221, +C4<00000000000000000000000000000001000>;
P_0x133013a40 .param/l "STATE_MEM_b" 1 2 215, +C4<00000000000000000000000000000011>;
P_0x133013a80 .param/l "STATE_WRITE" 1 2 222, +C4<000000000000000000000000000000010000>;
P_0x133013ac0 .param/l "STATE_WRITE_b" 1 2 216, +C4<00000000000000000000000000000100>;
P_0x133013b00 .param/l "S_INST" 1 2 27, C4<0100011>;
L_0x600003da4bd0 .functor OR 1, L_0x6000027ae620, L_0x6000027ae6c0, C4<0>, C4<0>;
L_0x600003da4c40 .functor OR 1, L_0x600003da4bd0, L_0x6000027ae760, C4<0>, C4<0>;
L_0x600003da4cb0 .functor OR 1, L_0x6000027ae940, L_0x6000027ae9e0, C4<0>, C4<0>;
L_0x600003da4d20 .functor BUFZ 1, L_0x6000027ae800, C4<0>, C4<0>, C4<0>;
L_0x600003da4d90 .functor OR 1, L_0x6000027ae800, L_0x6000027ae8a0, C4<0>, C4<0>;
L_0x600003da4e00 .functor NOT 1, L_0x600003da4d90, C4<0>, C4<0>, C4<0>;
v0x6000024a4b40_0 .var "ALUOut_r", 31 0;
v0x6000024a4bd0_0 .net "Bimm", 31 0, L_0x6000027ad7c0;  1 drivers
v0x6000024a4c60_0 .var "IR", 31 0;
v0x6000024a4cf0_0 .net "Iimm", 31 0, L_0x6000027ad0e0;  1 drivers
v0x6000024a4d80_0 .net "Imm_mux_out", 31 0, L_0x6000027adf40;  1 drivers
v0x6000024a4e10_0 .var "Imm_r", 31 0;
v0x6000024a4ea0_0 .net "Jimm", 31 0, L_0x6000027adc20;  1 drivers
v0x6000024a4f30_0 .var "MDR", 31 0;
v0x6000024a4fc0_0 .var "PC", 31 0;
v0x6000024a5050_0 .net "PC_mux", 31 0, L_0x6000027acaa0;  1 drivers
v0x6000024a50e0_0 .net "PC_plus4", 31 0, L_0x6000027ac780;  1 drivers
v0x6000024a5170_0 .net "PC_plus_Imm", 31 0, L_0x6000027ac820;  1 drivers
v0x6000024a5200_0 .net "Simm", 31 0, L_0x6000027ad400;  1 drivers
v0x6000024a5290_0 .net "Uimm", 31 0, L_0x6000027ad720;  1 drivers
v0x6000024a5320_0 .net *"_ivl_1", 0 0, L_0x6000027ac3c0;  1 drivers
L_0x138078490 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x6000024a53b0_0 .net/2u *"_ivl_100", 6 0, L_0x138078490;  1 drivers
L_0x1380784d8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x6000024a5440_0 .net/2u *"_ivl_104", 6 0, L_0x1380784d8;  1 drivers
v0x6000024a54d0_0 .net *"_ivl_11", 0 0, L_0x6000027ac640;  1 drivers
v0x6000024a5560_0 .net *"_ivl_110", 0 0, L_0x600003da4d90;  1 drivers
L_0x138078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024a55f0_0 .net/2u *"_ivl_12", 31 0, L_0x138078058;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000024a5680_0 .net/2u *"_ivl_16", 31 0, L_0x1380780a0;  1 drivers
v0x6000024a5710_0 .net *"_ivl_22", 31 0, L_0x6000027ac8c0;  1 drivers
v0x6000024a57a0_0 .net *"_ivl_24", 31 0, L_0x6000027ac960;  1 drivers
v0x6000024a5830_0 .net *"_ivl_26", 31 0, L_0x6000027aca00;  1 drivers
L_0x138078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024a58c0_0 .net/2u *"_ivl_30", 31 0, L_0x138078208;  1 drivers
v0x6000024a5950_0 .net *"_ivl_32", 31 0, L_0x6000027adcc0;  1 drivers
v0x6000024a59e0_0 .net *"_ivl_34", 31 0, L_0x6000027add60;  1 drivers
v0x6000024a5a70_0 .net *"_ivl_36", 31 0, L_0x6000027ade00;  1 drivers
v0x6000024a5b00_0 .net *"_ivl_38", 31 0, L_0x6000027adea0;  1 drivers
v0x6000024a5b90_0 .net *"_ivl_42", 31 0, L_0x6000027adfe0;  1 drivers
v0x6000024a5c20_0 .net *"_ivl_44", 31 0, L_0x6000027ae080;  1 drivers
v0x6000024a5cb0_0 .net *"_ivl_46", 31 0, L_0x6000027ae1c0;  1 drivers
v0x6000024a5d40_0 .net *"_ivl_5", 0 0, L_0x6000027ac500;  1 drivers
v0x6000024a5dd0_0 .net *"_ivl_52", 31 0, L_0x6000027ae300;  1 drivers
v0x6000024a5e60_0 .net *"_ivl_54", 31 0, L_0x6000027ae3a0;  1 drivers
v0x6000024a5ef0_0 .net *"_ivl_56", 31 0, L_0x6000027ae440;  1 drivers
v0x6000024a5f80_0 .net *"_ivl_58", 31 0, L_0x6000027ae4e0;  1 drivers
L_0x138078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024a6010_0 .net/2u *"_ivl_6", 0 0, L_0x138078010;  1 drivers
L_0x138078250 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x6000024a60a0_0 .net/2u *"_ivl_62", 6 0, L_0x138078250;  1 drivers
v0x6000024a6130_0 .net *"_ivl_64", 0 0, L_0x6000027ae620;  1 drivers
L_0x138078298 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x6000024a61c0_0 .net/2u *"_ivl_66", 6 0, L_0x138078298;  1 drivers
v0x6000024a6250_0 .net *"_ivl_68", 0 0, L_0x6000027ae6c0;  1 drivers
v0x6000024a62e0_0 .net *"_ivl_71", 0 0, L_0x600003da4bd0;  1 drivers
L_0x1380782e0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x6000024a6370_0 .net/2u *"_ivl_72", 6 0, L_0x1380782e0;  1 drivers
v0x6000024a6400_0 .net *"_ivl_74", 0 0, L_0x6000027ae760;  1 drivers
L_0x138078328 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x6000024a6490_0 .net/2u *"_ivl_78", 6 0, L_0x138078328;  1 drivers
L_0x138078370 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x6000024a6520_0 .net/2u *"_ivl_82", 6 0, L_0x138078370;  1 drivers
L_0x1380783b8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x6000024a65b0_0 .net/2u *"_ivl_86", 6 0, L_0x1380783b8;  1 drivers
v0x6000024a6640_0 .net *"_ivl_88", 0 0, L_0x6000027ae940;  1 drivers
L_0x138078400 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x6000024a66d0_0 .net/2u *"_ivl_90", 6 0, L_0x138078400;  1 drivers
v0x6000024a6760_0 .net *"_ivl_92", 0 0, L_0x6000027ae9e0;  1 drivers
L_0x138078448 .functor BUFT 1, C4<0111111>, C4<0>, C4<0>, C4<0>;
v0x6000024a67f0_0 .net/2u *"_ivl_96", 6 0, L_0x138078448;  1 drivers
v0x6000024a6880_0 .net "alu_branch", 0 0, v0x6000024a9c20_0;  1 drivers
v0x6000024a6910_0 .var "alu_funct3_r", 2 0;
v0x6000024a69a0_0 .var "alu_funct7_r", 6 0;
v0x6000024a6a30_0 .var "alu_in1_r", 31 0;
v0x6000024a6ac0_0 .net "alu_in2_mux", 31 0, L_0x6000027ae580;  1 drivers
v0x6000024a6b50_0 .var "alu_in2_r", 31 0;
v0x6000024a6be0_0 .var "alu_op_r", 6 0;
v0x6000024a6c70_0 .net "alu_out", 31 0, v0x6000024aa010_0;  1 drivers
o0x138040b80 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000024a6d00_0 .net "clk", 0 0, o0x138040b80;  0 drivers
v0x6000024a6d90_0 .net "funct3", 2 0, L_0x6000027acdc0;  1 drivers
v0x6000024a6e20_0 .net "funct7", 6 0, L_0x6000027ace60;  1 drivers
v0x6000024a6eb0_0 .net "isBimm", 0 0, L_0x6000027ae8a0;  1 drivers
v0x6000024a6f40_0 .net "isIimm", 0 0, L_0x600003da4c40;  1 drivers
v0x6000024a6fd0_0 .net "isJAL", 0 0, L_0x6000027aea80;  1 drivers
v0x6000024a7060_0 .net "isJALR", 0 0, L_0x6000027aeb20;  1 drivers
v0x6000024a70f0_0 .net "isLoad", 0 0, L_0x6000027aebc0;  1 drivers
v0x6000024a7180_0 .net "isSimm", 0 0, L_0x6000027ae800;  1 drivers
v0x6000024a7210_0 .net "isStore", 0 0, L_0x600003da4d20;  1 drivers
v0x6000024a72a0_0 .net "isUimm", 0 0, L_0x600003da4cb0;  1 drivers
v0x6000024a7330_0 .net "isWB", 0 0, L_0x600003da4e00;  1 drivers
v0x6000024a73c0_0 .net "mem_addr", 31 0, L_0x6000027ac460;  1 drivers
o0x138041f30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000024a7450_0 .net "mem_data_in", 31 0, o0x138041f30;  0 drivers
v0x6000024a74e0_0 .net "mem_data_out", 31 0, L_0x6000027ac6e0;  1 drivers
v0x6000024a7570_0 .var "mem_data_out_r", 31 0;
v0x6000024a7600_0 .net "mem_write_en", 0 0, L_0x6000027ac5a0;  1 drivers
v0x6000024a7690_0 .net "op", 6 0, L_0x6000027acb40;  1 drivers
v0x6000024a7720_0 .net "rd", 4 0, L_0x6000027acd20;  1 drivers
v0x6000024a77b0_0 .net "rd_in_mux", 31 0, L_0x6000027ae260;  1 drivers
o0x1380411b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000024a7840_0 .net "reset", 0 0, o0x1380411b0;  0 drivers
v0x6000024a78d0_0 .net "rs1", 4 0, L_0x6000027acbe0;  1 drivers
v0x6000024a7960_0 .net "rs1_out", 31 0, L_0x600003da4a10;  1 drivers
v0x6000024a79f0_0 .net "rs2", 4 0, L_0x6000027acc80;  1 drivers
v0x6000024a7a80_0 .net "rs2_out", 31 0, v0x6000024a4a20_0;  1 drivers
v0x6000024a7b10_0 .var "state", 4 0;
v0x6000024a7ba0_0 .net "write_enable", 0 0, L_0x6000027ae120;  1 drivers
L_0x6000027ac3c0 .part v0x6000024a7b10_0, 3, 1;
L_0x6000027ac460 .functor MUXZ 32, v0x6000024a4b40_0, v0x6000024a4fc0_0, L_0x6000027ac3c0, C4<>;
L_0x6000027ac500 .part v0x6000024a7b10_0, 3, 1;
L_0x6000027ac5a0 .functor MUXZ 1, L_0x138078010, L_0x600003da4d20, L_0x6000027ac500, C4<>;
L_0x6000027ac640 .part v0x6000024a7b10_0, 3, 1;
L_0x6000027ac6e0 .functor MUXZ 32, L_0x138078058, v0x6000024a7570_0, L_0x6000027ac640, C4<>;
L_0x6000027ac780 .arith/sum 32, v0x6000024a4fc0_0, L_0x1380780a0;
L_0x6000027ac820 .arith/sum 32, v0x6000024a4fc0_0, v0x6000024a4e10_0;
L_0x6000027ac8c0 .functor MUXZ 32, L_0x6000027ac780, L_0x6000027ac820, v0x6000024a9c20_0, C4<>;
L_0x6000027ac960 .functor MUXZ 32, L_0x6000027ac780, L_0x6000027ac820, L_0x6000027aea80, C4<>;
L_0x6000027aca00 .functor MUXZ 32, L_0x6000027ac960, L_0x6000027ac8c0, L_0x6000027ae8a0, C4<>;
L_0x6000027acaa0 .functor MUXZ 32, L_0x6000027aca00, v0x6000024aa010_0, L_0x6000027aeb20, C4<>;
L_0x6000027adcc0 .functor MUXZ 32, L_0x138078208, L_0x6000027ad720, L_0x600003da4cb0, C4<>;
L_0x6000027add60 .functor MUXZ 32, L_0x6000027adcc0, L_0x6000027adc20, L_0x6000027aea80, C4<>;
L_0x6000027ade00 .functor MUXZ 32, L_0x6000027add60, L_0x6000027ad7c0, L_0x6000027ae8a0, C4<>;
L_0x6000027adea0 .functor MUXZ 32, L_0x6000027ade00, L_0x6000027ad400, L_0x6000027ae800, C4<>;
L_0x6000027adf40 .functor MUXZ 32, L_0x6000027adea0, L_0x6000027ad0e0, L_0x600003da4c40, C4<>;
L_0x6000027adfe0 .functor MUXZ 32, v0x6000024a4b40_0, v0x6000024a4e10_0, L_0x600003da4cb0, C4<>;
L_0x6000027ae080 .functor MUXZ 32, L_0x6000027adfe0, L_0x6000027ac780, L_0x6000027aeb20, C4<>;
L_0x6000027ae1c0 .functor MUXZ 32, L_0x6000027ae080, L_0x6000027ac780, L_0x6000027aea80, C4<>;
L_0x6000027ae260 .functor MUXZ 32, L_0x6000027ae1c0, v0x6000024a4f30_0, L_0x6000027aebc0, C4<>;
L_0x6000027ae120 .part v0x6000024a7b10_0, 4, 1;
L_0x6000027ae300 .functor MUXZ 32, v0x6000024a4a20_0, L_0x6000027ad720, L_0x600003da4cb0, C4<>;
L_0x6000027ae3a0 .functor MUXZ 32, L_0x6000027ae300, L_0x6000027adc20, L_0x6000027aea80, C4<>;
L_0x6000027ae440 .functor MUXZ 32, L_0x6000027ae3a0, L_0x6000027ad7c0, L_0x6000027ae8a0, C4<>;
L_0x6000027ae4e0 .functor MUXZ 32, L_0x6000027ae440, L_0x6000027ad400, L_0x6000027ae800, C4<>;
L_0x6000027ae580 .functor MUXZ 32, L_0x6000027ae4e0, L_0x6000027ad0e0, L_0x600003da4c40, C4<>;
L_0x6000027ae620 .cmp/eq 7, L_0x6000027acb40, L_0x138078250;
L_0x6000027ae6c0 .cmp/eq 7, L_0x6000027acb40, L_0x138078298;
L_0x6000027ae760 .cmp/eq 7, L_0x6000027acb40, L_0x1380782e0;
L_0x6000027ae800 .cmp/eq 7, L_0x6000027acb40, L_0x138078328;
L_0x6000027ae8a0 .cmp/eq 7, L_0x6000027acb40, L_0x138078370;
L_0x6000027ae940 .cmp/eq 7, L_0x6000027acb40, L_0x1380783b8;
L_0x6000027ae9e0 .cmp/eq 7, L_0x6000027acb40, L_0x138078400;
L_0x6000027aea80 .cmp/eq 7, L_0x6000027acb40, L_0x138078448;
L_0x6000027aeb20 .cmp/eq 7, L_0x6000027acb40, L_0x138078490;
L_0x6000027aebc0 .cmp/eq 7, L_0x6000027acb40, L_0x1380784d8;
S_0x132e05c90 .scope module, "alu" "z_core_alu" 2 168, 3 2 0, S_0x132e0f760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 7 "alu_op";
    .port_info 3 /INPUT 3 "alu_funct3";
    .port_info 4 /INPUT 7 "alu_funct7";
    .port_info 5 /OUTPUT 32 "alu_out";
    .port_info 6 /OUTPUT 1 "alu_branch";
v0x6000024a9b90_0 .net "alu_branch", 0 0, v0x6000024a9c20_0;  alias, 1 drivers
v0x6000024a9c20_0 .var "alu_branch_r", 0 0;
v0x6000024a9cb0_0 .net "alu_funct3", 2 0, v0x6000024a6910_0;  1 drivers
v0x6000024a9d40_0 .net "alu_funct7", 6 0, v0x6000024a69a0_0;  1 drivers
v0x6000024a9dd0_0 .net "alu_in1", 31 0, v0x6000024a6a30_0;  1 drivers
v0x6000024a9e60_0 .net "alu_in2", 31 0, v0x6000024a6b50_0;  1 drivers
v0x6000024a9ef0_0 .net "alu_op", 6 0, v0x6000024a6be0_0;  1 drivers
v0x6000024a9f80_0 .net "alu_out", 31 0, v0x6000024aa010_0;  alias, 1 drivers
v0x6000024aa010_0 .var "alu_out_r", 31 0;
E_0x6000003a16c0 .event anyedge, v0x6000024a9e60_0, v0x6000024a9dd0_0, v0x6000024a9ef0_0;
S_0x132e05e00 .scope module, "decoder" "z_core_decoder" 2 90, 4 1 0, S_0x132e0f760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 7 "op";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 32 "Iimm";
    .port_info 6 /OUTPUT 32 "Simm";
    .port_info 7 /OUTPUT 32 "Uimm";
    .port_info 8 /OUTPUT 32 "Bimm";
    .port_info 9 /OUTPUT 32 "Jimm";
    .port_info 10 /OUTPUT 3 "funct3";
    .port_info 11 /OUTPUT 7 "funct7";
v0x6000024aa0a0_0 .net "Bimm", 31 0, L_0x6000027ad7c0;  alias, 1 drivers
v0x6000024aa130_0 .net "Iimm", 31 0, L_0x6000027ad0e0;  alias, 1 drivers
v0x6000024aa1c0_0 .net "Jimm", 31 0, L_0x6000027adc20;  alias, 1 drivers
v0x6000024aa250_0 .net "Simm", 31 0, L_0x6000027ad400;  alias, 1 drivers
v0x6000024aa2e0_0 .net "Uimm", 31 0, L_0x6000027ad720;  alias, 1 drivers
v0x6000024aa370_0 .net *"_ivl_13", 0 0, L_0x6000027acf00;  1 drivers
v0x6000024aa400_0 .net *"_ivl_14", 20 0, L_0x6000027acfa0;  1 drivers
v0x6000024aa490_0 .net *"_ivl_17", 10 0, L_0x6000027ad040;  1 drivers
v0x6000024aa520_0 .net *"_ivl_21", 0 0, L_0x6000027ad180;  1 drivers
v0x6000024aa5b0_0 .net *"_ivl_22", 20 0, L_0x6000027ad220;  1 drivers
v0x6000024aa640_0 .net *"_ivl_25", 5 0, L_0x6000027ad2c0;  1 drivers
v0x6000024aa6d0_0 .net *"_ivl_27", 4 0, L_0x6000027ad360;  1 drivers
v0x6000024aa760_0 .net *"_ivl_31", 0 0, L_0x6000027ad4a0;  1 drivers
v0x6000024aa7f0_0 .net *"_ivl_33", 5 0, L_0x6000027ad540;  1 drivers
v0x6000024aa880_0 .net *"_ivl_35", 3 0, L_0x6000027ad5e0;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024aa910_0 .net/2u *"_ivl_36", 0 0, L_0x1380780e8;  1 drivers
v0x6000024aa9a0_0 .net *"_ivl_38", 11 0, L_0x6000027ad680;  1 drivers
L_0x138078130 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024aaa30_0 .net *"_ivl_43", 19 0, L_0x138078130;  1 drivers
v0x6000024aaac0_0 .net *"_ivl_45", 19 0, L_0x6000027ad860;  1 drivers
L_0x138078178 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024aab50_0 .net/2u *"_ivl_46", 11 0, L_0x138078178;  1 drivers
v0x6000024aabe0_0 .net *"_ivl_51", 0 0, L_0x6000027ad900;  1 drivers
v0x6000024aac70_0 .net *"_ivl_52", 11 0, L_0x6000027ad9a0;  1 drivers
v0x6000024aad00_0 .net *"_ivl_55", 7 0, L_0x6000027ada40;  1 drivers
v0x6000024aad90_0 .net *"_ivl_57", 0 0, L_0x6000027adae0;  1 drivers
v0x6000024aae20_0 .net *"_ivl_59", 9 0, L_0x6000027adb80;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024aaeb0_0 .net/2u *"_ivl_60", 0 0, L_0x1380781c0;  1 drivers
v0x6000024aaf40_0 .net "funct3", 2 0, L_0x6000027acdc0;  alias, 1 drivers
v0x6000024aafd0_0 .net "funct7", 6 0, L_0x6000027ace60;  alias, 1 drivers
v0x6000024ab060_0 .net "inst", 31 0, v0x6000024a4c60_0;  1 drivers
v0x6000024ab0f0_0 .net "op", 6 0, L_0x6000027acb40;  alias, 1 drivers
v0x6000024ab180_0 .net "rd", 4 0, L_0x6000027acd20;  alias, 1 drivers
v0x6000024ab210_0 .net "rs1", 4 0, L_0x6000027acbe0;  alias, 1 drivers
v0x6000024ab2a0_0 .net "rs2", 4 0, L_0x6000027acc80;  alias, 1 drivers
L_0x6000027acb40 .part v0x6000024a4c60_0, 0, 7;
L_0x6000027acbe0 .part v0x6000024a4c60_0, 15, 5;
L_0x6000027acc80 .part v0x6000024a4c60_0, 20, 5;
L_0x6000027acd20 .part v0x6000024a4c60_0, 7, 5;
L_0x6000027acdc0 .part v0x6000024a4c60_0, 12, 3;
L_0x6000027ace60 .part v0x6000024a4c60_0, 25, 7;
L_0x6000027acf00 .part v0x6000024a4c60_0, 31, 1;
LS_0x6000027acfa0_0_0 .concat [ 1 1 1 1], L_0x6000027acf00, L_0x6000027acf00, L_0x6000027acf00, L_0x6000027acf00;
LS_0x6000027acfa0_0_4 .concat [ 1 1 1 1], L_0x6000027acf00, L_0x6000027acf00, L_0x6000027acf00, L_0x6000027acf00;
LS_0x6000027acfa0_0_8 .concat [ 1 1 1 1], L_0x6000027acf00, L_0x6000027acf00, L_0x6000027acf00, L_0x6000027acf00;
LS_0x6000027acfa0_0_12 .concat [ 1 1 1 1], L_0x6000027acf00, L_0x6000027acf00, L_0x6000027acf00, L_0x6000027acf00;
LS_0x6000027acfa0_0_16 .concat [ 1 1 1 1], L_0x6000027acf00, L_0x6000027acf00, L_0x6000027acf00, L_0x6000027acf00;
LS_0x6000027acfa0_0_20 .concat [ 1 0 0 0], L_0x6000027acf00;
LS_0x6000027acfa0_1_0 .concat [ 4 4 4 4], LS_0x6000027acfa0_0_0, LS_0x6000027acfa0_0_4, LS_0x6000027acfa0_0_8, LS_0x6000027acfa0_0_12;
LS_0x6000027acfa0_1_4 .concat [ 4 1 0 0], LS_0x6000027acfa0_0_16, LS_0x6000027acfa0_0_20;
L_0x6000027acfa0 .concat [ 16 5 0 0], LS_0x6000027acfa0_1_0, LS_0x6000027acfa0_1_4;
L_0x6000027ad040 .part v0x6000024a4c60_0, 20, 11;
L_0x6000027ad0e0 .concat [ 11 21 0 0], L_0x6000027ad040, L_0x6000027acfa0;
L_0x6000027ad180 .part v0x6000024a4c60_0, 31, 1;
LS_0x6000027ad220_0_0 .concat [ 1 1 1 1], L_0x6000027ad180, L_0x6000027ad180, L_0x6000027ad180, L_0x6000027ad180;
LS_0x6000027ad220_0_4 .concat [ 1 1 1 1], L_0x6000027ad180, L_0x6000027ad180, L_0x6000027ad180, L_0x6000027ad180;
LS_0x6000027ad220_0_8 .concat [ 1 1 1 1], L_0x6000027ad180, L_0x6000027ad180, L_0x6000027ad180, L_0x6000027ad180;
LS_0x6000027ad220_0_12 .concat [ 1 1 1 1], L_0x6000027ad180, L_0x6000027ad180, L_0x6000027ad180, L_0x6000027ad180;
LS_0x6000027ad220_0_16 .concat [ 1 1 1 1], L_0x6000027ad180, L_0x6000027ad180, L_0x6000027ad180, L_0x6000027ad180;
LS_0x6000027ad220_0_20 .concat [ 1 0 0 0], L_0x6000027ad180;
LS_0x6000027ad220_1_0 .concat [ 4 4 4 4], LS_0x6000027ad220_0_0, LS_0x6000027ad220_0_4, LS_0x6000027ad220_0_8, LS_0x6000027ad220_0_12;
LS_0x6000027ad220_1_4 .concat [ 4 1 0 0], LS_0x6000027ad220_0_16, LS_0x6000027ad220_0_20;
L_0x6000027ad220 .concat [ 16 5 0 0], LS_0x6000027ad220_1_0, LS_0x6000027ad220_1_4;
L_0x6000027ad2c0 .part v0x6000024a4c60_0, 25, 6;
L_0x6000027ad360 .part v0x6000024a4c60_0, 7, 5;
L_0x6000027ad400 .concat [ 5 6 21 0], L_0x6000027ad360, L_0x6000027ad2c0, L_0x6000027ad220;
L_0x6000027ad4a0 .part v0x6000024a4c60_0, 7, 1;
L_0x6000027ad540 .part v0x6000024a4c60_0, 25, 6;
L_0x6000027ad5e0 .part v0x6000024a4c60_0, 8, 4;
L_0x6000027ad680 .concat [ 1 4 6 1], L_0x1380780e8, L_0x6000027ad5e0, L_0x6000027ad540, L_0x6000027ad4a0;
L_0x6000027ad7c0 .concat [ 12 20 0 0], L_0x6000027ad680, L_0x138078130;
L_0x6000027ad860 .part v0x6000024a4c60_0, 12, 20;
L_0x6000027ad720 .concat [ 12 20 0 0], L_0x138078178, L_0x6000027ad860;
L_0x6000027ad900 .part v0x6000024a4c60_0, 31, 1;
LS_0x6000027ad9a0_0_0 .concat [ 1 1 1 1], L_0x6000027ad900, L_0x6000027ad900, L_0x6000027ad900, L_0x6000027ad900;
LS_0x6000027ad9a0_0_4 .concat [ 1 1 1 1], L_0x6000027ad900, L_0x6000027ad900, L_0x6000027ad900, L_0x6000027ad900;
LS_0x6000027ad9a0_0_8 .concat [ 1 1 1 1], L_0x6000027ad900, L_0x6000027ad900, L_0x6000027ad900, L_0x6000027ad900;
L_0x6000027ad9a0 .concat [ 4 4 4 0], LS_0x6000027ad9a0_0_0, LS_0x6000027ad9a0_0_4, LS_0x6000027ad9a0_0_8;
L_0x6000027ada40 .part v0x6000024a4c60_0, 12, 8;
L_0x6000027adae0 .part v0x6000024a4c60_0, 20, 1;
L_0x6000027adb80 .part v0x6000024a4c60_0, 21, 10;
LS_0x6000027adc20_0_0 .concat [ 1 10 1 8], L_0x1380781c0, L_0x6000027adb80, L_0x6000027adae0, L_0x6000027ada40;
LS_0x6000027adc20_0_4 .concat [ 12 0 0 0], L_0x6000027ad9a0;
L_0x6000027adc20 .concat [ 20 12 0 0], LS_0x6000027adc20_0_0, LS_0x6000027adc20_0_4;
S_0x132e058b0 .scope module, "reg_file" "z_core_reg_file" 2 141, 5 1 0, S_0x132e0f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 32 "rd_in";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "rs1_out";
    .port_info 8 /OUTPUT 32 "rs2_out";
L_0x600003da4a10 .functor BUFZ 32, v0x6000024a4870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000024ab330_0 .net "clk", 0 0, o0x138040b80;  alias, 0 drivers
v0x6000024ab3c0_0 .net "rd", 4 0, L_0x6000027acd20;  alias, 1 drivers
v0x6000024ab450_0 .net "rd_in", 31 0, L_0x6000027ae260;  alias, 1 drivers
v0x6000024ab4e0_0 .var "reg_r10_q", 31 0;
v0x6000024ab570_0 .var "reg_r11_q", 31 0;
v0x6000024ab600_0 .var "reg_r12_q", 31 0;
v0x6000024ab690_0 .var "reg_r13_q", 31 0;
v0x6000024ab720_0 .var "reg_r14_q", 31 0;
v0x6000024ab7b0_0 .var "reg_r15_q", 31 0;
v0x6000024ab840_0 .var "reg_r16_q", 31 0;
v0x6000024ab8d0_0 .var "reg_r17_q", 31 0;
v0x6000024ab960_0 .var "reg_r18_q", 31 0;
v0x6000024ab9f0_0 .var "reg_r19_q", 31 0;
v0x6000024aba80_0 .var "reg_r1_q", 31 0;
v0x6000024abb10_0 .var "reg_r20_q", 31 0;
v0x6000024abba0_0 .var "reg_r21_q", 31 0;
v0x6000024abc30_0 .var "reg_r22_q", 31 0;
v0x6000024abcc0_0 .var "reg_r23_q", 31 0;
v0x6000024abd50_0 .var "reg_r24_q", 31 0;
v0x6000024abde0_0 .var "reg_r25_q", 31 0;
v0x6000024abe70_0 .var "reg_r26_q", 31 0;
v0x6000024abf00_0 .var "reg_r27_q", 31 0;
v0x6000024a4000_0 .var "reg_r28_q", 31 0;
v0x6000024a4090_0 .var "reg_r29_q", 31 0;
v0x6000024a4120_0 .var "reg_r2_q", 31 0;
v0x6000024a41b0_0 .var "reg_r30_q", 31 0;
v0x6000024a4240_0 .var "reg_r31_q", 31 0;
v0x6000024a42d0_0 .var "reg_r3_q", 31 0;
v0x6000024a4360_0 .var "reg_r4_q", 31 0;
v0x6000024a43f0_0 .var "reg_r5_q", 31 0;
v0x6000024a4480_0 .var "reg_r6_q", 31 0;
v0x6000024a4510_0 .var "reg_r7_q", 31 0;
v0x6000024a45a0_0 .var "reg_r8_q", 31 0;
v0x6000024a4630_0 .var "reg_r9_q", 31 0;
v0x6000024a46c0_0 .net "reset", 0 0, o0x1380411b0;  alias, 0 drivers
v0x6000024a4750_0 .net "rs1", 4 0, L_0x6000027acbe0;  alias, 1 drivers
v0x6000024a47e0_0 .net "rs1_out", 31 0, L_0x600003da4a10;  alias, 1 drivers
v0x6000024a4870_0 .var "rs1_reg", 31 0;
v0x6000024a4900_0 .net "rs2", 4 0, L_0x6000027acc80;  alias, 1 drivers
v0x6000024a4990_0 .net "rs2_out", 31 0, v0x6000024a4a20_0;  alias, 1 drivers
v0x6000024a4a20_0 .var "rs2_reg", 31 0;
v0x6000024a4ab0_0 .net "write_enable", 0 0, L_0x6000027ae120;  alias, 1 drivers
E_0x6000003a1680/0 .event anyedge, v0x6000024ab210_0, v0x6000024aba80_0, v0x6000024a4120_0, v0x6000024a42d0_0;
E_0x6000003a1680/1 .event anyedge, v0x6000024a4360_0, v0x6000024a43f0_0, v0x6000024a4480_0, v0x6000024a4510_0;
E_0x6000003a1680/2 .event anyedge, v0x6000024a45a0_0, v0x6000024a4630_0, v0x6000024ab4e0_0, v0x6000024ab570_0;
E_0x6000003a1680/3 .event anyedge, v0x6000024ab600_0, v0x6000024ab690_0, v0x6000024ab720_0, v0x6000024ab7b0_0;
E_0x6000003a1680/4 .event anyedge, v0x6000024ab840_0, v0x6000024ab8d0_0, v0x6000024ab960_0, v0x6000024ab9f0_0;
E_0x6000003a1680/5 .event anyedge, v0x6000024abb10_0, v0x6000024abba0_0, v0x6000024abc30_0, v0x6000024abcc0_0;
E_0x6000003a1680/6 .event anyedge, v0x6000024abd50_0, v0x6000024abde0_0, v0x6000024abe70_0, v0x6000024abf00_0;
E_0x6000003a1680/7 .event anyedge, v0x6000024a4000_0, v0x6000024a4090_0, v0x6000024a41b0_0, v0x6000024a4240_0;
E_0x6000003a1680/8 .event anyedge, v0x6000024ab2a0_0;
E_0x6000003a1680 .event/or E_0x6000003a1680/0, E_0x6000003a1680/1, E_0x6000003a1680/2, E_0x6000003a1680/3, E_0x6000003a1680/4, E_0x6000003a1680/5, E_0x6000003a1680/6, E_0x6000003a1680/7, E_0x6000003a1680/8;
E_0x6000003a1740 .event posedge, v0x6000024ab330_0;
    .scope S_0x132e058b0;
T_0 ;
    %wait E_0x6000003a1740;
    %load/vec4 v0x6000024a46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024aba80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a4120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a42d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a4360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a43f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a4480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a4510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a45a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a4630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024ab4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024ab570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024ab600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024ab690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024ab720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024ab7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024ab840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024ab8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024ab960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024ab9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024abb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024abba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024abc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024abcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024abd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024abde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024abe70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024abf00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a4000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a4090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a41b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a4240_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000024a4ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024aba80_0, 0;
T_0.4 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a4120_0, 0;
T_0.6 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a42d0_0, 0;
T_0.8 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a4360_0, 0;
T_0.10 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 5, 0, 5;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a43f0_0, 0;
T_0.12 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 6, 0, 5;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a4480_0, 0;
T_0.14 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 7, 0, 5;
    %jmp/0xz  T_0.16, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a4510_0, 0;
T_0.16 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 8, 0, 5;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a45a0_0, 0;
T_0.18 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 9, 0, 5;
    %jmp/0xz  T_0.20, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a4630_0, 0;
T_0.20 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 10, 0, 5;
    %jmp/0xz  T_0.22, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024ab4e0_0, 0;
T_0.22 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 11, 0, 5;
    %jmp/0xz  T_0.24, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024ab570_0, 0;
T_0.24 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 12, 0, 5;
    %jmp/0xz  T_0.26, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024ab600_0, 0;
T_0.26 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 13, 0, 5;
    %jmp/0xz  T_0.28, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024ab690_0, 0;
T_0.28 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 14, 0, 5;
    %jmp/0xz  T_0.30, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024ab720_0, 0;
T_0.30 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_0.32, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024ab7b0_0, 0;
T_0.32 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_0.34, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024ab840_0, 0;
T_0.34 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_0.36, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024ab8d0_0, 0;
T_0.36 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 18, 0, 5;
    %jmp/0xz  T_0.38, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024ab960_0, 0;
T_0.38 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 19, 0, 5;
    %jmp/0xz  T_0.40, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024ab9f0_0, 0;
T_0.40 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 20, 0, 5;
    %jmp/0xz  T_0.42, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024abb10_0, 0;
T_0.42 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_0.44, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024abba0_0, 0;
T_0.44 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_0.46, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024abc30_0, 0;
T_0.46 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_0.48, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024abcc0_0, 0;
T_0.48 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 24, 0, 5;
    %jmp/0xz  T_0.50, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024abd50_0, 0;
T_0.50 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 25, 0, 5;
    %jmp/0xz  T_0.52, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024abde0_0, 0;
T_0.52 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 26, 0, 5;
    %jmp/0xz  T_0.54, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024abe70_0, 0;
T_0.54 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_0.56, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024abf00_0, 0;
T_0.56 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 28, 0, 5;
    %jmp/0xz  T_0.58, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a4000_0, 0;
T_0.58 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 29, 0, 5;
    %jmp/0xz  T_0.60, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a4090_0, 0;
T_0.60 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 30, 0, 5;
    %jmp/0xz  T_0.62, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a41b0_0, 0;
T_0.62 ;
    %load/vec4 v0x6000024ab3c0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_0.64, 4;
    %load/vec4 v0x6000024ab450_0;
    %assign/vec4 v0x6000024a4240_0, 0;
T_0.64 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x132e058b0;
T_1 ;
    %wait E_0x6000003a1680;
    %load/vec4 v0x6000024a4750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %jmp T_1.32;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.1 ;
    %load/vec4 v0x6000024aba80_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.2 ;
    %load/vec4 v0x6000024a4120_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.3 ;
    %load/vec4 v0x6000024a42d0_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.4 ;
    %load/vec4 v0x6000024a4360_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.5 ;
    %load/vec4 v0x6000024a43f0_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.6 ;
    %load/vec4 v0x6000024a4480_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.7 ;
    %load/vec4 v0x6000024a4510_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.8 ;
    %load/vec4 v0x6000024a45a0_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.9 ;
    %load/vec4 v0x6000024a4630_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.10 ;
    %load/vec4 v0x6000024ab4e0_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.11 ;
    %load/vec4 v0x6000024ab570_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.12 ;
    %load/vec4 v0x6000024ab600_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.13 ;
    %load/vec4 v0x6000024ab690_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.14 ;
    %load/vec4 v0x6000024ab720_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.15 ;
    %load/vec4 v0x6000024ab7b0_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.16 ;
    %load/vec4 v0x6000024ab840_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.17 ;
    %load/vec4 v0x6000024ab8d0_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.18 ;
    %load/vec4 v0x6000024ab960_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.19 ;
    %load/vec4 v0x6000024ab9f0_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.20 ;
    %load/vec4 v0x6000024abb10_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.21 ;
    %load/vec4 v0x6000024abba0_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.22 ;
    %load/vec4 v0x6000024abc30_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.23 ;
    %load/vec4 v0x6000024abcc0_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.24 ;
    %load/vec4 v0x6000024abd50_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.25 ;
    %load/vec4 v0x6000024abde0_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.26 ;
    %load/vec4 v0x6000024abe70_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.27 ;
    %load/vec4 v0x6000024abf00_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.28 ;
    %load/vec4 v0x6000024a4000_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.29 ;
    %load/vec4 v0x6000024a4090_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.30 ;
    %load/vec4 v0x6000024a41b0_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v0x6000024a4240_0;
    %assign/vec4 v0x6000024a4870_0, 0;
    %jmp T_1.32;
T_1.32 ;
    %pop/vec4 1;
    %load/vec4 v0x6000024a4900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_1.61, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_1.62, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_1.63, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_1.64, 6;
    %jmp T_1.65;
T_1.33 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.34 ;
    %load/vec4 v0x6000024aba80_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.35 ;
    %load/vec4 v0x6000024a4120_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.36 ;
    %load/vec4 v0x6000024a42d0_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.37 ;
    %load/vec4 v0x6000024a4360_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.38 ;
    %load/vec4 v0x6000024a43f0_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.39 ;
    %load/vec4 v0x6000024a4480_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.40 ;
    %load/vec4 v0x6000024a4510_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.41 ;
    %load/vec4 v0x6000024a45a0_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.42 ;
    %load/vec4 v0x6000024a4630_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.43 ;
    %load/vec4 v0x6000024ab4e0_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.44 ;
    %load/vec4 v0x6000024ab570_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.45 ;
    %load/vec4 v0x6000024ab600_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.46 ;
    %load/vec4 v0x6000024ab690_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.47 ;
    %load/vec4 v0x6000024ab720_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.48 ;
    %load/vec4 v0x6000024ab7b0_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.49 ;
    %load/vec4 v0x6000024ab840_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.50 ;
    %load/vec4 v0x6000024ab8d0_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.51 ;
    %load/vec4 v0x6000024ab960_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.52 ;
    %load/vec4 v0x6000024ab9f0_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.53 ;
    %load/vec4 v0x6000024abb10_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.54 ;
    %load/vec4 v0x6000024abba0_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.55 ;
    %load/vec4 v0x6000024abc30_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.56 ;
    %load/vec4 v0x6000024abcc0_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.57 ;
    %load/vec4 v0x6000024abd50_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.58 ;
    %load/vec4 v0x6000024abde0_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.59 ;
    %load/vec4 v0x6000024abe70_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.60 ;
    %load/vec4 v0x6000024abf00_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.61 ;
    %load/vec4 v0x6000024a4000_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.62 ;
    %load/vec4 v0x6000024a4090_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.63 ;
    %load/vec4 v0x6000024a41b0_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.64 ;
    %load/vec4 v0x6000024a4240_0;
    %assign/vec4 v0x6000024a4a20_0, 0;
    %jmp T_1.65;
T_1.65 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x132e05c90;
T_2 ;
    %wait E_0x6000003a16c0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x132e0f760;
T_3 ;
    %wait E_0x6000003a1740;
    %load/vec4 v0x6000024a7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x6000024a7b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024a4fc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000024a7b10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000024a7450_0;
    %assign/vec4 v0x6000024a4c60_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x6000024a7b10_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x6000024a7b10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x6000024a7960_0;
    %assign/vec4 v0x6000024a6a30_0, 0;
    %load/vec4 v0x6000024a6ac0_0;
    %assign/vec4 v0x6000024a6b50_0, 0;
    %load/vec4 v0x6000024a7690_0;
    %assign/vec4 v0x6000024a6be0_0, 0;
    %load/vec4 v0x6000024a6d90_0;
    %assign/vec4 v0x6000024a6910_0, 0;
    %load/vec4 v0x6000024a6e20_0;
    %assign/vec4 v0x6000024a69a0_0, 0;
    %load/vec4 v0x6000024a4d80_0;
    %assign/vec4 v0x6000024a4e10_0, 0;
    %load/vec4 v0x6000024a7a80_0;
    %assign/vec4 v0x6000024a7570_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x6000024a7b10_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x6000024a7b10_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x6000024a5050_0;
    %assign/vec4 v0x6000024a4fc0_0, 0;
    %load/vec4 v0x6000024a6c70_0;
    %assign/vec4 v0x6000024a4b40_0, 0;
    %load/vec4 v0x6000024a70f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.10, 8;
    %load/vec4 v0x6000024a7210_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.10;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 8, 0, 36;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v0x6000024a7330_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.11, 9;
    %pushi/vec4 16, 0, 36;
    %jmp/1 T_3.12, 9;
T_3.11 ; End of true expr.
    %pushi/vec4 1, 0, 36;
    %jmp/0 T_3.12, 9;
 ; End of false expr.
    %blend;
T_3.12;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 5;
    %assign/vec4 v0x6000024a7b10_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x6000024a7b10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %load/vec4 v0x6000024a70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x6000024a7450_0;
    %assign/vec4 v0x6000024a4f30_0, 0;
T_3.15 ;
    %load/vec4 v0x6000024a7330_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 16, 0, 36;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 1, 0, 36;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 5;
    %assign/vec4 v0x6000024a7b10_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x6000024a7b10_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x6000024a7b10_0, 0;
T_3.19 ;
T_3.14 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Core/z_core_control_u.v";
    "Core/z_core_alu.v";
    "Core/z_core_decoder.v";
    "Core/z_core_reg_file.v";
