git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/Design-Register-File-With-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304234441
git clone --depth 1 --no-tags https://github.com/Ropi777/Assembler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304432458
git clone --depth 1 --no-tags https://github.com/ongkahyuan/com_struct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302226447
git clone --depth 1 --no-tags https://github.com/kavyareddy-2510/errorCorrectingCodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306820753
git clone --depth 1 --no-tags https://github.com/r1ng0hacking/MIPS_CPU_PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306604288
git clone --depth 1 --no-tags https://github.com/WakkyFree/FpgaGameConsole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306095203
git clone --depth 1 --no-tags https://github.com/EricZhang615/ICDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304071344
git clone --depth 1 --no-tags https://github.com/shinsh9527/classic-digital-circuits-cllection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306201626
git clone --depth 1 --no-tags https://github.com/ajinkyajayawant/Spectrogram-Visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306119571
git clone --depth 1 --no-tags https://github.com/valerieotero/RISC-Pipelined-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305467139
git clone --depth 1 --no-tags https://github.com/ReyOkvianto/Datapath-Components-Lab7-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307498461
git clone --depth 1 --no-tags https://github.com/zbwrm/game-of-life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311748596
git clone --depth 1 --no-tags https://github.com/gadka12a/ESL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309394834
git clone --depth 1 --no-tags https://github.com/antoniovilela/firmware-cyclone10-usb-seg-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309392508
git clone --depth 1 --no-tags https://github.com/lazbaphilipp/MSnPLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308024913
git clone --depth 1 --no-tags https://github.com/taffarel55/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309449643
git clone --depth 1 --no-tags https://github.com/prasannakumartalari/SRC_projrect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309602096
git clone --depth 1 --no-tags https://github.com/neginsoltanii/ComputerArchitectureLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311429099
git clone --depth 1 --no-tags https://github.com/pbbp0904/HELEN_RAD_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308987418
git clone --depth 1 --no-tags https://github.com/li-jiang-yan/CS-1D-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308558238
git clone --depth 1 --no-tags https://github.com/1rre/MU0CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304747748
git clone --depth 1 --no-tags https://github.com/prabhakar9263/BRACU_CSE460_VLSIDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304903985
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2012_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305081688
git clone --depth 1 --no-tags https://github.com/vmazashvili/GCD-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305231770
git clone --depth 1 --no-tags https://github.com/szzgit/Teambition-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305387931
git clone --depth 1 --no-tags https://github.com/brajkumar3000/xilinx-7segment_decimal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307172434
git clone --depth 1 --no-tags https://github.com/nofourier/zedboard-spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309211239
git clone --depth 1 --no-tags https://github.com/rajaatif1/DSD_Atif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309325606
git clone --depth 1 --no-tags https://github.com/Qingsir/Laser-Pointer-Paint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309329865
git clone --depth 1 --no-tags https://github.com/HARISNAWAZ06/Digital-System-design-Haris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309325529
git clone --depth 1 --no-tags https://github.com/leylee/CS31105.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308580030
git clone --depth 1 --no-tags https://github.com/Dibya-Dipanjan/TIBURON_TASK2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304116831
git clone --depth 1 --no-tags https://github.com/liranx123/Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304017258
git clone --depth 1 --no-tags https://github.com/NinoNonikashvili/DL475-instructions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304039072
git clone --depth 1 --no-tags https://github.com/rohit1309d/Computer-Organisation-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303930865
git clone --depth 1 --no-tags https://github.com/Tobulus/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305119237
git clone --depth 1 --no-tags https://github.com/cocraighead/Verilog-Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305157542
git clone --depth 1 --no-tags https://github.com/HkPPP/CruiseControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304999234
git clone --depth 1 --no-tags https://github.com/arkadiuszmakarenko/TFRiserRev1XC9572XL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304953819
git clone --depth 1 --no-tags https://github.com/vulkanbets/MIPS_pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303027761
git clone --depth 1 --no-tags https://github.com/Jackhuang-code/VLSI_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303745927
git clone --depth 1 --no-tags https://github.com/nikanika0221/Instruction-data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303188226
git clone --depth 1 --no-tags https://github.com/ray221183/DSD_Final_Project_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303145470
git clone --depth 1 --no-tags https://github.com/men18023/Proyecto_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303278390
git clone --depth 1 --no-tags https://github.com/chris4307/552FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304715567
git clone --depth 1 --no-tags https://github.com/slayer702/CPE409-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304778491
git clone --depth 1 --no-tags https://github.com/amitb9296/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305919356
git clone --depth 1 --no-tags https://github.com/rubberduck45/FIFO-buffer-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302753626
git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/ShiftRegisterWithParallelLoad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302810122
git clone --depth 1 --no-tags https://github.com/ychuang0310/CVSD_HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306220366
git clone --depth 1 --no-tags https://github.com/drkwdck/risc-v-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306286455
git clone --depth 1 --no-tags https://github.com/anca-milea/alu-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307088880
git clone --depth 1 --no-tags https://github.com/tongw-tw/Embedded-Memories-and-an-External-SRAM-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308349971
git clone --depth 1 --no-tags https://github.com/lexyaa/week4_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308255171
git clone --depth 1 --no-tags https://github.com/AdarshNandanwar/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307667563
git clone --depth 1 --no-tags https://github.com/cac1837/LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307028211
git clone --depth 1 --no-tags https://github.com/almaavocado/ComputerArchitectOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307167240
git clone --depth 1 --no-tags https://github.com/marcus-kazlauskas/Buffer_mcst.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308908006
git clone --depth 1 --no-tags https://github.com/parsasabbar/parsa-sabbar-azmadar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309073063
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/microelectronica_tarea3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309238315
git clone --depth 1 --no-tags https://github.com/JuanJesusRR/Proyecto-Electronica-Digital-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310109741
git clone --depth 1 --no-tags https://github.com/pkupantao1/e200_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311278393
git clone --depth 1 --no-tags https://github.com/JulioAv/Lab-10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310966767
git clone --depth 1 --no-tags https://github.com/Frank17888/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311004406
git clone --depth 1 --no-tags https://github.com/hereisjayant/Simple-RISC-Machine-4-Branches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311561501
git clone --depth 1 --no-tags https://github.com/veljkodj/vlsi-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311799911
git clone --depth 1 --no-tags https://github.com/kendimce/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311804031
git clone --depth 1 --no-tags https://github.com/dldldlfma/verilog_digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311984711
git clone --depth 1 --no-tags https://github.com/specs-feup/specs-chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312018692
git clone --depth 1 --no-tags https://github.com/tongw-tw/Introduction-to-Computer-Aided-Design-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308342092
git clone --depth 1 --no-tags https://github.com/calvinsu105/cpu0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306068392
git clone --depth 1 --no-tags https://github.com/bo3z/CPU-Project-Yr1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306079254
git clone --depth 1 --no-tags https://github.com/amitb9296/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305916171
git clone --depth 1 --no-tags https://github.com/Flanker-E/Acoustic_Camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307615109
git clone --depth 1 --no-tags https://github.com/pat19218/Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308494636
git clone --depth 1 --no-tags https://github.com/octoml/hw-widgets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309258961
git clone --depth 1 --no-tags https://github.com/talpadk/example_small_verlog_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303088009
git clone --depth 1 --no-tags https://github.com/Momen-Hesham/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302894152
git clone --depth 1 --no-tags https://github.com/fireLUFFY/Tiburon-Task1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302944824
git clone --depth 1 --no-tags https://github.com/JustinCalma/CECS-341-Lab-1-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304511942
git clone --depth 1 --no-tags https://github.com/djleng/divider_pico_n4_8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304213319
git clone --depth 1 --no-tags https://github.com/Sanjaysnair0721/Eyantra-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304589653
git clone --depth 1 --no-tags https://github.com/SergeyIvanets/DigitalDesignSchool_YouTube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303512962
git clone --depth 1 --no-tags https://github.com/matthewbconn/LogAdderHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305249926
git clone --depth 1 --no-tags https://github.com/susansun1999/SC_FIR_hardware_syn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305481964
git clone --depth 1 --no-tags https://github.com/ErickSancho/ProyectoII_DigitalesII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307178306
git clone --depth 1 --no-tags https://github.com/Ethical-coder/EYantra-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306298655
git clone --depth 1 --no-tags https://github.com/mayank-kabra2001/IAS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302413029
git clone --depth 1 --no-tags https://github.com/FFD-UAB/RISC-V-Instruction-sets-M-and-F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302345294
git clone --depth 1 --no-tags https://github.com/vel18352/Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308918198
git clone --depth 1 --no-tags https://github.com/men18023/lab09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308940363
git clone --depth 1 --no-tags https://github.com/smithsingh2022/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304830544
git clone --depth 1 --no-tags https://github.com/HayatGamal2000/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306928445
git clone --depth 1 --no-tags https://github.com/StevenChengYan/HDL-Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309943180
git clone --depth 1 --no-tags https://github.com/dfdavid/Arq_comp_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310157933
git clone --depth 1 --no-tags https://github.com/mzjmzjmzjfs/vivado_workfile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310171900
git clone --depth 1 --no-tags https://github.com/shengleijie-git/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310176159
git clone --depth 1 --no-tags https://github.com/kendimce/pcf8591.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311805940
