$date
  Thu Dec 28 14:00:41 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module alu_tb $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 4 # alu_sel[3:0] $end
$var reg 8 $ alu_out[7:0] $end
$var reg 1 % carryout $end
$scope module uut $end
$var reg 8 & a[7:0] $end
$var reg 8 ' b[7:0] $end
$var reg 4 ( alu_sel[3:0] $end
$var reg 8 ) alu_out[7:0] $end
$var reg 1 * carryout $end
$var reg 8 + alu_result[7:0] $end
$var reg 9 , tmp[8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b00000000 "
b0000 #
b00000000 $
0%
b00000000 &
b00000000 '
b0000 (
b00000000 )
0*
b00000000 +
b000000000 ,
#100000000
b00000001 !
b00000001 "
b00000010 $
b00000001 &
b00000001 '
b00000010 )
b00000010 +
b000000010 ,
#110000000
b00000010 !
b0001 #
b00000001 $
b00000010 &
b0001 (
b00000001 )
b00000001 +
b000000011 ,
#120000000
b00000010 "
b0010 #
b00000100 $
b00000010 '
b0010 (
b00000100 )
b00000100 +
b000000100 ,
#130000000
