// Seed: 3636248021
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wand id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    output tri1 id_7,
    output wor id_8,
    input wand id_9,
    input wire id_10,
    input tri0 id_11,
    output wor id_12,
    input tri1 id_13,
    output tri0 id_14,
    output tri1 id_15,
    input supply1 id_16,
    output tri0 id_17,
    input tri1 id_18
    , id_29,
    output wire id_19
    , id_30,
    input tri1 id_20,
    output supply1 id_21,
    input tri id_22,
    input wor id_23,
    output tri1 id_24,
    output wand id_25,
    output wire id_26,
    input tri1 id_27
);
  wire id_31;
  wire id_32;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  tri1  id_6,
    input  uwire id_7,
    input  tri0  id_8,
    output uwire id_9,
    input  wire  id_10,
    output tri0  id_11,
    input  logic id_12,
    output wor   id_13
);
  reg id_15;
  if (1 ==? 1) always id_15 <= id_12;
  else uwire id_16;
  id_17(
      .id_0(id_3), .id_1(id_7), .id_2({1{1}})
  );
  tri1 id_18;
  assign id_9 = 1;
  integer id_19;
  wor id_20;
  wire id_21;
  assign id_20 = 1'b0;
  assign id_18 = 1;
  assign id_16 = 1;
  wire id_22;
  module_0(
      id_9,
      id_10,
      id_1,
      id_11,
      id_0,
      id_2,
      id_4,
      id_11,
      id_11,
      id_10,
      id_4,
      id_8,
      id_9,
      id_5,
      id_11,
      id_11,
      id_2,
      id_13,
      id_6,
      id_9,
      id_4,
      id_9,
      id_10,
      id_7,
      id_9,
      id_1,
      id_11,
      id_0
  ); id_23(
      1, id_16, 1
  );
  wire id_24;
  wire id_25;
  wire id_26;
  wire id_27;
  id_28(
      .id_0(1)
  );
  always #1;
  reg id_29, id_30, id_31, id_32, id_33 = 1, id_34, id_35, id_36, id_37, id_38;
  always begin
    id_32 <= id_15;
  end
  always begin : id_39
    $display(1);
  end
  wire id_40;
endmodule
