<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>scugic: xscugic.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">scugic
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xscugic_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xscugic.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typedef contains configuration information for the device.  <a href="struct_x_scu_gic___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_scu_gic.html">XScuGic</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data.">XScuGic</a> driver instance data.  <a href="struct_x_scu_gic.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2a4ba236ff7bfeab20b5ca81082f2b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga2a4ba236ff7bfeab20b5ca81082f2b13">XScuGic_CPUWriteReg</a>(InstancePtr, RegOffset, Data)</td></tr>
<tr class="memdesc:ga2a4ba236ff7bfeab20b5ca81082f2b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write the given CPU Interface register.  <a href="group__scugic__v4__0.html#ga2a4ba236ff7bfeab20b5ca81082f2b13"></a><br/></td></tr>
<tr class="separator:ga2a4ba236ff7bfeab20b5ca81082f2b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3bba7c5247812158ef4fde7a0e7dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga2f3bba7c5247812158ef4fde7a0e7dfe">XScuGic_CPUReadReg</a>(InstancePtr, RegOffset)&#160;&#160;&#160;(<a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>(((InstancePtr)-&gt;Config-&gt;CpuBaseAddress), (RegOffset)))</td></tr>
<tr class="memdesc:ga2f3bba7c5247812158ef4fde7a0e7dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given CPU Interface register.  <a href="group__scugic__v4__0.html#ga2f3bba7c5247812158ef4fde7a0e7dfe"></a><br/></td></tr>
<tr class="separator:ga2f3bba7c5247812158ef4fde7a0e7dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e9f81ed00f7cc39df1c6e76988fdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga22e9f81ed00f7cc39df1c6e76988fdb1">XScuGic_DistWriteReg</a>(InstancePtr, RegOffset, Data)</td></tr>
<tr class="memdesc:ga22e9f81ed00f7cc39df1c6e76988fdb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write the given Distributor Interface register.  <a href="group__scugic__v4__0.html#ga22e9f81ed00f7cc39df1c6e76988fdb1"></a><br/></td></tr>
<tr class="separator:ga22e9f81ed00f7cc39df1c6e76988fdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d639fe1851f9d833367fb4322390eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga3d639fe1851f9d833367fb4322390eeb">XScuGic_DistReadReg</a>(InstancePtr, RegOffset)&#160;&#160;&#160;(<a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>(((InstancePtr)-&gt;Config-&gt;DistBaseAddress), (RegOffset)))</td></tr>
<tr class="memdesc:ga3d639fe1851f9d833367fb4322390eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given Distributor Interface register.  <a href="group__scugic__v4__0.html#ga3d639fe1851f9d833367fb4322390eeb"></a><br/></td></tr>
<tr class="separator:ga3d639fe1851f9d833367fb4322390eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc2406146c553f784975ca1d1f2baf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga9dc2406146c553f784975ca1d1f2baf3">XScuGic_ReDistWriteReg</a>(InstancePtr, RegOffset, Data)</td></tr>
<tr class="memdesc:ga9dc2406146c553f784975ca1d1f2baf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write the given ReDistributor Interface register.  <a href="group__scugic__v4__0.html#ga9dc2406146c553f784975ca1d1f2baf3"></a><br/></td></tr>
<tr class="separator:ga9dc2406146c553f784975ca1d1f2baf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae469f3beedeac8301e6ac61e6daaa988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gae469f3beedeac8301e6ac61e6daaa988">XScuGic_ReDistReadReg</a>(InstancePtr, RegOffset)</td></tr>
<tr class="memdesc:gae469f3beedeac8301e6ac61e6daaa988"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given ReDistributor Interface register.  <a href="group__scugic__v4__0.html#gae469f3beedeac8301e6ac61e6daaa988"></a><br/></td></tr>
<tr class="separator:gae469f3beedeac8301e6ac61e6daaa988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7786aa741eb506ed3efb8ef3a3329c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gae7786aa741eb506ed3efb8ef3a3329c4">XScuGic_ReDistSGIPPIWriteReg</a>(InstancePtr, RegOffset, Data)</td></tr>
<tr class="memdesc:gae7786aa741eb506ed3efb8ef3a3329c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write the given ReDistributor SGI PPI Interface register.  <a href="group__scugic__v4__0.html#gae7786aa741eb506ed3efb8ef3a3329c4"></a><br/></td></tr>
<tr class="separator:gae7786aa741eb506ed3efb8ef3a3329c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150e036fef7f944eaa45d1e096714249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga150e036fef7f944eaa45d1e096714249">XScuGic_ReDistSGIPPIReadReg</a>(InstancePtr, RegOffset)</td></tr>
<tr class="memdesc:ga150e036fef7f944eaa45d1e096714249"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given ReDistributor SGI PPI Interface register.  <a href="group__scugic__v4__0.html#ga150e036fef7f944eaa45d1e096714249"></a><br/></td></tr>
<tr class="separator:ga150e036fef7f944eaa45d1e096714249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0cfc9fcf5d47cf342b08e60b82c7e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga8c0cfc9fcf5d47cf342b08e60b82c7e5">XScuGic_Enable_SystemReg_CPU_Interface_EL3</a>()&#160;&#160;&#160;mtcp(S3_6_C12_C12_5, 0xF);</td></tr>
<tr class="memdesc:ga8c0cfc9fcf5d47cf342b08e60b82c7e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables system register interface for GIC CPU Interface.  <a href="group__scugic__v4__0.html#ga8c0cfc9fcf5d47cf342b08e60b82c7e5"></a><br/></td></tr>
<tr class="separator:ga8c0cfc9fcf5d47cf342b08e60b82c7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfadf262bb136def5f56e0de26bff777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gacfadf262bb136def5f56e0de26bff777">XScuGic_Enable_Group0_Interrupts</a>()&#160;&#160;&#160;mtcp(S3_0_C12_C12_6,0x1);</td></tr>
<tr class="memdesc:gacfadf262bb136def5f56e0de26bff777"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables Grou0 interrupts.  <a href="group__scugic__v4__0.html#gacfadf262bb136def5f56e0de26bff777"></a><br/></td></tr>
<tr class="separator:gacfadf262bb136def5f56e0de26bff777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ba2cd2d26942e0617a4268b8581585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga90ba2cd2d26942e0617a4268b8581585">XScuGic_WriteICC_SGI0R_EL1</a>(val)&#160;&#160;&#160;mtcp(S3_0_C12_C11_7,val)</td></tr>
<tr class="memdesc:ga90ba2cd2d26942e0617a4268b8581585"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables Group1 interrupts.  <a href="group__scugic__v4__0.html#ga90ba2cd2d26942e0617a4268b8581585"></a><br/></td></tr>
<tr class="separator:ga90ba2cd2d26942e0617a4268b8581585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bead84fc56d6ee46dff8502478b1ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga26bead84fc56d6ee46dff8502478b1ef">XScuGic_WriteICC_SGI1R_EL1</a>(val)&#160;&#160;&#160;mtcp(S3_0_C12_C11_5,val)</td></tr>
<tr class="memdesc:ga26bead84fc56d6ee46dff8502478b1ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes to ICC_SGI1R_EL1.  <a href="group__scugic__v4__0.html#ga26bead84fc56d6ee46dff8502478b1ef"></a><br/></td></tr>
<tr class="separator:ga26bead84fc56d6ee46dff8502478b1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b07b1a4087a7a03fa24e736ac07219c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga6b07b1a4087a7a03fa24e736ac07219c">XScuGic_ReadICC_SGI1R_EL1</a>()&#160;&#160;&#160;mfcp(S3_0_C12_C11_5)</td></tr>
<tr class="memdesc:ga6b07b1a4087a7a03fa24e736ac07219c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads ICC_SGI1R_EL1 register.  <a href="group__scugic__v4__0.html#ga6b07b1a4087a7a03fa24e736ac07219c"></a><br/></td></tr>
<tr class="separator:ga6b07b1a4087a7a03fa24e736ac07219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21f60c7b410249c97e5450e55698f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gac21f60c7b410249c97e5450e55698f6c">XScuGic_set_priority_filter</a>(val)&#160;&#160;&#160;__asm__ __volatile__(&quot;msr  S3_0_C4_C6_0,%0&quot;  : : &quot;r&quot; (val))</td></tr>
<tr class="memdesc:gac21f60c7b410249c97e5450e55698f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets interrupt priority filter.  <a href="group__scugic__v4__0.html#gac21f60c7b410249c97e5450e55698f6c"></a><br/></td></tr>
<tr class="separator:gac21f60c7b410249c97e5450e55698f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32fbae67443d6b7b21199b9716eb9910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga32fbae67443d6b7b21199b9716eb9910">XScuGic_Get_Rdist_Int_Trigger_Index</a>(IntrId)&#160;&#160;&#160;(((Int_Id%16) &amp; 0x1f) &lt;&lt; 2) +1</td></tr>
<tr class="memdesc:ga32fbae67443d6b7b21199b9716eb9910"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns interrupt id of highest priority pending interrupt.  <a href="group__scugic__v4__0.html#ga32fbae67443d6b7b21199b9716eb9910"></a><br/></td></tr>
<tr class="separator:ga32fbae67443d6b7b21199b9716eb9910"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga48f9dd531aa861a74e6bd627943573ea"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga48f9dd531aa861a74e6bd627943573ea">XScuGic_Connect</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id, Xil_InterruptHandler Handler, void *CallBackRef)</td></tr>
<tr class="memdesc:ga48f9dd531aa861a74e6bd627943573ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Makes the connection between the Int_Id of the interrupt source and the associated handler that is to run when the interrupt is recognized.  <a href="group__scugic__v4__0.html#ga48f9dd531aa861a74e6bd627943573ea"></a><br/></td></tr>
<tr class="separator:ga48f9dd531aa861a74e6bd627943573ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad162acedbbd41fd890fc7f2225ed480b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gad162acedbbd41fd890fc7f2225ed480b">XScuGic_Disconnect</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id)</td></tr>
<tr class="memdesc:gad162acedbbd41fd890fc7f2225ed480b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Updates the interrupt table with the Null Handler and NULL arguments at the location pointed at by the Int_Id.  <a href="group__scugic__v4__0.html#gad162acedbbd41fd890fc7f2225ed480b"></a><br/></td></tr>
<tr class="separator:gad162acedbbd41fd890fc7f2225ed480b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac965b9e3ae7668a92cf07a65bde142cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gac965b9e3ae7668a92cf07a65bde142cc">XScuGic_Enable</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id)</td></tr>
<tr class="memdesc:gac965b9e3ae7668a92cf07a65bde142cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the interrupt source provided as the argument Int_Id.  <a href="group__scugic__v4__0.html#gac965b9e3ae7668a92cf07a65bde142cc"></a><br/></td></tr>
<tr class="separator:gac965b9e3ae7668a92cf07a65bde142cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd153e16238a1189c513846675e096a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaafd153e16238a1189c513846675e096a">XScuGic_Disable</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id)</td></tr>
<tr class="memdesc:gaafd153e16238a1189c513846675e096a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the interrupt source provided as the argument Int_Id such that the interrupt controller will not cause interrupts for the specified Int_Id.  <a href="group__scugic__v4__0.html#gaafd153e16238a1189c513846675e096a"></a><br/></td></tr>
<tr class="separator:gaafd153e16238a1189c513846675e096a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e0bfe31c0fa2ca654c36715a3c13f8"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaf8e0bfe31c0fa2ca654c36715a3c13f8">XScuGic_CfgInitialize</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, <a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a> *ConfigPtr, u32 EffectiveAddr)</td></tr>
<tr class="memdesc:gaf8e0bfe31c0fa2ca654c36715a3c13f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CfgInitialize a specific interrupt controller instance/driver.  <a href="group__scugic__v4__0.html#gaf8e0bfe31c0fa2ca654c36715a3c13f8"></a><br/></td></tr>
<tr class="separator:gaf8e0bfe31c0fa2ca654c36715a3c13f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71d2f581bdc46d89f38fced53e506bf"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gad71d2f581bdc46d89f38fced53e506bf">XScuGic_SoftwareIntr</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id, u32 Cpu_Id)</td></tr>
<tr class="memdesc:gad71d2f581bdc46d89f38fced53e506bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows software to simulate an interrupt in the interrupt controller.  <a href="group__scugic__v4__0.html#gad71d2f581bdc46d89f38fced53e506bf"></a><br/></td></tr>
<tr class="separator:gad71d2f581bdc46d89f38fced53e506bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed162180ffb45b082c2fbe23951ba13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga6ed162180ffb45b082c2fbe23951ba13">XScuGic_GetPriorityTriggerType</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id, u8 *Priority, u8 *Trigger)</td></tr>
<tr class="memdesc:ga6ed162180ffb45b082c2fbe23951ba13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the interrupt priority and trigger type for the specificd IRQ source.  <a href="group__scugic__v4__0.html#ga6ed162180ffb45b082c2fbe23951ba13"></a><br/></td></tr>
<tr class="separator:ga6ed162180ffb45b082c2fbe23951ba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79abd6248cb578142e9c475f20dbeb06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id, u8 Priority, u8 Trigger)</td></tr>
<tr class="memdesc:ga79abd6248cb578142e9c475f20dbeb06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the interrupt priority and trigger type for the specificd IRQ source.  <a href="group__scugic__v4__0.html#ga79abd6248cb578142e9c475f20dbeb06"></a><br/></td></tr>
<tr class="separator:ga79abd6248cb578142e9c475f20dbeb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ef6d42e9520bb550163c3afd598980"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga40ef6d42e9520bb550163c3afd598980">XScuGic_InterruptMaptoCpu</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u8 Cpu_Id, u32 Int_Id)</td></tr>
<tr class="memdesc:ga40ef6d42e9520bb550163c3afd598980"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the target CPU for the interrupt of a peripheral.  <a href="group__scugic__v4__0.html#ga40ef6d42e9520bb550163c3afd598980"></a><br/></td></tr>
<tr class="separator:ga40ef6d42e9520bb550163c3afd598980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a7049368d1fdf455d0414c8aa7858f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga35a7049368d1fdf455d0414c8aa7858f">XScuGic_InterruptUnmapFromCpu</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u8 Cpu_Id, u32 Int_Id)</td></tr>
<tr class="memdesc:ga35a7049368d1fdf455d0414c8aa7858f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unmaps specific SPI interrupt from the target CPU.  <a href="group__scugic__v4__0.html#ga35a7049368d1fdf455d0414c8aa7858f"></a><br/></td></tr>
<tr class="separator:ga35a7049368d1fdf455d0414c8aa7858f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8328554cd2774f965012e63151f826"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga1e8328554cd2774f965012e63151f826">XScuGic_UnmapAllInterruptsFromCpu</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u8 Cpu_Id)</td></tr>
<tr class="memdesc:ga1e8328554cd2774f965012e63151f826"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unmaps all SPI interrupts from the target CPU.  <a href="group__scugic__v4__0.html#ga1e8328554cd2774f965012e63151f826"></a><br/></td></tr>
<tr class="separator:ga1e8328554cd2774f965012e63151f826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6146a0489a1c748ceeaee729639d48a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga6146a0489a1c748ceeaee729639d48a7">XScuGic_Stop</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga6146a0489a1c748ceeaee729639d48a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">It checks if the interrupt target register contains all interrupts to be targeted for current CPU.  <a href="group__scugic__v4__0.html#ga6146a0489a1c748ceeaee729639d48a7"></a><br/></td></tr>
<tr class="separator:ga6146a0489a1c748ceeaee729639d48a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945e029b4356be809020c81745c4a23b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga945e029b4356be809020c81745c4a23b">XScuGic_SetCpuID</a> (u32 CpuCoreId)</td></tr>
<tr class="memdesc:ga945e029b4356be809020c81745c4a23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This updates the CpuId global variable.  <a href="group__scugic__v4__0.html#ga945e029b4356be809020c81745c4a23b"></a><br/></td></tr>
<tr class="separator:ga945e029b4356be809020c81745c4a23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c30ba79ea9505dc29b9cac4deea3df8"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga6c30ba79ea9505dc29b9cac4deea3df8">XScuGic_GetCpuID</a> (void)</td></tr>
<tr class="memdesc:ga6c30ba79ea9505dc29b9cac4deea3df8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the CpuId variable.  <a href="group__scugic__v4__0.html#ga6c30ba79ea9505dc29b9cac4deea3df8"></a><br/></td></tr>
<tr class="separator:ga6c30ba79ea9505dc29b9cac4deea3df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c0554b809121cc91a96fcd8c749c25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gab2c0554b809121cc91a96fcd8c749c25">XScuGic_LookupConfig</a> (u16 DeviceId)</td></tr>
<tr class="memdesc:gab2c0554b809121cc91a96fcd8c749c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Looks up the device configuration based on the unique device ID.  <a href="group__scugic__v4__0.html#gab2c0554b809121cc91a96fcd8c749c25"></a><br/></td></tr>
<tr class="separator:gab2c0554b809121cc91a96fcd8c749c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa26a952ecd376be0bc3d8433023d1364"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaa26a952ecd376be0bc3d8433023d1364">XScuGic_InterruptHandler</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaa26a952ecd376be0bc3d8433023d1364"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is the primary interrupt handler for the driver.  <a href="group__scugic__v4__0.html#gaa26a952ecd376be0bc3d8433023d1364"></a><br/></td></tr>
<tr class="separator:gaa26a952ecd376be0bc3d8433023d1364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081a9a62546b413d94e609894282a575"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga081a9a62546b413d94e609894282a575">XScuGic_SelfTest</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga081a9a62546b413d94e609894282a575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run a self-test on the driver/device.  <a href="group__scugic__v4__0.html#ga081a9a62546b413d94e609894282a575"></a><br/></td></tr>
<tr class="separator:ga081a9a62546b413d94e609894282a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
