# vsim -assertdebug -c -voptargs="+acc" -coverage test_hdlc bind_hdlc -do "
# 
# log -r *
# 
# run -all; coverage report -cvg -details -file coverage_rep.txt;exit
# " 
# Start time: 13:33:06 on Apr 23,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.5c linux_x86_64 Jul 20 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_hdlc(fast)
# Loading work.in_hdlc(fast)
# Loading work.Hdlc(fast)
# Loading work.AddressIF(fast)
# Loading work.TxController(fast)
# Loading work.TxBuff(fast)
# Loading work.TxFCS(fast)
# Loading work.TxChannel(fast)
# Loading work.RxController(fast)
# Loading work.RxBuff(fast)
# Loading work.RxFCS(fast)
# Loading work.RxChannel(fast)
# Loading work.testPr_hdlc(fast)
# Loading work.assertions_hdlc(fast)
# Loading work.bind_hdlc(fast)
# 
# log -r *
# run -all
# *************************************************************
#                    0 - Starting Test Program
# *************************************************************
#  99 bytes of data written to TX_BUFF
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: inserted 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: Entire buffer red for transmission, Tx_Done is high
# PASS: CRC generated properly
# PASS: Tx out is correct based on Tx_Buffer
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: RX status OK
# PASS: Rx_Ready correctly indicates that Rx buffer is ready to be read
# PASS: Rx out is correct based on Rx_Buffer
# PASS: CRC checked properly
#  51 bytes of data written to TX_BUFF
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: removed 0 after 5 consecutive ones
# PASS: inserted 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: Entire buffer red for transmission, Tx_Done is high
# PASS: removed 0 after 5 consecutive ones
# PASS: CRC generated properly
# PASS: removed 0 after 5 consecutive ones
# PASS: Tx out is correct based on Tx_Buffer
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: RX status OK
# PASS: Rx_Ready correctly indicates that Rx buffer is ready to be read
# PASS: Rx out is correct based on Rx_Buffer
# PASS: CRC checked properly
# 112 bytes of data written to TX_BUFF
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: inserted 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: Entire buffer red for transmission, Tx_Done is high
# PASS: CRC generated properly
# PASS: Tx out is correct based on Tx_Buffer
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: RX status OK
# PASS: Rx_Ready correctly indicates that Rx buffer is ready to be read
# PASS: Rx out is correct based on Rx_Buffer
# PASS: CRC checked properly
#  18 bytes of data written to TX_BUFF
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: Entire buffer red for transmission, Tx_Done is high
# PASS: removed 0 after 5 consecutive ones
# PASS: CRC generated properly
# PASS: inserted 0 after 5 consecutive ones
# PASS: Tx out is correct based on Tx_Buffer
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: RX status OK
# PASS: Rx_Ready correctly indicates that Rx buffer is ready to be read
# PASS: Rx out is correct based on Rx_Buffer
# PASS: CRC checked properly
#  58 bytes of data written to TX_BUFF
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: Entire buffer red for transmission, Tx_Done is high
# PASS: CRC generated properly
# PASS: Tx out is correct based on Tx_Buffer
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: RX status OK
# PASS: Rx_Ready correctly indicates that Rx buffer is ready to be read
# PASS: Rx out is correct based on Rx_Buffer
# PASS: CRC checked properly
#  50 bytes of data written to TX_BUFF
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: Entire buffer red for transmission, Tx_Done is high
# PASS: removed 0 after 5 consecutive ones
# PASS: CRC generated properly
# PASS: Tx out is correct based on Tx_Buffer
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: RX status OK
# PASS: Rx_Ready correctly indicates that Rx buffer is ready to be read
# PASS: Rx out is correct based on Rx_Buffer
# PASS: CRC checked properly
# 114 bytes of data written to TX_BUFF
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: inserted 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: Entire buffer red for transmission, Tx_Done is high
# PASS: CRC generated properly
# PASS: Tx out is correct based on Tx_Buffer
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: RX status OK
# PASS: Rx_Ready correctly indicates that Rx buffer is ready to be read
# PASS: Rx out is correct based on Rx_Buffer
# PASS: CRC checked properly
# 107 bytes of data written to TX_BUFF
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: Entire buffer red for transmission, Tx_Done is high
# PASS: CRC generated properly
# PASS: removed 0 after 5 consecutive ones
# PASS: Tx out is correct based on Tx_Buffer
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: RX status OK
# PASS: Rx_Ready correctly indicates that Rx buffer is ready to be read
# PASS: Rx out is correct based on Rx_Buffer
# PASS: CRC checked properly
#  78 bytes of data written to TX_BUFF
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: Entire buffer red for transmission, Tx_Done is high
# PASS: CRC generated properly
# PASS: removed 0 after 5 consecutive ones
# PASS: Tx out is correct based on Tx_Buffer
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: RX status OK
# PASS: Rx_Ready correctly indicates that Rx buffer is ready to be read
# PASS: Rx out is correct based on Rx_Buffer
# PASS: CRC checked properly
#  94 bytes of data written to TX_BUFF
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: inserted 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: inserted 0 after 5 consecutive ones
# PASS: removed 0 after 5 consecutive ones
# PASS: Entire buffer red for transmission, Tx_Done is high
# PASS: CRC generated properly
# PASS: removed 0 after 5 consecutive ones
# PASS: Tx out is correct based on Tx_Buffer
# PASS: Start and end frame inserted properly
# PASS: Receive_FlagDetect
# PASS: RX status OK
# PASS: Rx_Ready correctly indicates that Rx buffer is ready to be read
# PASS: Rx out is correct based on Rx_Buffer
# PASS: CRC checked properly
# *************************************************************
#             11791750 - Finishing Test Program
# *************************************************************
# ** Note: $stop    : testPr_hdlc.sv(66)
#    Time: 11791750 ns  Iteration: 1  Instance: /test_hdlc/u_testPr
# Break in Module testPr_hdlc at testPr_hdlc.sv line 66
# Stopped at testPr_hdlc.sv line 66
#  coverage report -cvg -details -file coverage_rep.txt
# exit
# *********************************
# *                               *
# * 	Assertion Errors: 0	  *
# *                               *
# *********************************
# End time: 13:33:11 on Apr 23,2018, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
