-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_fp_conv is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    d_i_idx : IN STD_LOGIC_VECTOR (0 downto 0);
    d_o_idx : IN STD_LOGIC_VECTOR (0 downto 0);
    kh_index : IN STD_LOGIC_VECTOR (0 downto 0);
    o_index : IN STD_LOGIC_VECTOR (8 downto 0);
    N : IN STD_LOGIC_VECTOR (15 downto 0);
    wt_mem_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    wt_mem_V_ce0 : OUT STD_LOGIC;
    wt_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    kh_mem_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    kh_mem_V_ce0 : OUT STD_LOGIC;
    kh_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    dmem_V_ce0 : OUT STD_LOGIC;
    dmem_V_we0 : OUT STD_LOGIC;
    dmem_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dmem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of top_fp_conv is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv12_925 : STD_LOGIC_VECTOR (11 downto 0) := "100100100101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal kh_index_cast_fu_377_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal kh_index_cast_reg_1132 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln482_fu_381_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln482_reg_1137 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_fu_385_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_1142 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_V_2_fu_406_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal n_V_2_reg_1150 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ret_V_fu_416_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_reg_1155 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln186_fu_453_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln186_reg_1165 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_8_reg_1170 : STD_LOGIC_VECTOR (5 downto 0);
    signal off_fu_476_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal off_reg_1175 : STD_LOGIC_VECTOR (1 downto 0);
    signal wt_word_V_reg_1188 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal empty_81_fu_506_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_81_reg_1198 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal empty_82_fu_510_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_82_reg_1203 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_83_fu_514_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_83_reg_1208 : STD_LOGIC_VECTOR (0 downto 0);
    signal nc_V_5_fu_538_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal win_V_0_0_2_0_load_reg_1233 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_1_2_0115_load_reg_1238 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_2_2_0117_load_reg_1243 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_0_2_0_load_reg_1248 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_1_2_0120_load_reg_1253 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_2_2_0122_load_reg_1258 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_0_2_0_load_reg_1263 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_1_2_0125_load_reg_1268 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_2_2_0127_load_reg_1273 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_reg_1278 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_1283 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_1288 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_1293 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_1298 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_1303 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_1308 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_1313 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_1318 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_1328 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_1333 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_1338 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_1343 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_1348 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_reg_1353 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_1358 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1363 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_1368 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_1373 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_1378 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_1383 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_1388 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_1393 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_22_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_22_reg_1398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_9_reg_1403 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_i_i_i_fu_808_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_i_i_i_reg_1408 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal xor_ln779_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_reg_1413 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_reg_1418 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_2_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_2_reg_1423 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_3_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_3_reg_1428 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_4_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_4_reg_1433 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_5_fu_847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_5_reg_1438 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_6_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_6_reg_1443 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_7_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_7_reg_1448 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_8_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_8_reg_1453 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_9_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_9_reg_1458 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_10_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_10_reg_1463 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_11_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_11_reg_1468 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_12_fu_889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_12_reg_1473 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_13_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_13_reg_1478 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_14_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_14_reg_1483 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_15_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_15_reg_1488 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_16_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_16_reg_1493 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_17_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_17_reg_1498 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_18_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_18_reg_1503 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_19_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_19_reg_1508 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_20_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_20_reg_1513 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_21_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_21_reg_1518 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_22_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_22_reg_1523 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_23_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_23_reg_1528 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_961_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_reg_1533 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal lbuf_V_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal lbuf_V_0_ce0 : STD_LOGIC;
    signal lbuf_V_0_we0 : STD_LOGIC;
    signal lbuf_V_0_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal lbuf_V_0_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal lbuf_V_0_ce1 : STD_LOGIC;
    signal lbuf_V_0_we1 : STD_LOGIC;
    signal lbuf_V_0_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal lbuf_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal lbuf_V_1_ce0 : STD_LOGIC;
    signal lbuf_V_1_we0 : STD_LOGIC;
    signal lbuf_V_1_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal lbuf_V_1_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal lbuf_V_1_ce1 : STD_LOGIC;
    signal lbuf_V_1_we1 : STD_LOGIC;
    signal lbuf_V_1_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal outwords_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal outwords_V_ce0 : STD_LOGIC;
    signal outwords_V_we0 : STD_LOGIC;
    signal outwords_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_done : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_idle : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_ready : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_ce0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_we0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_ce0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_we0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_done : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_idle : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_ready : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_done : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_idle : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_ready : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce1 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we1 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce1 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we1 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_we0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o_ap_vld : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_done : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_idle : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_ready : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_we0 : STD_LOGIC;
    signal grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal nc_V_8_reg_272 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal win_V_2_2_2_0127_fu_176 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_2_1_0126_fu_172 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_1_2_0125_fu_168 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_1_1_0124_fu_164 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_0_2_0_fu_160 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_0_1_0123_fu_156 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_2_2_0122_fu_152 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_2_1_0121_fu_148 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_1_2_0120_fu_144 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_1_1_0119_fu_140 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_0_2_0_fu_136 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_0_1_0118_fu_132 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_2_2_0117_fu_128 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_2_1_0116_fu_124 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_1_2_0115_fu_120 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_1_1_0114_fu_116 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_0_2_0_fu_112 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_0_1_0113_fu_108 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal zext_ln499_1_fu_448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_fu_493_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_V_fu_104 : STD_LOGIC_VECTOR (9 downto 0);
    signal wtbuf_V_0_0143_fu_180 : STD_LOGIC_VECTOR (8 downto 0);
    signal wtbuf_V_1_0144_fu_184 : STD_LOGIC_VECTOR (8 downto 0);
    signal wtbuf_V_2_0145_fu_188 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal zext_ln1027_fu_397_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_s_fu_428_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln499_fu_420_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln499_fu_438_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln499_fu_442_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln186_1_fu_457_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal idx_V_fu_461_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1027_fu_412_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal img_idx_V_fu_771_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lbuf_V_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        lbuf_V_0_ce0 : OUT STD_LOGIC;
        lbuf_V_0_we0 : OUT STD_LOGIC;
        lbuf_V_0_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        lbuf_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        lbuf_V_1_ce0 : OUT STD_LOGIC;
        lbuf_V_1_we0 : OUT STD_LOGIC;
        lbuf_V_1_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        lbuf_V_1_q0 : IN STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component top_fp_conv_Pipeline_LOOP_LOAD_WTS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wtbuf_V_2_0145 : IN STD_LOGIC_VECTOR (8 downto 0);
        wtbuf_V_1_0144 : IN STD_LOGIC_VECTOR (8 downto 0);
        wtbuf_V_0_0143 : IN STD_LOGIC_VECTOR (8 downto 0);
        wt_word_V : IN STD_LOGIC_VECTOR (63 downto 0);
        wtbuf_V_2_1_out : OUT STD_LOGIC_VECTOR (8 downto 0);
        wtbuf_V_2_1_out_ap_vld : OUT STD_LOGIC;
        wtbuf_V_1_1_out : OUT STD_LOGIC_VECTOR (8 downto 0);
        wtbuf_V_1_1_out_ap_vld : OUT STD_LOGIC;
        wtbuf_V_0_1_out : OUT STD_LOGIC_VECTOR (8 downto 0);
        wtbuf_V_0_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        win_V_2_2_2_0127 : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_2_1_2_0125 : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_2_0_2_0 : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_2_2_0122 : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_1_2_0120 : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_0_2_0 : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_2_2_0117 : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_1_2_0115 : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_0_2_0 : IN STD_LOGIC_VECTOR (19 downto 0);
        lbuf_V_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        lbuf_V_0_ce0 : OUT STD_LOGIC;
        lbuf_V_0_we0 : OUT STD_LOGIC;
        lbuf_V_0_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        lbuf_V_0_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        lbuf_V_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        lbuf_V_0_ce1 : OUT STD_LOGIC;
        lbuf_V_0_we1 : OUT STD_LOGIC;
        lbuf_V_0_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        lbuf_V_0_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        lbuf_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        lbuf_V_1_ce0 : OUT STD_LOGIC;
        lbuf_V_1_we0 : OUT STD_LOGIC;
        lbuf_V_1_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        lbuf_V_1_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        lbuf_V_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        lbuf_V_1_ce1 : OUT STD_LOGIC;
        lbuf_V_1_we1 : OUT STD_LOGIC;
        lbuf_V_1_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        lbuf_V_1_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        d_i_idx : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_5 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_7 : IN STD_LOGIC_VECTOR (0 downto 0);
        wtbuf_V_0_1_cast1 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_8 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_9 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_10 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_11 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_12 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_13 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_14 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_15 : IN STD_LOGIC_VECTOR (0 downto 0);
        wtbuf_V_1_1_cast1 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_16 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_17 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_18 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_19 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_20 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_21 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_22 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln779_23 : IN STD_LOGIC_VECTOR (0 downto 0);
        wtbuf_V_2_1_cast1 : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln779 : IN STD_LOGIC_VECTOR (21 downto 0);
        outwords_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        outwords_V_ce0 : OUT STD_LOGIC;
        outwords_V_we0 : OUT STD_LOGIC;
        outwords_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        outwords_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        win_V_2_2_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_2_2_1_out_ap_vld : OUT STD_LOGIC;
        win_V_2_2_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_2_2_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_2_2_1_2_out_o_ap_vld : OUT STD_LOGIC;
        win_V_2_1_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_2_1_1_out_ap_vld : OUT STD_LOGIC;
        win_V_2_1_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_2_1_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_2_1_1_2_out_o_ap_vld : OUT STD_LOGIC;
        win_V_2_0_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_2_0_1_out_ap_vld : OUT STD_LOGIC;
        win_V_2_0_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_2_0_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_2_0_1_2_out_o_ap_vld : OUT STD_LOGIC;
        win_V_1_2_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_2_1_out_ap_vld : OUT STD_LOGIC;
        win_V_1_2_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_2_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_2_1_2_out_o_ap_vld : OUT STD_LOGIC;
        win_V_1_1_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_1_1_out_ap_vld : OUT STD_LOGIC;
        win_V_1_1_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_1_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_1_1_2_out_o_ap_vld : OUT STD_LOGIC;
        win_V_1_0_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_0_1_out_ap_vld : OUT STD_LOGIC;
        win_V_1_0_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_0_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_1_0_1_2_out_o_ap_vld : OUT STD_LOGIC;
        win_V_0_2_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_2_1_out_ap_vld : OUT STD_LOGIC;
        win_V_0_2_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_2_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_2_1_2_out_o_ap_vld : OUT STD_LOGIC;
        win_V_0_1_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_1_1_out_ap_vld : OUT STD_LOGIC;
        win_V_0_1_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_1_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_1_1_2_out_o_ap_vld : OUT STD_LOGIC;
        win_V_0_0_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_0_1_out_ap_vld : OUT STD_LOGIC;
        win_V_0_0_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_0_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
        win_V_0_0_1_2_out_o_ap_vld : OUT STD_LOGIC;
        dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        dmem_V_ce0 : OUT STD_LOGIC;
        dmem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_fp_conv_Pipeline_LOOP_OUTPUT IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outwords_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        outwords_V_ce0 : OUT STD_LOGIC;
        outwords_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ret_V_9 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln580 : IN STD_LOGIC_VECTOR (11 downto 0);
        dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        dmem_V_ce0 : OUT STD_LOGIC;
        dmem_V_we0 : OUT STD_LOGIC;
        dmem_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (19 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (19 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component top_fp_conv_outwords_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    lbuf_V_0_U : component top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 20,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lbuf_V_0_address0,
        ce0 => lbuf_V_0_ce0,
        we0 => lbuf_V_0_we0,
        d0 => lbuf_V_0_d0,
        q0 => lbuf_V_0_q0,
        address1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address1,
        ce1 => lbuf_V_0_ce1,
        we1 => lbuf_V_0_we1,
        d1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d1,
        q1 => lbuf_V_0_q1);

    lbuf_V_1_U : component top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 20,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lbuf_V_1_address0,
        ce0 => lbuf_V_1_ce0,
        we0 => lbuf_V_1_we0,
        d0 => lbuf_V_1_d0,
        q0 => lbuf_V_1_q0,
        address1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address1,
        ce1 => lbuf_V_1_ce1,
        we1 => lbuf_V_1_we1,
        d1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d1,
        q1 => lbuf_V_1_q1);

    outwords_V_U : component top_fp_conv_outwords_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outwords_V_address0,
        ce0 => outwords_V_ce0,
        we0 => outwords_V_we0,
        d0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_d0,
        q0 => outwords_V_q0);

    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285 : component top_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start,
        ap_done => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_done,
        ap_idle => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_idle,
        ap_ready => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_ready,
        lbuf_V_0_address0 => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_address0,
        lbuf_V_0_ce0 => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_ce0,
        lbuf_V_0_we0 => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_we0,
        lbuf_V_0_d0 => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_d0,
        lbuf_V_1_address0 => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_address0,
        lbuf_V_1_ce0 => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_ce0,
        lbuf_V_1_we0 => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_we0,
        lbuf_V_1_d0 => grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_d0,
        lbuf_V_1_q0 => lbuf_V_1_q0);

    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291 : component top_fp_conv_Pipeline_LOOP_LOAD_WTS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start,
        ap_done => grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_done,
        ap_idle => grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_idle,
        ap_ready => grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_ready,
        wtbuf_V_2_0145 => wtbuf_V_2_0145_fu_188,
        wtbuf_V_1_0144 => wtbuf_V_1_0144_fu_184,
        wtbuf_V_0_0143 => wtbuf_V_0_0143_fu_180,
        wt_word_V => wt_word_V_reg_1188,
        wtbuf_V_2_1_out => grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out,
        wtbuf_V_2_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out_ap_vld,
        wtbuf_V_1_1_out => grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out,
        wtbuf_V_1_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out_ap_vld,
        wtbuf_V_0_1_out => grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out,
        wtbuf_V_0_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out_ap_vld);

    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 : component top_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start,
        ap_done => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_done,
        ap_idle => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_idle,
        ap_ready => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_ready,
        win_V_2_2_2_0127 => win_V_2_2_2_0127_load_reg_1273,
        win_V_2_1_2_0125 => win_V_2_1_2_0125_load_reg_1268,
        win_V_2_0_2_0 => win_V_2_0_2_0_load_reg_1263,
        win_V_1_2_2_0122 => win_V_1_2_2_0122_load_reg_1258,
        win_V_1_1_2_0120 => win_V_1_1_2_0120_load_reg_1253,
        win_V_1_0_2_0 => win_V_1_0_2_0_load_reg_1248,
        win_V_0_2_2_0117 => win_V_0_2_2_0117_load_reg_1243,
        win_V_0_1_2_0115 => win_V_0_1_2_0115_load_reg_1238,
        win_V_0_0_2_0 => win_V_0_0_2_0_load_reg_1233,
        lbuf_V_0_address0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address0,
        lbuf_V_0_ce0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce0,
        lbuf_V_0_we0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we0,
        lbuf_V_0_d0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d0,
        lbuf_V_0_q0 => lbuf_V_0_q0,
        lbuf_V_0_address1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address1,
        lbuf_V_0_ce1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce1,
        lbuf_V_0_we1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we1,
        lbuf_V_0_d1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d1,
        lbuf_V_0_q1 => lbuf_V_0_q1,
        lbuf_V_1_address0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address0,
        lbuf_V_1_ce0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce0,
        lbuf_V_1_we0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we0,
        lbuf_V_1_d0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d0,
        lbuf_V_1_q0 => lbuf_V_1_q0,
        lbuf_V_1_address1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address1,
        lbuf_V_1_ce1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce1,
        lbuf_V_1_we1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we1,
        lbuf_V_1_d1 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d1,
        lbuf_V_1_q1 => lbuf_V_1_q1,
        d_i_idx => d_i_idx,
        icmp_ln779 => xor_ln779_reg_1413,
        icmp_ln779_1 => xor_ln779_1_reg_1418,
        icmp_ln779_2 => xor_ln779_2_reg_1423,
        icmp_ln779_3 => xor_ln779_3_reg_1428,
        icmp_ln779_4 => xor_ln779_4_reg_1433,
        icmp_ln779_5 => xor_ln779_5_reg_1438,
        icmp_ln779_6 => xor_ln779_6_reg_1443,
        icmp_ln779_7 => xor_ln779_7_reg_1448,
        wtbuf_V_0_1_cast1 => empty_83_reg_1208,
        icmp_ln779_8 => xor_ln779_8_reg_1453,
        icmp_ln779_9 => xor_ln779_9_reg_1458,
        icmp_ln779_10 => xor_ln779_10_reg_1463,
        icmp_ln779_11 => xor_ln779_11_reg_1468,
        icmp_ln779_12 => xor_ln779_12_reg_1473,
        icmp_ln779_13 => xor_ln779_13_reg_1478,
        icmp_ln779_14 => xor_ln779_14_reg_1483,
        icmp_ln779_15 => xor_ln779_15_reg_1488,
        wtbuf_V_1_1_cast1 => empty_82_reg_1203,
        icmp_ln779_16 => xor_ln779_16_reg_1493,
        icmp_ln779_17 => xor_ln779_17_reg_1498,
        icmp_ln779_18 => xor_ln779_18_reg_1503,
        icmp_ln779_19 => xor_ln779_19_reg_1508,
        icmp_ln779_20 => xor_ln779_20_reg_1513,
        icmp_ln779_21 => xor_ln779_21_reg_1518,
        icmp_ln779_22 => xor_ln779_22_reg_1523,
        icmp_ln779_23 => xor_ln779_23_reg_1528,
        wtbuf_V_2_1_cast1 => empty_81_reg_1198,
        sext_ln779 => shl_i_i_i_reg_1408,
        outwords_V_address0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_address0,
        outwords_V_ce0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_ce0,
        outwords_V_we0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_we0,
        outwords_V_d0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_d0,
        outwords_V_q0 => outwords_V_q0,
        win_V_2_2_1_out => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out,
        win_V_2_2_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out_ap_vld,
        win_V_2_2_1_2_out_i => win_V_2_2_1_0126_fu_172,
        win_V_2_2_1_2_out_o => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o,
        win_V_2_2_1_2_out_o_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o_ap_vld,
        win_V_2_1_1_out => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out,
        win_V_2_1_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out_ap_vld,
        win_V_2_1_1_2_out_i => win_V_2_1_1_0124_fu_164,
        win_V_2_1_1_2_out_o => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o,
        win_V_2_1_1_2_out_o_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o_ap_vld,
        win_V_2_0_1_out => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out,
        win_V_2_0_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out_ap_vld,
        win_V_2_0_1_2_out_i => win_V_2_0_1_0123_fu_156,
        win_V_2_0_1_2_out_o => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o,
        win_V_2_0_1_2_out_o_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o_ap_vld,
        win_V_1_2_1_out => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out,
        win_V_1_2_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out_ap_vld,
        win_V_1_2_1_2_out_i => win_V_1_2_1_0121_fu_148,
        win_V_1_2_1_2_out_o => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o,
        win_V_1_2_1_2_out_o_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o_ap_vld,
        win_V_1_1_1_out => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out,
        win_V_1_1_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out_ap_vld,
        win_V_1_1_1_2_out_i => win_V_1_1_1_0119_fu_140,
        win_V_1_1_1_2_out_o => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o,
        win_V_1_1_1_2_out_o_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o_ap_vld,
        win_V_1_0_1_out => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out,
        win_V_1_0_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out_ap_vld,
        win_V_1_0_1_2_out_i => win_V_1_0_1_0118_fu_132,
        win_V_1_0_1_2_out_o => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o,
        win_V_1_0_1_2_out_o_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o_ap_vld,
        win_V_0_2_1_out => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out,
        win_V_0_2_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out_ap_vld,
        win_V_0_2_1_2_out_i => win_V_0_2_1_0116_fu_124,
        win_V_0_2_1_2_out_o => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o,
        win_V_0_2_1_2_out_o_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o_ap_vld,
        win_V_0_1_1_out => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out,
        win_V_0_1_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out_ap_vld,
        win_V_0_1_1_2_out_i => win_V_0_1_1_0114_fu_116,
        win_V_0_1_1_2_out_o => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o,
        win_V_0_1_1_2_out_o_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o_ap_vld,
        win_V_0_0_1_out => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out,
        win_V_0_0_1_out_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out_ap_vld,
        win_V_0_0_1_2_out_i => win_V_0_0_1_0113_fu_108,
        win_V_0_0_1_2_out_o => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o,
        win_V_0_0_1_2_out_o_ap_vld => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o_ap_vld,
        dmem_V_address0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_address0,
        dmem_V_ce0 => grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_ce0,
        dmem_V_q0 => dmem_V_q0);

    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368 : component top_fp_conv_Pipeline_LOOP_OUTPUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start,
        ap_done => grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_done,
        ap_idle => grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_idle,
        ap_ready => grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_ready,
        outwords_V_address0 => grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_address0,
        outwords_V_ce0 => grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_ce0,
        outwords_V_q0 => outwords_V_q0,
        ret_V_9 => ret_V_9_reg_1403,
        zext_ln580 => tmp_s_reg_1533,
        dmem_V_address0 => grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_address0,
        dmem_V_ce0 => grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_ce0,
        dmem_V_we0 => grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_we0,
        dmem_V_d0 => grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_ready = ap_const_logic_1)) then 
                    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_ready = ap_const_logic_1)) then 
                    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_ready = ap_const_logic_1)) then 
                    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_ready = ap_const_logic_1)) then 
                    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    n_V_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                n_V_fu_104 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                n_V_fu_104 <= n_V_2_reg_1150;
            end if; 
        end if;
    end process;

    nc_V_8_reg_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                if ((off_reg_1175 = ap_const_lv2_2)) then 
                    nc_V_8_reg_272 <= kh_mem_V_q0(47 downto 32);
                elsif ((off_reg_1175 = ap_const_lv2_3)) then 
                    nc_V_8_reg_272 <= kh_mem_V_q0(63 downto 48);
                elsif ((off_reg_1175 = ap_const_lv2_1)) then 
                    nc_V_8_reg_272 <= kh_mem_V_q0(31 downto 16);
                elsif ((off_reg_1175 = ap_const_lv2_0)) then 
                    nc_V_8_reg_272 <= nc_V_5_fu_538_p1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                empty_81_reg_1198 <= empty_81_fu_506_p1;
                empty_82_reg_1203 <= empty_82_fu_510_p1;
                empty_83_reg_1208 <= empty_83_fu_514_p1;
                ret_V_22_reg_1398 <= ret_V_22_fu_775_p2;
                ret_V_9_reg_1403 <= img_idx_V_fu_771_p2(8 downto 1);
                tmp_31_reg_1283 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out(7 downto 7);
                tmp_32_reg_1288 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out(6 downto 6);
                tmp_33_reg_1293 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out(5 downto 5);
                tmp_34_reg_1298 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out(4 downto 4);
                tmp_35_reg_1303 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out(3 downto 3);
                tmp_36_reg_1308 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out(2 downto 2);
                tmp_37_reg_1313 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out(1 downto 1);
                tmp_38_reg_1318 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out(8 downto 8);
                tmp_39_reg_1323 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out(7 downto 7);
                tmp_40_reg_1328 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out(6 downto 6);
                tmp_41_reg_1333 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out(5 downto 5);
                tmp_42_reg_1338 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out(4 downto 4);
                tmp_43_reg_1343 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out(3 downto 3);
                tmp_44_reg_1348 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out(2 downto 2);
                tmp_45_reg_1353 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out(1 downto 1);
                tmp_46_reg_1358 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out(8 downto 8);
                tmp_47_reg_1363 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out(7 downto 7);
                tmp_48_reg_1368 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out(6 downto 6);
                tmp_49_reg_1373 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out(5 downto 5);
                tmp_50_reg_1378 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out(4 downto 4);
                tmp_51_reg_1383 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out(3 downto 3);
                tmp_52_reg_1388 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out(2 downto 2);
                tmp_53_reg_1393 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out(1 downto 1);
                tmp_reg_1278 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out(8 downto 8);
                win_V_0_0_2_0_load_reg_1233 <= win_V_0_0_2_0_fu_112;
                win_V_0_1_2_0115_load_reg_1238 <= win_V_0_1_2_0115_fu_120;
                win_V_0_2_2_0117_load_reg_1243 <= win_V_0_2_2_0117_fu_128;
                win_V_1_0_2_0_load_reg_1248 <= win_V_1_0_2_0_fu_136;
                win_V_1_1_2_0120_load_reg_1253 <= win_V_1_1_2_0120_fu_144;
                win_V_1_2_2_0122_load_reg_1258 <= win_V_1_2_2_0122_fu_152;
                win_V_2_0_2_0_load_reg_1263 <= win_V_2_0_2_0_fu_160;
                win_V_2_1_2_0125_load_reg_1268 <= win_V_2_1_2_0125_fu_168;
                win_V_2_2_2_0127_load_reg_1273 <= win_V_2_2_2_0127_fu_176;
                wtbuf_V_0_0143_fu_180 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out;
                wtbuf_V_1_0144_fu_184 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out;
                wtbuf_V_2_0145_fu_188 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_reg_1142 <= empty_fu_385_p1;
                    kh_index_cast_reg_1132(0) <= kh_index_cast_fu_377_p1(0);
                    zext_ln482_reg_1137(0) <= zext_ln482_fu_381_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                n_V_2_reg_1150 <= n_V_2_fu_406_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_401_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                off_reg_1175 <= off_fu_476_p2;
                ret_V_8_reg_1170 <= idx_V_fu_461_p2(7 downto 2);
                ret_V_reg_1155 <= ret_V_fu_416_p1;
                trunc_ln186_reg_1165 <= trunc_ln186_fu_453_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    shl_i_i_i_reg_1408(21 downto 6) <= shl_i_i_i_fu_808_p3(21 downto 6);
                xor_ln779_10_reg_1463 <= xor_ln779_10_fu_877_p2;
                xor_ln779_11_reg_1468 <= xor_ln779_11_fu_883_p2;
                xor_ln779_12_reg_1473 <= xor_ln779_12_fu_889_p2;
                xor_ln779_13_reg_1478 <= xor_ln779_13_fu_895_p2;
                xor_ln779_14_reg_1483 <= xor_ln779_14_fu_901_p2;
                xor_ln779_15_reg_1488 <= xor_ln779_15_fu_907_p2;
                xor_ln779_16_reg_1493 <= xor_ln779_16_fu_913_p2;
                xor_ln779_17_reg_1498 <= xor_ln779_17_fu_919_p2;
                xor_ln779_18_reg_1503 <= xor_ln779_18_fu_925_p2;
                xor_ln779_19_reg_1508 <= xor_ln779_19_fu_931_p2;
                xor_ln779_1_reg_1418 <= xor_ln779_1_fu_823_p2;
                xor_ln779_20_reg_1513 <= xor_ln779_20_fu_937_p2;
                xor_ln779_21_reg_1518 <= xor_ln779_21_fu_943_p2;
                xor_ln779_22_reg_1523 <= xor_ln779_22_fu_949_p2;
                xor_ln779_23_reg_1528 <= xor_ln779_23_fu_955_p2;
                xor_ln779_2_reg_1423 <= xor_ln779_2_fu_829_p2;
                xor_ln779_3_reg_1428 <= xor_ln779_3_fu_835_p2;
                xor_ln779_4_reg_1433 <= xor_ln779_4_fu_841_p2;
                xor_ln779_5_reg_1438 <= xor_ln779_5_fu_847_p2;
                xor_ln779_6_reg_1443 <= xor_ln779_6_fu_853_p2;
                xor_ln779_7_reg_1448 <= xor_ln779_7_fu_859_p2;
                xor_ln779_8_reg_1453 <= xor_ln779_8_fu_865_p2;
                xor_ln779_9_reg_1458 <= xor_ln779_9_fu_871_p2;
                xor_ln779_reg_1413 <= xor_ln779_fu_817_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    tmp_s_reg_1533(11 downto 10) <= tmp_s_fu_961_p4(11 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_0_0_1_0113_fu_108 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_2_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_0_0_2_0_fu_112 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_0_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_0_1_1_0114_fu_116 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_2_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_0_1_2_0115_fu_120 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_0_2_1_0116_fu_124 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_2_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_0_2_2_0117_fu_128 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_0_2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_1_0_1_0118_fu_132 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_2_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_1_0_2_0_fu_136 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_0_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_1_1_1_0119_fu_140 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_2_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_1_1_2_0120_fu_144 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_1_2_1_0121_fu_148 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_2_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_1_2_2_0122_fu_152 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_1_2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_2_0_1_0123_fu_156 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_2_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_2_0_2_0_fu_160 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_0_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_2_1_1_0124_fu_164 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_2_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_2_1_2_0125_fu_168 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_2_2_1_0126_fu_172 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_2_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                win_V_2_2_2_0127_fu_176 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_win_V_2_2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                wt_word_V_reg_1188 <= wt_mem_V_q0;
            end if;
        end if;
    end process;
    kh_index_cast_reg_1132(7 downto 1) <= "0000000";
    zext_ln482_reg_1137(1) <= '0';
    shl_i_i_i_reg_1408(5 downto 0) <= "000000";
    tmp_s_reg_1533(9 downto 0) <= "0000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln1027_fu_401_p2, ap_CS_fsm_state4, grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_done, grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_done, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_block_state4_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln1027_fu_401_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln499_fu_442_p2 <= std_logic_vector(unsigned(select_ln499_fu_420_p3) + unsigned(zext_ln499_fu_438_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_done)
    begin
        if ((grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_done)
    begin
        if ((grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_done, grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_done = ap_const_logic_0) or (grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln1027_fu_401_p2)
    begin
        if ((((icmp_ln1027_fu_401_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln1027_fu_401_p2)
    begin
        if (((icmp_ln1027_fu_401_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_address0_assign_proc : process(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_address0, grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dmem_V_address0 <= grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dmem_V_address0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_address0;
        else 
            dmem_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_ce0_assign_proc : process(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_ce0, grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dmem_V_ce0 <= grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dmem_V_ce0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_dmem_V_ce0;
        else 
            dmem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dmem_V_d0 <= grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_d0;

    dmem_V_we0_assign_proc : process(grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dmem_V_we0 <= grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_dmem_V_we0;
        else 
            dmem_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_81_fu_506_p1 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_2_1_out(1 - 1 downto 0);
    empty_82_fu_510_p1 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_1_1_out(1 - 1 downto 0);
    empty_83_fu_514_p1 <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_wtbuf_V_0_1_out(1 - 1 downto 0);
    empty_fu_385_p1 <= o_index(1 - 1 downto 0);
    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg;
    grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start <= grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg;
    grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start <= grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg;
    grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start <= grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg;
    icmp_ln1027_fu_401_p2 <= "1" when (unsigned(zext_ln1027_fu_397_p1) < unsigned(N)) else "0";
    idx_V_fu_461_p2 <= std_logic_vector(unsigned(trunc_ln186_1_fu_457_p1) + unsigned(kh_index_cast_reg_1132));
    img_idx_V_fu_771_p2 <= std_logic_vector(unsigned(trunc_ln186_reg_1165) + unsigned(o_index));
    kh_index_cast_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kh_index),8));
    kh_mem_V_address0 <= zext_ln541_fu_493_p1(6 - 1 downto 0);

    kh_mem_V_ce0_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            kh_mem_V_ce0 <= ap_const_logic_1;
        else 
            kh_mem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_0_address0_assign_proc : process(ap_CS_fsm_state4, grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_address0, grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_0_address0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lbuf_V_0_address0 <= grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_address0;
        else 
            lbuf_V_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    lbuf_V_0_ce0_assign_proc : process(ap_CS_fsm_state4, grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_ce0, grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_0_ce0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lbuf_V_0_ce0 <= grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_ce0;
        else 
            lbuf_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_0_ce1_assign_proc : process(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_0_ce1 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_ce1;
        else 
            lbuf_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_0_d0_assign_proc : process(ap_CS_fsm_state4, grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_d0, grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_0_d0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lbuf_V_0_d0 <= grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_d0;
        else 
            lbuf_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    lbuf_V_0_we0_assign_proc : process(ap_CS_fsm_state4, grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_we0, grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_0_we0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lbuf_V_0_we0 <= grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_0_we0;
        else 
            lbuf_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_0_we1_assign_proc : process(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_0_we1 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_0_we1;
        else 
            lbuf_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_1_address0_assign_proc : process(ap_CS_fsm_state4, grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_address0, grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_1_address0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lbuf_V_1_address0 <= grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_address0;
        else 
            lbuf_V_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    lbuf_V_1_ce0_assign_proc : process(ap_CS_fsm_state4, grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_ce0, grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_1_ce0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lbuf_V_1_ce0 <= grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_ce0;
        else 
            lbuf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_1_ce1_assign_proc : process(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_1_ce1 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_ce1;
        else 
            lbuf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_1_d0_assign_proc : process(ap_CS_fsm_state4, grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_d0, grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_1_d0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lbuf_V_1_d0 <= grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_d0;
        else 
            lbuf_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    lbuf_V_1_we0_assign_proc : process(ap_CS_fsm_state4, grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_we0, grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_1_we0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lbuf_V_1_we0 <= grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_lbuf_V_1_we0;
        else 
            lbuf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_1_we1_assign_proc : process(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lbuf_V_1_we1 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_lbuf_V_1_we1;
        else 
            lbuf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    n_V_2_fu_406_p2 <= std_logic_vector(unsigned(n_V_fu_104) + unsigned(ap_const_lv10_1));
    nc_V_5_fu_538_p1 <= kh_mem_V_q0(16 - 1 downto 0);
    off_fu_476_p2 <= std_logic_vector(unsigned(trunc_ln1027_fu_412_p1) + unsigned(zext_ln482_reg_1137));

    outwords_V_address0_assign_proc : process(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_address0, grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            outwords_V_address0 <= grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            outwords_V_address0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_address0;
        else 
            outwords_V_address0 <= "XXXX";
        end if; 
    end process;


    outwords_V_ce0_assign_proc : process(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_ce0, grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            outwords_V_ce0 <= grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_outwords_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            outwords_V_ce0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_ce0;
        else 
            outwords_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    outwords_V_we0_assign_proc : process(grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            outwords_V_we0 <= grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_outwords_V_we0;
        else 
            outwords_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_22_fu_775_p2 <= (ret_V_reg_1155 xor empty_reg_1142);
    ret_V_fu_416_p1 <= n_V_fu_104(1 - 1 downto 0);
    ret_V_s_fu_428_p4 <= n_V_fu_104(9 downto 1);
    select_ln499_fu_420_p3 <= 
        ap_const_lv12_925 when (ret_V_fu_416_p1(0) = '1') else 
        ap_const_lv12_0;
    shl_i_i_i_fu_808_p3 <= (nc_V_8_reg_272 & ap_const_lv6_0);
    tmp_s_fu_961_p4 <= ((d_o_idx & ret_V_22_reg_1398) & ap_const_lv10_0);
    trunc_ln1027_fu_412_p1 <= n_V_fu_104(2 - 1 downto 0);
    trunc_ln186_1_fu_457_p1 <= n_V_fu_104(8 - 1 downto 0);
    trunc_ln186_fu_453_p1 <= n_V_fu_104(9 - 1 downto 0);
    wt_mem_V_address0 <= zext_ln499_1_fu_448_p1(13 - 1 downto 0);

    wt_mem_V_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wt_mem_V_ce0 <= ap_const_logic_1;
        else 
            wt_mem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln779_10_fu_877_p2 <= (tmp_40_reg_1328 xor ap_const_lv1_1);
    xor_ln779_11_fu_883_p2 <= (tmp_41_reg_1333 xor ap_const_lv1_1);
    xor_ln779_12_fu_889_p2 <= (tmp_42_reg_1338 xor ap_const_lv1_1);
    xor_ln779_13_fu_895_p2 <= (tmp_43_reg_1343 xor ap_const_lv1_1);
    xor_ln779_14_fu_901_p2 <= (tmp_44_reg_1348 xor ap_const_lv1_1);
    xor_ln779_15_fu_907_p2 <= (tmp_45_reg_1353 xor ap_const_lv1_1);
    xor_ln779_16_fu_913_p2 <= (tmp_46_reg_1358 xor ap_const_lv1_1);
    xor_ln779_17_fu_919_p2 <= (tmp_47_reg_1363 xor ap_const_lv1_1);
    xor_ln779_18_fu_925_p2 <= (tmp_48_reg_1368 xor ap_const_lv1_1);
    xor_ln779_19_fu_931_p2 <= (tmp_49_reg_1373 xor ap_const_lv1_1);
    xor_ln779_1_fu_823_p2 <= (tmp_31_reg_1283 xor ap_const_lv1_1);
    xor_ln779_20_fu_937_p2 <= (tmp_50_reg_1378 xor ap_const_lv1_1);
    xor_ln779_21_fu_943_p2 <= (tmp_51_reg_1383 xor ap_const_lv1_1);
    xor_ln779_22_fu_949_p2 <= (tmp_52_reg_1388 xor ap_const_lv1_1);
    xor_ln779_23_fu_955_p2 <= (tmp_53_reg_1393 xor ap_const_lv1_1);
    xor_ln779_2_fu_829_p2 <= (tmp_32_reg_1288 xor ap_const_lv1_1);
    xor_ln779_3_fu_835_p2 <= (tmp_33_reg_1293 xor ap_const_lv1_1);
    xor_ln779_4_fu_841_p2 <= (tmp_34_reg_1298 xor ap_const_lv1_1);
    xor_ln779_5_fu_847_p2 <= (tmp_35_reg_1303 xor ap_const_lv1_1);
    xor_ln779_6_fu_853_p2 <= (tmp_36_reg_1308 xor ap_const_lv1_1);
    xor_ln779_7_fu_859_p2 <= (tmp_37_reg_1313 xor ap_const_lv1_1);
    xor_ln779_8_fu_865_p2 <= (tmp_38_reg_1318 xor ap_const_lv1_1);
    xor_ln779_9_fu_871_p2 <= (tmp_39_reg_1323 xor ap_const_lv1_1);
    xor_ln779_fu_817_p2 <= (tmp_reg_1278 xor ap_const_lv1_1);
    zext_ln1027_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_V_fu_104),16));
    zext_ln482_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kh_index),2));
    zext_ln499_1_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln499_fu_442_p2),64));
    zext_ln499_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_s_fu_428_p4),12));
    zext_ln541_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_8_reg_1170),64));
end behav;
