[
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323742",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323742",
        "articleTitle": "Verilog simulation of Xilinx designs",
        "volume": null,
        "issue": null,
        "startPage": "93",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37608423800,
                "preferredName": "C.E. Cummings",
                "firstName": "C.E.",
                "lastName": "Cummings"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323748",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323748",
        "articleTitle": "Finite state machine trace analysis program",
        "volume": null,
        "issue": null,
        "startPage": "52",
        "endPage": "57",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37348651200,
                "preferredName": "S. Palnitkar",
                "firstName": "S.",
                "lastName": "Palnitkar"
            },
            {
                "id": 37087832069,
                "preferredName": "P. Saggurti",
                "firstName": "P.",
                "lastName": "Saggurti"
            },
            {
                "id": 37087834898,
                "preferredName": "Ser-Hou Kuang",
                "firstName": null,
                "lastName": "Ser-Hou Kuang"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323743",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323743",
        "articleTitle": "Verilog HDL based FPGA design",
        "volume": null,
        "issue": null,
        "startPage": "86",
        "endPage": "92",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087832165,
                "preferredName": "G. Gannot",
                "firstName": "G.",
                "lastName": "Gannot"
            },
            {
                "id": 37378344400,
                "preferredName": "M. Ligthart",
                "firstName": "M.",
                "lastName": "Ligthart"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323750",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323750",
        "articleTitle": "Benchmark descriptions for comparing the performance of Verilog and VHDL simulators",
        "volume": null,
        "issue": null,
        "startPage": "37",
        "endPage": "42",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37352426500,
                "preferredName": "S.L. Coumeri",
                "firstName": "S.L.",
                "lastName": "Coumeri"
            },
            {
                "id": 37275840300,
                "preferredName": "D.E. Thomas",
                "firstName": "D.E.",
                "lastName": "Thomas"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323752",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323752",
        "articleTitle": "Fully specified verification simulation",
        "volume": null,
        "issue": null,
        "startPage": "22",
        "endPage": "28",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087650051,
                "preferredName": "K.W.Y. Chow",
                "firstName": "K.W.Y.",
                "lastName": "Chow"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323754",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323754",
        "articleTitle": "Verilog netlist as an exchange language",
        "volume": null,
        "issue": null,
        "startPage": "10",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087648321,
                "preferredName": "Jen-Jen Lung",
                "firstName": null,
                "lastName": "Jen-Jen Lung"
            },
            {
                "id": 37660548200,
                "preferredName": "J. Bhasker",
                "firstName": "J.",
                "lastName": "Bhasker"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323753",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323753",
        "articleTitle": "Optimizing compiled Verilog",
        "volume": null,
        "issue": null,
        "startPage": "15",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37089116728,
                "preferredName": "R. Allen",
                "firstName": "R.",
                "lastName": "Allen"
            },
            {
                "id": 37087649944,
                "preferredName": "M. McNamara",
                "firstName": "M.",
                "lastName": "McNamara"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323755",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323755",
        "articleTitle": "Standard Verilog-VHDL interoperability",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37271105800,
                "preferredName": "V. Berman",
                "firstName": "V.",
                "lastName": "Berman"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323740",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323740",
        "articleTitle": "Automatic behavioral Verilog model generation using engineering parameters",
        "volume": null,
        "issue": null,
        "startPage": "108",
        "endPage": "114",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37384252400,
                "preferredName": "C.B. Kim",
                "firstName": "C.B.",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323744",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323744",
        "articleTitle": "Timing modeling of datapath layout for synthesis",
        "volume": null,
        "issue": null,
        "startPage": "80",
        "endPage": "84",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37661394700,
                "preferredName": "B. Sharma",
                "firstName": "B.",
                "lastName": "Sharma"
            },
            {
                "id": 37609565100,
                "preferredName": "M. Mahmood",
                "firstName": "M.",
                "lastName": "Mahmood"
            },
            {
                "id": 37388755100,
                "preferredName": "A. Ginetti",
                "firstName": "A.",
                "lastName": "Ginetti"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323746",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323746",
        "articleTitle": "Generating ASIC test vectors with Verilog",
        "volume": null,
        "issue": null,
        "startPage": "63",
        "endPage": "70",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37608423800,
                "preferredName": "C.E. Cummings",
                "firstName": "C.E.",
                "lastName": "Cummings"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323741",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323741",
        "articleTitle": "A purely behavioral data structure for accurate high level timing simulation of synchronous designs",
        "volume": null,
        "issue": null,
        "startPage": "101",
        "endPage": "107",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37270660600,
                "preferredName": "M.G. Arnold",
                "firstName": "M.G.",
                "lastName": "Arnold"
            },
            {
                "id": 37268110000,
                "preferredName": "T.A. Bailey",
                "firstName": "T.A.",
                "lastName": "Bailey"
            },
            {
                "id": 37357822700,
                "preferredName": "J.R. Cowles",
                "firstName": "J.R.",
                "lastName": "Cowles"
            },
            {
                "id": 37349027800,
                "preferredName": "J.J. Cupal",
                "firstName": "J.J.",
                "lastName": "Cupal"
            },
            {
                "id": 37654015800,
                "preferredName": "A.W. Wallace",
                "firstName": "A.W.",
                "lastName": "Wallace"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323739",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323739",
        "articleTitle": "Verilog library development using Cadence Central Delay Calculator",
        "volume": null,
        "issue": null,
        "startPage": "115",
        "endPage": "119",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087657869,
                "preferredName": "P.X. Nguyen",
                "firstName": "P.X.",
                "lastName": "Nguyen"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323747",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323747",
        "articleTitle": "Behavioral to structural translation in ESOP form",
        "volume": null,
        "issue": null,
        "startPage": "58",
        "endPage": "62",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37273648900,
                "preferredName": "M.A. Thornton",
                "firstName": "M.A.",
                "lastName": "Thornton"
            },
            {
                "id": 37301673900,
                "preferredName": "V.S.S. Nair",
                "firstName": "V.S.S.",
                "lastName": "Nair"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323751",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323751",
        "articleTitle": "Structured board level simulation using Verilog",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "36",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087648172,
                "preferredName": "R. Wanzenried",
                "firstName": "R.",
                "lastName": "Wanzenried"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323749",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323749",
        "articleTitle": "Modeling techniques to support system level simulation and a top-down development methodology",
        "volume": null,
        "issue": null,
        "startPage": "43",
        "endPage": "50",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087832502,
                "preferredName": "M. Gravenstein",
                "firstName": "M.",
                "lastName": "Gravenstein"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323745",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323745",
        "articleTitle": "The one million gate ASIC challenge: not with behavioral modeling and synthesis",
        "volume": null,
        "issue": null,
        "startPage": "72",
        "endPage": "79",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": [
            {
                "id": 37607684000,
                "preferredName": "S. Meyer",
                "firstName": "S.",
                "lastName": "Meyer"
            }
        ]
    },
    {
        "publicationNumber": "965",
        "doi": "10.1109/IVC.1994.323738",
        "publicationYear": "1994",
        "publicationDate": "14-16 March 1994",
        "articleNumber": "323738",
        "articleTitle": "International Verilog HDL Conference",
        "volume": null,
        "issue": null,
        "startPage": "0_1",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Verilog HDL Conference",
        "authors": []
    }
]