INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim/tb_main_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ES_DCMotor_Main
INFO: [VRFC 10-311] analyzing module glbl
