// Seed: 4058438773
module module_0 ();
  wire [-1  &&  -1 'h0 : 1] id_1;
  logic id_2;
  module_2 modCall_1 (id_2);
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    input wor id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    output wire id_9,
    input supply1 id_10
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = -1;
  assign id_1 = -1;
  parameter id_2 = 1 + 1;
  assign id_1 = -1;
  wire id_3;
  function logic id_4;
    output logic id_5 = 1;
    input [1 'd0 : -1 'b0] id_6;
    @(-1 or posedge 1'b0) if (id_2) @(posedge -1);
  endfunction
  assign id_3 = id_3;
  initial begin
    id_4(id_3, id_3);
  end
endmodule
