# ==============================================================
# File generated on Thu May 30 19:23:27 +0200 2019
# Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
# ==============================================================

Family       : virtex7
Device       : xc7vx690t
Package      : ffg1761
Speed Grade  : -2
Clock Period : 10.000 ns
