
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F3)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= LIMMEXT.Out=>B_EX.In                                    Premise(F5)
	S8= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit               Premise(F6)
	S9= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                   Premise(F7)
	S10= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F8)
	S11= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F9)
	S12= FU.Bub_IF=>CU_IF.Bub                                   Premise(F10)
	S13= FU.Halt_IF=>CU_IF.Halt                                 Premise(F11)
	S14= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F13)
	S16= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F14)
	S17= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F15)
	S18= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S20= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S21= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F19)
	S22= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F20)
	S23= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F21)
	S24= ICache.Hit=>FU.ICacheHit                               Premise(F22)
	S25= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F23)
	S26= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F24)
	S27= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F25)
	S28= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F26)
	S29= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F27)
	S30= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F28)
	S31= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F29)
	S32= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F30)
	S33= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F31)
	S34= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F32)
	S35= IR_WB.Out20_16=>GPR.WReg                               Premise(F33)
	S36= IMMU.Addr=>IAddrReg.In                                 Premise(F34)
	S37= PC.Out=>ICache.IEA                                     Premise(F35)
	S38= ICache.IEA=addr                                        Path(S4,S37)
	S39= ICache.Hit=ICacheHit(addr)                             ICache-Search(S38)
	S40= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S39,S14)
	S41= FU.ICacheHit=ICacheHit(addr)                           Path(S39,S24)
	S42= PC.Out=>ICache.IEA                                     Premise(F36)
	S43= IMem.MEM8WordOut=>ICache.WData                         Premise(F37)
	S44= ICache.Out=>ICacheReg.In                               Premise(F38)
	S45= PC.Out=>IMMU.IEA                                       Premise(F39)
	S46= IMMU.IEA=addr                                          Path(S4,S45)
	S47= CP0.ASID=>IMMU.PID                                     Premise(F40)
	S48= IMMU.PID=pid                                           Path(S3,S47)
	S49= IMMU.Addr={pid,addr}                                   IMMU-Search(S48,S46)
	S50= IAddrReg.In={pid,addr}                                 Path(S49,S36)
	S51= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S48,S46)
	S52= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S51,S15)
	S53= IAddrReg.Out=>IMem.RAddr                               Premise(F41)
	S54= ICacheReg.Out=>IRMux.CacheData                         Premise(F42)
	S55= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F43)
	S56= IMem.Out=>IRMux.MemData                                Premise(F44)
	S57= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F45)
	S58= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F46)
	S59= ICache.Out=>IR_ID.In                                   Premise(F47)
	S60= IRMux.Out=>IR_ID.In                                    Premise(F48)
	S61= ICache.Out=>IR_IMMU.In                                 Premise(F49)
	S62= IR_DMMU2.Out=>IR_WB.In                                 Premise(F50)
	S63= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F51)
	S64= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F52)
	S65= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F53)
	S66= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F54)
	S67= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F55)
	S68= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F56)
	S69= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F57)
	S70= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F58)
	S71= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F59)
	S72= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F60)
	S73= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F61)
	S74= IR_EX.Out31_26=>CU_EX.Op                               Premise(F62)
	S75= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F63)
	S76= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F64)
	S77= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F65)
	S78= IR_ID.Out31_26=>CU_ID.Op                               Premise(F66)
	S79= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F67)
	S80= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F68)
	S81= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F69)
	S82= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F70)
	S83= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F71)
	S84= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F72)
	S85= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F73)
	S86= IR_WB.Out31_26=>CU_WB.Op                               Premise(F74)
	S87= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F75)
	S88= CtrlA_EX=0                                             Premise(F76)
	S89= CtrlB_EX=0                                             Premise(F77)
	S90= CtrlALUOut_MEM=0                                       Premise(F78)
	S91= CtrlALUOut_DMMU1=0                                     Premise(F79)
	S92= CtrlALUOut_DMMU2=0                                     Premise(F80)
	S93= CtrlALUOut_WB=0                                        Premise(F81)
	S94= CtrlA_MEM=0                                            Premise(F82)
	S95= CtrlA_WB=0                                             Premise(F83)
	S96= CtrlB_MEM=0                                            Premise(F84)
	S97= CtrlB_WB=0                                             Premise(F85)
	S98= CtrlICache=0                                           Premise(F86)
	S99= CtrlIMMU=0                                             Premise(F87)
	S100= CtrlIR_DMMU1=0                                        Premise(F88)
	S101= CtrlIR_DMMU2=0                                        Premise(F89)
	S102= CtrlIR_EX=0                                           Premise(F90)
	S103= CtrlIR_ID=0                                           Premise(F91)
	S104= CtrlIR_IMMU=1                                         Premise(F92)
	S105= CtrlIR_MEM=0                                          Premise(F93)
	S106= CtrlIR_WB=0                                           Premise(F94)
	S107= CtrlGPR=0                                             Premise(F95)
	S108= CtrlIAddrReg=1                                        Premise(F96)
	S109= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S50,S108)
	S110= CtrlPC=0                                              Premise(F97)
	S111= CtrlPCInc=0                                           Premise(F98)
	S112= PC[Out]=addr                                          PC-Hold(S1,S110,S111)
	S113= CtrlIMem=0                                            Premise(F99)
	S114= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S113)
	S115= CtrlICacheReg=1                                       Premise(F100)
	S116= CtrlASIDIn=0                                          Premise(F101)
	S117= CtrlCP0=0                                             Premise(F102)
	S118= CP0[ASID]=pid                                         CP0-Hold(S0,S117)
	S119= CtrlEPCIn=0                                           Premise(F103)
	S120= CtrlExCodeIn=0                                        Premise(F104)
	S121= CtrlIRMux=0                                           Premise(F105)
	S122= GPR[rS]=a                                             Premise(F106)

IMMU	S123= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S109)
	S124= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S109)
	S125= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S109)
	S126= PC.Out=addr                                           PC-Out(S112)
	S127= CP0.ASID=pid                                          CP0-Read-ASID(S118)
	S128= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F107)
	S129= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F108)
	S130= LIMMEXT.Out=>B_EX.In                                  Premise(F109)
	S131= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F110)
	S132= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F111)
	S133= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F112)
	S134= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F113)
	S135= FU.Bub_IF=>CU_IF.Bub                                  Premise(F114)
	S136= FU.Halt_IF=>CU_IF.Halt                                Premise(F115)
	S137= ICache.Hit=>CU_IF.ICacheHit                           Premise(F116)
	S138= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F117)
	S139= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F118)
	S140= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F119)
	S141= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F120)
	S142= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F121)
	S143= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F122)
	S144= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F123)
	S145= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F124)
	S146= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F125)
	S147= ICache.Hit=>FU.ICacheHit                              Premise(F126)
	S148= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F127)
	S149= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F128)
	S150= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F129)
	S151= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F130)
	S152= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F131)
	S153= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F132)
	S154= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F133)
	S155= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F134)
	S156= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F135)
	S157= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F136)
	S158= IR_WB.Out20_16=>GPR.WReg                              Premise(F137)
	S159= IMMU.Addr=>IAddrReg.In                                Premise(F138)
	S160= PC.Out=>ICache.IEA                                    Premise(F139)
	S161= ICache.IEA=addr                                       Path(S126,S160)
	S162= ICache.Hit=ICacheHit(addr)                            ICache-Search(S161)
	S163= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S162,S137)
	S164= FU.ICacheHit=ICacheHit(addr)                          Path(S162,S147)
	S165= PC.Out=>ICache.IEA                                    Premise(F140)
	S166= IMem.MEM8WordOut=>ICache.WData                        Premise(F141)
	S167= ICache.Out=>ICacheReg.In                              Premise(F142)
	S168= PC.Out=>IMMU.IEA                                      Premise(F143)
	S169= IMMU.IEA=addr                                         Path(S126,S168)
	S170= CP0.ASID=>IMMU.PID                                    Premise(F144)
	S171= IMMU.PID=pid                                          Path(S127,S170)
	S172= IMMU.Addr={pid,addr}                                  IMMU-Search(S171,S169)
	S173= IAddrReg.In={pid,addr}                                Path(S172,S159)
	S174= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S171,S169)
	S175= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S174,S138)
	S176= IAddrReg.Out=>IMem.RAddr                              Premise(F145)
	S177= IMem.RAddr={pid,addr}                                 Path(S123,S176)
	S178= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S177,S114)
	S179= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S177,S114)
	S180= ICache.WData=IMemGet8Word({pid,addr})                 Path(S179,S166)
	S181= ICacheReg.Out=>IRMux.CacheData                        Premise(F146)
	S182= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F147)
	S183= IMem.Out=>IRMux.MemData                               Premise(F148)
	S184= IRMux.MemData={12,rS,rD,UIMM}                         Path(S178,S183)
	S185= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S184)
	S186= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F149)
	S187= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F150)
	S188= ICache.Out=>IR_ID.In                                  Premise(F151)
	S189= IRMux.Out=>IR_ID.In                                   Premise(F152)
	S190= IR_ID.In={12,rS,rD,UIMM}                              Path(S185,S189)
	S191= ICache.Out=>IR_IMMU.In                                Premise(F153)
	S192= IR_DMMU2.Out=>IR_WB.In                                Premise(F154)
	S193= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F155)
	S194= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F156)
	S195= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F157)
	S196= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F158)
	S197= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F159)
	S198= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F160)
	S199= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F161)
	S200= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F162)
	S201= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F163)
	S202= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F164)
	S203= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F165)
	S204= IR_EX.Out31_26=>CU_EX.Op                              Premise(F166)
	S205= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F167)
	S206= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F168)
	S207= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F169)
	S208= IR_ID.Out31_26=>CU_ID.Op                              Premise(F170)
	S209= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F171)
	S210= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F172)
	S211= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F173)
	S212= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F174)
	S213= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F175)
	S214= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F176)
	S215= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F177)
	S216= IR_WB.Out31_26=>CU_WB.Op                              Premise(F178)
	S217= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F179)
	S218= CtrlA_EX=0                                            Premise(F180)
	S219= CtrlB_EX=0                                            Premise(F181)
	S220= CtrlALUOut_MEM=0                                      Premise(F182)
	S221= CtrlALUOut_DMMU1=0                                    Premise(F183)
	S222= CtrlALUOut_DMMU2=0                                    Premise(F184)
	S223= CtrlALUOut_WB=0                                       Premise(F185)
	S224= CtrlA_MEM=0                                           Premise(F186)
	S225= CtrlA_WB=0                                            Premise(F187)
	S226= CtrlB_MEM=0                                           Premise(F188)
	S227= CtrlB_WB=0                                            Premise(F189)
	S228= CtrlICache=1                                          Premise(F190)
	S229= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S161,S180,S228)
	S230= CtrlIMMU=0                                            Premise(F191)
	S231= CtrlIR_DMMU1=0                                        Premise(F192)
	S232= CtrlIR_DMMU2=0                                        Premise(F193)
	S233= CtrlIR_EX=0                                           Premise(F194)
	S234= CtrlIR_ID=1                                           Premise(F195)
	S235= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S190,S234)
	S236= CtrlIR_IMMU=0                                         Premise(F196)
	S237= CtrlIR_MEM=0                                          Premise(F197)
	S238= CtrlIR_WB=0                                           Premise(F198)
	S239= CtrlGPR=0                                             Premise(F199)
	S240= GPR[rS]=a                                             GPR-Hold(S122,S239)
	S241= CtrlIAddrReg=0                                        Premise(F200)
	S242= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S109,S241)
	S243= CtrlPC=0                                              Premise(F201)
	S244= CtrlPCInc=1                                           Premise(F202)
	S245= PC[Out]=addr+4                                        PC-Inc(S112,S243,S244)
	S246= PC[CIA]=addr                                          PC-Inc(S112,S243,S244)
	S247= CtrlIMem=0                                            Premise(F203)
	S248= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S114,S247)
	S249= CtrlICacheReg=0                                       Premise(F204)
	S250= CtrlASIDIn=0                                          Premise(F205)
	S251= CtrlCP0=0                                             Premise(F206)
	S252= CP0[ASID]=pid                                         CP0-Hold(S118,S251)
	S253= CtrlEPCIn=0                                           Premise(F207)
	S254= CtrlExCodeIn=0                                        Premise(F208)
	S255= CtrlIRMux=0                                           Premise(F209)

ID	S256= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S235)
	S257= IR_ID.Out31_26=12                                     IR-Out(S235)
	S258= IR_ID.Out25_21=rS                                     IR-Out(S235)
	S259= IR_ID.Out20_16=rD                                     IR-Out(S235)
	S260= IR_ID.Out15_0=UIMM                                    IR-Out(S235)
	S261= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S242)
	S262= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S242)
	S263= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S242)
	S264= PC.Out=addr+4                                         PC-Out(S245)
	S265= PC.CIA=addr                                           PC-Out(S246)
	S266= PC.CIA31_28=addr[31:28]                               PC-Out(S246)
	S267= CP0.ASID=pid                                          CP0-Read-ASID(S252)
	S268= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F210)
	S269= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F211)
	S270= LIMMEXT.Out=>B_EX.In                                  Premise(F212)
	S271= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F213)
	S272= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F214)
	S273= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F215)
	S274= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F216)
	S275= FU.Bub_IF=>CU_IF.Bub                                  Premise(F217)
	S276= FU.Halt_IF=>CU_IF.Halt                                Premise(F218)
	S277= ICache.Hit=>CU_IF.ICacheHit                           Premise(F219)
	S278= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F220)
	S279= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F221)
	S280= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F222)
	S281= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F223)
	S282= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F224)
	S283= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F225)
	S284= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F226)
	S285= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F227)
	S286= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F228)
	S287= ICache.Hit=>FU.ICacheHit                              Premise(F229)
	S288= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F230)
	S289= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F231)
	S290= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F232)
	S291= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F233)
	S292= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F234)
	S293= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F235)
	S294= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F236)
	S295= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F237)
	S296= FU.InID2_RReg=5'b00000                                Premise(F238)
	S297= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F239)
	S298= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F240)
	S299= IR_WB.Out20_16=>GPR.WReg                              Premise(F241)
	S300= IMMU.Addr=>IAddrReg.In                                Premise(F242)
	S301= PC.Out=>ICache.IEA                                    Premise(F243)
	S302= ICache.IEA=addr+4                                     Path(S264,S301)
	S303= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S302)
	S304= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S303,S277)
	S305= FU.ICacheHit=ICacheHit(addr+4)                        Path(S303,S287)
	S306= PC.Out=>ICache.IEA                                    Premise(F244)
	S307= IMem.MEM8WordOut=>ICache.WData                        Premise(F245)
	S308= ICache.Out=>ICacheReg.In                              Premise(F246)
	S309= PC.Out=>IMMU.IEA                                      Premise(F247)
	S310= IMMU.IEA=addr+4                                       Path(S264,S309)
	S311= CP0.ASID=>IMMU.PID                                    Premise(F248)
	S312= IMMU.PID=pid                                          Path(S267,S311)
	S313= IMMU.Addr={pid,addr+4}                                IMMU-Search(S312,S310)
	S314= IAddrReg.In={pid,addr+4}                              Path(S313,S300)
	S315= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S312,S310)
	S316= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S315,S278)
	S317= IAddrReg.Out=>IMem.RAddr                              Premise(F249)
	S318= IMem.RAddr={pid,addr}                                 Path(S261,S317)
	S319= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S318,S248)
	S320= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S318,S248)
	S321= ICache.WData=IMemGet8Word({pid,addr})                 Path(S320,S307)
	S322= ICacheReg.Out=>IRMux.CacheData                        Premise(F250)
	S323= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F251)
	S324= IMem.Out=>IRMux.MemData                               Premise(F252)
	S325= IRMux.MemData={12,rS,rD,UIMM}                         Path(S319,S324)
	S326= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S325)
	S327= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F253)
	S328= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F254)
	S329= ICache.Out=>IR_ID.In                                  Premise(F255)
	S330= IRMux.Out=>IR_ID.In                                   Premise(F256)
	S331= IR_ID.In={12,rS,rD,UIMM}                              Path(S326,S330)
	S332= ICache.Out=>IR_IMMU.In                                Premise(F257)
	S333= IR_DMMU2.Out=>IR_WB.In                                Premise(F258)
	S334= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F259)
	S335= LIMMEXT.In=UIMM                                       Path(S260,S334)
	S336= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S335)
	S337= B_EX.In={16{0},UIMM}                                  Path(S336,S270)
	S338= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F260)
	S339= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F261)
	S340= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F262)
	S341= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F263)
	S342= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F264)
	S343= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F265)
	S344= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F266)
	S345= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F267)
	S346= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F268)
	S347= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F269)
	S348= IR_EX.Out31_26=>CU_EX.Op                              Premise(F270)
	S349= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F271)
	S350= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F272)
	S351= CU_ID.IRFunc1=rD                                      Path(S259,S350)
	S352= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F273)
	S353= CU_ID.IRFunc2=rS                                      Path(S258,S352)
	S354= IR_ID.Out31_26=>CU_ID.Op                              Premise(F274)
	S355= CU_ID.Op=12                                           Path(S257,S354)
	S356= CU_ID.Func=alu_add                                    CU_ID(S355)
	S357= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F275)
	S358= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F276)
	S359= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F277)
	S360= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F278)
	S361= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F279)
	S362= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F280)
	S363= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F281)
	S364= IR_WB.Out31_26=>CU_WB.Op                              Premise(F282)
	S365= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F283)
	S366= CtrlA_EX=1                                            Premise(F284)
	S367= CtrlB_EX=1                                            Premise(F285)
	S368= [B_EX]={16{0},UIMM}                                   B_EX-Write(S337,S367)
	S369= CtrlALUOut_MEM=0                                      Premise(F286)
	S370= CtrlALUOut_DMMU1=0                                    Premise(F287)
	S371= CtrlALUOut_DMMU2=0                                    Premise(F288)
	S372= CtrlALUOut_WB=0                                       Premise(F289)
	S373= CtrlA_MEM=0                                           Premise(F290)
	S374= CtrlA_WB=0                                            Premise(F291)
	S375= CtrlB_MEM=0                                           Premise(F292)
	S376= CtrlB_WB=0                                            Premise(F293)
	S377= CtrlICache=0                                          Premise(F294)
	S378= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S229,S377)
	S379= CtrlIMMU=0                                            Premise(F295)
	S380= CtrlIR_DMMU1=0                                        Premise(F296)
	S381= CtrlIR_DMMU2=0                                        Premise(F297)
	S382= CtrlIR_EX=1                                           Premise(F298)
	S383= CtrlIR_ID=0                                           Premise(F299)
	S384= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S235,S383)
	S385= CtrlIR_IMMU=0                                         Premise(F300)
	S386= CtrlIR_MEM=0                                          Premise(F301)
	S387= CtrlIR_WB=0                                           Premise(F302)
	S388= CtrlGPR=0                                             Premise(F303)
	S389= GPR[rS]=a                                             GPR-Hold(S240,S388)
	S390= CtrlIAddrReg=0                                        Premise(F304)
	S391= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S242,S390)
	S392= CtrlPC=0                                              Premise(F305)
	S393= CtrlPCInc=0                                           Premise(F306)
	S394= PC[CIA]=addr                                          PC-Hold(S246,S393)
	S395= PC[Out]=addr+4                                        PC-Hold(S245,S392,S393)
	S396= CtrlIMem=0                                            Premise(F307)
	S397= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S248,S396)
	S398= CtrlICacheReg=0                                       Premise(F308)
	S399= CtrlASIDIn=0                                          Premise(F309)
	S400= CtrlCP0=0                                             Premise(F310)
	S401= CP0[ASID]=pid                                         CP0-Hold(S252,S400)
	S402= CtrlEPCIn=0                                           Premise(F311)
	S403= CtrlExCodeIn=0                                        Premise(F312)
	S404= CtrlIRMux=0                                           Premise(F313)

EX	S405= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S368)
	S406= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S368)
	S407= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S368)
	S408= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S384)
	S409= IR_ID.Out31_26=12                                     IR-Out(S384)
	S410= IR_ID.Out25_21=rS                                     IR-Out(S384)
	S411= IR_ID.Out20_16=rD                                     IR-Out(S384)
	S412= IR_ID.Out15_0=UIMM                                    IR-Out(S384)
	S413= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S391)
	S414= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S391)
	S415= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S391)
	S416= PC.CIA=addr                                           PC-Out(S394)
	S417= PC.CIA31_28=addr[31:28]                               PC-Out(S394)
	S418= PC.Out=addr+4                                         PC-Out(S395)
	S419= CP0.ASID=pid                                          CP0-Read-ASID(S401)
	S420= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F314)
	S421= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F315)
	S422= LIMMEXT.Out=>B_EX.In                                  Premise(F316)
	S423= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F317)
	S424= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F318)
	S425= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F319)
	S426= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F320)
	S427= FU.Bub_IF=>CU_IF.Bub                                  Premise(F321)
	S428= FU.Halt_IF=>CU_IF.Halt                                Premise(F322)
	S429= ICache.Hit=>CU_IF.ICacheHit                           Premise(F323)
	S430= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F324)
	S431= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F325)
	S432= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F326)
	S433= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F327)
	S434= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F328)
	S435= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F329)
	S436= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F330)
	S437= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F331)
	S438= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F332)
	S439= ICache.Hit=>FU.ICacheHit                              Premise(F333)
	S440= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F334)
	S441= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F335)
	S442= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F336)
	S443= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F337)
	S444= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F338)
	S445= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F339)
	S446= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F340)
	S447= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F341)
	S448= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F342)
	S449= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F343)
	S450= IR_WB.Out20_16=>GPR.WReg                              Premise(F344)
	S451= IMMU.Addr=>IAddrReg.In                                Premise(F345)
	S452= PC.Out=>ICache.IEA                                    Premise(F346)
	S453= ICache.IEA=addr+4                                     Path(S418,S452)
	S454= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S453)
	S455= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S454,S429)
	S456= FU.ICacheHit=ICacheHit(addr+4)                        Path(S454,S439)
	S457= PC.Out=>ICache.IEA                                    Premise(F347)
	S458= IMem.MEM8WordOut=>ICache.WData                        Premise(F348)
	S459= ICache.Out=>ICacheReg.In                              Premise(F349)
	S460= PC.Out=>IMMU.IEA                                      Premise(F350)
	S461= IMMU.IEA=addr+4                                       Path(S418,S460)
	S462= CP0.ASID=>IMMU.PID                                    Premise(F351)
	S463= IMMU.PID=pid                                          Path(S419,S462)
	S464= IMMU.Addr={pid,addr+4}                                IMMU-Search(S463,S461)
	S465= IAddrReg.In={pid,addr+4}                              Path(S464,S451)
	S466= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S463,S461)
	S467= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S466,S430)
	S468= IAddrReg.Out=>IMem.RAddr                              Premise(F352)
	S469= IMem.RAddr={pid,addr}                                 Path(S413,S468)
	S470= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S469,S397)
	S471= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S469,S397)
	S472= ICache.WData=IMemGet8Word({pid,addr})                 Path(S471,S458)
	S473= ICacheReg.Out=>IRMux.CacheData                        Premise(F353)
	S474= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F354)
	S475= IMem.Out=>IRMux.MemData                               Premise(F355)
	S476= IRMux.MemData={12,rS,rD,UIMM}                         Path(S470,S475)
	S477= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S476)
	S478= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F356)
	S479= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F357)
	S480= ICache.Out=>IR_ID.In                                  Premise(F358)
	S481= IRMux.Out=>IR_ID.In                                   Premise(F359)
	S482= IR_ID.In={12,rS,rD,UIMM}                              Path(S477,S481)
	S483= ICache.Out=>IR_IMMU.In                                Premise(F360)
	S484= IR_DMMU2.Out=>IR_WB.In                                Premise(F361)
	S485= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F362)
	S486= LIMMEXT.In=UIMM                                       Path(S412,S485)
	S487= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S486)
	S488= B_EX.In={16{0},UIMM}                                  Path(S487,S422)
	S489= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F363)
	S490= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F364)
	S491= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F365)
	S492= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F366)
	S493= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F367)
	S494= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F368)
	S495= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F369)
	S496= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F370)
	S497= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F371)
	S498= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F372)
	S499= IR_EX.Out31_26=>CU_EX.Op                              Premise(F373)
	S500= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F374)
	S501= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F375)
	S502= CU_ID.IRFunc1=rD                                      Path(S411,S501)
	S503= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F376)
	S504= CU_ID.IRFunc2=rS                                      Path(S410,S503)
	S505= IR_ID.Out31_26=>CU_ID.Op                              Premise(F377)
	S506= CU_ID.Op=12                                           Path(S409,S505)
	S507= CU_ID.Func=alu_add                                    CU_ID(S506)
	S508= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F378)
	S509= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F379)
	S510= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F380)
	S511= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F381)
	S512= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F382)
	S513= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F383)
	S514= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F384)
	S515= IR_WB.Out31_26=>CU_WB.Op                              Premise(F385)
	S516= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F386)
	S517= CtrlA_EX=0                                            Premise(F387)
	S518= CtrlB_EX=0                                            Premise(F388)
	S519= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S368,S518)
	S520= CtrlALUOut_MEM=1                                      Premise(F389)
	S521= CtrlALUOut_DMMU1=0                                    Premise(F390)
	S522= CtrlALUOut_DMMU2=0                                    Premise(F391)
	S523= CtrlALUOut_WB=0                                       Premise(F392)
	S524= CtrlA_MEM=0                                           Premise(F393)
	S525= CtrlA_WB=0                                            Premise(F394)
	S526= CtrlB_MEM=0                                           Premise(F395)
	S527= CtrlB_WB=0                                            Premise(F396)
	S528= CtrlICache=0                                          Premise(F397)
	S529= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S378,S528)
	S530= CtrlIMMU=0                                            Premise(F398)
	S531= CtrlIR_DMMU1=0                                        Premise(F399)
	S532= CtrlIR_DMMU2=0                                        Premise(F400)
	S533= CtrlIR_EX=0                                           Premise(F401)
	S534= CtrlIR_ID=0                                           Premise(F402)
	S535= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S384,S534)
	S536= CtrlIR_IMMU=0                                         Premise(F403)
	S537= CtrlIR_MEM=1                                          Premise(F404)
	S538= CtrlIR_WB=0                                           Premise(F405)
	S539= CtrlGPR=0                                             Premise(F406)
	S540= GPR[rS]=a                                             GPR-Hold(S389,S539)
	S541= CtrlIAddrReg=0                                        Premise(F407)
	S542= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S391,S541)
	S543= CtrlPC=0                                              Premise(F408)
	S544= CtrlPCInc=0                                           Premise(F409)
	S545= PC[CIA]=addr                                          PC-Hold(S394,S544)
	S546= PC[Out]=addr+4                                        PC-Hold(S395,S543,S544)
	S547= CtrlIMem=0                                            Premise(F410)
	S548= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S397,S547)
	S549= CtrlICacheReg=0                                       Premise(F411)
	S550= CtrlASIDIn=0                                          Premise(F412)
	S551= CtrlCP0=0                                             Premise(F413)
	S552= CP0[ASID]=pid                                         CP0-Hold(S401,S551)
	S553= CtrlEPCIn=0                                           Premise(F414)
	S554= CtrlExCodeIn=0                                        Premise(F415)
	S555= CtrlIRMux=0                                           Premise(F416)

MEM	S556= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S519)
	S557= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S519)
	S558= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S519)
	S559= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S535)
	S560= IR_ID.Out31_26=12                                     IR-Out(S535)
	S561= IR_ID.Out25_21=rS                                     IR-Out(S535)
	S562= IR_ID.Out20_16=rD                                     IR-Out(S535)
	S563= IR_ID.Out15_0=UIMM                                    IR-Out(S535)
	S564= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S542)
	S565= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S542)
	S566= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S542)
	S567= PC.CIA=addr                                           PC-Out(S545)
	S568= PC.CIA31_28=addr[31:28]                               PC-Out(S545)
	S569= PC.Out=addr+4                                         PC-Out(S546)
	S570= CP0.ASID=pid                                          CP0-Read-ASID(S552)
	S571= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F417)
	S572= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F418)
	S573= LIMMEXT.Out=>B_EX.In                                  Premise(F419)
	S574= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F420)
	S575= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F421)
	S576= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F422)
	S577= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F423)
	S578= FU.Bub_IF=>CU_IF.Bub                                  Premise(F424)
	S579= FU.Halt_IF=>CU_IF.Halt                                Premise(F425)
	S580= ICache.Hit=>CU_IF.ICacheHit                           Premise(F426)
	S581= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F427)
	S582= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F428)
	S583= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F429)
	S584= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F430)
	S585= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F431)
	S586= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F432)
	S587= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F433)
	S588= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F434)
	S589= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F435)
	S590= ICache.Hit=>FU.ICacheHit                              Premise(F436)
	S591= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F437)
	S592= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F438)
	S593= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F439)
	S594= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F440)
	S595= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F441)
	S596= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F442)
	S597= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F443)
	S598= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F444)
	S599= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F445)
	S600= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F446)
	S601= IR_WB.Out20_16=>GPR.WReg                              Premise(F447)
	S602= IMMU.Addr=>IAddrReg.In                                Premise(F448)
	S603= PC.Out=>ICache.IEA                                    Premise(F449)
	S604= ICache.IEA=addr+4                                     Path(S569,S603)
	S605= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S604)
	S606= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S605,S580)
	S607= FU.ICacheHit=ICacheHit(addr+4)                        Path(S605,S590)
	S608= PC.Out=>ICache.IEA                                    Premise(F450)
	S609= IMem.MEM8WordOut=>ICache.WData                        Premise(F451)
	S610= ICache.Out=>ICacheReg.In                              Premise(F452)
	S611= PC.Out=>IMMU.IEA                                      Premise(F453)
	S612= IMMU.IEA=addr+4                                       Path(S569,S611)
	S613= CP0.ASID=>IMMU.PID                                    Premise(F454)
	S614= IMMU.PID=pid                                          Path(S570,S613)
	S615= IMMU.Addr={pid,addr+4}                                IMMU-Search(S614,S612)
	S616= IAddrReg.In={pid,addr+4}                              Path(S615,S602)
	S617= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S614,S612)
	S618= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S617,S581)
	S619= IAddrReg.Out=>IMem.RAddr                              Premise(F455)
	S620= IMem.RAddr={pid,addr}                                 Path(S564,S619)
	S621= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S620,S548)
	S622= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S620,S548)
	S623= ICache.WData=IMemGet8Word({pid,addr})                 Path(S622,S609)
	S624= ICacheReg.Out=>IRMux.CacheData                        Premise(F456)
	S625= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F457)
	S626= IMem.Out=>IRMux.MemData                               Premise(F458)
	S627= IRMux.MemData={12,rS,rD,UIMM}                         Path(S621,S626)
	S628= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S627)
	S629= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F459)
	S630= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F460)
	S631= ICache.Out=>IR_ID.In                                  Premise(F461)
	S632= IRMux.Out=>IR_ID.In                                   Premise(F462)
	S633= IR_ID.In={12,rS,rD,UIMM}                              Path(S628,S632)
	S634= ICache.Out=>IR_IMMU.In                                Premise(F463)
	S635= IR_DMMU2.Out=>IR_WB.In                                Premise(F464)
	S636= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F465)
	S637= LIMMEXT.In=UIMM                                       Path(S563,S636)
	S638= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S637)
	S639= B_EX.In={16{0},UIMM}                                  Path(S638,S573)
	S640= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F466)
	S641= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F467)
	S642= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F468)
	S643= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F469)
	S644= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F470)
	S645= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F471)
	S646= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F472)
	S647= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F473)
	S648= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F474)
	S649= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F475)
	S650= IR_EX.Out31_26=>CU_EX.Op                              Premise(F476)
	S651= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F477)
	S652= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F478)
	S653= CU_ID.IRFunc1=rD                                      Path(S562,S652)
	S654= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F479)
	S655= CU_ID.IRFunc2=rS                                      Path(S561,S654)
	S656= IR_ID.Out31_26=>CU_ID.Op                              Premise(F480)
	S657= CU_ID.Op=12                                           Path(S560,S656)
	S658= CU_ID.Func=alu_add                                    CU_ID(S657)
	S659= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F481)
	S660= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F482)
	S661= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F483)
	S662= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F484)
	S663= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F485)
	S664= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F486)
	S665= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F487)
	S666= IR_WB.Out31_26=>CU_WB.Op                              Premise(F488)
	S667= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F489)
	S668= CtrlA_EX=0                                            Premise(F490)
	S669= CtrlB_EX=0                                            Premise(F491)
	S670= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S519,S669)
	S671= CtrlALUOut_MEM=0                                      Premise(F492)
	S672= CtrlALUOut_DMMU1=1                                    Premise(F493)
	S673= CtrlALUOut_DMMU2=0                                    Premise(F494)
	S674= CtrlALUOut_WB=1                                       Premise(F495)
	S675= CtrlA_MEM=0                                           Premise(F496)
	S676= CtrlA_WB=1                                            Premise(F497)
	S677= CtrlB_MEM=0                                           Premise(F498)
	S678= CtrlB_WB=1                                            Premise(F499)
	S679= CtrlICache=0                                          Premise(F500)
	S680= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S529,S679)
	S681= CtrlIMMU=0                                            Premise(F501)
	S682= CtrlIR_DMMU1=1                                        Premise(F502)
	S683= CtrlIR_DMMU2=0                                        Premise(F503)
	S684= CtrlIR_EX=0                                           Premise(F504)
	S685= CtrlIR_ID=0                                           Premise(F505)
	S686= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S535,S685)
	S687= CtrlIR_IMMU=0                                         Premise(F506)
	S688= CtrlIR_MEM=0                                          Premise(F507)
	S689= CtrlIR_WB=1                                           Premise(F508)
	S690= CtrlGPR=0                                             Premise(F509)
	S691= GPR[rS]=a                                             GPR-Hold(S540,S690)
	S692= CtrlIAddrReg=0                                        Premise(F510)
	S693= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S542,S692)
	S694= CtrlPC=0                                              Premise(F511)
	S695= CtrlPCInc=0                                           Premise(F512)
	S696= PC[CIA]=addr                                          PC-Hold(S545,S695)
	S697= PC[Out]=addr+4                                        PC-Hold(S546,S694,S695)
	S698= CtrlIMem=0                                            Premise(F513)
	S699= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S548,S698)
	S700= CtrlICacheReg=0                                       Premise(F514)
	S701= CtrlASIDIn=0                                          Premise(F515)
	S702= CtrlCP0=0                                             Premise(F516)
	S703= CP0[ASID]=pid                                         CP0-Hold(S552,S702)
	S704= CtrlEPCIn=0                                           Premise(F517)
	S705= CtrlExCodeIn=0                                        Premise(F518)
	S706= CtrlIRMux=0                                           Premise(F519)

WB	S707= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S670)
	S708= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S670)
	S709= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S670)
	S710= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S686)
	S711= IR_ID.Out31_26=12                                     IR-Out(S686)
	S712= IR_ID.Out25_21=rS                                     IR-Out(S686)
	S713= IR_ID.Out20_16=rD                                     IR-Out(S686)
	S714= IR_ID.Out15_0=UIMM                                    IR-Out(S686)
	S715= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S693)
	S716= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S693)
	S717= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S693)
	S718= PC.CIA=addr                                           PC-Out(S696)
	S719= PC.CIA31_28=addr[31:28]                               PC-Out(S696)
	S720= PC.Out=addr+4                                         PC-Out(S697)
	S721= CP0.ASID=pid                                          CP0-Read-ASID(S703)
	S722= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F726)
	S723= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F727)
	S724= LIMMEXT.Out=>B_EX.In                                  Premise(F728)
	S725= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F729)
	S726= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F730)
	S727= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F731)
	S728= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F732)
	S729= FU.Bub_IF=>CU_IF.Bub                                  Premise(F733)
	S730= FU.Halt_IF=>CU_IF.Halt                                Premise(F734)
	S731= ICache.Hit=>CU_IF.ICacheHit                           Premise(F735)
	S732= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F736)
	S733= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F737)
	S734= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F738)
	S735= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F739)
	S736= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F740)
	S737= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F741)
	S738= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F742)
	S739= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F743)
	S740= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F744)
	S741= ICache.Hit=>FU.ICacheHit                              Premise(F745)
	S742= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F746)
	S743= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F747)
	S744= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F748)
	S745= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F749)
	S746= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F750)
	S747= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F751)
	S748= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F752)
	S749= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F753)
	S750= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F754)
	S751= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F755)
	S752= IR_WB.Out20_16=>GPR.WReg                              Premise(F756)
	S753= IMMU.Addr=>IAddrReg.In                                Premise(F757)
	S754= PC.Out=>ICache.IEA                                    Premise(F758)
	S755= ICache.IEA=addr+4                                     Path(S720,S754)
	S756= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S755)
	S757= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S756,S731)
	S758= FU.ICacheHit=ICacheHit(addr+4)                        Path(S756,S741)
	S759= PC.Out=>ICache.IEA                                    Premise(F759)
	S760= IMem.MEM8WordOut=>ICache.WData                        Premise(F760)
	S761= ICache.Out=>ICacheReg.In                              Premise(F761)
	S762= PC.Out=>IMMU.IEA                                      Premise(F762)
	S763= IMMU.IEA=addr+4                                       Path(S720,S762)
	S764= CP0.ASID=>IMMU.PID                                    Premise(F763)
	S765= IMMU.PID=pid                                          Path(S721,S764)
	S766= IMMU.Addr={pid,addr+4}                                IMMU-Search(S765,S763)
	S767= IAddrReg.In={pid,addr+4}                              Path(S766,S753)
	S768= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S765,S763)
	S769= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S768,S732)
	S770= IAddrReg.Out=>IMem.RAddr                              Premise(F764)
	S771= IMem.RAddr={pid,addr}                                 Path(S715,S770)
	S772= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S771,S699)
	S773= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S771,S699)
	S774= ICache.WData=IMemGet8Word({pid,addr})                 Path(S773,S760)
	S775= ICacheReg.Out=>IRMux.CacheData                        Premise(F765)
	S776= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F766)
	S777= IMem.Out=>IRMux.MemData                               Premise(F767)
	S778= IRMux.MemData={12,rS,rD,UIMM}                         Path(S772,S777)
	S779= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S778)
	S780= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F768)
	S781= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F769)
	S782= ICache.Out=>IR_ID.In                                  Premise(F770)
	S783= IRMux.Out=>IR_ID.In                                   Premise(F771)
	S784= IR_ID.In={12,rS,rD,UIMM}                              Path(S779,S783)
	S785= ICache.Out=>IR_IMMU.In                                Premise(F772)
	S786= IR_DMMU2.Out=>IR_WB.In                                Premise(F773)
	S787= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F774)
	S788= LIMMEXT.In=UIMM                                       Path(S714,S787)
	S789= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S788)
	S790= B_EX.In={16{0},UIMM}                                  Path(S789,S724)
	S791= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F775)
	S792= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F776)
	S793= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F777)
	S794= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F778)
	S795= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F779)
	S796= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F780)
	S797= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F781)
	S798= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F782)
	S799= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F783)
	S800= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F784)
	S801= IR_EX.Out31_26=>CU_EX.Op                              Premise(F785)
	S802= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F786)
	S803= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F787)
	S804= CU_ID.IRFunc1=rD                                      Path(S713,S803)
	S805= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F788)
	S806= CU_ID.IRFunc2=rS                                      Path(S712,S805)
	S807= IR_ID.Out31_26=>CU_ID.Op                              Premise(F789)
	S808= CU_ID.Op=12                                           Path(S711,S807)
	S809= CU_ID.Func=alu_add                                    CU_ID(S808)
	S810= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F790)
	S811= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F791)
	S812= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F792)
	S813= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F793)
	S814= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F794)
	S815= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F795)
	S816= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F796)
	S817= IR_WB.Out31_26=>CU_WB.Op                              Premise(F797)
	S818= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F798)
	S819= CtrlA_EX=0                                            Premise(F799)
	S820= CtrlB_EX=0                                            Premise(F800)
	S821= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S670,S820)
	S822= CtrlALUOut_MEM=0                                      Premise(F801)
	S823= CtrlALUOut_DMMU1=0                                    Premise(F802)
	S824= CtrlALUOut_DMMU2=0                                    Premise(F803)
	S825= CtrlALUOut_WB=0                                       Premise(F804)
	S826= CtrlA_MEM=0                                           Premise(F805)
	S827= CtrlA_WB=0                                            Premise(F806)
	S828= CtrlB_MEM=0                                           Premise(F807)
	S829= CtrlB_WB=0                                            Premise(F808)
	S830= CtrlICache=0                                          Premise(F809)
	S831= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S680,S830)
	S832= CtrlIMMU=0                                            Premise(F810)
	S833= CtrlIR_DMMU1=0                                        Premise(F811)
	S834= CtrlIR_DMMU2=0                                        Premise(F812)
	S835= CtrlIR_EX=0                                           Premise(F813)
	S836= CtrlIR_ID=0                                           Premise(F814)
	S837= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S686,S836)
	S838= CtrlIR_IMMU=0                                         Premise(F815)
	S839= CtrlIR_MEM=0                                          Premise(F816)
	S840= CtrlIR_WB=0                                           Premise(F817)
	S841= CtrlGPR=1                                             Premise(F818)
	S842= CtrlIAddrReg=0                                        Premise(F819)
	S843= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S693,S842)
	S844= CtrlPC=0                                              Premise(F820)
	S845= CtrlPCInc=0                                           Premise(F821)
	S846= PC[CIA]=addr                                          PC-Hold(S696,S845)
	S847= PC[Out]=addr+4                                        PC-Hold(S697,S844,S845)
	S848= CtrlIMem=0                                            Premise(F822)
	S849= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S699,S848)
	S850= CtrlICacheReg=0                                       Premise(F823)
	S851= CtrlASIDIn=0                                          Premise(F824)
	S852= CtrlCP0=0                                             Premise(F825)
	S853= CP0[ASID]=pid                                         CP0-Hold(S703,S852)
	S854= CtrlEPCIn=0                                           Premise(F826)
	S855= CtrlExCodeIn=0                                        Premise(F827)
	S856= CtrlIRMux=0                                           Premise(F828)

POST	S821= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S670,S820)
	S831= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S680,S830)
	S837= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S686,S836)
	S843= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S693,S842)
	S846= PC[CIA]=addr                                          PC-Hold(S696,S845)
	S847= PC[Out]=addr+4                                        PC-Hold(S697,S844,S845)
	S849= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S699,S848)
	S853= CP0[ASID]=pid                                         CP0-Hold(S703,S852)

