Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_behav xil_defaultlib.testbench_8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 18. Module select_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 18. Module select_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/select_adder.sv" Line 6. Module ripple_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yunxuan5/ECE385/lab3_provided_9_11/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_adder4
Compiling module xil_defaultlib.select_adder
Compiling module xil_defaultlib.testbench_8
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_8_behav
