00:01:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Xilinx\finalproject_3\workspace3\temp_xsdb_launch_script.tcl
00:01:31 INFO  : Registering command handlers for Vitis TCF services
00:01:33 INFO  : Platform repository initialization has completed.
00:01:33 INFO  : XSCT server has started successfully.
00:01:33 INFO  : Successfully done setting XSCT server connection channel  
00:01:33 INFO  : plnx-install-location is set to ''
00:01:33 INFO  : Successfully done query RDI_DATADIR 
00:01:33 INFO  : Successfully done setting workspace for the tool. 
00:02:01 INFO  : Result from executing command 'getProjects': design_3_wrapper
00:02:01 INFO  : Result from executing command 'getPlatforms': 
00:02:01 INFO  : Platform 'design_3_wrapper' is added to custom repositories.
00:02:06 INFO  : Platform 'design_3_wrapper' is added to custom repositories.
00:03:57 INFO  : Result from executing command 'getProjects': design_3_wrapper
00:03:57 INFO  : Result from executing command 'getPlatforms': design_3_wrapper|D:/Xilinx/finalproject_3/workspace3/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm
00:03:57 INFO  : Checking for BSP changes to sync application flags for project 'finalproject'...
00:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:04:29 INFO  : 'jtag frequency' command is executed.
00:04:29 INFO  : Context for 'APU' is selected.
00:04:29 INFO  : System reset is completed.
00:04:32 INFO  : 'after 3000' command is executed.
00:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:04:34 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/bitstream/design_3_wrapper.bit"
00:04:35 INFO  : Context for 'APU' is selected.
00:04:35 INFO  : Hardware design and registers information is loaded from 'D:/Xilinx/finalproject_3/workspace3/design_3_wrapper/export/design_3_wrapper/hw/design_3_wrapper.xsa'.
00:04:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:35 INFO  : Context for 'APU' is selected.
00:04:35 INFO  : Sourcing of 'D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/psinit/ps7_init.tcl' is done.
00:04:35 INFO  : 'ps7_init' command is executed.
00:04:35 INFO  : 'ps7_post_config' command is executed.
00:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:35 INFO  : The application 'D:/Xilinx/finalproject_3/workspace3/finalproject/Debug/finalproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Xilinx/finalproject_3/workspace3/design_3_wrapper/export/design_3_wrapper/hw/design_3_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Xilinx/finalproject_3/workspace3/finalproject/Debug/finalproject.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:35 INFO  : 'con' command is executed.
00:04:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:04:35 INFO  : Launch script is exported to file 'D:\Xilinx\finalproject_3\workspace3\.sdk\launch_scripts\single_application_debug\debugger_finalproject-default.tcl'
00:06:12 INFO  : Checking for BSP changes to sync application flags for project 'finalproject'...
00:06:20 INFO  : Disconnected from the channel tcfchan#2.
00:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:06:21 INFO  : 'jtag frequency' command is executed.
00:06:21 INFO  : Context for 'APU' is selected.
00:06:21 INFO  : System reset is completed.
00:06:24 INFO  : 'after 3000' command is executed.
00:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:06:27 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/bitstream/design_3_wrapper.bit"
00:06:27 INFO  : Context for 'APU' is selected.
00:06:27 INFO  : Hardware design and registers information is loaded from 'D:/Xilinx/finalproject_3/workspace3/design_3_wrapper/export/design_3_wrapper/hw/design_3_wrapper.xsa'.
00:06:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:27 INFO  : Context for 'APU' is selected.
00:06:27 INFO  : Sourcing of 'D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/psinit/ps7_init.tcl' is done.
00:06:27 INFO  : 'ps7_init' command is executed.
00:06:27 INFO  : 'ps7_post_config' command is executed.
00:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:27 INFO  : The application 'D:/Xilinx/finalproject_3/workspace3/finalproject/Debug/finalproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Xilinx/finalproject_3/workspace3/design_3_wrapper/export/design_3_wrapper/hw/design_3_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Xilinx/finalproject_3/workspace3/finalproject/Debug/finalproject.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:27 INFO  : 'con' command is executed.
00:06:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:06:27 INFO  : Launch script is exported to file 'D:\Xilinx\finalproject_3\workspace3\.sdk\launch_scripts\single_application_debug\debugger_finalproject-default.tcl'
00:07:21 INFO  : Checking for BSP changes to sync application flags for project 'finalproject'...
00:07:27 INFO  : Disconnected from the channel tcfchan#3.
00:07:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:07:28 INFO  : 'jtag frequency' command is executed.
00:07:28 INFO  : Context for 'APU' is selected.
00:07:28 INFO  : System reset is completed.
00:07:31 INFO  : 'after 3000' command is executed.
00:07:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:07:33 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/bitstream/design_3_wrapper.bit"
00:07:33 INFO  : Context for 'APU' is selected.
00:07:33 INFO  : Hardware design and registers information is loaded from 'D:/Xilinx/finalproject_3/workspace3/design_3_wrapper/export/design_3_wrapper/hw/design_3_wrapper.xsa'.
00:07:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:33 INFO  : Context for 'APU' is selected.
00:07:33 INFO  : Sourcing of 'D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/psinit/ps7_init.tcl' is done.
00:07:33 INFO  : 'ps7_init' command is executed.
00:07:33 INFO  : 'ps7_post_config' command is executed.
00:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:34 INFO  : The application 'D:/Xilinx/finalproject_3/workspace3/finalproject/Debug/finalproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Xilinx/finalproject_3/workspace3/design_3_wrapper/export/design_3_wrapper/hw/design_3_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Xilinx/finalproject_3/workspace3/finalproject/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Xilinx/finalproject_3/workspace3/finalproject/Debug/finalproject.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:34 INFO  : 'con' command is executed.
00:07:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:07:34 INFO  : Launch script is exported to file 'D:\Xilinx\finalproject_3\workspace3\.sdk\launch_scripts\single_application_debug\debugger_finalproject-default.tcl'
00:08:46 INFO  : Disconnected from the channel tcfchan#4.
