Saved contents of this file to system_log.81 during revup to EDK 8.2.

Xilinx Platform Studio (XPS)
Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4

Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Jan 24 13:42:44 2007
 xbash -q -c "cd /cygdrive/c/CMC/AP1100_design/baseline_userip_uart_CMC/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


rm -rf ppc405_ppcjtag_chain/lib/
rm -f xil_printf/executable.elf 







Done!

At Local date and time: Wed Jan 24 13:42:51 2007
 xbash -q -c "cd /cygdrive/c/CMC/AP1100_design/baseline_userip_uart_CMC/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Wed Jan 24 13:43:00 2007
 xbash -q -c "cd /cygdrive/c/CMC/AP1100_design/baseline_userip_uart_CMC/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\CMC\AP1100_design\baseline_userip_uart_CMC\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...

Overriding IP level properties ...
modified_plb_ddr_controller (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\modified_plb_ddr_controller
_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 - tool overriding
c_family value virtex2 to virtex2p
bram_block (bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to virtex2p
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp100

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0x00000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 3
plb_v34 (plb_bus) - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs
line 131 - tool overriding c_plb_num_slaves value 2 to 4
modified_plb_ddr_controller (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\modified_plb_ddr_controller
_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 - tool overriding
c_plb_num_masters value 2 to 3
modified_plb_ddr_controller (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\modified_plb_ddr_controller
_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 - tool overriding
c_plb_mid_width value 1 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 3
plb_bram_if_cntlr (plb_bram_if_cntlr_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 2
bram_block (bram) - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs
line 180 - tool overriding c_memsize value 65536 to 0x10000
bram_block (bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 8
plb2opb_bridge (plb2opb_bridge_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 3
plb2opb_bridge (plb2opb_bridge_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 2
opb_v20 (opb_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 2
opb_v20 (opb_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 41 - tool overriding c_num_slaves value 4 to 5
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 46 - tool overriding c_num_intr_inputs value 2 to 21
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000001000000
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000001000000
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 49 - tool overriding c_kind_of_lvl value 0b11111111111111111111111111111111
to 0b00000000000000000000000000000001
plb_psb_bridge (plb_psb_bridge_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\plb_psb_bridge_v1_00_a\data
\plb_psb_bridge_v2_1_0.mpd line 87 - tool overriding c_plb_num_masters value 16
to 3
plb_psb_bridge (plb_psb_bridge_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\plb_psb_bridge_v1_00_a\data
\plb_psb_bridge_v2_1_0.mpd line 88 - tool overriding c_plb_mid_width value 4 to
2


dcr_v29 (dcr_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
line 39 - tool overriding c_dcr_num_slaves value 4 to 2

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Performing System level DRCs on properties...


WARNING:MDT - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mss line 34 -
   PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the intc driver
   has been deprecated.  Any reference to this parameter in the MSS file will be
   ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
WARNING:MDT - No OS, PROCESSOR blocks specified in MSS for processor
   ppc405_ppcjtag_chain. Library not created for processor ppc405_ppcjtag_chain 
WARNING:MDT - No PROCESSOR driver assigned to ppc405_ppcjtag_chain in MSS file.
   Assigning cpu_ppc405 1.00.a driver to processor ppc405_ppcjtag_chain ...
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 142
   - No Driver Found for instance plb_ddr_controller_i. To avoid seeing this
   warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 168
   - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing this
   warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - plb_psb_bridge_i
WARNING:MDT - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 305
   - No Driver Found for instance plb_psb_bridge_i. To avoid seeing this
   warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i


FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_i\libsrc\standalone_v1_00_a
\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_i\libsrc\plbarb_v1_01_a\
...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_i\libsrc\plb2opb_v1_00_a\
...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_i\libsrc\opbarb_v1_02_a\
...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_i\libsrc\intc_v1_00_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_i\libsrc\uartlite_v1_01_a\
...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\CMC\AP1100_design\baseline_userip_uart_CMC\drivers\ms_rst_4regs_v1_00_a\src\
to
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_i\libsrc\ms_rst_4regs_v1_00
_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\CMC\AP1100_design\baseline_userip_uart_CMC\drivers\opb_slave1_v1_00_a\src\ to
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_i\libsrc\opb_slave1_v1_00_a
\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_i\libsrc\cpu_ppc405_v1_00_a
\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling cpu_ppc405



Libraries generated in
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain
FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_ppcjtag_chain\libsrc\standa
lone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_ppcjtag_chain\libsrc\cpu_pp
c405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\CMC\AP1100_design\baseline_userip_uart_CMC\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Wed Jan 24 13:43:51 2007
 xbash -q -c "cd /cygdrive/c/CMC/AP1100_design/baseline_userip_uart_CMC/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O0 code/xil_printf.c  -o xil_printf/executable.elf \
        -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size xil_printf/executable.elf 


   text	   data	    bss	    dec	    hex	filename
   3418	    820	   8228	  12466	   30b2	xil_printf/executable.elf





Done!

Linker Script generated successfully.

At Local date and time: Wed Jan 24 13:44:11 2007
 xbash -q -c "cd /cygdrive/c/CMC/AP1100_design/baseline_userip_uart_CMC/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 8.2.02 - platgen EDK_Im_Sp2.4
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...



Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...



Overriding IP level properties ...
modified_plb_ddr_controller (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\modified_plb_ddr_controller
_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 - tool overriding
c_family value virtex2 to virtex2p
bram_block (bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to virtex2p
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp100

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0x00000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 3
plb_v34 (plb_bus) - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs
line 131 - tool overriding c_plb_num_slaves value 2 to 4
modified_plb_ddr_controller (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\modified_plb_ddr_controller
_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 - tool overriding
c_plb_num_masters value 2 to 3
modified_plb_ddr_controller (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\modified_plb_ddr_controller
_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 - tool overriding
c_plb_mid_width value 1 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 3
plb_bram_if_cntlr (plb_bram_if_cntlr_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 2
bram_block (bram) - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs
line 180 - tool overriding c_memsize value 65536 to 0x10000
bram_block (bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 8
plb2opb_bridge (plb2opb_bridge_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 3
plb2opb_bridge (plb2opb_bridge_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 2
opb_v20 (opb_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 2
opb_v20 (opb_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 41 - tool overriding c_num_slaves value 4 to 5
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 46 - tool overriding c_num_intr_inputs value 2 to 21
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000001000000
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000001000000
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 49 - tool overriding c_kind_of_lvl value 0b11111111111111111111111111111111
to 0b00000000000000000000000000000001
plb_psb_bridge (plb_psb_bridge_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\plb_psb_bridge_v1_00_a\data
\plb_psb_bridge_v2_1_0.mpd line 87 - tool overriding c_plb_num_masters value 16
to 3
plb_psb_bridge (plb_psb_bridge_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\plb_psb_bridge_v1_00_a\data
\plb_psb_bridge_v2_1_0.mpd line 88 - tool overriding c_plb_mid_width value 4 to
2


dcr_v29 (dcr_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
line 39 - tool overriding c_dcr_num_slaves value 4 to 2

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Performing System level DRCs on properties...

Check platform configuration ...
INFO:MDT - modified_plb_ddr_controller (plb_ddr_controller_i) -
   C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 142 - An
   example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
plb_v34 (plb_bus) - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs
line 128 - 3 master(s) : 4 slave(s)
opb_v20 (opb_bus) - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs
line 204 - 2 master(s) : 5 slave(s)
dcr_v29 (dcr_bus) - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs
line 337 - 1 master(s) : 2 slave(s)

Check port drivers...


Performing Clock DRCs...
WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...



Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
bram_block (bram) - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs
line 177 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 1.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
clock_reset_block_wrapper (clock_reset_block) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 76 - Running XST
synthesis


ppc405_i_wrapper (ppc405_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 93 - Running XST
synthesis


plb_bus_wrapper (plb_bus) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 128 - Running XST
synthesis


plb_ddr_controller_i_wrapper (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 142 - Running XST
synthesis


plb_bram_if_cntlr_i_wrapper (plb_bram_if_cntlr_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 168 - Running XST
synthesis


bram_wrapper (bram) - C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs
line 177 - Running XST synthesis


plb2opb_bridge_i_wrapper (plb2opb_bridge_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 184 - Running XST
synthesis


opb_bus_wrapper (opb_bus) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 204 - Running XST
synthesis


ap1000_interrupt_interface_i_wrapper (ap1000_interrupt_interface_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 214 - Running XST
synthesis


opb_intc_i_wrapper (opb_intc_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 250 - Running XST
synthesis


rs232_1_wrapper (rs232_1) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 261 - Running XST
synthesis


opbslave_ext_bridge_i_wrapper (opbslave_ext_bridge_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 277 - Running XST
synthesis


plb_psb_bridge_i_wrapper (plb_psb_bridge_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 305 - Running XST
synthesis


dcr_bus_wrapper (dcr_bus) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 337 - Running XST
synthesis


ppc405_ppcjtag_chain_wrapper (ppc405_ppcjtag_chain) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 342 - Running XST
synthesis


jtagppc_0_wrapper (jtagppc_0) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 348 - Running XST
synthesis


ms_rst_4regs_0_wrapper (ms_rst_4regs_0) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 355 - Running XST
synthesis


opb_slave1_0_wrapper (opb_slave1_0) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 364 - Running XST
synthesis



Running NGCBUILD ...
plb_ddr_controller_i_wrapper (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC\system.mhs line 142 - Running
NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -sd ..
plb_ddr_controller_i_wrapper.ngc ../plb_ddr_controller_i_wrapper.ngc

Reading NGO file
'C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/plb_ddr_controller
_i_wrapper/plb_ddr_controller_i_wrapper.ngc' ...


Executing edif2ngd -noa
"C:\CMC\AP1100_design\baseline_userip_uart_CMC\implementation\plb_ddr_controller
_i_wrapper_async_fifo_v4_0.edn"
"plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"


Release 8.2.02i - edif2ngd I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 8.2.02i edif2ngd I.34
INFO:NgdBuild - Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
Writing module to "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\CMC\AP1100_design\baseline_userip_uart_CMC\implementation\plb_ddr_controller
_i_wrapper\plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_ddr_controller_i_wrapper.ngc" ...

Writing NGCBUILD log file "../plb_ddr_controller_i_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...


Total run time: 423.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 8.2.02i - xst I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\ap1000_bp_clock_reset_generation_v1_00_a\hdl\verilog\" "C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\ap1000_interrupt_interface_v1_00_a\hdl\verilog\" "C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\opbslave_ext_bridge_v3_10_a\hdl\verilog\" "C:\CMC\AP1100_design\baseline_userip_uart_CMC\pcores\plb_psb_bridge_v1_00_a\hdl\verilog\" }

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).



Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2385: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2393: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2401: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2409: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2417: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2425: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2433: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2441: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2449: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2457: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2465: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2473: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2481: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2489: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2497: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2505: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2513: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2521: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2529: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2537: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2545: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2553: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2561: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2569: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2577: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2585: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2593: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2601: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2609: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2617: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2625: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2633: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2641: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2649: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2657: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2665: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2673: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2681: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2689: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2697: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2705: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2713: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2721: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2729: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2737: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2745: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2753: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2761: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2769: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2777: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2785: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2793: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2801: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2809: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2817: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2825: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2833: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2841: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2849: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2857: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2865: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2873: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2881: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2889: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2897: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2905: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2913: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2921: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2929: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2937: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2945: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2953: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2961: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2969: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2977: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2985: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 2993: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3001: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3009: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3017: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3025: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3033: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3041: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3049: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3057: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3065: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3073: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3081: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3089: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3097: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3105: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3113: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3121: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3129: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3137: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3145: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3153: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3161: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3169: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3177: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3185: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3193: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3201: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3209: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3217: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3225: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3233: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3241: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3249: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3257: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3265: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3273: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3281: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3289: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3297: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3305: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3313: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3321: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3329: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3337: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3345: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3353: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3361: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3369: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3377: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3385: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3393: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3401: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3409: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3417: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3425: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3433: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3441: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3449: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3457: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3465: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3473: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3481: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3489: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3497: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3505: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3513: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3521: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3529: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3537: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3545: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3553: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3561: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3569: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3577: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3585: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3593: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3601: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3609: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3617: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3625: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3633: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3641: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3649: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3657: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3665: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3673: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3681: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3689: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3697: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3705: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3713: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3721: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3729: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3737: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3745: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3753: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3761: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3769: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3777: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3785: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3793: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3801: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3809: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3817: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3825: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3833: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3841: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3849: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3857: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3865: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3873: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3881: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3889: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3897: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3905: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3913: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd" line 3921: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/CMC/AP1100_design/baseline_userip_uart_CMC/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_bus_PLB_SMBusy<2>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_bus_PLB_SMErr<2>> is assigned but never used.


Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Loading device for application Rf_Device from file '2vp100.nph' in environment c:\Xilinx.


Reading core <../implementation/clock_reset_block_wrapper.ngc>.


Reading core <../implementation/ppc405_i_wrapper.ngc>.


Reading core <../implementation/plb_bus_wrapper.ngc>.


Reading core <../implementation/plb_ddr_controller_i_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_i_wrapper.ngc>.


Reading core <../implementation/bram_wrapper.ngc>.


Reading core <../implementation/plb2opb_bridge_i_wrapper.ngc>.


Reading core <../implementation/opb_bus_wrapper.ngc>.


Reading core <../implementation/ap1000_interrupt_interface_i_wrapper.ngc>.


Reading core <../implementation/opb_intc_i_wrapper.ngc>.


Reading core <../implementation/rs232_1_wrapper.ngc>.


Reading core <../implementation/opbslave_ext_bridge_i_wrapper.ngc>.


Reading core <../implementation/plb_psb_bridge_i_wrapper.ngc>.


Reading core <../implementation/dcr_bus_wrapper.ngc>.


Reading core <../implementation/ppc405_ppcjtag_chain_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.


Reading core <../implementation/ms_rst_4regs_0_wrapper.ngc>.


Reading core <../implementation/opb_slave1_0_wrapper.ngc>.


Loading core <clock_reset_block_wrapper> for timing and area information for instance <clock_reset_block>.


Loading core <ppc405_i_wrapper> for timing and area information for instance <ppc405_i>.
Loading core <plb_bus_wrapper> for timing and area information for instance <plb_bus>.
Loading core <plb_ddr_controller_i_wrapper> for timing and area information for instance <plb_ddr_controller_i>.
Loading core <plb_bram_if_cntlr_i_wrapper> for timing and area information for instance <plb_bram_if_cntlr_i>.
Loading core <bram_wrapper> for timing and area information for instance <bram>.
Loading core <plb2opb_bridge_i_wrapper> for timing and area information for instance <plb2opb_bridge_i>.
Loading core <opb_bus_wrapper> for timing and area information for instance <opb_bus>.
Loading core <ap1000_interrupt_interface_i_wrapper> for timing and area information for instance <ap1000_interrupt_interface_i>.
Loading core <opb_intc_i_wrapper> for timing and area information for instance <opb_intc_i>.
Loading core <rs232_1_wrapper> for timing and area information for instance <rs232_1>.
Loading core <opbslave_ext_bridge_i_wrapper> for timing and area information for instance <opbslave_ext_bridge_i>.


Loading core <plb_psb_bridge_i_wrapper> for timing and area information for instance <plb_psb_bridge_i>.
Loading core <dcr_bus_wrapper> for timing and area information for instance <dcr_bus>.
Loading core <ppc405_ppcjtag_chain_wrapper> for timing and area information for instance <ppc405_ppcjtag_chain>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <ms_rst_4regs_0_wrapper> for timing and area information for instance <ms_rst_4regs_0>.
Loading core <opb_slave1_0_wrapper> for timing and area information for instance <opb_slave1_0>.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...

Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_WDT/wdtCompReg> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_WDT/wdtCompReg_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 


INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd8> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd8_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <plb_ddr_controller_i> is equivalent to the following 4 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_2> <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_3> <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_4> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Tcmd_end> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Tcmd_end_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd3> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> 


INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10> in Unit <plb_ddr_controller_i> is equivalent to the following 2 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_1> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_2> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/ext_interface_state_FFd3> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/ext_interface_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 


INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa2_full> in Unit <plb_psb_bridge_i> is equivalent to the following 2 FFs/Latches : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa2_full_1> <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa2_full_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_read_data_val> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_read_data_val_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_a_T_31> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_17> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_1>
   <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_63> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_34>
   <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_30> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_0> 


INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/rnw_1> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/rnw_1_1> 


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_WDT/wdtCompReg> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_WDT/wdtCompReg_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd8> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd8_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <plb_ddr_controller_i> is equivalent to the following 4 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_2> <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_3> <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_4> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Tcmd_end> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/Tcmd_end_1> 


INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd3> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10> in Unit <plb_ddr_controller_i> is equivalent to the following 2 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_1> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_2> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/ext_interface_state_FFd3> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/ext_interface_state_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 


INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa2_full> in Unit <plb_psb_bridge_i> is equivalent to the following 2 FFs/Latches : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa2_full_1> <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa2_full_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_read_data_val> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_read_data_val_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_a_T_31> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_17> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_1>
   <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_63> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_34>
   <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_30> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_0> 


INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/rnw_1> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/rnw_1_1> 


PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RASCNT_I/_mux00011 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RASCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RASCNT_I/_mux00001 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RASCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------



=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 261

Cell Usage :
# BELS                             : 9057
#      BUF                         : 1
#      GND                         : 19
#      INV                         : 151
#      LUT1                        : 111
#      LUT2                        : 681
#      LUT2_D                      : 20
#      LUT2_L                      : 18
#      LUT3                        : 1715
#      LUT3_D                      : 57
#      LUT3_L                      : 27
#      LUT4                        : 3771
#      LUT4_D                      : 139
#      LUT4_L                      : 311
#      MULT_AND                    : 39
#      MUXCY                       : 911
#      MUXCY_D                     : 8
#      MUXCY_L                     : 86
#      MUXF5                       : 434
#      MUXF6                       : 90
#      VCC                         : 20
#      XORCY                       : 448
# FlipFlops/Latches                : 5311
#      FD                          : 214
#      FD_1                        : 5
#      FDC                         : 596
#      FDCE                        : 1345
#      FDCPE                       : 4
#      FDDRRSE                     : 42
#      FDE                         : 240
#      FDP                         : 165
#      FDPE                        : 60
#      FDR                         : 1103
#      FDR_1                       : 4
#      FDRE                        : 1245
#      FDRS                        : 136
#      FDRS_1                      : 1
#      FDRSE                       : 48
#      FDS                         : 75
#      FDS_1                       : 8
#      FDSE                        : 20
# RAMS                             : 206
#      RAM16X1D                    : 174
#      RAMB16_S2_S2                : 32
# Shift Registers                  : 155
#      SRL16                       : 34
#      SRL16E                      : 121
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 261
#      IBUF                        : 25
#      IBUFG                       : 3
#      IOBUF                       : 193
#      OBUF                        : 40
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================


PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RASCNT_I/_mux00011 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RASCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RASCNT_I/_mux00001 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/RASCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry plb_ddr_controller_i/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                    5132  out of  44096    11%  
 Number of Slice Flip Flops:          5149  out of  88192     5%  
 Number of 4 input LUTs:              7504  out of  88192     8%  
    Number used as logic:             7001
    Number used as Shift registers:    155
    Number used as RAMs:               348
 Number of IOs:                        261
 Number of bonded IOBs:                258  out of   1040    24%  
    IOB Flip Flops:                    162
 Number of BRAMs:                       32  out of    444     7%  
 Number of GCLKs:                        5  out of     16    31%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of     12    25%  




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK0                                                                                                                               | 3686  |
fpga_opb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/opb_dcm:CLK0                                                                                                                               | 1749  |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLKFX                                                                                                                              | 1     |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK90                                                                                                                              | 16    |
ddr1_clk_fb                                                                                                                                                  | clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm:CLK0                                                                                                                             | 254   |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |
net_gnd0                                                                                                                                                     | NONE(ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i)                                                                                                                                | 33    |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>1:O)| NONE(*)(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_bus/PLB_Rst(plb_bus/plb_bus/POR_FF2_I:Q)                                                                                                                                                             | NONE(plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_63)                                                                                              | 1786  |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst:Q)                                               | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU286)                                                                          | 120   |
plb2opb_bridge_i/plb2opb_bridge_i/OPBside_reset_Read_inprog_negedge_regd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                   | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_Read_inprog_negedge_Reg)                                                                                                                    | 1     |


plb2opb_bridge_i/BGO_SSize<0>(plb2opb_bridge_i/XST_GND:G)                                                                                                                                                | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_Read_inprog_negedge_Reg)                                                                                                                    | 4     |
plb2opb_bridge_i/plb2opb_bridge_i/PLB_abort_regd_clear(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_regd_clear:O)                                                                                       | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 1     |
clock_reset_block/clock_reset_block/plb_dcm_rst(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/plb_dcm_rst1_INV_0:O)                                                                     | NONE(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/FPGA_rst_n)                                                                                                      | 3     |
opb_bus/OPB_Rst(opb_bus/opb_bus/POR_FF_I:Q)                                                                                                                                                              | NONE(opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_data_27)                                                                                                                | 242   |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_retry_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_B_side_Reg_CLR:O)                                                                                     | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_A_side_Reg)                                                                                                                                 | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_timeout_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_side_Reg_CLR:O)                                                                         | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_Reg)                                                                                                                            | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb_ddr_controller_i/Sl_rdWdAddr<3>(plb_ddr_controller_i/XST_GND:G)                                                                                                                                      | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[0].RDDQS_REG)                                                                                   | 4     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>1:O)                                                      | NONE(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.981ns (Maximum Frequency: 41.700MHz)
   Minimum input arrival time before clock: 5.705ns
   Maximum output required time after clock: 4.706ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_plb_clk'
  Clock period: 23.981ns (frequency: 41.700MHz)
  Total number of paths / destination ports: 147779 / 8234
-------------------------------------------------------------------------
Delay:               5.995ns (Levels of Logic = 9)
  Source:            plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (FF)
  Destination:       ppc405_i/ppc405_i/PPC405_i (CPU)
  Source Clock:      fpga_plb_clk rising
  Destination Clock: fpga_plb_clk rising 4.0X

  Data Path: plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 to ppc405_i/ppc405_i/PPC405_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.374   0.729  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1)
     LUT2:I1->O            1   0.313   0.390  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid)
     MUXCY:CI->O           3   0.751   0.495  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/MULTI_DEVADDR_BITS_GEN.DCR_BASEADDR_DECODE_I/XST_WA.GEN_DECODE[0].MUXCY_I (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_plb_access)
     LUT3:I2->O           32   0.313   0.933  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/_and00081 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/_and0008)
     LUT3:I0->O            2   0.313   0.473  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<14>1 (PLB_dcrDBus<14>)
     end scope: 'plb_bus'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT3:I2->O            0   0.313   0.000  plb2opb_bridge_i/INCLUDE_DCR_GEN.BEAR_BESR_I/BGO_dcrDBus<14>1 (BGO_dcrDBus<14>)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'ppc405_i'
     PPC405:DCRC405DBUSIN14        0.599          ppc405_i/PPC405_i


    ----------------------------------------
    Total                      5.995ns (2.975ns logic, 3.020ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_opb_clk'
  Clock period: 9.866ns (frequency: 101.357MHz)
  Total number of paths / destination ports: 222762 / 4036
-------------------------------------------------------------------------
Delay:               9.866ns (Levels of Logic = 13)
  Source:            plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (FF)
  Destination:       ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock (FF)
  Source Clock:      fpga_opb_clk rising
  Destination Clock: fpga_opb_clk rising

  Data Path: plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse to ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q           21   0.374   0.859  plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (BGO_select)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'opb_bus'
     LUT2:I0->O           27   0.313   0.924  opb_bus/OPB_select_I/_or00001 (OPB_select)
     end scope: 'opb_bus'
     begin scope: 'ms_rst_4regs_0'
     LUT2:I0->O            1   0.313   0.418  ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/Sln_retry1 (Sl_retry)
     end scope: 'ms_rst_4regs_0'
     begin scope: 'opb_bus'
     LUT4:I2->O            1   0.313   0.000  opb_bus/ARBITER_HAS_PROC_INTF.OPB_retry_I/_or00001 (N284)
     MUXF5:I0->O          15   0.340   0.876  opb_bus/ARBITER_HAS_PROC_INTF.OPB_retry_I/_or0000_f5 (OPB_retry)
     end scope: 'opb_bus'
     begin scope: 'ms_rst_4regs_0'
     LUT2:I0->O            1   0.313   0.533  ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_p120 (ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_p1_map618)
     LUT4:I0->O            1   0.313   0.506  ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_p130 (ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_p1_map622)
     LUT4:I1->O            2   0.313   0.561  ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_p149 (ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_p1)
     LUT2:I1->O           38   0.313   0.943  ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FDRE_Reset1 (ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FDRE_Reset)
     LUT2:I0->O            2   0.313   0.445  ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_SeqAddr_BusLock_LUT2 (ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FDRE_SeqAddr_BusLock_Reset)
     FDRE:R                    0.583          ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock
    ----------------------------------------
    Total                      9.866ns (3.801ns logic, 6.065ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr1_clk_fb'
  Clock period: 3.383ns (frequency: 295.552MHz)
  Total number of paths / destination ports: 1204 / 628
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 6)
  Source:            plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU237 (FF)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU292 (FF)
  Source Clock:      ddr1_clk_fb rising
  Destination Clock: ddr1_clk_fb rising

  Data Path: plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU237 to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU292


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  BU237 (N812)
     LUT4:I0->O            1   0.313   0.000  BU278 (N1797)
     MUXCY:S->O            1   0.377   0.000  BU279 (N1801)
     MUXCY:CI->O           1   0.041   0.000  BU282 (N1800)
     MUXCY:CI->O           1   0.041   0.000  BU285 (N1799)
     MUXCY_D:CI->LO        0   0.525   0.000  BU288 (N1798)
     XORCY:CI->O           1   0.868   0.000  BU291 (N1804)
     FDPE:D                    0.234          BU292
    ----------------------------------------
    Total                      3.383ns (2.773ns logic, 0.610ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr1_clk_fb'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              1.598ns (Levels of Logic = 2)
  Source:            ddr1_dq<31> (PAD)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[0].RDDATA_HIREG (FF)
  Destination Clock: ddr1_clk_fb rising

  Data Path: ddr1_dq<31> to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[0].RDDATA_HIREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.919   0.445  iobuf_48 (ddr1_dq_I<31>)
     begin scope: 'plb_ddr_controller_i'
     FDCE:D                    0.234          plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[0].RDDATA_HIREG
    ----------------------------------------
    Total                      1.598ns (1.153ns logic, 0.445ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              3.193ns (Levels of Logic = 5)
  Source:            fpga_therm (PAD)
  Destination:       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_13 (FF)
  Destination Clock: fpga_opb_clk rising

  Data Path: fpga_therm to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.919   0.533  fpga_therm_IBUF (fpga_therm_IBUF)
     begin scope: 'opbslave_ext_bridge_i'
     LUT3:I0->O            1   0.313   0.440  opbslave_ext_bridge_i/bridge/_mux001451 (opbslave_ext_bridge_i/bridge/_mux0014_map460)
     LUT4_L:I3->LO         1   0.313   0.128  opbslave_ext_bridge_i/bridge/_mux001450 (opbslave_ext_bridge_i/bridge/_mux0014_map473)
     LUT4:I2->O            1   0.313   0.000  opbslave_ext_bridge_i/bridge/_mux001476 (opbslave_ext_bridge_i/bridge/_mux0014)
     FDC:D                     0.234          opbslave_ext_bridge_i/bridge/opb_out_read_data_13
    ----------------------------------------
    Total                      3.193ns (2.092ns logic, 1.101ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 1309 / 404
-------------------------------------------------------------------------
Offset:              5.705ns (Levels of Logic = 6)
  Source:            psb_ta_n (PAD)
  Destination:       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_1 (FF)


  Destination Clock: fpga_plb_clk rising

  Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O         261   0.919   1.288  iobuf_118 (psb_ta_n_I)
     begin scope: 'plb_psb_bridge_i'
     LUT2:I1->O            1   0.313   0.418  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/_or0000_SW0 (N8005)
     LUT4:I2->O            2   0.313   0.473  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/_or0000 (debug_bus<3>)
     LUT4:I2->O            7   0.313   0.575  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/_and00001 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/_and0000)
     LUT4:I2->O            2   0.313   0.445  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/_not00131 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/_not0013)
     FDCE:CE                   0.335          plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_1
    ----------------------------------------
    Total                      5.705ns (2.506ns logic, 3.199ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 320 / 175
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O (FF)
  Destination:       psb_abb_n (PAD)
  Source Clock:      fpga_plb_clk rising

  Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O to psb_abb_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  plb_psb_bridge_i/PSB_abb_n_O (PSB_abb_n_O)
     end scope: 'plb_psb_bridge_i'
     IOBUF:I->IO               2.851          iobuf_112 (psb_abb_n)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 101 / 57
-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 3)
  Source:            opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en (FF)
  Destination:       lbus_oe_n (PAD)
  Source Clock:      fpga_opb_clk rising

  Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en to lbus_oe_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.374   0.445  opbslave_ext_bridge_i/bridge/opb_master_en (opbslave_ext_bridge_i/bridge/opb_master_en)
     INV:I->O             27   0.313   0.781  opbslave_ext_bridge_i/bridge/EXTt_addr1_INV_0 (opb_ext_bridge_debug_bus<25>)
     end scope: 'opbslave_ext_bridge_i'
     IOBUF:T->IO               2.793          iobuf_41 (lbus_oe_n)
    ----------------------------------------
    Total                      4.706ns (3.480ns logic, 1.226ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================


CPU : 128.90 / 128.98 s | Elapsed : 129.00 / 129.00 s
 
--> 

Total memory usage is 305348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  195 (   0 filtered)
Number of infos    :  103 (   0 filtered)



*********************************************


Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc


Release 8.2.02i - Xflow I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc
 


.... Copying flowfile c:/Xilinx/xilinx/data/fpga.flw into working directory
C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation 

Using Flow File:
C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/fpga.flw 
Using Option File(s): 
 C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#


Release 8.2.02i - ngdbuild I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
'C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/system.ngc' ...


Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/clock_reset_block_
wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/ppc405_i_wrapper.n
gc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/plb_bus_wrapper.ng
c"...


Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/plb_ddr_controller
_i_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/plb_bram_if_cntlr_
i_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/bram_wrapper.ngc".
..
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/plb2opb_bridge_i_w
rapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/opb_bus_wrapper.ng
c"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/ap1000_interrupt_i
nterface_i_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/opb_intc_i_wrapper
.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/rs232_1_wrapper.ng
c"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/opbslave_ext_bridg
e_i_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/plb_psb_bridge_i_w
rapper.ngc"...


Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/dcr_bus_wrapper.ng
c"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/ppc405_ppcjtag_cha
in_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/jtagppc_0_wrapper.
ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/ms_rst_4regs_0_wra
pper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC/implementation/opb_slave1_0_wrapp
er.ngc"...

Applying constraints in "system.ucf" to the design...


ERROR:NgdBuild:753 - Line 160 in 'system.ucf': Could not find instance(s)
   'plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_DCR/dcr_read_d1' in the design.  To
   suppress this error specify the correct instance name or remove the
   constraint.
ERROR:NgdBuild:753 - Line 161 in 'system.ucf': Could not find instance(s)
   'plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_DCR/dcr_write_d1' in the design.  To
   suppress this error specify the correct instance name or remove the
   constraint.
ERROR:NgdBuild:753 - Line 162 in 'system.ucf': Could not find instance(s)
   'plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_DCR/plb_dcrack_i' in the design.  To
   suppress this error specify the correct instance name or remove the
   constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "system.ucf".

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code -1. Aborting flow
   execution... 


make: *** [implementation/system.bit] Error 1




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4

Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Jan 24 13:56:58 2007
 xbash -q -c "cd /cygdrive/c/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/; /usr/bin/make -f system.make bits; exit;" started...

*********************************************
Running Xilinx Implementation tools..


*********************************************


xflow -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc


Release 8.2.02i - Xflow I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc
 



Using Flow File:
C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/fpga.flw 
Using Option File(s): 
 C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/xflow.op
t 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/system.n
gc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 8.2.02i - ngdbuild I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/system.ng
c -uc system.ucf system.ngd

Reading NGO file
'C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/system.n
gc' ...


Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/clock_re
set_block_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/ppc405_i
_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/plb_bus_
wrapper.ngc"...


Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/plb_ddr_
controller_i_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/plb_bram
_if_cntlr_i_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/bram_wra
pper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/plb2opb_
bridge_i_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/opb_bus_
wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/ap1000_i
nterrupt_interface_i_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/opb_intc
_i_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/rs232_1_
wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/opbslave
_ext_bridge_i_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/plb_psb_
bridge_i_wrapper.ngc"...


Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/dcr_bus_
wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/ppc405_p
pcjtag_chain_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/jtagppc_
0_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/ms_rst_4
regs_0_wrapper.ngc"...
Loading design module
"C:/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/implementation/opb_slav
e1_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...


INFO:XdmHelpers:851 - TNM "fpga_plb_clk", used in period specification
   "TS_fpga_plb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i
TS_fpga_plb_clk*1 HIGH 50%
   CLK90:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_
i=PERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i
TS_fpga_plb_clk*1 PHASE + 3.125 nS HIGH 50%
   CLKFX:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i
TS_fpga_plb_clk/3 HIGH 50%
INFO:XdmHelpers:851 - TNM "ddr1_clk_fb", used in period specification
   "TS_ddr1_clk_fb", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm".
   The following new TNM groups and period specifications were generated at the
   DCM output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i=P
ERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i
TS_ddr1_clk_fb*1 PHASE - 1.562 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "fpga_opb_clk", used in period specification
   "TS_fpga_opb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i
TS_fpga_opb_clk*1 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/READCNTR_I/CAR
   RY_OUT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[0].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[1].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[2].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[3].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   1].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_G

EN[
   3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2
  

 ].I_FDRSE_BE0to3' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_C
   ARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_
   CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/
   INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/
   INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output
   pin


WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[1].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[2].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[7].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[8].REGCE_FF_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 168

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -timing system.ngd system.pcf 
#----------------------------------------------#


Release 8.2.02i - Map I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
Using target part "2vp100ff1704-6".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...


Running delay-based LUT packing...


Running timing-driven packing...



Phase 1.1


Phase 1.1 (Checksum:9d2cb1) REAL time: 17 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 17 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 17 secs 

Phase 4.2


...

...


Phase 4.2 (Checksum:9906ff) REAL time: 41 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 42 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 42 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 42 secs 

Phase 8.4


..

...


Phase 8.4 (Checksum:4c4b3f8) REAL time: 47 secs 

Phase 9.28


Phase 9.28 (Checksum:55d4a77) REAL time: 49 secs 

Phase 10.8


...........


..

..


.

......

.....

...

.


.......

....

....


..

.....

.......

.


Phase 10.8 (Checksum:361df3e) REAL time: 1 mins 46 secs 

Phase 11.29
Phase 11.29 (Checksum:68e7775) REAL time: 1 mins 46 secs 

Phase 12.5


Phase 12.5 (Checksum:7270df4) REAL time: 1 mins 47 secs 

Phase 13.18


Phase 13.18 (Checksum:7bfa473) REAL time: 3 mins 58 secs 

Phase 14.5


Phase 14.5 (Checksum:8583af2) REAL time: 3 mins 59 secs 

Phase 15.27


Phase 15.27 (Checksum:8f0d171) REAL time: 4 mins 5 secs 

Phase 16.24
Phase 16.24 (Checksum:98967f0) REAL time: 4 mins 5 secs 




Design Summary:
Number of errors:      0
Number of warnings:   29
Logic Utilization:
  Number of Slice Flip Flops:       4,376 out of  88,192    4%
  Number of 4 input LUTs:           6,284 out of  88,192    7%
Logic Distribution:
  Number of occupied Slices:        5,216 out of  44,096   11%
Total Number 4 input LUTs:          6,974 out of  88,192    7%
  Number used as logic:             6,284
  Number used as a route-thru:        189
  Number used for Dual Port RAMs:     346
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     155

  Number of bonded IOBs:              261 out of   1,040   25%
    IOB Flip Flops:                   484
    IOB Dual-Data Rate Flops:          42
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                32 out of     444    7%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       3 out of      12   25%
  Number of GTs:                        0 out of      20    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,255,397
Additional JTAG gate count for IOBs:  12,528
Peak Memory Usage:  594 MB

Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 8.2.02i - par I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp100.nph' in environment c:\Xilinx.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.92 2006-08-18".


WARNING:Par:251 - Map -timing was run with a lower effort level setting than you are using for PAR.  Xilinx recommends
   that you rerun Map -timing with the effort level that you have set in PAR to achieve better design performance.

INFO:Par:253 - The Map -timing placement will be retained since it is likely to achieve better performance.

Device Utilization Summary:

   Number of BUFGMUXs                  5 out of 16     31%
      Number of LOCed BUFGMUXs         5 out of 5     100%

   Number of DCMs                      3 out of 12     25%
   Number of External IOBs           261 out of 1040   25%
      Number of LOCed IOBs           261 out of 261   100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                  32 out of 444     7%
   Number of SLICEs                 5216 out of 44096  11%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 35 secs 
Finished initial Timing Analysis.  REAL time: 35 secs 

Starting Router



Phase 1: 42520 unrouted;       REAL time: 1 mins 22 secs 



Phase 2: 36994 unrouted;       REAL time: 1 mins 27 secs 



Phase 3: 9816 unrouted;       REAL time: 1 mins 38 secs 

Phase 4: 9816 unrouted; (502282)      REAL time: 1 mins 39 secs 



Phase 5: 10465 unrouted; (11889)      REAL time: 2 mins 50 secs 



Phase 6: 10560 unrouted; (5987)      REAL time: 2 mins 53 secs 



Phase 7: 10560 unrouted; (5987)      REAL time: 5 mins 45 secs 



Phase 8: 0 unrouted; (5969)      REAL time: 6 mins 47 secs 



Phase 9: 0 unrouted; (5969)      REAL time: 6 mins 55 secs 



Phase 10: 0 unrouted; (5969)      REAL time: 18 mins 42 secs 



Phase 11: 0 unrouted; (5938)      REAL time: 19 mins 23 secs 



Phase 12: 0 unrouted; (5938)      REAL time: 20 mins 7 secs 



Phase 13: 0 unrouted; (5938)      REAL time: 45 mins 58 secs 



Phase 14: 0 unrouted; (5938)      REAL time: 46 mins 47 secs 


Total REAL time to Router completion: 46 mins 47 secs 
Total CPU time to Router completion: 47 mins 2 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              CLKPLB |     BUFGMUX3S|Yes   | 2872 |  1.180     |  2.659      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKOPB |     BUFGMUX1S|Yes   | 1256 |  1.151     |  2.631      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR1_CLKFB_90 |     BUFGMUX0S|Yes   |  172 |  0.375     |  2.418      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR_CLKPLB_90 |     BUFGMUX2P|Yes   |   12 |  0.267     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKCPU |     BUFGMUX5S|Yes   |    1 |  0.000     |  2.135      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_i/opb_intc_ |              |      |      |            |             |
|i/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<6> |         Local|      |    1 |  0.000     |  0.833      |
+---------------------+--------------+------+------+------------+-------------+
| jtagppc0_JTGC405TCK |         Local|      |    2 |  4.838     |  9.851      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 5938

INFO:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your
   design.
   

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/xplorer for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.



Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of
                                            |            |            | Levels | Slack      |errors   
------------------------------------------------------------------------------------------------------
* COMP "psb_abb_n" OFFSET = IN 7.3 ns BEFOR | 7.300ns    | 8.905ns    | 3      | -1.605ns   | 1       
  E COMP "fpga_plb_clk"                     |            |            |        |            |         
------------------------------------------------------------------------------------------------------
* COMP "psb_artry_n" OFFSET = IN 7.3 ns BEF | 7.300ns    | 8.831ns    | 3      | -1.531ns   | 1       
  ORE COMP "fpga_plb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
* COMP "psb_bg_n" OFFSET = IN 7.3 ns BEFORE | 7.300ns    | 8.779ns    | 3      | -1.479ns   | 1       
   COMP "fpga_plb_clk"                      |            |            |        |            |         
------------------------------------------------------------------------------------------------------
* COMP "psb_aack_n" OFFSET = IN 7.3 ns BEFO | 7.300ns    | 8.090ns    | 2      | -0.790ns   | 1       
  RE COMP "fpga_plb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
* TS_clock_reset_block_clock_reset_block_ap | 12.500ns   | 13.013ns   | 9      | -0.513ns   | 1       
  1000_bp_clock_generation_clkplb_i =       |            |            |        |            |         
     PERIOD TIMEGRP         "clock_reset_bl |            |            |        |            |         
  ock_clock_reset_block_ap1000_bp_clock_gen |            |            |        |            |         
  eration_clkplb_i"         TS_fpga_plb_clk |            |            |        |            |         
   HIGH 50%                                 |            |            |        |            |         
------------------------------------------------------------------------------------------------------
* COMP "psb_dbg_n" OFFSET = IN 7.3 ns BEFOR | 7.300ns    | 7.320ns    | 5      | -0.020ns   | 1       
  E COMP "fpga_plb_clk"                     |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "psb_dbb_n" OFFSET = IN 7.3 ns BEFOR | 7.300ns    | 7.296ns    | 5      | 0.004ns    | 0       
  E COMP "fpga_plb_clk"                     |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "psb_ta_n" OFFSET = IN 7.3 ns BEFORE | 7.300ns    | 7.271ns    | 4      | 0.029ns    | 0       
   COMP "fpga_plb_clk"                      |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_DCR2 = MAXDELAY FROM TIMEGRP "CPUS" TH | 8.000ns    | 7.946ns    | 2      | 0.054ns    | 0       
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |            |            |        |            |         
      "CPUS" 8 ns                           |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_DCR1 = MAXDELAY FROM TIMEGRP "FFS" THR | 8.000ns    | 7.860ns    | 4      | 0.140ns    | 0       
  U TIMEGRP "DCR_DATA_GRP" TO TIMEGRP       |            |            |        |            |         


     "CPUS" 8 ns                            |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | 4.166ns    | 3.992ns    | 0      | 0.174ns    | 0       
  1000_bp_clock_generation_clkcpu_i =       |            |            |        |            |         
     PERIOD TIMEGRP         "clock_reset_bl |            |            |        |            |         
  ock_clock_reset_block_ap1000_bp_clock_gen |            |            |        |            |         
  eration_clkcpu_i"         TS_fpga_plb_clk |            |            |        |            |         
   / 3 HIGH 50%                             |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "clkp | 2.875ns    | 2.455ns    | 0      | 0.420ns    | 0       
  lb" TO TIMEGRP "ddr_clkplb_90" 2.875      |            |            |        |            |         
      ns                                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<3>" OFFSET = OUT 9 ns AFT | 9.000ns    | 8.228ns    | 1      | 0.772ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "psb_tea_n" OFFSET = IN 7.3 ns BEFOR | 7.300ns    | 6.413ns    | 5      | 0.887ns    | 0       
  E COMP "fpga_plb_clk"                     |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<0>" OFFSET = OUT 9 ns AFT | 9.000ns    | 7.782ns    | 1      | 1.218ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<1>" OFFSET = OUT 9 ns AFT | 9.000ns    | 7.782ns    | 1      | 1.218ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<2>" OFFSET = OUT 9 ns AFT | 9.000ns    | 7.782ns    | 1      | 1.218ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | 12.500ns   | 11.028ns   | 0      | 1.472ns    | 0       
  1000_bp_clock_generation_ddr_clk_fb_i     |            |            |        |            |         
       = PERIOD TIMEGRP         "clock_rese |            |            |        |            |         
  t_block_clock_reset_block_ap1000_bp_clock |            |            |        |            |         
  _generation_ddr_clk_fb_i"         TS_ddr1 |            |            |        |            |         
  _clk_fb PHASE -1.562 ns HIGH 50%          |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTE | 9.000ns    | 7.294ns    | 1      | 1.706ns    | 0       
  R COMP "fpga_opb_clk"                     |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_DCR3 = MAXDELAY FROM TIMEGRP "CPUS" TH | 8.000ns    | 6.145ns    | 0      | 1.855ns    | 0       
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |            |            |        

|            |         


      "FFS" 8 ns                            |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER  | 9.000ns    | 7.114ns    | 1      | 1.886ns    | 0       
  COMP "fpga_opb_clk"                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER  | 9.000ns    | 7.114ns    | 1      | 1.886ns    | 0       
  COMP "fpga_opb_clk"                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<6>" OFFSET = OUT 9 ns AFT | 9.000ns    | 7.043ns    | 1      | 1.957ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<7>" OFFSET = OUT 9 ns AFT | 9.000ns    | 7.043ns    | 1      | 1.957ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<4>" OFFSET = OUT 9 ns AFT | 9.000ns    | 6.989ns    | 1      | 2.011ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<5>" OFFSET = OUT 9 ns AFT | 9.000ns    | 6.989ns    | 1      | 2.011ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<13>" OFFSET = OUT 9 ns AF | 9.000ns    | 6.152ns    | 1      | 2.848ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFT | 9.000ns    | 6.146ns    | 1      | 2.854ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFT | 9.000ns    | 6.146ns    | 1      | 2.854ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<14>" OFFSET = OUT 9 ns AF | 9.000ns    | 6.079ns    | 1      | 2.921ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<11>" OFFSET = OUT 9 ns AF | 9.000ns    | 6.067ns    | 1      | 2.933ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<12>" OFFSET = OUT 9 ns AF | 9.000ns    | 6.048ns    | 1      | 2.952ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<10>" OFFSET = OUT 9 ns AF | 9.000ns    | 6.028ns    | 1      | 2.972ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        

|            |         


------------------------------------------------------------------------------------------------------
  COMP "lbus_data<8>" OFFSET = OUT 9 ns AFT | 9.000ns    | 5.983ns    | 1      | 3.017ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<15>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.935ns    | 1      | 3.065ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER | 9.000ns    | 5.867ns    | 1      | 3.133ns    | 0       
   COMP "fpga_opb_clk"                      |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<23>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.747ns    | 1      | 3.253ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<24>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.733ns    | 1      | 3.267ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<19>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.731ns    | 1      | 3.269ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<20>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.731ns    | 1      | 3.269ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<21>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.731ns    | 1      | 3.269ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<22>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.731ns    | 1      | 3.269ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFT | 9.000ns    | 5.711ns    | 1      | 3.289ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFT | 9.000ns    | 5.711ns    | 1      | 3.289ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFT | 9.000ns    | 5.711ns    | 1      | 3.289ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFT | 9.000ns    | 5.711ns    | 1      | 3.289ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
-------------------------------------------------------------------------------

-----------------------


  COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFT | 9.000ns    | 5.671ns    | 1      | 3.329ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFT | 9.000ns    | 5.671ns    | 1      | 3.329ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFT | 9.000ns    | 5.671ns    | 1      | 3.329ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFT | 9.000ns    | 5.671ns    | 1      | 3.329ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<17>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.515ns    | 1      | 3.485ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<18>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.512ns    | 1      | 3.488ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<16>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.512ns    | 1      | 3.488ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<15>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.512ns    | 1      | 3.488ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "fpga_config_flash_cs_n" OFFSET = OU | 9.000ns    | 5.483ns    | 1      | 3.517ns    | 0       
  T 9 ns AFTER COMP "fpga_opb_clk"          |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<9>" OFFSET = OUT 9 ns AFT | 9.000ns    | 5.324ns    | 1      | 3.676ns    | 0       
  ER COMP "fpga_opb_clk"                    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<11>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.268ns    | 1      | 3.732ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<10>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.268ns    | 1      | 3.732ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<14>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.043ns    | 1      | 3.957ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<13>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.043ns    | 1      

| 3.957ns    | 0       


  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<12>" OFFSET = OUT 9 ns AF | 9.000ns    | 5.043ns    | 1      | 3.957ns    | 0       
  TER COMP "fpga_opb_clk"                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER  | 9.000ns    | 4.860ns    | 1      | 4.140ns    | 0       
  COMP "fpga_opb_clk"                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER  | 9.000ns    | 2.839ns    | 0      | 6.161ns    | 0       
  COMP "fpga_opb_clk"                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | 25.000ns   | 15.075ns   | 4      | 9.925ns    | 0       
  1000_bp_clock_generation_clkopb_i =       |            |            |        |            |         
     PERIOD TIMEGRP         "clock_reset_bl |            |            |        |            |         
  ock_clock_reset_block_ap1000_bp_clock_gen |            |            |        |            |         
  eration_clkopb_i"         TS_fpga_opb_clk |            |            |        |            |         
   HIGH 50%                                 |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIME | 25.000ns   | 4.721ns    | 1      | 20.279ns   | 0       
  GRP "CPUS" TO TIMEGRP         "PLB_ARBITE |            |            |        |            |         
  R_DCR" 25 ns                              |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | N/A        | N/A        | N/A    | N/A        | N/A     
  1000_bp_clock_generation_ddr_clkplb_90_i  |            |            |        |            |         
          = PERIOD TIMEGRP         "clock_r |            |            |        |            |         
  eset_block_clock_reset_block_ap1000_bp_cl |            |            |        |            |         
  ock_generation_ddr_clkplb_90_i"         T |            |            |        |            |         
  S_fpga_plb_clk PHASE 3.125 ns HIGH 50%    |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_fpga_opb_clk = PERIOD TIMEGRP "fpga_op | N/A        | N/A        | N/A    | N/A        | N/A     
  b_clk" 25 ns HIGH 50%                     |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_ddr1_clk_fb = PERIOD TIMEGRP "ddr1_clk | N/A        | N/A        | N/A    | N/A        | N/A     
  _fb" 12.5 ns HIGH 50%                     |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_CLK90 = PERIOD TIMEGRP "ddr_clkplb_90" | N/A        | N/A        | N/A    | N/A        | N/A     
   12.5 ns HIGH 50%                         |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_plb_clk = PERIOD TIMEGRP "clkplb" 12.5 | N/A        | N/A        | N/A    | N/A        | N/A     
   ns HIGH 50%                              |            |            |        

|            |         


------------------------------------------------------------------------------------------------------
  TS_fpga_plb_clk = PERIOD TIMEGRP "fpga_pl | N/A        | N/A        | N/A    | N/A        | N/A     
  b_clk" 12.5 ns HIGH 50%                   |            |            |        |            |         
------------------------------------------------------------------------------------------------------


6 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 47 mins 6 secs 
Total CPU time to PAR completion: 47 mins 9 secs 

Peak Memory Usage:  648 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 6 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 2

Writing design to file system.ncd







PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 8.2.02i - Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
c:\Xilinx.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


--------------------------------------------------------------------------------
Release 8.2.02i Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp100,-6 (PRODUCTION 1.92 2006-08-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.




Timing summary:
---------------

Timing errors: 6  Score: 5938

Constraints cover 303228 paths, 0 nets, and 39921 connections

Design statistics:
   Minimum period:  15.075ns (Maximum frequency:  66.335MHz)
   Maximum path delay from/to any node:   7.946ns
   Minimum input required time before clock:   8.905ns
   Minimum output required time after clock:   8.228ns


Analysis completed Wed Jan 24 14:51:17 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 28 secs 




xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 8.2.02i - Bitgen I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
c:\Xilinx.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


Opened constraints file system.pcf.

Wed Jan 24 14:51:27 2007



Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net
   opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm/clock_
   reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm, consult the
   device Interactive Data Sheet.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to the
   output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Creating bit mask...


Saving mask bit stream in "system.msk".


Bitstream generation is complete.




Done!

At Local date and time: Wed Jan 24 14:56:04 2007
 xbash -q -c "cd /cygdrive/c/CMC/AP1100_design/baseline_userip_uart_CMC_EDK8.2.02/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O0 code/xil_printf.c  -o xil_printf/executable.elf \
        -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size xil_printf/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3418	    820	   8228	  12466	   30b2	xil_printf/executable.elf





*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i xil_printf/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...



Overriding IP level properties ...
modified_plb_ddr_controller (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC_EDK8.2.02\pcores\modified_plb_ddr_
controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 - tool
overriding c_family value virtex2 to 
bram_block (bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb_bridge_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
plb_psb_bridge (plb_psb_bridge_i) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC_EDK8.2.02\pcores\plb_psb_bridge_v1
_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - tool overriding c_family value
virtex2p to 
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
ms_rst_4regs (ms_rst_4regs_0) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC_EDK8.2.02\pcores\ms_rst_4regs_v1_0
0_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - tool overriding c_family value
virtex2p to 
opb_slave1 (opb_slave1_0) -
C:\CMC\AP1100_design\baseline_userip_uart_CMC_EDK8.2.02\pcores\opb_slave1_v1_00_
a\data\opb_slave1_v2_1_0.mpd line 34 - tool overriding c_family value virtex2p
to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0x00000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
xil_printf/executable.elf tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

