Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date             : Wed Feb 08 11:46:44 2017
| Host             : DESKTOP-S44QPG0 running 64-bit major release  (build 9200)
| Command          : report_power -file simon_top_power_routed.rpt -pb simon_top_power_summary_routed.pb
| Design           : simon_top
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.130 |
| Dynamic (W)              | 0.032 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     2224 |       --- |             --- |
|   LUT as Logic           |     0.004 |      876 |     63400 |            1.38 |
|   Register               |    <0.001 |      963 |    126800 |            0.75 |
|   LUT as Distributed RAM |    <0.001 |       44 |     19000 |            0.23 |
|   CARRY4                 |    <0.001 |       60 |     15850 |            0.37 |
|   LUT as Shift Register  |    <0.001 |        8 |     19000 |            0.04 |
|   F7/F8 Muxes            |    <0.001 |       32 |     63400 |            0.05 |
|   Others                 |     0.000 |       29 |       --- |             --- |
| Signals                  |     0.006 |     1655 |       --- |             --- |
| Block RAM                |     0.015 |       16 |       135 |           11.85 |
| I/O                      |     0.002 |        6 |       210 |            2.85 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.130 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.045 |       0.029 |      0.016 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| simon_top                      |     0.032 |
|   F32I8O                       |     0.002 |
|     Memory_reg_0_63_0_2        |    <0.001 |
|     Memory_reg_0_63_12_14      |    <0.001 |
|     Memory_reg_0_63_15_17      |    <0.001 |
|     Memory_reg_0_63_18_20      |    <0.001 |
|     Memory_reg_0_63_21_23      |    <0.001 |
|     Memory_reg_0_63_24_26      |    <0.001 |
|     Memory_reg_0_63_27_29      |    <0.001 |
|     Memory_reg_0_63_30_31      |    <0.001 |
|     Memory_reg_0_63_3_5        |    <0.001 |
|     Memory_reg_0_63_6_8        |    <0.001 |
|     Memory_reg_0_63_9_11       |    <0.001 |
|   F8I32O                       |     0.017 |
|   dec                          |     0.008 |
|     generate_reg16_en[0].comp  |    <0.001 |
|     generate_reg16_en[10].comp |    <0.001 |
|     generate_reg16_en[11].comp |    <0.001 |
|     generate_reg16_en[12].comp |    <0.001 |
|     generate_reg16_en[13].comp |    <0.001 |
|     generate_reg16_en[14].comp |    <0.001 |
|     generate_reg16_en[15].comp |    <0.001 |
|     generate_reg16_en[16].comp |    <0.001 |
|     generate_reg16_en[17].comp |    <0.001 |
|     generate_reg16_en[18].comp |    <0.001 |
|     generate_reg16_en[19].comp |    <0.001 |
|     generate_reg16_en[1].comp  |    <0.001 |
|     generate_reg16_en[20].comp |    <0.001 |
|     generate_reg16_en[21].comp |    <0.001 |
|     generate_reg16_en[22].comp |    <0.001 |
|     generate_reg16_en[23].comp |    <0.001 |
|     generate_reg16_en[24].comp |    <0.001 |
|     generate_reg16_en[25].comp |    <0.001 |
|     generate_reg16_en[26].comp |    <0.001 |
|     generate_reg16_en[27].comp |    <0.001 |
|     generate_reg16_en[28].comp |    <0.001 |
|     generate_reg16_en[29].comp |    <0.001 |
|     generate_reg16_en[2].comp  |    <0.001 |
|     generate_reg16_en[30].comp |    <0.001 |
|     generate_reg16_en[31].comp |    <0.001 |
|     generate_reg16_en[3].comp  |    <0.001 |
|     generate_reg16_en[4].comp  |    <0.001 |
|     generate_reg16_en[5].comp  |    <0.001 |
|     generate_reg16_en[6].comp  |    <0.001 |
|     generate_reg16_en[7].comp  |    <0.001 |
|     generate_reg16_en[8].comp  |    <0.001 |
|     generate_reg16_en[9].comp  |    <0.001 |
|     keys                       |     0.001 |
|       key0_reg                 |    <0.001 |
|       key1_reg                 |    <0.001 |
|       key2_reg                 |    <0.001 |
|       key3_reg                 |    <0.001 |
|     reg16_left                 |     0.001 |
|     reg16_right                |    <0.001 |
|   enc                          |     0.002 |
|     keys                       |    <0.001 |
|       key0_reg                 |    <0.001 |
|       key1_reg                 |    <0.001 |
|       key2_reg                 |    <0.001 |
|       key3_reg                 |    <0.001 |
|     reg16_left                 |    <0.001 |
|     reg16_right                |    <0.001 |
|   rx                           |    <0.001 |
|     data01_lut                 |    <0.001 |
|     data23_lut                 |    <0.001 |
|     data45_lut                 |    <0.001 |
|     data67_lut                 |    <0.001 |
|     data_present_lut           |    <0.001 |
|     div01_lut                  |    <0.001 |
|     div23_lut                  |    <0.001 |
|     full_lut                   |    <0.001 |
|     pointer01_lut              |    <0.001 |
|     sample_input_lut           |    <0.001 |
|     sample_lut                 |    <0.001 |
|     stop_bit_lut               |    <0.001 |
|   tx                           |    <0.001 |
|     data_present_lut           |    <0.001 |
|     div01_lut                  |    <0.001 |
|     div23_lut                  |    <0.001 |
|     full_lut                   |    <0.001 |
|     next_lut                   |    <0.001 |
|     pointer01_lut              |    <0.001 |
|     serial_lut                 |    <0.001 |
+--------------------------------+-----------+


