0.7
2020.2
Apr 18 2022
16:05:34
D:/Project/ZYNQ/7020/verilog_data/MOV_AVR.sv,1691170774,systemVerilog,,D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/imports/Desktop/MY_DDS.sv,,MOV_AVR;MOV_AVR_RMS,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;uvm;xilinx_vip,../../../../test2023.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../test2023.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
D:/Project/ZYNQ/7020/verilog_data/MOV_RMS.v,1691171182,verilog,,,,MOV_RMS,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;uvm;xilinx_vip,../../../../test2023.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../test2023.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
D:/Project/ZYNQ/7035/test2023/test2023.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;uvm;xilinx_vip,,,,,,
D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/imports/Desktop/MY_DDS.sv,1681465446,systemVerilog,,D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/imports/verilog_data/clk_div.sv,,MY_DDS,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;uvm;xilinx_vip,../../../../test2023.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../test2023.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/imports/PLL/fir.sv,1691117725,systemVerilog,,D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/new/testbench_am.sv,,AM_FIR;FIR_DS;FIR_DS2;FIR_DS3;FIR_test;FM_FIR;FM_MIX_FIR,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;uvm;xilinx_vip,../../../../test2023.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../test2023.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/imports/verilog_data/Down_sample.v,1691118735,verilog,,,,Down_sample_2,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;uvm;xilinx_vip,../../../../test2023.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../test2023.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/imports/verilog_data/clk_div.sv,1681550632,systemVerilog,,D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/new/testbench_am.sv,,clk_diver,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;uvm;xilinx_vip,../../../../test2023.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../test2023.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/new/AM_DM.v,1691156937,verilog,,D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/imports/verilog_data/Down_sample.v,,AM_DM,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;uvm;xilinx_vip,../../../../test2023.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../test2023.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/new/testbench_am.sv,1691168924,systemVerilog,,,,testbench_am,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;uvm;xilinx_vip,../../../../test2023.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../test2023.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
