

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Mar 13 21:50:53 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution3
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  894|  894|  895|  895|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_199  |dct_2d  |  759|  759|  759|  759|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    100|
|FIFO             |        -|      -|       -|      -|
|Instance         |       11|      8|     518|    366|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     50|
|Register         |        -|      -|      72|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       13|      8|     590|    516|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_2d_fu_199  |dct_2d  |       11|      8|  518|  366|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |       11|      8|  518|  366|
    +-------------------+--------+---------+-------+-----+-----+

    * Memory: 
    +--------------+-------------------+---------+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_col_inbuf   |        1|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |Total         |                   |        2|   128|   32|     2|         2048|
    +--------------+-------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_343_p2                   |     +    |      0|  0|   4|           4|           1|
    |c_fu_247_p2                     |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next1_fu_323_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_227_p2   |     +    |      0|  0|   7|           7|           1|
    |p_addr1_fu_306_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr3_fu_392_p2               |     +    |      0|  0|   8|           8|           8|
    |r_fu_253_p2                     |     +    |      0|  0|   4|           4|           1|
    |r_s_fu_349_p2                   |     +    |      0|  0|   4|           4|           1|
    |tmp_5_i_fu_281_p2               |     +    |      0|  0|   6|           6|           6|
    |tmp_9_i_fu_403_p2               |     +    |      0|  0|   6|           6|           6|
    |c_i6_mid2_fu_335_p3             |  Select  |      0|  0|   4|           1|           1|
    |c_i_mid2_fu_239_p3              |  Select  |      0|  0|   4|           1|           1|
    |r_i2_mid2_fu_355_p3             |  Select  |      0|  0|   4|           1|           4|
    |r_i_mid2_fu_259_p3              |  Select  |      0|  0|   4|           1|           4|
    |exitcond_flatten1_fu_317_p2     |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_flatten_fu_221_p2      |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_i1_fu_329_p2           |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_i_fu_233_p2            |   icmp   |      0|  0|   5|           4|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 100|          84|          70|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |buf_2d_in_address0       |   6|          3|    6|         18|
    |buf_2d_out_address0      |   6|          3|    6|         18|
    |c_i6_reg_187             |   4|          2|    4|          8|
    |c_i_reg_153              |   4|          2|    4|          8|
    |indvar_flatten1_reg_164  |   7|          2|    7|         14|
    |indvar_flatten_reg_130   |   7|          2|    7|         14|
    |r_i2_phi_fu_179_p4       |   4|          2|    4|          8|
    |r_i2_reg_175             |   4|          2|    4|          8|
    |r_i_phi_fu_145_p4        |   4|          2|    4|          8|
    |r_i_reg_141              |   4|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  50|         22|   50|        112|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+-----+-----------+
    |                      Name                      | FF| Bits| Const Bits|
    +------------------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                       |  3|    3|          0|
    |ap_reg_ppiten_pp0_it0                           |  1|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |  1|    1|          0|
    |ap_reg_ppiten_pp0_it2                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it0                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it1                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it2                           |  1|    1|          0|
    |ap_reg_ppstg_c_i_mid2_reg_427_pp0_it1           |  4|    4|          0|
    |ap_reg_ppstg_exitcond_flatten1_reg_449_pp1_it1  |  1|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_413_pp0_it1   |  1|    1|          0|
    |c_i6_mid2_reg_463                               |  4|    4|          0|
    |c_i6_reg_187                                    |  4|    4|          0|
    |c_i_mid2_reg_427                                |  4|    4|          0|
    |c_i_reg_153                                     |  4|    4|          0|
    |exitcond_flatten1_reg_449                       |  1|    1|          0|
    |exitcond_flatten_reg_413                        |  1|    1|          0|
    |exitcond_i1_reg_458                             |  1|    1|          0|
    |exitcond_i_reg_422                              |  1|    1|          0|
    |grp_dct_2d_fu_199_ap_start_ap_start_reg         |  1|    1|          0|
    |indvar_flatten1_reg_164                         |  7|    7|          0|
    |indvar_flatten_reg_130                          |  7|    7|          0|
    |r_i2_mid2_reg_474                               |  4|    4|          0|
    |r_i2_reg_175                                    |  4|    4|          0|
    |r_i_mid2_reg_438                                |  4|    4|          0|
    |r_i_reg_141                                     |  4|    4|          0|
    |tmp_9_i_reg_484                                 |  6|    6|          0|
    +------------------------------------------------+---+-----+-----------+
    |Total                                           | 72|   72|          0|
    +------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

