// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\CornerDetection\Harris_HW_ip_src_Vertical_Padder_block3.v
// Created: 2020-01-15 11:28:57
// 
// Generated by MATLAB 9.7 and HDL Coder 3.15
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Harris_HW_ip_src_Vertical_Padder_block3
// Source Path: CornerDetection/Harris_HW/HDL Corner Algorithm/GaussianGyGx/LineBuffer/Vertical Padder
// Hierarchy Level: 4
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Harris_HW_ip_src_Vertical_Padder_block3
          (dataVectorIn_0,
           dataVectorIn_1,
           dataVectorIn_2,
           dataVectorIn_3,
           dataVectorIn_4,
           verPadCount,
           dataVectorOut_0,
           dataVectorOut_1,
           dataVectorOut_2,
           dataVectorOut_3,
           dataVectorOut_4);


  input   signed [17:0] dataVectorIn_0;  // sfix18
  input   signed [17:0] dataVectorIn_1;  // sfix18
  input   signed [17:0] dataVectorIn_2;  // sfix18
  input   signed [17:0] dataVectorIn_3;  // sfix18
  input   signed [17:0] dataVectorIn_4;  // sfix18
  input   [9:0] verPadCount;  // ufix10
  output  signed [17:0] dataVectorOut_0;  // sfix18
  output  signed [17:0] dataVectorOut_1;  // sfix18
  output  signed [17:0] dataVectorOut_2;  // sfix18
  output  signed [17:0] dataVectorOut_3;  // sfix18
  output  signed [17:0] dataVectorOut_4;  // sfix18


  wire verSEL1;
  wire signed [17:0] DataPadValue;  // sfix18
  wire signed [17:0] DataLineOut1;  // sfix18
  wire verSEL2;
  wire signed [17:0] DataLineOut2;  // sfix18
  wire verSEL4;
  wire signed [17:0] DataLineOut4;  // sfix18
  wire verSEL5;
  wire signed [17:0] DataLineOut5;  // sfix18


  assign verSEL1 = verPadCount > 10'b0000000010;



  assign DataPadValue = 18'sb000000000000000000;



  assign DataLineOut1 = (verSEL1 == 1'b0 ? dataVectorIn_0 :
              DataPadValue);



  assign dataVectorOut_0 = DataLineOut1;

  assign verSEL2 = verPadCount > 10'b0000000011;



  assign DataLineOut2 = (verSEL2 == 1'b0 ? dataVectorIn_1 :
              DataPadValue);



  assign dataVectorOut_1 = DataLineOut2;

  assign dataVectorOut_2 = dataVectorIn_2;

  assign verSEL4 = verPadCount < 10'b0000000001;



  assign DataLineOut4 = (verSEL4 == 1'b0 ? dataVectorIn_3 :
              DataPadValue);



  assign dataVectorOut_3 = DataLineOut4;

  assign verSEL5 = verPadCount < 10'b0000000010;



  assign DataLineOut5 = (verSEL5 == 1'b0 ? dataVectorIn_4 :
              DataPadValue);



  assign dataVectorOut_4 = DataLineOut5;

endmodule  // Harris_HW_ip_src_Vertical_Padder_block3

