Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Feb 27 22:13:27 2024
| Host         : 0K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mt_hard_bd_wrapper_timing_summary_routed.rpt -rpx mt_hard_bd_wrapper_timing_summary_routed.rpx
| Design       : mt_hard_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.770        0.000                      0                10772        0.034        0.000                      0                10772        2.000        0.000                       0                  4532  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
mt_hard_bd_i/clk_wiz_1/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_mt_hard_bd_clk_wiz_0_1_1  {0.000 5.000}        10.000          100.000         
  clkfbout_mt_hard_bd_clk_wiz_0_1_1  {0.000 10.000}       20.000          50.000          
sys_clock                            {0.000 4.000}        8.000           125.000         
  clk_out1_mt_hard_bd_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clkfbout_mt_hard_bd_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                 6.982        0.000                      0                10664        0.034        0.000                      0                10664        7.500        0.000                       0                  4491  
mt_hard_bd_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_mt_hard_bd_clk_wiz_0_1_1        2.605        0.000                      0                   39        0.188        0.000                      0                   39        4.500        0.000                       0                    28  
  clkfbout_mt_hard_bd_clk_wiz_0_1_1                                                                                                                                                   17.845        0.000                       0                     3  
sys_clock                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_mt_hard_bd_clk_wiz_0_0          8.845        0.000                      0                    2        0.280        0.000                      0                    2        4.500        0.000                       0                     5  
  clkfbout_mt_hard_bd_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mt_hard_bd_clk_wiz_0_1_1  clk_fpga_0                               0.770        0.000                      0                   19        0.140        0.000                      0                   19  
clk_fpga_0                         clk_out1_mt_hard_bd_clk_wiz_0_1_1        4.506        0.000                      0                    1        0.635        0.000                      0                    1  
clk_out1_mt_hard_bd_clk_wiz_0_0    clk_out1_mt_hard_bd_clk_wiz_0_1_1        6.676        0.000                      0                    1        0.215        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_fpga_0                         clk_fpga_0                              17.452        0.000                      0                   36        0.405        0.000                      0                   36  
**async_default**                  clk_fpga_0                         clk_out1_mt_hard_bd_clk_wiz_0_0          2.974        0.000                      0                    2        2.076        0.000                      0                    2  
**async_default**                  clk_out1_mt_hard_bd_clk_wiz_0_0    clk_out1_mt_hard_bd_clk_wiz_0_0          8.448        0.000                      0                    1        0.392        0.000                      0                    1  
**async_default**                  clk_fpga_0                         clk_out1_mt_hard_bd_clk_wiz_0_1_1        6.255        0.000                      0                    2        0.218        0.000                      0                    2  
**async_default**                  clk_out1_mt_hard_bd_clk_wiz_0_1_1  clk_out1_mt_hard_bd_clk_wiz_0_1_1        3.335        0.000                      0                   24        0.411        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.335ns  (logic 0.642ns (5.205%)  route 11.693ns (94.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.282     4.742    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.866 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1090, routed)       10.410    15.277    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X106Y13        FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.695    22.875    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y13        FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.115    22.989    
                         clock uncertainty           -0.302    22.687    
    SLICE_X106Y13        FDRE (Setup_fdre_C_R)       -0.429    22.258    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.258    
                         arrival time                         -15.277    
  -------------------------------------------------------------------
                         slack                                  6.982    

Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.335ns  (logic 0.642ns (5.205%)  route 11.693ns (94.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.282     4.742    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.866 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1090, routed)       10.410    15.277    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X106Y13        FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.695    22.875    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y13        FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[3]/C
                         clock pessimism              0.115    22.989    
                         clock uncertainty           -0.302    22.687    
    SLICE_X106Y13        FDRE (Setup_fdre_C_R)       -0.429    22.258    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.258    
                         arrival time                         -15.277    
  -------------------------------------------------------------------
                         slack                                  6.982    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 0.642ns (5.236%)  route 11.620ns (94.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 22.872 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.282     4.742    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.866 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1090, routed)       10.338    15.204    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X106Y16        FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.693    22.872    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y16        FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.115    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X106Y16        FDRE (Setup_fdre_C_R)       -0.429    22.256    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.256    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 0.642ns (5.236%)  route 11.620ns (94.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 22.872 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.282     4.742    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.866 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1090, routed)       10.338    15.204    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X106Y16        FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.693    22.872    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y16        FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.115    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X106Y16        FDRE (Setup_fdre_C_R)       -0.429    22.256    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.256    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.642ns (6.114%)  route 9.859ns (93.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.282     4.742    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.866 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1090, routed)        8.577    13.443    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y67         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.532    22.711    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y67         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][0]/C
                         clock pessimism              0.129    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.524    22.014    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][0]
  -------------------------------------------------------------------
                         required time                         22.014    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.642ns (6.114%)  route 9.859ns (93.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.282     4.742    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.866 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1090, routed)        8.577    13.443    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y67         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.532    22.711    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y67         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][15]/C
                         clock pessimism              0.129    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.524    22.014    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][15]
  -------------------------------------------------------------------
                         required time                         22.014    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.642ns (6.114%)  route 9.859ns (93.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.282     4.742    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.866 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1090, routed)        8.577    13.443    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y67         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.532    22.711    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y67         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][2]/C
                         clock pessimism              0.129    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.524    22.014    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][2]
  -------------------------------------------------------------------
                         required time                         22.014    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.642ns (6.114%)  route 9.859ns (93.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.282     4.742    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.866 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1090, routed)        8.577    13.443    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y67         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.532    22.711    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y67         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][8]/C
                         clock pessimism              0.129    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.524    22.014    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][8]
  -------------------------------------------------------------------
                         required time                         22.014    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.642ns (6.114%)  route 9.859ns (93.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.282     4.742    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.866 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1090, routed)        8.577    13.443    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X63Y67         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.532    22.711    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X63Y67         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][8]/C
                         clock pessimism              0.129    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X63Y67         FDRE (Setup_fdre_C_R)       -0.429    22.109    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][8]
  -------------------------------------------------------------------
                         required time                         22.109    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.355ns  (logic 0.642ns (6.200%)  route 9.713ns (93.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 22.712 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.282     4.742    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.866 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1090, routed)        8.431    13.297    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X63Y66         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.533    22.712    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X63Y66         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][2]/C
                         clock pessimism              0.129    22.841    
                         clock uncertainty           -0.302    22.539    
    SLICE_X63Y66         FDRE (Setup_fdre_C_R)       -0.429    22.110    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][2]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                  8.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/interrupt_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.226ns (57.558%)  route 0.167ns (42.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.635     0.971    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X52Y102        FDRE                                         r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/interrupt_enable_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/interrupt_enable_reg_reg[3]/Q
                         net (fo=1, routed)           0.167     1.266    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/p_66_in
    SLICE_X49Y103        LUT6 (Prop_lut6_I5_O)        0.098     1.364 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.364    mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[1]
    SLICE_X49Y103        FDRE                                         r  mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.910     1.276    mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y103        FDRE                                         r  mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.092     1.329    mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.135%)  route 0.270ns (67.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.559     0.895    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X33Y98         FDRE                                         r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[11]/Q
                         net (fo=3, routed)           0.270     1.293    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[47][11]
    SLICE_X34Y103        FDRE                                         r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.911     1.277    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y103        FDRE                                         r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X34Y103        FDRE (Hold_fdre_C_D)         0.006     1.248    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/load_enable_reg_actual_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.303%)  route 0.227ns (61.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.551     0.887    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X45Y83         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/Q
                         net (fo=4, routed)           0.227     1.255    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/config_reg[31]
    SLICE_X50Y83         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/load_enable_reg_actual_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.813     1.179    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X50Y83         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/load_enable_reg_actual_reg/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.060     1.204    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/load_enable_reg_actual_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_actual_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.451%)  route 0.246ns (63.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.639     0.975    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X44Y102        FDRE                                         r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/Q
                         net (fo=4, routed)           0.246     1.362    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/config_reg[31]
    SLICE_X51Y103        FDRE                                         r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_actual_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.906     1.272    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y103        FDRE                                         r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_actual_reg/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.075     1.308    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_actual_reg
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.655     0.991    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y104        FDRE                                         r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.242    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y104        SRL16E                                       r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.929     1.295    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y104        SRL16E                                       r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.187    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.556     0.892    mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y93         FDRE                                         r  mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.149    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y92         SRLC32E                                      r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.823     1.189    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y92         SRLC32E                                      r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.246ns (46.198%)  route 0.286ns (53.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.574     0.910    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.286     1.344    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.098     1.442 r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.442    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[30]_i_1__0_n_0
    SLICE_X26Y100        FDRE                                         r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.930     1.296    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.382    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clkout0_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.226ns (53.578%)  route 0.196ns (46.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.540     0.876    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y73         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clkout0_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.128     1.004 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clkout0_reg_reg[21]/Q
                         net (fo=2, routed)           0.196     1.199    mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkout0_reg_reg[14][10]
    SLICE_X49Y71         LUT4 (Prop_lut4_I1_O)        0.098     1.297 r  mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][10]_i_1/O
                         net (fo=1, routed)           0.000     1.297    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/bus2ip_addr_i_reg[8]_2[10]
    SLICE_X49Y71         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.812     1.178    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X49Y71         FDRE                                         r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][10]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.091     1.234    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.556     0.892    mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y95         FDRE                                         r  mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.113     1.169    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X36Y94         SRLC32E                                      r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.824     1.190    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y94         SRLC32E                                      r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.556     0.892    mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y95         FDRE                                         r  mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.134     1.190    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X34Y95         SRLC32E                                      r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.825     1.191    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     XADC/DCLK        n/a            4.000         20.000      16.000     XADC_X0Y0        mt_hard_bd_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I           n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C           n/a            1.000         20.000      19.000     SLICE_X38Y94     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C           n/a            1.000         20.000      19.000     SLICE_X38Y94     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X38Y95     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X40Y93     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X40Y93     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X40Y93     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X36Y92     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X38Y92     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X36Y92     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X38Y92     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X38Y92     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X36Y92     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y93     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y93     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y93     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y93     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y95     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y95     mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mt_hard_bd_i/clk_wiz_1/inst/clk_in1
  To Clock:  mt_hard_bd_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mt_hard_bd_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mt_hard_bd_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mt_hard_bd_clk_wiz_0_1_1
  To Clock:  clk_out1_mt_hard_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns)
  Data Path Delay:        1.872ns  (logic 0.578ns (30.883%)  route 1.294ns (69.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     6.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650     6.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459     7.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.572     7.684    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X47Y89         LUT4 (Prop_lut4_I1_O)        0.119     7.803 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.721     8.525    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X47Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.480    11.483    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X47Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
                         clock pessimism              0.148    11.631    
                         clock uncertainty           -0.088    11.543    
    SLICE_X47Y92         FDCE (Setup_fdce_C_CE)      -0.413    11.130    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns)
  Data Path Delay:        1.872ns  (logic 0.578ns (30.883%)  route 1.294ns (69.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     6.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650     6.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459     7.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.572     7.684    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X47Y89         LUT4 (Prop_lut4_I1_O)        0.119     7.803 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.721     8.525    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X47Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.480    11.483    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X47Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
                         clock pessimism              0.148    11.631    
                         clock uncertainty           -0.088    11.543    
    SLICE_X47Y92         FDCE (Setup_fdce_C_CE)      -0.413    11.130    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns)
  Data Path Delay:        1.836ns  (logic 0.578ns (31.490%)  route 1.258ns (68.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     6.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650     6.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459     7.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.572     7.684    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X47Y89         LUT4 (Prop_lut4_I1_O)        0.119     7.803 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.685     8.489    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y92         FDCE (Setup_fdce_C_CE)      -0.413    11.095    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns)
  Data Path Delay:        1.836ns  (logic 0.578ns (31.490%)  route 1.258ns (68.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     6.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650     6.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459     7.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.572     7.684    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X47Y89         LUT4 (Prop_lut4_I1_O)        0.119     7.803 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.685     8.489    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y92         FDCE (Setup_fdce_C_CE)      -0.413    11.095    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns)
  Data Path Delay:        1.836ns  (logic 0.578ns (31.490%)  route 1.258ns (68.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     6.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650     6.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459     7.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.572     7.684    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X47Y89         LUT4 (Prop_lut4_I1_O)        0.119     7.803 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.685     8.489    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y92         FDCE (Setup_fdce_C_CE)      -0.413    11.095    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns)
  Data Path Delay:        1.836ns  (logic 0.578ns (31.490%)  route 1.258ns (68.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     6.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650     6.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459     7.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.572     7.684    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X47Y89         LUT4 (Prop_lut4_I1_O)        0.119     7.803 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.685     8.489    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y92         FDCE (Setup_fdce_C_CE)      -0.413    11.095    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns)
  Data Path Delay:        2.153ns  (logic 0.707ns (32.835%)  route 1.446ns (67.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     6.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650     6.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459     7.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.568     7.680    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X47Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.804 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_3/O
                         net (fo=15, routed)          0.878     8.682    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Temp_reg[1]
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.806 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.806    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[13]_i_1__0_n_0
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y92         FDCE (Setup_fdce_C_D)        0.031    11.539    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns)
  Data Path Delay:        1.705ns  (logic 0.578ns (33.909%)  route 1.127ns (66.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     6.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650     6.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459     7.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.572     7.684    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X47Y89         LUT4 (Prop_lut4_I1_O)        0.119     7.803 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.554     8.358    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X49Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y91         FDCE (Setup_fdce_C_CE)      -0.413    11.095    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns)
  Data Path Delay:        1.705ns  (logic 0.578ns (33.909%)  route 1.127ns (66.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     6.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650     6.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459     7.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.572     7.684    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X47Y89         LUT4 (Prop_lut4_I1_O)        0.119     7.803 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.554     8.358    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X49Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y91         FDCE (Setup_fdce_C_CE)      -0.413    11.095    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns)
  Data Path Delay:        1.705ns  (logic 0.578ns (33.909%)  route 1.127ns (66.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     6.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650     6.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459     7.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.572     7.684    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X47Y89         LUT4 (Prop_lut4_I1_O)        0.119     7.803 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.554     8.358    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X49Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y91         FDCE (Setup_fdce_C_CE)      -0.413    11.095    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  2.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.232ns (81.003%)  route 0.054ns (18.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 5.824 - 5.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 5.557 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     5.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.447 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     4.976    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.002 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.555     5.557    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.133     5.690 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/Q
                         net (fo=1, routed)           0.054     5.744    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.099     5.843 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_i_1/O
                         net (fo=1, routed)           0.000     5.843    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_i_1_n_0
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     5.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     4.397 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     4.973    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.002 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.822     5.824    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
                         clock pessimism             -0.267     5.557    
    SLICE_X45Y87         FDCE (Hold_fdce_C_D)         0.098     5.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg
  -------------------------------------------------------------------
                         required time                         -5.655    
                         arrival time                           5.843    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.498%)  route 0.176ns (55.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.555     0.557    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X43Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/Q
                         net (fo=2, routed)           0.176     0.874    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1
    SLICE_X44Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.822     0.824    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X44Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/C
                         clock pessimism             -0.234     0.590    
    SLICE_X44Y87         FDCE (Hold_fdce_C_D)         0.070     0.660    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/Q
                         net (fo=1, routed)           0.201     0.900    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg_n_0_[0]
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X47Y89         FDCE (Hold_fdce_C_D)         0.072     0.630    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.420%)  route 0.224ns (54.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/Q
                         net (fo=8, routed)           0.224     0.922    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/Q[0]
    SLICE_X47Y89         LUT3 (Prop_lut3_I1_O)        0.045     0.967 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.967    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EF[1]
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X47Y89         FDCE (Hold_fdce_C_D)         0.092     0.650    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.962%)  route 0.274ns (66.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/Q
                         net (fo=1, routed)           0.274     0.973    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/p_0_in[1]
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X43Y89         FDPE (Hold_fdpe_C_D)         0.059     0.617    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.187ns (34.955%)  route 0.348ns (65.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/Q
                         net (fo=8, routed)           0.224     0.922    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/Q[0]
    SLICE_X47Y89         LUT5 (Prop_lut5_I3_O)        0.046     0.968 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[0]_i_1/O
                         net (fo=1, routed)           0.124     1.093    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/D[0]
    SLICE_X48Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X48Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X48Y89         FDCE (Hold_fdce_C_D)         0.008     0.600    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.358ns (59.972%)  route 0.239ns (40.028%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/Q
                         net (fo=3, routed)           0.072     0.771    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/axi_rdata_reg[15][2]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.881 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry/O[1]
                         net (fo=1, routed)           0.167     1.048    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry_n_6
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.107     1.155 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.155    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[2]_i_1__0_n_0
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.827    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X49Y90         FDCE (Hold_fdce_C_D)         0.092     0.650    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.231ns (36.912%)  route 0.395ns (63.088%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/Q
                         net (fo=8, routed)           0.224     0.922    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/Q[0]
    SLICE_X47Y89         LUT4 (Prop_lut4_I0_O)        0.045     0.967 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_3/O
                         net (fo=15, routed)          0.171     1.139    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Temp_reg[1]
    SLICE_X47Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.184 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.184    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[3]_i_1__0_n_0
    SLICE_X47Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.827    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X47Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
                         clock pessimism             -0.252     0.575    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.091     0.666    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.794%)  route 0.433ns (65.206%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/Q
                         net (fo=8, routed)           0.224     0.922    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/Q[0]
    SLICE_X47Y89         LUT4 (Prop_lut4_I0_O)        0.045     0.967 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_3/O
                         net (fo=15, routed)          0.209     1.177    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Temp_reg[1]
    SLICE_X49Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.222 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[15]_i_2/O
                         net (fo=1, routed)           0.000     1.222    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[15]_i_2_n_0
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.827    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X49Y90         FDCE (Hold_fdce_C_D)         0.091     0.684    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.231ns (34.264%)  route 0.443ns (65.736%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     0.699 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/Q
                         net (fo=3, routed)           0.174     0.873    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/axi_rdata_reg[15][8]
    SLICE_X47Y92         LUT4 (Prop_lut4_I1_O)        0.045     0.918 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_6/O
                         net (fo=16, routed)          0.269     1.187    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_6_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.232 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.232    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[10]_i_1__0_n_0
    SLICE_X47Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.827    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X47Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.092     0.685    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mt_hard_bd_clk_wiz_0_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y89     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y90     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y90     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y87     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y87     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y89     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y89     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y90     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y87     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y87     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y92     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y91     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y91     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y91     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mt_hard_bd_clk_wiz_0_1_1
  To Clock:  clkfbout_mt_hard_bd_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mt_hard_bd_clk_wiz_0_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mt_hard_bd_clk_wiz_0_0
  To Clock:  clk_out1_mt_hard_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.845ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns = ( 8.331 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.649    -1.043    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDPE (Prop_fdpe_C_Q)         0.518    -0.525 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/Q
                         net (fo=1, routed)           0.520    -0.005    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/p_0_in[1]
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.476     8.331    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                         clock pessimism              0.626     8.957    
                         clock uncertainty           -0.072     8.885    
    SLICE_X36Y88         FDPE (Setup_fdpe_C_D)       -0.045     8.840    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  8.845    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.644%)  route 0.522ns (47.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 8.330 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.647    -1.045    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X40Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.589 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/Q
                         net (fo=2, routed)           0.522    -0.067    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.124     0.057 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_i_1/O
                         net (fo=1, routed)           0.000     0.057    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_i_1_n_0
    SLICE_X40Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.475     8.330    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X40Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
                         clock pessimism              0.625     8.955    
                         clock uncertainty           -0.072     8.883    
    SLICE_X40Y87         FDCE (Setup_fdce_C_D)        0.029     8.912    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  8.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.553    -0.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X40Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.514 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/Q
                         net (fo=2, routed)           0.185    -0.329    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.284 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_i_1/O
                         net (fo=1, routed)           0.000    -0.284    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_i_1_n_0
    SLICE_X40Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.820    -0.895    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X40Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
                         clock pessimism              0.241    -0.655    
    SLICE_X40Y87         FDCE (Hold_fdce_C_D)         0.091    -0.564    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.554    -0.654    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDPE (Prop_fdpe_C_Q)         0.164    -0.490 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.319    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/p_0_in[1]
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.822    -0.893    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                         clock pessimism              0.240    -0.654    
    SLICE_X36Y88         FDPE (Hold_fdpe_C_D)         0.052    -0.602    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mt_hard_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X36Y88     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X36Y88     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y87     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y87     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X36Y88     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X36Y88     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X36Y88     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X36Y88     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y87     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X36Y88     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X36Y88     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X36Y88     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X36Y88     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y87     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y87     mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mt_hard_bd_clk_wiz_0_0
  To Clock:  clkfbout_mt_hard_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mt_hard_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mt_hard_bd_clk_wiz_0_1_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@15.000ns)
  Data Path Delay:        4.786ns  (logic 1.529ns (31.947%)  route 3.257ns (68.053%))
  Logic Levels:           4  (LDPE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 16.653 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                     15.000    15.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806    16.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    13.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    14.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    15.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650    16.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459    17.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.695    17.807    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/q_dff4
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124    17.931 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/O
                         net (fo=1, routed)           1.158    19.090    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/rco_contador_eventos
    SLICE_X45Y89         LDPE (SetClr_ldpe_PRE_Q)     0.698    19.788 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/desbordamiento_signal_reg/Q
                         net (fo=2, routed)           0.821    20.609    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/desbordamiento_signal
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.733 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/interrupcion_INST_0/O
                         net (fo=2, routed)           0.582    21.315    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/interrupcion
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.124    21.439 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    21.439    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X41Y93         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.479    22.658    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y93         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000    22.658    
                         clock uncertainty           -0.478    22.180    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.029    22.209    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                         -21.439    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@15.000ns)
  Data Path Delay:        4.650ns  (logic 1.405ns (30.214%)  route 3.245ns (69.786%))
  Logic Levels:           3  (LDPE=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 16.653 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                     15.000    15.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806    16.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    13.013 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    14.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    15.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.650    16.653    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.459    17.112 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.695    17.807    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/q_dff4
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124    17.931 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/O
                         net (fo=1, routed)           1.158    19.090    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/rco_contador_eventos
    SLICE_X45Y89         LDPE (SetClr_ldpe_PRE_Q)     0.698    19.788 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/desbordamiento_signal_reg/Q
                         net (fo=2, routed)           1.391    21.179    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/desbordamiento_signal
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.124    21.303 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    21.303    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X41Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.478    22.657    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    22.657    
                         clock uncertainty           -0.478    22.179    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)        0.029    22.208    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         22.208    
                         arrival time                         -21.303    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.474%)  route 4.475ns (88.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 11.655 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806    11.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652    11.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    12.111 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/Q
                         net (fo=3, routed)           4.475    16.586    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][9]
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.124    16.710 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    16.710    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X49Y93         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.477    22.656    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y93         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    22.656    
                         clock uncertainty           -0.478    22.178    
    SLICE_X49Y93         FDRE (Setup_fdre_C_D)        0.031    22.209    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                         -16.710    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns)
  Data Path Delay:        3.875ns  (logic 0.580ns (14.968%)  route 3.295ns (85.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 11.655 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806    11.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652    11.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.456    12.111 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/Q
                         net (fo=3, routed)           3.295    15.406    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][6]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.124    15.530 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    15.530    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X46Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.477    22.656    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    22.656    
                         clock uncertainty           -0.478    22.178    
    SLICE_X46Y92         FDRE (Setup_fdre_C_D)        0.079    22.257    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns)
  Data Path Delay:        3.864ns  (logic 0.580ns (15.011%)  route 3.284ns (84.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 11.655 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806    11.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652    11.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    12.111 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/Q
                         net (fo=3, routed)           3.284    15.395    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][14]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.124    15.519 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    15.519    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X46Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.477    22.656    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000    22.656    
                         clock uncertainty           -0.478    22.178    
    SLICE_X46Y92         FDRE (Setup_fdre_C_D)        0.079    22.257    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.580ns (15.031%)  route 3.279ns (84.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 11.654 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806    11.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.651    11.654    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.456    12.110 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/Q
                         net (fo=3, routed)           3.279    15.389    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][4]
    SLICE_X46Y91         LUT5 (Prop_lut5_I0_O)        0.124    15.513 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    15.513    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X46Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.477    22.656    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    22.656    
                         clock uncertainty           -0.478    22.178    
    SLICE_X46Y91         FDRE (Setup_fdre_C_D)        0.081    22.259    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                         -15.513    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns)
  Data Path Delay:        3.844ns  (logic 0.580ns (15.090%)  route 3.264ns (84.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 11.654 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806    11.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.651    11.654    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X48Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.456    12.110 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/Q
                         net (fo=4, routed)           3.264    15.374    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][0]
    SLICE_X46Y91         LUT5 (Prop_lut5_I0_O)        0.124    15.498 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    15.498    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X46Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.477    22.656    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    22.656    
                         clock uncertainty           -0.478    22.178    
    SLICE_X46Y91         FDRE (Setup_fdre_C_D)        0.079    22.257    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns)
  Data Path Delay:        3.806ns  (logic 0.580ns (15.241%)  route 3.226ns (84.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 11.655 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806    11.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652    11.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X47Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456    12.111 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/Q
                         net (fo=3, routed)           3.226    15.337    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][3]
    SLICE_X46Y91         LUT5 (Prop_lut5_I0_O)        0.124    15.461 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    15.461    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X46Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.477    22.656    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    22.656    
                         clock uncertainty           -0.478    22.178    
    SLICE_X46Y91         FDRE (Setup_fdre_C_D)        0.077    22.255    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns)
  Data Path Delay:        3.749ns  (logic 0.580ns (15.469%)  route 3.169ns (84.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 11.654 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806    11.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.651    11.654    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.456    12.110 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/Q
                         net (fo=3, routed)           3.169    15.279    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][2]
    SLICE_X47Y91         LUT5 (Prop_lut5_I0_O)        0.124    15.403 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    15.403    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X47Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.477    22.656    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    22.656    
                         clock uncertainty           -0.478    22.178    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.031    22.209    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                         -15.403    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns)
  Data Path Delay:        3.772ns  (logic 0.580ns (15.377%)  route 3.192ns (84.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 11.654 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806    11.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.651    11.654    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.456    12.110 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/Q
                         net (fo=3, routed)           3.192    15.302    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][1]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.124    15.426 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    15.426    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X42Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.478    22.657    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    22.657    
                         clock uncertainty           -0.478    22.179    
    SLICE_X42Y91         FDRE (Setup_fdre_C_D)        0.081    22.260    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.260    
                         arrival time                         -15.426    
  -------------------------------------------------------------------
                         slack                                  6.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.186ns (13.572%)  route 1.184ns (86.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/Q
                         net (fo=3, routed)           1.184     1.883    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][13]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.928 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.928    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X46Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.823     1.189    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.478     1.667    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.121     1.788    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.186ns (13.355%)  route 1.207ns (86.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.557     0.559    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X47Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/Q
                         net (fo=3, routed)           1.207     1.906    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][11]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.951 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.951    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X46Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.823     1.189    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.478     1.667    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.120     1.787    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.186ns (13.613%)  route 1.180ns (86.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/Q
                         net (fo=3, routed)           1.180     1.879    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][8]
    SLICE_X45Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.924 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.924    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X45Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.823     1.189    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.478     1.667    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.092     1.759    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.200%)  route 1.223ns (86.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/Q
                         net (fo=3, routed)           1.223     1.922    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][7]
    SLICE_X46Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.967 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.967    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X46Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.823     1.189    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.478     1.667    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.121     1.788    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.186ns (13.334%)  route 1.209ns (86.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/Q
                         net (fo=3, routed)           1.209     1.908    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][15]
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.953 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.953    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X49Y93         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.824     1.190    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y93         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.478     1.668    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.092     1.760    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.186ns (13.354%)  route 1.207ns (86.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.557     0.559    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X47Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/Q
                         net (fo=3, routed)           1.207     1.907    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][10]
    SLICE_X47Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.952 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.952    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X47Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.823     1.189    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.478     1.667    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.091     1.758    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.254%)  route 1.217ns (86.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/Q
                         net (fo=3, routed)           1.217     1.916    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][2]
    SLICE_X47Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.961 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.961    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X47Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.823     1.189    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.478     1.667    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.092     1.759    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.186ns (12.973%)  route 1.248ns (87.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/Q
                         net (fo=3, routed)           1.248     1.946    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][14]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.991 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.991    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X46Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.823     1.189    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y92         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.478     1.667    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.121     1.788    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.186ns (13.227%)  route 1.220ns (86.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/Q
                         net (fo=3, routed)           1.220     1.919    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][12]
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.964 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.964    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X49Y93         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.824     1.190    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y93         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.478     1.668    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.091     1.759    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.186ns (12.939%)  route 1.252ns (87.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.557     0.559    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X47Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/Q
                         net (fo=3, routed)           1.252     1.951    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][3]
    SLICE_X46Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.996 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.996    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X46Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.823     1.189    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y91         FDRE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.478     1.667    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.120     1.787    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_mt_hard_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.416ns (40.518%)  route 2.079ns (59.482%))
  Logic Levels:           2  (LDPE=1 LUT2=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/s00_axi_aclk
    SLICE_X45Y88         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.419     3.361 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/Q
                         net (fo=6, routed)           0.690     4.051    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP[1]
    SLICE_X44Y88         LUT2 (Prop_lut2_I0_O)        0.299     4.350 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/en_contador_tiempo_reg_i_2/O
                         net (fo=1, routed)           0.691     5.041    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/pulso_inicio
    SLICE_X40Y89         LDPE (SetClr_ldpe_PRE_Q)     0.698     5.739 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/en_contador_tiempo_reg/Q
                         net (fo=35, routed)          0.698     6.437    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/D[0]
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
                         clock pessimism              0.000    11.482    
                         clock uncertainty           -0.478    11.004    
    SLICE_X47Y89         FDCE (Setup_fdce_C_D)       -0.061    10.943    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                  4.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.379ns (33.858%)  route 0.740ns (66.142%))
  Logic Levels:           2  (LDPE=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.554     0.890    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/s00_axi_aclk
    SLICE_X45Y88         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     1.031 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/Q
                         net (fo=6, routed)           0.230     1.260    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP[0]
    SLICE_X44Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.305 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/en_contador_tiempo_reg_i_2/O
                         net (fo=1, routed)           0.228     1.533    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/pulso_inicio
    SLICE_X40Y89         LDPE (SetClr_ldpe_PRE_Q)     0.193     1.726 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/en_contador_tiempo_reg/Q
                         net (fo=35, routed)          0.283     2.009    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/D[0]
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.478     1.304    
    SLICE_X47Y89         FDCE (Hold_fdce_C_D)         0.070     1.374    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.635    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mt_hard_bd_clk_wiz_0_0
  To Clock:  clk_out1_mt_hard_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.456ns (8.376%)  route 4.988ns (91.624%))
  Logic Levels:           0  
  Clock Path Skew:        2.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.647    -1.045    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X40Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.589 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/Q
                         net (fo=2, routed)           4.988     4.399    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/dato
    SLICE_X43Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.478    11.481    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X43Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/C
                         clock pessimism              0.000    11.481    
                         clock uncertainty           -0.339    11.142    
    SLICE_X43Y87         FDCE (Setup_fdce_C_D)       -0.067    11.075    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg
  -------------------------------------------------------------------
                         required time                         11.075    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  6.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mt_hard_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.141ns (6.707%)  route 1.961ns (93.293%))
  Logic Levels:           0  
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.553    -0.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X40Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/Q
                         net (fo=2, routed)           1.961     1.448    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/dato
    SLICE_X43Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.822     0.824    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X43Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.339     1.163    
    SLICE_X43Y87         FDCE (Hold_fdce_C_D)         0.070     1.233    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.452ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.456ns (23.943%)  route 1.449ns (76.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.398 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.449     4.847    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X42Y93         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.479    22.658    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X42Y93         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[24]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X42Y93         FDCE (Recov_fdce_C_CLR)     -0.319    22.299    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[24]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                 17.452    

Slack (MET) :             17.452ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.456ns (23.943%)  route 1.449ns (76.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.398 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.449     4.847    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X42Y93         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.479    22.658    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X42Y93         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[25]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X42Y93         FDCE (Recov_fdce_C_CLR)     -0.319    22.299    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[25]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                 17.452    

Slack (MET) :             17.452ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.456ns (23.943%)  route 1.449ns (76.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.398 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.449     4.847    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X42Y93         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.479    22.658    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X42Y93         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[26]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X42Y93         FDCE (Recov_fdce_C_CLR)     -0.319    22.299    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[26]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                 17.452    

Slack (MET) :             17.701ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.913%)  route 1.035ns (64.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.646     2.940    mt_hard_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y86         FDRE                                         r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.483     3.879    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.003 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.552     4.555    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/AS[0]
    SLICE_X40Y88         FDPE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.476    22.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[0]/C
                         clock pessimism              0.262    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X40Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    22.256    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[0]
  -------------------------------------------------------------------
                         required time                         22.256    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                 17.701    

Slack (MET) :             17.701ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.913%)  route 1.035ns (64.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.646     2.940    mt_hard_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y86         FDRE                                         r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.483     3.879    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.003 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.552     4.555    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/AS[0]
    SLICE_X40Y88         FDPE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.476    22.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                         clock pessimism              0.262    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X40Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    22.256    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         22.256    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                 17.701    

Slack (MET) :             17.759ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.456ns (30.876%)  route 1.021ns (69.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.398 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.021     4.419    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X45Y91         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.477    22.656    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X45Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[13]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X45Y91         FDCE (Recov_fdce_C_CLR)     -0.405    22.178    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[13]
  -------------------------------------------------------------------
                         required time                         22.178    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 17.759    

Slack (MET) :             17.759ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.456ns (30.876%)  route 1.021ns (69.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.398 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.021     4.419    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X45Y91         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.477    22.656    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X45Y91         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[15]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X45Y91         FDCE (Recov_fdce_C_CLR)     -0.405    22.178    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[15]
  -------------------------------------------------------------------
                         required time                         22.178    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 17.759    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.557%)  route 0.945ns (67.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.398 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.945     4.343    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X42Y94         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.479    22.658    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X42Y94         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[29]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X42Y94         FDCE (Recov_fdce_C_CLR)     -0.319    22.299    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[29]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.557%)  route 0.945ns (67.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.398 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.945     4.343    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X42Y94         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.479    22.658    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X42Y94         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[30]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X42Y94         FDCE (Recov_fdce_C_CLR)     -0.319    22.299    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[30]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                 17.956    

Slack (MET) :             17.956ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.557%)  route 0.945ns (67.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.648     2.942    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.398 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.945     4.343    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X42Y94         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.479    22.658    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X42Y94         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[31]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X42Y94         FDCE (Recov_fdce_C_CLR)     -0.319    22.299    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[31]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                 17.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.796%)  route 0.213ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.554     0.890    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.213     1.244    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X42Y89         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.822     1.188    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X42Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[4]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.796%)  route 0.213ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.554     0.890    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.213     1.244    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X42Y89         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.822     1.188    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X42Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[8]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.796%)  route 0.213ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.554     0.890    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.213     1.244    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X42Y89         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.822     1.188    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X42Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[9]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.047%)  route 0.230ns (61.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.554     0.890    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.230     1.260    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/Q[0]
    SLICE_X45Y88         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.822     1.188    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/s00_axi_aclk
    SLICE_X45Y88         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.047%)  route 0.230ns (61.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.554     0.890    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.230     1.260    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/Q[0]
    SLICE_X45Y88         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.822     1.188    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/s00_axi_aclk
    SLICE_X45Y88         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.605%)  route 0.234ns (62.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.554     0.890    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.234     1.265    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X44Y88         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.822     1.188    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X44Y88         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[0]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X44Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.605%)  route 0.234ns (62.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.554     0.890    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.234     1.265    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X44Y88         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.822     1.188    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X44Y88         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X44Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.605%)  route 0.234ns (62.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.554     0.890    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.234     1.265    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X44Y88         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.822     1.188    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X44Y88         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[3]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X44Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.128%)  route 0.249ns (63.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.554     0.890    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.249     1.280    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X42Y92         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.823     1.189    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[16]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.128%)  route 0.249ns (63.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.554     0.890    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X40Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.249     1.280    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/Q[0]
    SLICE_X42Y92         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.823     1.189    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X42Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[18]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/EP_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_mt_hard_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.580ns (35.143%)  route 1.070ns (64.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns = ( 8.331 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.646     2.940    mt_hard_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y86         FDRE                                         r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.483     3.879    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.003 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.588     4.590    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/AS[0]
    SLICE_X36Y88         FDPE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.476     8.331    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
                         clock pessimism              0.000     8.331    
                         clock uncertainty           -0.405     7.925    
    SLICE_X36Y88         FDPE (Recov_fdpe_C_PRE)     -0.361     7.564    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.580ns (35.143%)  route 1.070ns (64.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns = ( 8.331 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.646     2.940    mt_hard_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y86         FDRE                                         r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.483     3.879    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.003 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.588     4.590    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/AS[0]
    SLICE_X36Y88         FDPE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.476     8.331    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                         clock pessimism              0.000     8.331    
                         clock uncertainty           -0.405     7.925    
    SLICE_X36Y88         FDPE (Recov_fdpe_C_PRE)     -0.361     7.564    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  2.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.076ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.552%)  route 0.443ns (70.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.552     0.888    mt_hard_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y86         FDRE                                         r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.189     1.217    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.255     1.517    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/AS[0]
    SLICE_X36Y88         FDPE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.822    -0.893    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
                         clock pessimism              0.000    -0.893    
                         clock uncertainty            0.405    -0.488    
    SLICE_X36Y88         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.559    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.076ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.552%)  route 0.443ns (70.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.552     0.888    mt_hard_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y86         FDRE                                         r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.189     1.217    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.255     1.517    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/AS[0]
    SLICE_X36Y88         FDPE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.822    -0.893    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                         clock pessimism              0.000    -0.893    
                         clock uncertainty            0.405    -0.488    
    SLICE_X36Y88         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.559    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  2.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mt_hard_bd_clk_wiz_0_0
  To Clock:  clk_out1_mt_hard_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.448ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.518ns (51.003%)  route 0.498ns (48.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 8.330 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.649    -1.043    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDPE (Prop_fdpe_C_Q)         0.518    -0.525 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/Q
                         net (fo=1, routed)           0.498    -0.028    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/reset_sinc_generador_dato
    SLICE_X40Y87         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.475     8.330    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X40Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
                         clock pessimism              0.567     8.897    
                         clock uncertainty           -0.072     8.825    
    SLICE_X40Y87         FDCE (Recov_fdce_C_CLR)     -0.405     8.420    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  8.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/CLR
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.453%)  route 0.168ns (50.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.554    -0.654    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X36Y88         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDPE (Prop_fdpe_C_Q)         0.164    -0.490 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/Q
                         net (fo=1, routed)           0.168    -0.322    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/reset_sinc_generador_dato
    SLICE_X40Y87         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_mt_hard_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.820    -0.895    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X40Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg/C
                         clock pessimism              0.274    -0.622    
    SLICE_X40Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.714    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/dato_asincronico_reg
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_mt_hard_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.580ns (39.962%)  route 0.871ns (60.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.646     2.940    mt_hard_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y86         FDRE                                         r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.483     3.879    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.003 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.389     4.391    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/AS[0]
    SLICE_X43Y89         FDPE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.480    11.483    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
                         clock pessimism              0.000    11.483    
                         clock uncertainty           -0.478    11.005    
    SLICE_X43Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    10.646    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.580ns (39.962%)  route 0.871ns (60.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.646     2.940    mt_hard_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y86         FDRE                                         r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.483     3.879    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.003 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.389     4.391    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/AS[0]
    SLICE_X43Y89         FDPE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.480    11.483    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                         clock pessimism              0.000    11.483    
                         clock uncertainty           -0.478    11.005    
    SLICE_X43Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    10.646    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  6.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.483%)  route 0.353ns (65.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.552     0.888    mt_hard_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y86         FDRE                                         r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.189     1.217    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.165     1.427    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/AS[0]
    SLICE_X43Y89         FDPE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.478     1.304    
    SLICE_X43Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     1.209    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.483%)  route 0.353ns (65.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.552     0.888    mt_hard_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X41Y86         FDRE                                         r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mt_hard_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.189     1.217    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.165     1.427    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/AS[0]
    SLICE_X43Y89         FDPE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.478     1.304    
    SLICE_X43Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     1.209    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mt_hard_bd_clk_wiz_0_1_1
  To Clock:  clk_out1_mt_hard_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.966%)  route 0.657ns (59.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 6.480 - 5.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     1.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652     1.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.657     2.768    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Q[0]
    SLICE_X45Y87         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612     6.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.187 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.477     6.480    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/C  (IS_INVERTED)
                         clock pessimism              0.114     6.594    
                         clock uncertainty           -0.088     6.506    
    SLICE_X45Y87         FDCE (Recov_fdce_C_CLR)     -0.402     6.104    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg
  -------------------------------------------------------------------
                         required time                          6.104    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall@5.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.966%)  route 0.657ns (59.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 6.480 - 5.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     1.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652     1.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.657     2.768    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Q[0]
    SLICE_X45Y87         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612     6.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.187 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 f  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.477     6.480    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X45Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
                         clock pessimism              0.114     6.594    
                         clock uncertainty           -0.088     6.506    
    SLICE_X45Y87         FDCE (Recov_fdce_C_CLR)     -0.402     6.104    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg
  -------------------------------------------------------------------
                         required time                          6.104    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.722%)  route 1.466ns (76.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     1.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652     1.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.466     3.577    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X47Y92         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.480    11.483    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X47Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
                         clock pessimism              0.114    11.597    
                         clock uncertainty           -0.088    11.509    
    SLICE_X47Y92         FDCE (Recov_fdce_C_CLR)     -0.405    11.104    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.722%)  route 1.466ns (76.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     1.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652     1.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.466     3.577    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X47Y92         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.480    11.483    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X47Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
                         clock pessimism              0.114    11.597    
                         clock uncertainty           -0.088    11.509    
    SLICE_X47Y92         FDCE (Recov_fdce_C_CLR)     -0.405    11.104    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.456ns (28.381%)  route 1.151ns (71.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     1.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652     1.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.151     3.262    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X49Y92         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y92         FDCE (Recov_fdce_C_CLR)     -0.405    11.103    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.456ns (28.381%)  route 1.151ns (71.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     1.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652     1.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.151     3.262    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X49Y92         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y92         FDCE (Recov_fdce_C_CLR)     -0.405    11.103    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.456ns (28.381%)  route 1.151ns (71.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     1.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652     1.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.151     3.262    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X49Y92         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y92         FDCE (Recov_fdce_C_CLR)     -0.405    11.103    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.456ns (28.381%)  route 1.151ns (71.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     1.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652     1.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.151     3.262    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X49Y92         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y92         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X49Y92         FDCE (Recov_fdce_C_CLR)     -0.405    11.103    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.456ns (28.448%)  route 1.147ns (71.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     1.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652     1.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.147     3.258    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X47Y90         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.479    11.482    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X47Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.088    11.508    
    SLICE_X47Y90         FDCE (Recov_fdce_C_CLR)     -0.405    11.103    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@10.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.456ns (31.724%)  route 0.981ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.806     1.806    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.652     1.655    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.981     3.092    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X49Y90         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        1.612    11.612    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          1.478    11.481    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/C
                         clock pessimism              0.114    11.595    
                         clock uncertainty           -0.088    11.507    
    SLICE_X49Y90         FDCE (Recov_fdce_C_CLR)     -0.405    11.102    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                  8.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/CLR
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.279%)  route 0.192ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.192     0.891    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Q[0]
    SLICE_X43Y87         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.822     0.824    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X43Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/C
                         clock pessimism             -0.252     0.572    
    SLICE_X43Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.480    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.961%)  route 0.251ns (64.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.251     0.950    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]_1[0]
    SLICE_X47Y89         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X47Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.961%)  route 0.251ns (64.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.251     0.950    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]_1[0]
    SLICE_X47Y89         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X47Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.961%)  route 0.251ns (64.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.251     0.950    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/AR[0]
    SLICE_X47Y89         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X47Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.961%)  route 0.251ns (64.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.251     0.950    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/AR[0]
    SLICE_X47Y89         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X47Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X47Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/CLR
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.947%)  route 0.262ns (65.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.262     0.961    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Q[0]
    SLICE_X44Y87         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.822     0.824    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X44Y87         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/C
                         clock pessimism             -0.234     0.590    
    SLICE_X44Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.498    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.213%)  route 0.342ns (70.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.342     1.040    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X48Y89         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.826    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X48Y89         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X48Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.411%)  route 0.373ns (72.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.373     1.072    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X49Y90         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.827    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X49Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.501    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.411%)  route 0.373ns (72.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.373     1.072    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X49Y90         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.827    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X49Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.501    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mt_hard_bd_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.411%)  route 0.373ns (72.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.597     0.597    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.558    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X43Y89         FDPE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.373     1.072    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X49Y90         FDCE                                         f  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mt_hard_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mt_hard_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4492, routed)        0.864     0.864    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.827    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X49Y90         FDCE                                         r  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X49Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.501    mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.571    





