Active-HDL 15.0.261.9132 2025-08-27 16:24:29

Elaboration top modules:
Verilog Module                tb_half_adder


---------------------------------------------------------------------------------------------
Verilog Module          | Library   | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------
tb_half_adder           | Practica1 |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
half_adder              | Practica1 |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------------
Practica1               | None
---------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+tb_half_adder tb_half_adder


The performance of simulation is reduced. Version Student Edition
