
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.3 Build EDK_P.40xd
# Fri Dec  7 08:24:42 2012
# Target Board:  em.avnet.com ZedBoard Rev C
# Family:    zynq
# Device:    xc7z020
# Package:   clg484
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT ahblite_axi_bridge_0_S_AHB_HSEL_pin = ahblite_axi_bridge_0_S_AHB_HSEL, DIR = I
 PORT ahblite_axi_bridge_0_S_AHB_HADDR_pin = ahblite_axi_bridge_0_S_AHB_HADDR, DIR = I, VEC = [31:0]
 PORT ahblite_axi_bridge_0_S_AHB_HPROT_pin = ahblite_axi_bridge_0_S_AHB_HPROT, DIR = I, VEC = [3:0]
 PORT ahblite_axi_bridge_0_S_AHB_HTRANS_pin = ahblite_axi_bridge_0_S_AHB_HTRANS, DIR = I, VEC = [1:0]
 PORT ahblite_axi_bridge_0_S_AHB_HSIZE_pin = ahblite_axi_bridge_0_S_AHB_HSIZE, DIR = I, VEC = [2:0]
 PORT ahblite_axi_bridge_0_S_AHB_HWRITE_pin = ahblite_axi_bridge_0_S_AHB_HWRITE, DIR = I
 PORT ahblite_axi_bridge_0_S_AHB_HBURST_pin = ahblite_axi_bridge_0_S_AHB_HBURST, DIR = I, VEC = [2:0]
 PORT ahblite_axi_bridge_0_S_AHB_HWDATA_pin = ahblite_axi_bridge_0_S_AHB_HWDATA, DIR = I, VEC = [31:0]
 PORT ahblite_axi_bridge_0_S_AHB_HREADY_OUT_pin = ahblite_axi_bridge_0_S_AHB_HREADY_OUT, DIR = O
 PORT ahblite_axi_bridge_0_S_AHB_HREADY_IN_pin = ahblite_axi_bridge_0_S_AHB_HREADY_IN, DIR = I
 PORT ahblite_axi_bridge_0_S_AHB_HRDATA_pin = ahblite_axi_bridge_0_S_AHB_HRDATA, DIR = O, VEC = [31:0]
 PORT ahblite_axi_bridge_0_S_AHB_HRESP_pin = ahblite_axi_bridge_0_S_AHB_HRESP, DIR = O
 PORT processing_system7_0_FCLK_RESET0_N_pin = processing_system7_0_FCLK_RESET0_N, DIR = O, SIGIS = RST
 PORT processing_system7_0_FCLK_CLKTRIG0_N_pin = processing_system7_0_FCLK_CLKTRIG0_N, DIR = I
 PORT processing_system7_0_FCLK_CLK0_pin = processing_system7_0_FCLK_CLK0, DIR = O, SIGIS = CLK, CLK_FREQ = 50000000


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 0
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 0
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_QSPI = 0
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 0
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 0
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 0
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 0
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 0
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 0
 PARAMETER C_FCLK_CLK0_FREQ = 50000000
 PARAMETER C_FCLK_CLK1_FREQ = 50000000
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_FABRIC_INTERRUPT = 0
 PARAMETER C_USE_S_AXI_GP0 = 0
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_S_AXI_HP0_DATA_WIDTH = 32
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_INTERCONNECT_S_AXI_GP0_MASTERS = ahblite_axi_bridge_0.M_AXI
 PARAMETER C_EN_EMIO_GPIO = 0
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = ahblite_axi_bridge_0.M_AXI
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_0
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT FCLK_CLKTRIG0_N = processing_system7_0_FCLK_CLKTRIG0_N
END

BEGIN ahblite_axi_bridge
 PARAMETER INSTANCE = ahblite_axi_bridge_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_AHB_AXI_TIMEOUT = 0
 PARAMETER C_BASEADDR = 0x6c000000
 PARAMETER C_HIGHADDR = 0x6c00ffff
 BUS_INTERFACE M_AXI = axi_interconnect_0
 PORT S_AHB_HCLK = processing_system7_0_FCLK_CLK0
 PORT S_AHB_HSEL = ahblite_axi_bridge_0_S_AHB_HSEL
 PORT S_AHB_HADDR = ahblite_axi_bridge_0_S_AHB_HADDR
 PORT S_AHB_HPROT = ahblite_axi_bridge_0_S_AHB_HPROT
 PORT S_AHB_HTRANS = ahblite_axi_bridge_0_S_AHB_HTRANS
 PORT S_AHB_HSIZE = ahblite_axi_bridge_0_S_AHB_HSIZE
 PORT S_AHB_HWRITE = ahblite_axi_bridge_0_S_AHB_HWRITE
 PORT S_AHB_HBURST = ahblite_axi_bridge_0_S_AHB_HBURST
 PORT S_AHB_HWDATA = ahblite_axi_bridge_0_S_AHB_HWDATA
 PORT S_AHB_HREADY_OUT = ahblite_axi_bridge_0_S_AHB_HREADY_OUT
 PORT S_AHB_HREADY_IN = ahblite_axi_bridge_0_S_AHB_HREADY_IN
 PORT S_AHB_HRDATA = ahblite_axi_bridge_0_S_AHB_HRDATA
 PORT S_AHB_HRESP = ahblite_axi_bridge_0_S_AHB_HRESP
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_0
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

