initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f5dcae00000,32768
launching memcpy command : MemcpyHtoD,0x00007f5dcae08000,98304
launching memcpy command : MemcpyHtoD,0x00007f5dcae20000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae21000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae22000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae23000,16384
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 14411
gpu_sim_insn = 49414
gpu_ipc =       3.4289
gpu_tot_sim_cycle = 14411
gpu_tot_sim_insn = 49414
gpu_tot_ipc =       3.4289
gpu_tot_issued_cta = 8
gpu_occupancy = 12.8652% 
gpu_tot_occupancy = 12.8652% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0113
partiton_level_parallism_total  =       0.0113
partiton_level_parallism_util =       2.6290
partiton_level_parallism_util_total  =       2.6290
L2_BW  =       0.4097 GB/Sec
L2_BW_total  =       0.4097 GB/Sec
gpu_total_sim_rate=49414

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 61728
gpgpu_n_tot_w_icount = 1929
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:635	W0_Idle:26930	W0_Scoreboard:24860	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1535
single_issue_nums: WS0:681	WS1:416	WS2:416	WS3:416	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 514 
max_icnt2mem_latency = 48 
maxmrqlatency = 9 
max_icnt2sh_latency = 8 
averagemflatency = 470 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:77 	10 	48 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	135 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	118 	43 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5552         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084         0         0         0      5544         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5552         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 13.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan  4.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000      -nan      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/27 = 5.259259
number of bytes read:
dram[0]:         0         0         0         0       256         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0       288         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0       416       128         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64         0         0         0       128       416         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0       384       128         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0       160        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0       160       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       128       160         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0       160         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       128       256         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0       160       128         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        32       128         0         0         0         0         0         0         0         0         0         0 
total bytes read: 4544
Bmin_bank_accesses = 0!
chip skew: 608/32 = 19.00
number of bytes accessed:
dram[0]:         0         0         0         0       256         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0       288         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0       416       128         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64         0         0         0       128       416         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0       384       128         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0       160        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0       160       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       128       160         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0       160         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       128       256         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0       160       128         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        32       128         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 4544
min_bank_accesses = 0!
chip skew: 608/32 = 19.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none          15    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none          15    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none          16        17    none      none      none      none      none      none      none      none      none      none  
dram[3]:         15    none      none      none          19        15    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none          16        15    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none          15        15    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none          15        17    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none          17    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none          15        15    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none          22    none      none      none      none      none      none      none      none      none      none  
dram[10]:         15    none      none      none          17    none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none          17    none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none          17        15    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none          18        19    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none          15    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none          37        15    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       503       233         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0       504         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       512       504         0         0         0         0         0         0         0         0         0         0
dram[3]:        501         0         0         0       502       514         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       501       501         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0       502       514         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0       506         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       502       501         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        501         0         0         0       502       233         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       501         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0       501       506         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       501       507         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0         0       505         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       501       502         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63800 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005015
n_activity=101 dram_eff=0.3168
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63810i bk3: 0a 63810i bk4: 8a 63758i bk5: 0a 63808i bk6: 0a 63808i bk7: 0a 63808i bk8: 0a 63808i bk9: 0a 63809i bk10: 0a 63809i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000501 
total_CMD = 63809 
util_bw = 32 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 63741 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63800 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00070523
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63799 n_act=1 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005642
n_activity=110 dram_eff=0.3273
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63810i bk3: 0a 63810i bk4: 0a 63810i bk5: 9a 63750i bk6: 0a 63808i bk7: 0a 63808i bk8: 0a 63808i bk9: 0a 63808i bk10: 0a 63808i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000564 
total_CMD = 63809 
util_bw = 36 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 63735 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63799 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 9 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126941
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63790 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=154 dram_eff=0.4416
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63811i bk3: 0a 63811i bk4: 13a 63737i bk5: 4a 63766i bk6: 0a 63807i bk7: 0a 63807i bk8: 0a 63807i bk9: 0a 63808i bk10: 0a 63809i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297030
Bank_Level_Parallism_Col = 1.290000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290000 

BW Util details:
bwutil = 0.001066 
total_CMD = 63809 
util_bw = 68 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 63695 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63790 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00437242
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63787 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001191
n_activity=282 dram_eff=0.2695
bk0: 2a 63785i bk1: 0a 63809i bk2: 0a 63809i bk3: 0a 63810i bk4: 4a 63776i bk5: 13a 63726i bk6: 0a 63807i bk7: 0a 63807i bk8: 0a 63808i bk9: 0a 63809i bk10: 0a 63809i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006329
Bank_Level_Parallism_Col = 1.006452
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006452 

BW Util details:
bwutil = 0.001191 
total_CMD = 63809 
util_bw = 76 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 63636 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63787 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000345 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00567318
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63791 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001003
n_activity=134 dram_eff=0.4776
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63811i bk3: 0a 63811i bk4: 12a 63747i bk5: 4a 63767i bk6: 0a 63807i bk7: 0a 63807i bk8: 0a 63807i bk9: 0a 63808i bk10: 0a 63809i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178218
Bank_Level_Parallism_Col = 1.170000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170000 

BW Util details:
bwutil = 0.001003 
total_CMD = 63809 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 63697 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63791 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0037769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63801 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003761
n_activity=178 dram_eff=0.1348
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63811i bk3: 0a 63811i bk4: 5a 63786i bk5: 1a 63784i bk6: 0a 63807i bk7: 0a 63807i bk8: 0a 63807i bk9: 0a 63808i bk10: 0a 63809i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000376 
total_CMD = 63809 
util_bw = 24 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 63737 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63801 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63794 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008149
n_activity=126 dram_eff=0.4127
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63810i bk3: 0a 63810i bk4: 5a 63783i bk5: 8a 63738i bk6: 0a 63808i bk7: 0a 63808i bk8: 0a 63808i bk9: 0a 63809i bk10: 0a 63809i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297619
Bank_Level_Parallism_Col = 1.204819
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204819 

BW Util details:
bwutil = 0.000815 
total_CMD = 63809 
util_bw = 52 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 63719 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63794 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00372988
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63804 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002507
n_activity=78 dram_eff=0.2051
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63810i bk3: 0a 63810i bk4: 0a 63810i bk5: 4a 63770i bk6: 0a 63808i bk7: 0a 63808i bk8: 0a 63808i bk9: 0a 63808i bk10: 0a 63808i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 63809 
util_bw = 16 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 63763 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63804 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000344779
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63798 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005642
n_activity=162 dram_eff=0.2222
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63810i bk3: 0a 63810i bk4: 4a 63776i bk5: 5a 63765i bk6: 0a 63807i bk7: 0a 63807i bk8: 0a 63808i bk9: 0a 63809i bk10: 0a 63809i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000564 
total_CMD = 63809 
util_bw = 36 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 63715 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63798 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000987321
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63807 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.269e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63810i bk3: 0a 63810i bk4: 0a 63810i bk5: 1a 63785i bk6: 0a 63808i bk7: 0a 63808i bk8: 0a 63808i bk9: 0a 63808i bk10: 0a 63808i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000063 
total_CMD = 63809 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 63781 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63807 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63801 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003761
n_activity=200 dram_eff=0.12
bk0: 1a 63785i bk1: 0a 63809i bk2: 0a 63809i bk3: 0a 63809i bk4: 5a 63774i bk5: 0a 63807i bk6: 0a 63807i bk7: 0a 63807i bk8: 0a 63807i bk9: 0a 63810i bk10: 0a 63810i bk11: 0a 63810i bk12: 0a 63810i bk13: 0a 63810i bk14: 0a 63810i bk15: 0a 63810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000376 
total_CMD = 63809 
util_bw = 24 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 63733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63801 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000658214
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63804 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002507
n_activity=78 dram_eff=0.2051
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63810i bk3: 0a 63810i bk4: 4a 63785i bk5: 0a 63808i bk6: 0a 63808i bk7: 0a 63808i bk8: 0a 63808i bk9: 0a 63809i bk10: 0a 63809i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 63809 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 63769 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63804 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63795 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007522
n_activity=105 dram_eff=0.4571
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63810i bk3: 0a 63810i bk4: 4a 63785i bk5: 8a 63741i bk6: 0a 63808i bk7: 0a 63808i bk8: 0a 63808i bk9: 0a 63809i bk10: 0a 63809i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226190
Bank_Level_Parallism_Col = 1.180723
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180723 

BW Util details:
bwutil = 0.000752 
total_CMD = 63809 
util_bw = 48 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 63722 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63795 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00282092
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63798 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005642
n_activity=149 dram_eff=0.2416
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63810i bk3: 0a 63810i bk4: 5a 63786i bk5: 4a 63769i bk6: 0a 63807i bk7: 0a 63807i bk8: 0a 63808i bk9: 0a 63809i bk10: 0a 63809i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014084
Bank_Level_Parallism_Col = 1.014493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014493 

BW Util details:
bwutil = 0.000564 
total_CMD = 63809 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 63723 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63798 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000501497
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63804 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002507
n_activity=78 dram_eff=0.2051
bk0: 0a 63809i bk1: 0a 63810i bk2: 0a 63810i bk3: 0a 63810i bk4: 0a 63810i bk5: 4a 63770i bk6: 0a 63808i bk7: 0a 63808i bk8: 0a 63808i bk9: 0a 63808i bk10: 0a 63808i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 63809 
util_bw = 16 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 63763 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63804 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106568
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=63809 n_nop=63802 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003134
n_activity=156 dram_eff=0.1282
bk0: 0a 63810i bk1: 0a 63811i bk2: 0a 63811i bk3: 0a 63811i bk4: 1a 63786i bk5: 4a 63769i bk6: 0a 63807i bk7: 0a 63807i bk8: 0a 63807i bk9: 0a 63807i bk10: 0a 63808i bk11: 0a 63809i bk12: 0a 63809i bk13: 0a 63809i bk14: 0a 63809i bk15: 0a 63809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000313 
total_CMD = 63809 
util_bw = 20 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 63735 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63809 
n_nop = 63802 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00026642

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 11, Miss = 11, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 14411
Req_Network_injected_packets_per_cycle =       0.0113 
Req_Network_conflicts_per_cycle =       0.0020
Req_Network_conflicts_per_cycle_util =       0.4677
Req_Bank_Level_Parallism =       2.6290
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 14411
Reply_Network_injected_packets_per_cycle =        0.0113
Reply_Network_conflicts_per_cycle =        0.0047
Reply_Network_conflicts_per_cycle_util =       1.1148
Reply_Bank_Level_Parallism =       2.6721
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 49414 (inst/sec)
gpgpu_simulation_rate = 14411 (cycle/sec)
gpgpu_silicon_slowdown = 78551x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 5858
gpu_sim_insn = 49262
gpu_ipc =       8.4094
gpu_tot_sim_cycle = 20269
gpu_tot_sim_insn = 98676
gpu_tot_ipc =       4.8683
gpu_tot_issued_cta = 16
gpu_occupancy = 25.8486% 
gpu_tot_occupancy = 16.9387% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0287
partiton_level_parallism_total  =       0.0163
partiton_level_parallism_util =       3.4286
partiton_level_parallism_util_total  =       2.9820
L2_BW  =       1.0389 GB/Sec
L2_BW_total  =       0.5916 GB/Sec
gpu_total_sim_rate=98676

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 316
	L1D_total_cache_miss_rate = 0.8564
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 118816
gpgpu_n_tot_w_icount = 3713
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1314	W0_Idle:33053	W0_Scoreboard:41210	W1:383	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:3061
single_issue_nums: WS0:1109	WS1:844	WS2:892	WS3:868	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 514 
max_icnt2mem_latency = 48 
maxmrqlatency = 9 
max_icnt2sh_latency = 8 
averagemflatency = 467 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 5 
mrq_lat_table:181 	18 	64 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61 	263 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	274 	55 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5552         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 13.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 12.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 17.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan  5.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000      -nan      -nan      -nan 13.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 270/32 = 8.437500
number of bytes read:
dram[0]:         0         0         0         0       256         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0       288         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0       416       256         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64         0         0         0       384       544         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0       512       256         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0       544       160         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0       160       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0       256       256         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       128       160         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0       128        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0       416       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0       384       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       128       512         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0       160       128         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0       128       384         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0       288       256         0         0         0         0         0         0         0         0         0         0 
total bytes read: 8640
Bmin_bank_accesses = 0!
chip skew: 992/160 = 6.20
number of bytes accessed:
dram[0]:         0         0         0         0       256         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0       288         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0       416       256         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64         0         0         0       384       544         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0       512       256         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0       544       160         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0       160       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0       256       256         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       128       160         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0       128        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0       416       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0       384       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       128       512         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0       160       128         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0       128       384         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0       288       256         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 8640
min_bank_accesses = 0!
chip skew: 992/160 = 6.20
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none          16    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none          17    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none          16        17    none      none      none      none      none      none      none      none      none      none  
dram[3]:         15    none      none      none          17        16    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none          22        16    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none          15        17    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none          17        17    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none          15        17    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none          15        18    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none          15        30    none      none      none      none      none      none      none      none      none      none  
dram[10]:         15    none      none      none          17        16    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none          16        15    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none          17        15    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none          18        19    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none          15        15    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none          20        15    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       503       233         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0       504         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       512       504         0         0         0         0         0         0         0         0         0         0
dram[3]:        501         0         0         0       502       514         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       501       501         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0       502       514         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       502       506         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       502       501         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       501       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        501         0         0         0       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0       501       506         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       501       507         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       501       502         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89739 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003566
n_activity=101 dram_eff=0.3168
bk0: 0a 89748i bk1: 0a 89749i bk2: 0a 89749i bk3: 0a 89749i bk4: 8a 89697i bk5: 0a 89747i bk6: 0a 89747i bk7: 0a 89747i bk8: 0a 89747i bk9: 0a 89748i bk10: 0a 89748i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000357 
total_CMD = 89748 
util_bw = 32 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 89680 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89739 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000501404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89738 n_act=1 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004011
n_activity=110 dram_eff=0.3273
bk0: 0a 89748i bk1: 0a 89749i bk2: 0a 89749i bk3: 0a 89749i bk4: 0a 89749i bk5: 9a 89689i bk6: 0a 89747i bk7: 0a 89747i bk8: 0a 89747i bk9: 0a 89747i bk10: 0a 89747i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000401 
total_CMD = 89748 
util_bw = 36 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 89674 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89738 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 9 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000902527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89725 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000936
n_activity=199 dram_eff=0.4221
bk0: 0a 89748i bk1: 0a 89749i bk2: 0a 89750i bk3: 0a 89750i bk4: 13a 89676i bk5: 8a 89703i bk6: 0a 89746i bk7: 0a 89746i bk8: 0a 89746i bk9: 0a 89747i bk10: 0a 89748i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.280374
Bank_Level_Parallism_Col = 1.273585
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273585 

BW Util details:
bwutil = 0.000936 
total_CMD = 89748 
util_bw = 84 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 89616 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89725 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0031087
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89714 n_act=3 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001382
n_activity=366 dram_eff=0.3388
bk0: 2a 89724i bk1: 0a 89748i bk2: 0a 89748i bk3: 0a 89749i bk4: 12a 89679i bk5: 17a 89655i bk6: 0a 89746i bk7: 0a 89746i bk8: 0a 89747i bk9: 0a 89748i bk10: 0a 89748i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903226
Row_Buffer_Locality_read = 0.903226
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053398
Bank_Level_Parallism_Col = 1.054187
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054187 

BW Util details:
bwutil = 0.001382 
total_CMD = 89748 
util_bw = 124 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 89521 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89714 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 31 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00428979
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89722 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00107
n_activity=235 dram_eff=0.4085
bk0: 0a 89748i bk1: 0a 89749i bk2: 0a 89750i bk3: 0a 89750i bk4: 16a 89681i bk5: 8a 89704i bk6: 0a 89746i bk7: 0a 89746i bk8: 0a 89746i bk9: 0a 89747i bk10: 0a 89748i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155172
Bank_Level_Parallism_Col = 1.147826
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.147826 

BW Util details:
bwutil = 0.001070 
total_CMD = 89748 
util_bw = 96 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 89598 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89722 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000267 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0026853
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89724 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009805
n_activity=300 dram_eff=0.2933
bk0: 0a 89748i bk1: 0a 89749i bk2: 0a 89750i bk3: 0a 89750i bk4: 17a 89684i bk5: 5a 89712i bk6: 0a 89746i bk7: 0a 89746i bk8: 0a 89746i bk9: 0a 89747i bk10: 0a 89748i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.129630
Bank_Level_Parallism_Col = 1.132075
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132075 

BW Util details:
bwutil = 0.000981 
total_CMD = 89748 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 89603 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89724 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000178277
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89725 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000936
n_activity=199 dram_eff=0.4221
bk0: 0a 89748i bk1: 0a 89749i bk2: 0a 89749i bk3: 0a 89749i bk4: 5a 89722i bk5: 16a 89671i bk6: 0a 89747i bk7: 0a 89747i bk8: 0a 89747i bk9: 0a 89748i bk10: 0a 89748i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255102
Bank_Level_Parallism_Col = 1.175258
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175258 

BW Util details:
bwutil = 0.000936 
total_CMD = 89748 
util_bw = 84 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 89620 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89725 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00265187
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89730 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007131
n_activity=183 dram_eff=0.3497
bk0: 0a 89749i bk1: 0a 89750i bk2: 0a 89750i bk3: 0a 89750i bk4: 8a 89707i bk5: 8a 89691i bk6: 0a 89746i bk7: 0a 89746i bk8: 0a 89746i bk9: 0a 89746i bk10: 0a 89747i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008850
Bank_Level_Parallism_Col = 1.009009
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009009 

BW Util details:
bwutil = 0.000713 
total_CMD = 89748 
util_bw = 64 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 89621 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89730 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000746535
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89737 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004011
n_activity=162 dram_eff=0.2222
bk0: 0a 89748i bk1: 0a 89749i bk2: 0a 89749i bk3: 0a 89749i bk4: 4a 89715i bk5: 5a 89704i bk6: 0a 89746i bk7: 0a 89746i bk8: 0a 89747i bk9: 0a 89748i bk10: 0a 89748i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000401 
total_CMD = 89748 
util_bw = 36 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 89654 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89737 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000701966
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89741 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002228
n_activity=156 dram_eff=0.1282
bk0: 0a 89748i bk1: 0a 89749i bk2: 0a 89749i bk3: 0a 89750i bk4: 4a 89713i bk5: 1a 89723i bk6: 0a 89746i bk7: 0a 89747i bk8: 0a 89747i bk9: 0a 89747i bk10: 0a 89747i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000223 
total_CMD = 89748 
util_bw = 20 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 89674 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89741 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.79962e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89719 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001159
n_activity=358 dram_eff=0.2905
bk0: 1a 89724i bk1: 0a 89748i bk2: 0a 89748i bk3: 0a 89748i bk4: 13a 89703i bk5: 12a 89663i bk6: 0a 89745i bk7: 0a 89746i bk8: 0a 89746i bk9: 0a 89749i bk10: 0a 89749i bk11: 0a 89749i bk12: 0a 89749i bk13: 0a 89749i bk14: 0a 89749i bk15: 0a 89749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053571
Bank_Level_Parallism_Col = 1.054545
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054545 

BW Util details:
bwutil = 0.001159 
total_CMD = 89748 
util_bw = 104 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 89554 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89719 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000290 
Either_Row_CoL_Bus_Util = 0.000323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00322013
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89730 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007131
n_activity=225 dram_eff=0.2844
bk0: 0a 89749i bk1: 0a 89750i bk2: 0a 89750i bk3: 0a 89750i bk4: 12a 89719i bk5: 4a 89708i bk6: 0a 89746i bk7: 0a 89746i bk8: 0a 89746i bk9: 0a 89747i bk10: 0a 89747i bk11: 0a 89747i bk12: 0a 89747i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024096
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.000713 
total_CMD = 89748 
util_bw = 64 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 89633 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89730 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000467977
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89726 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008914
n_activity=169 dram_eff=0.4734
bk0: 0a 89748i bk1: 0a 89749i bk2: 0a 89749i bk3: 0a 89749i bk4: 4a 89724i bk5: 16a 89655i bk6: 0a 89747i bk7: 0a 89747i bk8: 0a 89747i bk9: 0a 89748i bk10: 0a 89748i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.162393
Bank_Level_Parallism_Col = 1.129310
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129310 

BW Util details:
bwutil = 0.000891 
total_CMD = 89748 
util_bw = 80 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 89617 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89726 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000223 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00203904
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89737 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004011
n_activity=149 dram_eff=0.2416
bk0: 0a 89748i bk1: 0a 89749i bk2: 0a 89749i bk3: 0a 89749i bk4: 5a 89725i bk5: 4a 89708i bk6: 0a 89746i bk7: 0a 89746i bk8: 0a 89747i bk9: 0a 89748i bk10: 0a 89748i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014084
Bank_Level_Parallism_Col = 1.014493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014493 

BW Util details:
bwutil = 0.000401 
total_CMD = 89748 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 89662 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89737 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000356554
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89730 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007131
n_activity=194 dram_eff=0.3299
bk0: 0a 89749i bk1: 0a 89750i bk2: 0a 89750i bk3: 0a 89750i bk4: 4a 89715i bk5: 12a 89702i bk6: 0a 89746i bk7: 0a 89746i bk8: 0a 89746i bk9: 0a 89746i bk10: 0a 89747i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000713 
total_CMD = 89748 
util_bw = 64 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 89620 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89730 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012368
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89748 n_nop=89729 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007577
n_activity=256 dram_eff=0.2656
bk0: 0a 89749i bk1: 0a 89750i bk2: 0a 89750i bk3: 0a 89750i bk4: 9a 89692i bk5: 8a 89704i bk6: 0a 89746i bk7: 0a 89746i bk8: 0a 89746i bk9: 0a 89746i bk10: 0a 89747i bk11: 0a 89748i bk12: 0a 89748i bk13: 0a 89748i bk14: 0a 89748i bk15: 0a 89748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017391
Bank_Level_Parallism_Col = 1.017699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017699 

BW Util details:
bwutil = 0.000758 
total_CMD = 89748 
util_bw = 68 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 89615 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89748 
n_nop = 89729 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000590542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 15, Miss = 13, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 21, Miss = 19, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 21, Miss = 17, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 19, Miss = 9, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20, Miss = 18, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 21, Miss = 18, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3, Miss = 2, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 14, Miss = 13, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 11, Miss = 11, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 17, Miss = 15, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 291
L2_total_cache_miss_rate = 0.8792
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 20269
Req_Network_injected_packets_per_cycle =       0.0163 
Req_Network_conflicts_per_cycle =       0.0017
Req_Network_conflicts_per_cycle_util =       0.3063
Req_Bank_Level_Parallism =       2.9820
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 20269
Reply_Network_injected_packets_per_cycle =        0.0163
Reply_Network_conflicts_per_cycle =        0.0050
Reply_Network_conflicts_per_cycle_util =       0.8417
Reply_Bank_Level_Parallism =       2.7583
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 98676 (inst/sec)
gpgpu_simulation_rate = 20269 (cycle/sec)
gpgpu_silicon_slowdown = 55848x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 13390
gpu_sim_insn = 50912
gpu_ipc =       3.8022
gpu_tot_sim_cycle = 33659
gpu_tot_sim_insn = 149588
gpu_tot_ipc =       4.4442
gpu_tot_issued_cta = 24
gpu_occupancy = 4.8150% 
gpu_tot_occupancy = 8.6364% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0269
partiton_level_parallism_total  =       0.0205
partiton_level_parallism_util =       1.5254
partiton_level_parallism_util_total  =       1.9914
L2_BW  =       0.9739 GB/Sec
L2_BW_total  =       0.7437 GB/Sec
gpu_total_sim_rate=49862

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 662
	L1D_total_cache_miss_rate = 0.6846
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 232864
gpgpu_n_tot_w_icount = 7277
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2086	W0_Idle:141794	W0_Scoreboard:99987	W1:2153	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4587
single_issue_nums: WS0:1765	WS1:1425	WS2:2333	WS3:1754	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 514 
max_icnt2mem_latency = 48 
maxmrqlatency = 9 
max_icnt2sh_latency = 8 
averagemflatency = 370 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:265 	18 	64 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337 	347 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	634 	55 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0      5812         0         0      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382         0      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378         0      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813         0         0      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804         0         0         0      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5794         0      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      6372         0         0      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      6382         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813         0         0         0     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan  1.000000      -nan      -nan 10.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan  1.000000 15.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  1.000000      -nan      -nan 16.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan  1.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  2.000000  4.000000      -nan 18.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  2.000000  2.000000      -nan  9.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan  1.000000  8.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  1.000000  1.000000      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000      -nan      -nan      -nan 13.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  1.000000      -nan  2.000000 13.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan  5.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan  2.000000      -nan      -nan  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  2.000000      -nan  5.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000      -nan      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/53 = 6.679245
number of bytes read:
dram[0]:         0        32         0         0       320        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        96       320         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0        32       480       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        32         0         0       512       544         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        32       512       256         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64       128         0       576       416         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        64        64         0       288       608         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0        32       256       480         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0       128       192         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32         0         0         0       128        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0       416       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0        32         0        64       416       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       160       512         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0        64         0         0       256       192         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        64         0       160       448         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32         0         0         0       384       256         0         0         0         0         0         0         0         0         0         0 
total bytes read: 11328
Bmin_bank_accesses = 0!
chip skew: 1248/224 = 5.57
number of bytes accessed:
dram[0]:         0        32         0         0       320        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        96       320         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0        32       480       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        32         0         0       512       544         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        32       512       256         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64       128         0       576       416         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        64        64         0       288       608         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0        32       256       480         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0       128       192         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32         0         0         0       128        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0       416       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0        32         0        64       416       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       160       512         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0        64         0         0       256       192         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        64         0       160       448         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32         0         0         0       384       256         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 11328
min_bank_accesses = 0!
chip skew: 1248/224 = 5.57
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none          15    none      none          22        44    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none          22        25    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none          15        24        20    none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15    none      none          22        23    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none          15        32        27    none      none      none      none      none      none      none      none      none      none  
dram[5]:         15        15        15    none          19        20    none      none      none      none      none      none      none      none      none      none  
dram[6]:         15        15        15    none          22        22    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none          15        20        21    none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        15    none      none          22        26    none      none      none      none      none      none      none      none      none      none  
dram[9]:         15    none      none      none          24        26    none      none      none      none      none      none      none      none      none      none  
dram[10]:         15    none      none      none          23        21    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none          15    none          15        20        17    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none          24        23    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none          15    none      none          29        25    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none          15    none          17        20    none      none      none      none      none      none      none      none      none      none  
dram[15]:         15    none      none      none          24        23    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       501         0         0       503       501         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0       501       512       504         0         0         0         0         0         0         0         0         0         0
dram[3]:        501       501         0         0       502       514         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0       501       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        501       501       501         0       501       501         0         0         0         0         0         0         0         0         0         0
dram[6]:        501       501       501         0       502       514         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0       501       502       506         0         0         0         0         0         0         0         0         0         0
dram[8]:        501       501         0         0       502       501         0         0         0         0         0         0         0         0         0         0
dram[9]:        501         0         0         0       501       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        501         0         0         0       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       501         0       501       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0       501       506         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       501         0         0       501       507         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0       501         0       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        501         0         0         0       501       502         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149024 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003221
n_activity=301 dram_eff=0.1595
bk0: 0a 149040i bk1: 1a 149016i bk2: 0a 149039i bk3: 0a 149040i bk4: 10a 148988i bk5: 1a 149013i bk6: 0a 149036i bk7: 0a 149037i bk8: 0a 149037i bk9: 0a 149039i bk10: 0a 149039i bk11: 0a 149039i bk12: 0a 149039i bk13: 0a 149040i bk14: 0a 149040i bk15: 0a 149040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000322 
total_CMD = 149039 
util_bw = 48 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 148907 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149024 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000301934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149024 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003489
n_activity=254 dram_eff=0.2047
bk0: 0a 149040i bk1: 0a 149041i bk2: 0a 149041i bk3: 0a 149041i bk4: 3a 149016i bk5: 10a 148979i bk6: 0a 149037i bk7: 0a 149037i bk8: 0a 149037i bk9: 0a 149037i bk10: 0a 149038i bk11: 0a 149039i bk12: 0a 149039i bk13: 0a 149039i bk14: 0a 149039i bk15: 0a 149039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000349 
total_CMD = 149039 
util_bw = 52 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 148925 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149024 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000543482
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149008 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007515
n_activity=393 dram_eff=0.285
bk0: 0a 149039i bk1: 0a 149040i bk2: 0a 149042i bk3: 1a 149017i bk4: 15a 148966i bk5: 12a 148991i bk6: 0a 149037i bk7: 0a 149037i bk8: 0a 149037i bk9: 0a 149038i bk10: 0a 149039i bk11: 0a 149039i bk12: 0a 149039i bk13: 0a 149039i bk14: 0a 149039i bk15: 0a 149039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214286
Bank_Level_Parallism_Col = 1.210145
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210145 

BW Util details:
bwutil = 0.000751 
total_CMD = 149039 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 148853 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149008 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00187199
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=148999 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009662
n_activity=532 dram_eff=0.2707
bk0: 2a 149016i bk1: 1a 149015i bk2: 0a 149038i bk3: 0a 149039i bk4: 16a 148970i bk5: 17a 148946i bk6: 0a 149037i bk7: 0a 149037i bk8: 0a 149038i bk9: 0a 149039i bk10: 0a 149039i bk11: 0a 149039i bk12: 0a 149039i bk13: 0a 149039i bk14: 0a 149039i bk15: 0a 149040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046808
Bank_Level_Parallism_Col = 1.047619
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047619 

BW Util details:
bwutil = 0.000966 
total_CMD = 149039 
util_bw = 144 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 148768 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 148999 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00258322
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149011 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=313 dram_eff=0.3195
bk0: 0a 149040i bk1: 0a 149041i bk2: 0a 149042i bk3: 1a 149017i bk4: 16a 148971i bk5: 8a 148994i bk6: 0a 149036i bk7: 0a 149036i bk8: 0a 149036i bk9: 0a 149038i bk10: 0a 149039i bk11: 0a 149039i bk12: 0a 149039i bk13: 0a 149039i bk14: 0a 149039i bk15: 0a 149040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127660
Bank_Level_Parallism_Col = 1.122302
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122302 

BW Util details:
bwutil = 0.000671 
total_CMD = 149039 
util_bw = 100 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 148861 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149011 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00161703
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=148995 n_act=5 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001047
n_activity=815 dram_eff=0.1914
bk0: 2a 149015i bk1: 2a 149015i bk2: 4a 149015i bk3: 0a 149040i bk4: 18a 148974i bk5: 13a 148997i bk6: 0a 149036i bk7: 0a 149037i bk8: 0a 149037i bk9: 0a 149038i bk10: 0a 149039i bk11: 0a 149040i bk12: 0a 149040i bk13: 0a 149040i bk14: 0a 149040i bk15: 0a 149040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871795
Row_Buffer_Locality_read = 0.871795
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069307
Bank_Level_Parallism_Col = 1.071066
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071066 

BW Util details:
bwutil = 0.001047 
total_CMD = 149039 
util_bw = 156 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 148752 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 148995 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 39 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000262 
Either_Row_CoL_Bus_Util = 0.000295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000107354
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149001 n_act=5 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008857
n_activity=574 dram_eff=0.23
bk0: 1a 149015i bk1: 2a 149015i bk2: 2a 149015i bk3: 0a 149039i bk4: 9a 149012i bk5: 19a 148961i bk6: 0a 149037i bk7: 0a 149037i bk8: 0a 149038i bk9: 0a 149039i bk10: 0a 149040i bk11: 0a 149040i bk12: 0a 149040i bk13: 0a 149040i bk14: 0a 149040i bk15: 0a 149040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848485
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.162921
Bank_Level_Parallism_Col = 1.114286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114286 

BW Util details:
bwutil = 0.000886 
total_CMD = 149039 
util_bw = 132 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 148798 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149001 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 33 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0015969
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149012 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006441
n_activity=415 dram_eff=0.2313
bk0: 0a 149040i bk1: 0a 149042i bk2: 0a 149042i bk3: 1a 149017i bk4: 8a 148997i bk5: 15a 148981i bk6: 0a 149036i bk7: 0a 149037i bk8: 0a 149037i bk9: 0a 149037i bk10: 0a 149038i bk11: 0a 149039i bk12: 0a 149039i bk13: 0a 149039i bk14: 0a 149039i bk15: 0a 149039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006896
Bank_Level_Parallism_Col = 1.007042
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007042 

BW Util details:
bwutil = 0.000644 
total_CMD = 149039 
util_bw = 96 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 148856 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149012 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000449547
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149023 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003221
n_activity=340 dram_eff=0.1412
bk0: 1a 149015i bk1: 1a 149015i bk2: 0a 149039i bk3: 0a 149039i bk4: 4a 149005i bk5: 6a 148994i bk6: 0a 149037i bk7: 0a 149037i bk8: 0a 149038i bk9: 0a 149039i bk10: 0a 149039i bk11: 0a 149039i bk12: 0a 149040i bk13: 0a 149040i bk14: 0a 149040i bk15: 0a 149040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007353
Bank_Level_Parallism_Col = 1.007576
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007576 

BW Util details:
bwutil = 0.000322 
total_CMD = 149039 
util_bw = 48 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 148885 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149023 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000422708
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149029 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=256 dram_eff=0.1094
bk0: 1a 149015i bk1: 0a 149039i bk2: 0a 149039i bk3: 0a 149040i bk4: 4a 149003i bk5: 2a 149013i bk6: 0a 149036i bk7: 0a 149037i bk8: 0a 149037i bk9: 0a 149039i bk10: 0a 149039i bk11: 0a 149040i bk12: 0a 149040i bk13: 0a 149040i bk14: 0a 149040i bk15: 0a 149040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 149039 
util_bw = 28 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 148933 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149029 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.69676e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149010 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006978
n_activity=358 dram_eff=0.2905
bk0: 1a 149015i bk1: 0a 149039i bk2: 0a 149039i bk3: 0a 149039i bk4: 13a 148994i bk5: 12a 148954i bk6: 0a 149036i bk7: 0a 149037i bk8: 0a 149037i bk9: 0a 149040i bk10: 0a 149040i bk11: 0a 149040i bk12: 0a 149040i bk13: 0a 149040i bk14: 0a 149040i bk15: 0a 149040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053571
Bank_Level_Parallism_Col = 1.054545
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054545 

BW Util details:
bwutil = 0.000698 
total_CMD = 149039 
util_bw = 104 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 148845 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149010 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00193909
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149015 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005368
n_activity=425 dram_eff=0.1882
bk0: 0a 149041i bk1: 1a 149017i bk2: 0a 149040i bk3: 2a 149016i bk4: 13a 149008i bk5: 4a 148998i bk6: 0a 149036i bk7: 0a 149036i bk8: 0a 149037i bk9: 0a 149038i bk10: 0a 149038i bk11: 0a 149038i bk12: 0a 149039i bk13: 0a 149040i bk14: 0a 149040i bk15: 0a 149041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014815
Bank_Level_Parallism_Col = 1.015267
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015267 

BW Util details:
bwutil = 0.000537 
total_CMD = 149039 
util_bw = 80 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 148860 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149015 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000134 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000281805
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149016 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005636
n_activity=191 dram_eff=0.4398
bk0: 0a 149039i bk1: 0a 149040i bk2: 0a 149040i bk3: 0a 149040i bk4: 5a 149015i bk5: 16a 148946i bk6: 0a 149038i bk7: 0a 149038i bk8: 0a 149038i bk9: 0a 149039i bk10: 0a 149039i bk11: 0a 149039i bk12: 0a 149039i bk13: 0a 149039i bk14: 0a 149039i bk15: 0a 149039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161017
Bank_Level_Parallism_Col = 1.128205
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128205 

BW Util details:
bwutil = 0.000564 
total_CMD = 149039 
util_bw = 84 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 148904 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149016 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00122787
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149020 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004294
n_activity=346 dram_eff=0.185
bk0: 0a 149040i bk1: 2a 149016i bk2: 0a 149039i bk3: 0a 149039i bk4: 8a 149015i bk5: 6a 148998i bk6: 0a 149036i bk7: 0a 149036i bk8: 0a 149038i bk9: 0a 149039i bk10: 0a 149039i bk11: 0a 149039i bk12: 0a 149040i bk13: 0a 149040i bk14: 0a 149040i bk15: 0a 149040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009804
Bank_Level_Parallism_Col = 1.010101
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010101 

BW Util details:
bwutil = 0.000429 
total_CMD = 149039 
util_bw = 64 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 148901 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149020 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000214709
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149015 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005636
n_activity=360 dram_eff=0.2333
bk0: 0a 149040i bk1: 0a 149042i bk2: 2a 149017i bk3: 0a 149040i bk4: 5a 149005i bk5: 14a 148993i bk6: 0a 149037i bk7: 0a 149037i bk8: 0a 149037i bk9: 0a 149037i bk10: 0a 149038i bk11: 0a 149039i bk12: 0a 149039i bk13: 0a 149039i bk14: 0a 149039i bk15: 0a 149039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000564 
total_CMD = 149039 
util_bw = 84 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 148867 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149015 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000744772
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=149039 n_nop=149015 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005636
n_activity=400 dram_eff=0.21
bk0: 1a 149016i bk1: 0a 149040i bk2: 0a 149041i bk3: 0a 149041i bk4: 12a 148983i bk5: 8a 148995i bk6: 0a 149037i bk7: 0a 149037i bk8: 0a 149037i bk9: 0a 149037i bk10: 0a 149038i bk11: 0a 149039i bk12: 0a 149039i bk13: 0a 149039i bk14: 0a 149039i bk15: 0a 149039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013986
Bank_Level_Parallism_Col = 1.014286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014286 

BW Util details:
bwutil = 0.000564 
total_CMD = 149039 
util_bw = 84 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 148866 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149039 
n_nop = 149015 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000355612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16, Miss = 10, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 11, Miss = 5, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 19, Miss = 13, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 35, Miss = 19, Miss_rate = 0.543, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 18, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 39, Miss = 21, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 43, Miss = 22, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 29, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 17, Miss = 14, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 46, Miss = 27, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 22, Miss = 11, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 24, Miss = 13, Miss_rate = 0.542, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 26, Miss = 15, Miss_rate = 0.577, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 23, Miss = 17, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 34, Miss = 22, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 19, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 25, Miss = 18, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 35, Miss = 23, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.6281
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 33659
Req_Network_injected_packets_per_cycle =       0.0205 
Req_Network_conflicts_per_cycle =       0.0020
Req_Network_conflicts_per_cycle_util =       0.1902
Req_Bank_Level_Parallism =       1.9914
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 33659
Reply_Network_injected_packets_per_cycle =        0.0205
Reply_Network_conflicts_per_cycle =        0.0030
Reply_Network_conflicts_per_cycle_util =       0.2853
Reply_Bank_Level_Parallism =       1.9520
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 49862 (inst/sec)
gpgpu_simulation_rate = 11219 (cycle/sec)
gpgpu_silicon_slowdown = 100900x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 5628
gpu_sim_insn = 49812
gpu_ipc =       8.8507
gpu_tot_sim_cycle = 39287
gpu_tot_sim_insn = 199400
gpu_tot_ipc =       5.0755
gpu_tot_issued_cta = 32
gpu_occupancy = 23.2116% 
gpu_tot_occupancy = 9.6873% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0576
partiton_level_parallism_total  =       0.0258
partiton_level_parallism_util =       3.6818
partiton_level_parallism_util_total  =       2.3333
L2_BW  =       2.0854 GB/Sec
L2_BW_total  =       0.9359 GB/Sec
gpu_total_sim_rate=66466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 896
	L1D_total_cache_miss_rate = 0.6940
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 304928
gpgpu_n_tot_w_icount = 9529
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3030	W0_Idle:150375	W0_Scoreboard:107838	W1:2633	W2:84	W3:24	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:6074
single_issue_nums: WS0:2397	WS1:2021	WS2:2857	WS3:2254	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 514 
max_icnt2mem_latency = 67 
maxmrqlatency = 9 
max_icnt2sh_latency = 8 
averagemflatency = 348 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:265 	18 	64 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	655 	353 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1005 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	958 	55 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0      5812         0         0      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382         0      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378         0      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813         0         0      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804         0         0         0      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5794         0      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      6372         0         0      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      6382         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813         0         0         0     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan  1.000000      -nan      -nan 10.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan  1.000000 15.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  1.000000      -nan      -nan 16.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan  1.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  2.000000  4.000000      -nan 18.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  2.000000  2.000000      -nan  9.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan  1.000000  8.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  1.000000  1.000000      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000      -nan      -nan      -nan 13.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  1.000000      -nan  2.000000 13.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan  5.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan  2.000000      -nan      -nan  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  2.000000      -nan  5.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000      -nan      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/53 = 6.679245
number of bytes read:
dram[0]:         0        32         0         0       320        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        96       320         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0        32       480       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        32         0         0       512       544         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        32       512       256         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64       128         0       576       416         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        64        64         0       288       608         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0        32       256       480         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0       128       192         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32         0         0         0       128        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0       416       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0        32         0        64       416       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       160       512         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0        64         0         0       256       192         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        64         0       160       448         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32         0         0         0       384       256         0         0         0         0         0         0         0         0         0         0 
total bytes read: 11328
Bmin_bank_accesses = 0!
chip skew: 1248/224 = 5.57
number of bytes accessed:
dram[0]:         0        32         0         0       320        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        96       320         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0        32       480       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        32         0         0       512       544         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        32       512       256         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64       128         0       576       416         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        64        64         0       288       608         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0        32       256       480         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0       128       192         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32         0         0         0       128        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0       416       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0        32         0        64       416       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       160       512         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0        64         0         0       256       192         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        64         0       160       448         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32         0         0         0       384       256         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 11328
min_bank_accesses = 0!
chip skew: 1248/224 = 5.57
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none          15    none      none          25        44    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none          30        29    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none          15        26        28    none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15    none      none          30        29    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none          15        60        35    none      none      none      none      none      none      none      none      none      none  
dram[5]:         15        15        15    none          26        28    none      none      none      none      none      none      none      none      none      none  
dram[6]:         15        15        15    none          26        29    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none          15        29        28    none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        15    none      none          26        27    none      none      none      none      none      none      none      none      none      none  
dram[9]:         15    none      none      none          35        26    none      none      none      none      none      none      none      none      none      none  
dram[10]:         15    none      none      none          31        32    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none          15    none          15        25        26    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none          28        29    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none          15    none      none          29        27    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none          15    none          24        27    none      none      none      none      none      none      none      none      none      none  
dram[15]:         15    none      none      none          32        31    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       501         0         0       503       501         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0       501       512       504         0         0         0         0         0         0         0         0         0         0
dram[3]:        501       501         0         0       502       514         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0       501       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        501       501       501         0       501       501         0         0         0         0         0         0         0         0         0         0
dram[6]:        501       501       501         0       502       514         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0       501       502       506         0         0         0         0         0         0         0         0         0         0
dram[8]:        501       501         0         0       502       501         0         0         0         0         0         0         0         0         0         0
dram[9]:        501         0         0         0       501       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        501         0         0         0       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       501         0       501       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0       501       506         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       501         0         0       501       507         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0       501         0       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        501         0         0         0       501       502         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173944 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002759
n_activity=301 dram_eff=0.1595
bk0: 0a 173960i bk1: 1a 173936i bk2: 0a 173959i bk3: 0a 173960i bk4: 10a 173908i bk5: 1a 173933i bk6: 0a 173956i bk7: 0a 173957i bk8: 0a 173957i bk9: 0a 173959i bk10: 0a 173959i bk11: 0a 173959i bk12: 0a 173959i bk13: 0a 173960i bk14: 0a 173960i bk15: 0a 173960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 173959 
util_bw = 48 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 173827 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173944 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000258682
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173944 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002989
n_activity=254 dram_eff=0.2047
bk0: 0a 173960i bk1: 0a 173961i bk2: 0a 173961i bk3: 0a 173961i bk4: 3a 173936i bk5: 10a 173899i bk6: 0a 173957i bk7: 0a 173957i bk8: 0a 173957i bk9: 0a 173957i bk10: 0a 173958i bk11: 0a 173959i bk12: 0a 173959i bk13: 0a 173959i bk14: 0a 173959i bk15: 0a 173959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 173959 
util_bw = 52 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 173845 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173944 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000465627
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173928 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006438
n_activity=393 dram_eff=0.285
bk0: 0a 173959i bk1: 0a 173960i bk2: 0a 173962i bk3: 1a 173937i bk4: 15a 173886i bk5: 12a 173911i bk6: 0a 173957i bk7: 0a 173957i bk8: 0a 173957i bk9: 0a 173958i bk10: 0a 173959i bk11: 0a 173959i bk12: 0a 173959i bk13: 0a 173959i bk14: 0a 173959i bk15: 0a 173959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214286
Bank_Level_Parallism_Col = 1.210145
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210145 

BW Util details:
bwutil = 0.000644 
total_CMD = 173959 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 173773 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173928 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160383
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173919 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008278
n_activity=532 dram_eff=0.2707
bk0: 2a 173936i bk1: 1a 173935i bk2: 0a 173958i bk3: 0a 173959i bk4: 16a 173890i bk5: 17a 173866i bk6: 0a 173957i bk7: 0a 173957i bk8: 0a 173958i bk9: 0a 173959i bk10: 0a 173959i bk11: 0a 173959i bk12: 0a 173959i bk13: 0a 173959i bk14: 0a 173959i bk15: 0a 173960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046808
Bank_Level_Parallism_Col = 1.047619
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047619 

BW Util details:
bwutil = 0.000828 
total_CMD = 173959 
util_bw = 144 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 173688 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173919 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00221317
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173931 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005748
n_activity=313 dram_eff=0.3195
bk0: 0a 173960i bk1: 0a 173961i bk2: 0a 173962i bk3: 1a 173937i bk4: 16a 173891i bk5: 8a 173914i bk6: 0a 173956i bk7: 0a 173956i bk8: 0a 173956i bk9: 0a 173958i bk10: 0a 173959i bk11: 0a 173959i bk12: 0a 173959i bk13: 0a 173959i bk14: 0a 173959i bk15: 0a 173960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127660
Bank_Level_Parallism_Col = 1.122302
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122302 

BW Util details:
bwutil = 0.000575 
total_CMD = 173959 
util_bw = 100 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 173781 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173931 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00138538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173915 n_act=5 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008968
n_activity=815 dram_eff=0.1914
bk0: 2a 173935i bk1: 2a 173935i bk2: 4a 173935i bk3: 0a 173960i bk4: 18a 173894i bk5: 13a 173917i bk6: 0a 173956i bk7: 0a 173957i bk8: 0a 173957i bk9: 0a 173958i bk10: 0a 173959i bk11: 0a 173960i bk12: 0a 173960i bk13: 0a 173960i bk14: 0a 173960i bk15: 0a 173960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871795
Row_Buffer_Locality_read = 0.871795
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069307
Bank_Level_Parallism_Col = 1.071066
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071066 

BW Util details:
bwutil = 0.000897 
total_CMD = 173959 
util_bw = 156 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 173672 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173915 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 39 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.19757e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173921 n_act=5 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007588
n_activity=574 dram_eff=0.23
bk0: 1a 173935i bk1: 2a 173935i bk2: 2a 173935i bk3: 0a 173959i bk4: 9a 173932i bk5: 19a 173881i bk6: 0a 173957i bk7: 0a 173957i bk8: 0a 173958i bk9: 0a 173959i bk10: 0a 173960i bk11: 0a 173960i bk12: 0a 173960i bk13: 0a 173960i bk14: 0a 173960i bk15: 0a 173960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848485
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.162921
Bank_Level_Parallism_Col = 1.114286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114286 

BW Util details:
bwutil = 0.000759 
total_CMD = 173959 
util_bw = 132 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 173718 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173921 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 33 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00136814
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173932 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005519
n_activity=415 dram_eff=0.2313
bk0: 0a 173960i bk1: 0a 173962i bk2: 0a 173962i bk3: 1a 173937i bk4: 8a 173917i bk5: 15a 173901i bk6: 0a 173956i bk7: 0a 173957i bk8: 0a 173957i bk9: 0a 173957i bk10: 0a 173958i bk11: 0a 173959i bk12: 0a 173959i bk13: 0a 173959i bk14: 0a 173959i bk15: 0a 173959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006896
Bank_Level_Parallism_Col = 1.007042
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007042 

BW Util details:
bwutil = 0.000552 
total_CMD = 173959 
util_bw = 96 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 173776 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173932 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000385148
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173943 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002759
n_activity=340 dram_eff=0.1412
bk0: 1a 173935i bk1: 1a 173935i bk2: 0a 173959i bk3: 0a 173959i bk4: 4a 173925i bk5: 6a 173914i bk6: 0a 173957i bk7: 0a 173957i bk8: 0a 173958i bk9: 0a 173959i bk10: 0a 173959i bk11: 0a 173959i bk12: 0a 173960i bk13: 0a 173960i bk14: 0a 173960i bk15: 0a 173960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007353
Bank_Level_Parallism_Col = 1.007576
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007576 

BW Util details:
bwutil = 0.000276 
total_CMD = 173959 
util_bw = 48 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 173805 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173943 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000362154
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173949 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000161
n_activity=256 dram_eff=0.1094
bk0: 1a 173935i bk1: 0a 173959i bk2: 0a 173959i bk3: 0a 173960i bk4: 4a 173923i bk5: 2a 173933i bk6: 0a 173956i bk7: 0a 173957i bk8: 0a 173957i bk9: 0a 173959i bk10: 0a 173959i bk11: 0a 173960i bk12: 0a 173960i bk13: 0a 173960i bk14: 0a 173960i bk15: 0a 173960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000161 
total_CMD = 173959 
util_bw = 28 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 173853 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173949 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.02394e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173930 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005978
n_activity=358 dram_eff=0.2905
bk0: 1a 173935i bk1: 0a 173959i bk2: 0a 173959i bk3: 0a 173959i bk4: 13a 173914i bk5: 12a 173874i bk6: 0a 173956i bk7: 0a 173957i bk8: 0a 173957i bk9: 0a 173960i bk10: 0a 173960i bk11: 0a 173960i bk12: 0a 173960i bk13: 0a 173960i bk14: 0a 173960i bk15: 0a 173960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053571
Bank_Level_Parallism_Col = 1.054545
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054545 

BW Util details:
bwutil = 0.000598 
total_CMD = 173959 
util_bw = 104 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 173765 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173930 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00166131
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173935 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004599
n_activity=425 dram_eff=0.1882
bk0: 0a 173961i bk1: 1a 173937i bk2: 0a 173960i bk3: 2a 173936i bk4: 13a 173928i bk5: 4a 173918i bk6: 0a 173956i bk7: 0a 173956i bk8: 0a 173957i bk9: 0a 173958i bk10: 0a 173958i bk11: 0a 173958i bk12: 0a 173959i bk13: 0a 173960i bk14: 0a 173960i bk15: 0a 173961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014815
Bank_Level_Parallism_Col = 1.015267
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015267 

BW Util details:
bwutil = 0.000460 
total_CMD = 173959 
util_bw = 80 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 173780 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173935 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000241436
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173936 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004829
n_activity=191 dram_eff=0.4398
bk0: 0a 173959i bk1: 0a 173960i bk2: 0a 173960i bk3: 0a 173960i bk4: 5a 173935i bk5: 16a 173866i bk6: 0a 173958i bk7: 0a 173958i bk8: 0a 173958i bk9: 0a 173959i bk10: 0a 173959i bk11: 0a 173959i bk12: 0a 173959i bk13: 0a 173959i bk14: 0a 173959i bk15: 0a 173959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161017
Bank_Level_Parallism_Col = 1.128205
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128205 

BW Util details:
bwutil = 0.000483 
total_CMD = 173959 
util_bw = 84 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 173824 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173936 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105197
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173940 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003679
n_activity=346 dram_eff=0.185
bk0: 0a 173960i bk1: 2a 173936i bk2: 0a 173959i bk3: 0a 173959i bk4: 8a 173935i bk5: 6a 173918i bk6: 0a 173956i bk7: 0a 173956i bk8: 0a 173958i bk9: 0a 173959i bk10: 0a 173959i bk11: 0a 173959i bk12: 0a 173960i bk13: 0a 173960i bk14: 0a 173960i bk15: 0a 173960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009804
Bank_Level_Parallism_Col = 1.010101
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010101 

BW Util details:
bwutil = 0.000368 
total_CMD = 173959 
util_bw = 64 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 173821 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173940 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000183951
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173935 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004829
n_activity=360 dram_eff=0.2333
bk0: 0a 173960i bk1: 0a 173962i bk2: 2a 173937i bk3: 0a 173960i bk4: 5a 173925i bk5: 14a 173913i bk6: 0a 173957i bk7: 0a 173957i bk8: 0a 173957i bk9: 0a 173957i bk10: 0a 173958i bk11: 0a 173959i bk12: 0a 173959i bk13: 0a 173959i bk14: 0a 173959i bk15: 0a 173959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000483 
total_CMD = 173959 
util_bw = 84 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 173787 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173935 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000638081
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173959 n_nop=173935 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004829
n_activity=400 dram_eff=0.21
bk0: 1a 173936i bk1: 0a 173960i bk2: 0a 173961i bk3: 0a 173961i bk4: 12a 173903i bk5: 8a 173915i bk6: 0a 173957i bk7: 0a 173957i bk8: 0a 173957i bk9: 0a 173957i bk10: 0a 173958i bk11: 0a 173959i bk12: 0a 173959i bk13: 0a 173959i bk14: 0a 173959i bk15: 0a 173959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013986
Bank_Level_Parallism_Col = 1.014286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014286 

BW Util details:
bwutil = 0.000483 
total_CMD = 173959 
util_bw = 84 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 173786 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173959 
n_nop = 173935 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000304669

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 13, Miss = 5, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25, Miss = 13, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 44, Miss = 19, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 47, Miss = 18, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 54, Miss = 21, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52, Miss = 22, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 91, Miss = 12, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 62, Miss = 29, Miss_rate = 0.468, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 62, Miss = 27, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 12, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 17, Miss = 8, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 44, Miss = 13, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 38, Miss = 15, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 34, Miss = 17, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 6, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 49, Miss = 22, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 40, Miss = 18, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 15, Miss = 8, Miss_rate = 0.533, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 51, Miss = 23, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.4276
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 39287
Req_Network_injected_packets_per_cycle =       0.0258 
Req_Network_conflicts_per_cycle =       0.0050
Req_Network_conflicts_per_cycle_util =       0.4483
Req_Bank_Level_Parallism =       2.3333
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 39287
Reply_Network_injected_packets_per_cycle =        0.0258
Reply_Network_conflicts_per_cycle =        0.0026
Reply_Network_conflicts_per_cycle_util =       0.2285
Reply_Bank_Level_Parallism =       2.2964
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 66466 (inst/sec)
gpgpu_simulation_rate = 13095 (cycle/sec)
gpgpu_silicon_slowdown = 86445x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 13095
gpu_sim_insn = 59590
gpu_ipc =       4.5506
gpu_tot_sim_cycle = 52382
gpu_tot_sim_insn = 258990
gpu_tot_ipc =       4.9443
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4583% 
gpu_tot_occupancy = 10.0461% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1107
partiton_level_parallism_total  =       0.0471
partiton_level_parallism_util =       1.3653
partiton_level_parallism_util_total  =       1.6466
L2_BW  =       4.0111 GB/Sec
L2_BW_total  =       1.7046 GB/Sec
gpu_total_sim_rate=64747

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2244
	L1D_total_cache_miss_rate = 0.5359
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 670016
gpgpu_n_tot_w_icount = 20938
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 50
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4488	W0_Idle:234191	W0_Scoreboard:246939	W1:10675	W2:925	W3:282	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7561
single_issue_nums: WS0:6613	WS1:5439	WS2:4933	WS3:3953	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 514 
max_icnt2mem_latency = 67 
maxmrqlatency = 9 
max_icnt2sh_latency = 8 
averagemflatency = 303 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:551 	21 	66 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1803 	655 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2455 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2406 	57 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396         0      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084         0      7714         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794         0      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806         0      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000  6.000000  3.000000  4.000000 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  5.000000  3.000000  3.000000  3.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan  2.000000 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  5.000000  4.000000  3.000000  1.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.000000  6.000000  3.000000  7.000000 21.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000  5.000000  2.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  7.000000  2.000000  1.000000 19.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  3.000000  2.000000  6.000000  9.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  3.000000  2.000000  1.000000  2.000000  4.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  3.000000  4.000000  3.000000      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  3.000000      -nan  1.000000      -nan 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  6.000000      -nan  6.000000 19.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  3.000000      -nan  2.000000  6.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  3.000000  6.000000  2.000000  4.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  1.000000  5.000000  2.000000  9.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  3.000000  1.000000  6.000000  3.000000 17.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/88 = 7.329545
number of bytes read:
dram[0]:       160       192        96       128       384       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:       160        96        96        96       352       448         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0        64       640       512         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160       128        96        32       704       640         0         0         0         0         0         0         0         0         0         0 
dram[4]:        96       192        96       224       672       320         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128       128       160        64       640       640         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64       224        64        32       608       768         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192        96        64       192       288       800         0         0         0         0         0         0         0         0         0         0 
dram[8]:        96        64        32        64       128       320         0         0         0         0         0         0         0         0         0         0 
dram[9]:        96       128        96         0       192       192         0         0         0         0         0         0         0         0         0         0 
dram[10]:        96         0        32         0       512       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32       192         0       192       608       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192        96         0        64       192       672         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96       192        64       128       512       256         0         0         0         0         0         0         0         0         0         0 
dram[14]:        96        32       160        64       288       576         0         0         0         0         0         0         0         0         0         0 
dram[15]:        96        32       192        96       544       352         0         0         0         0         0         0         0         0         0         0 
total bytes read: 20640
Bmin_bank_accesses = 0!
chip skew: 1760/704 = 2.50
number of bytes accessed:
dram[0]:       160       192        96       128       384       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:       160        96        96        96       352       448         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0        64       640       512         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160       128        96        32       704       640         0         0         0         0         0         0         0         0         0         0 
dram[4]:        96       192        96       224       672       320         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128       128       160        64       640       640         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64       224        64        32       608       768         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192        96        64       192       288       800         0         0         0         0         0         0         0         0         0         0 
dram[8]:        96        64        32        64       128       320         0         0         0         0         0         0         0         0         0         0 
dram[9]:        96       128        96         0       192       192         0         0         0         0         0         0         0         0         0         0 
dram[10]:        96         0        32         0       512       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32       192         0       192       608       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192        96         0        64       192       672         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96       192        64       128       512       256         0         0         0         0         0         0         0         0         0         0 
dram[14]:        96        32       160        64       288       576         0         0         0         0         0         0         0         0         0         0 
dram[15]:        96        32       192        96       544       352         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 20640
min_bank_accesses = 0!
chip skew: 1760/704 = 2.50
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         15        15        15        15        38        62    none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        15        15        15        35        44    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none          15        39        45    none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15        15        15        40        46    none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        15        15        15        62        45    none      none      none      none      none      none      none      none      none      none  
dram[5]:         15        15        15        15        45        45    none      none      none      none      none      none      none      none      none      none  
dram[6]:         15        15        15        15        37        47    none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        15        15        15        49        40    none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        15        15        15        46        50    none      none      none      none      none      none      none      none      none      none  
dram[9]:         15        15        15    none          41        47    none      none      none      none      none      none      none      none      none      none  
dram[10]:         15    none          15    none          47        55    none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        15    none          15        42        64    none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        15    none          15        61        42    none      none      none      none      none      none      none      none      none      none  
dram[13]:         15        15        15        15        34        39    none      none      none      none      none      none      none      none      none      none  
dram[14]:         15        15        15        15        39        43    none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        15        15        15        53        44    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        502       501       501       501       503       501         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502       501       503       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0       501       512       504         0         0         0         0         0         0         0         0         0         0
dram[3]:        501       501       501       503       502       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        501       502       501       501       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        501       501       501       501       501       501         0         0         0         0         0         0         0         0         0         0
dram[6]:        501       501       501       501       502       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        503       501       501       501       502       506         0         0         0         0         0         0         0         0         0         0
dram[8]:        501       501       501       501       502       501         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       501         0       501       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        501         0       501         0       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0       501       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        501       503         0       501       501       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501       501       501       501       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        501       503       501       501       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        501       501       501       501       501       502         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231904 n_act=6 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005863
n_activity=772 dram_eff=0.1762
bk0: 5a 231921i bk1: 6a 231915i bk2: 3a 231920i bk3: 4a 231919i bk4: 12a 231890i bk5: 4a 231915i bk6: 0a 231938i bk7: 0a 231939i bk8: 0a 231941i bk9: 0a 231945i bk10: 0a 231945i bk11: 0a 231945i bk12: 0a 231945i bk13: 0a 231946i bk14: 0a 231947i bk15: 0a 231947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.823529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004695
Bank_Level_Parallism_Col = 1.004831
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004831 

BW Util details:
bwutil = 0.000586 
total_CMD = 231944 
util_bw = 136 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 231652 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231904 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 34 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000202635
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231899 n_act=6 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006726
n_activity=908 dram_eff=0.1718
bk0: 5a 231922i bk1: 3a 231916i bk2: 3a 231918i bk3: 3a 231917i bk4: 11a 231920i bk5: 14a 231883i bk6: 0a 231941i bk7: 0a 231941i bk8: 0a 231942i bk9: 0a 231942i bk10: 0a 231943i bk11: 0a 231944i bk12: 0a 231945i bk13: 0a 231945i bk14: 0a 231946i bk15: 0a 231946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090909
Bank_Level_Parallism_Col = 1.073529
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073529 

BW Util details:
bwutil = 0.000673 
total_CMD = 231944 
util_bw = 156 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 231648 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231899 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 39 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000357845
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231903 n_act=3 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006553
n_activity=613 dram_eff=0.248
bk0: 0a 231944i bk1: 0a 231945i bk2: 0a 231947i bk3: 2a 231922i bk4: 20a 231871i bk5: 16a 231896i bk6: 0a 231942i bk7: 0a 231942i bk8: 0a 231942i bk9: 0a 231943i bk10: 0a 231944i bk11: 0a 231944i bk12: 0a 231944i bk13: 0a 231944i bk14: 0a 231944i bk15: 0a 231944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.921053
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.195946
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.195946 

BW Util details:
bwutil = 0.000655 
total_CMD = 231944 
util_bw = 152 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 231718 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231903 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 38 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120288
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231883 n_act=6 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009485
n_activity=947 dram_eff=0.2323
bk0: 5a 231920i bk1: 4a 231920i bk2: 3a 231919i bk3: 1a 231919i bk4: 22a 231872i bk5: 20a 231850i bk6: 0a 231941i bk7: 0a 231941i bk8: 0a 231942i bk9: 0a 231944i bk10: 0a 231944i bk11: 0a 231944i bk12: 0a 231944i bk13: 0a 231945i bk14: 0a 231945i bk15: 0a 231946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890909
Row_Buffer_Locality_read = 0.890909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035948
Bank_Level_Parallism_Col = 1.036667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036667 

BW Util details:
bwutil = 0.000949 
total_CMD = 231944 
util_bw = 220 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 231546 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231883 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 55 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00165988
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231888 n_act=6 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008623
n_activity=806 dram_eff=0.2481
bk0: 3a 231923i bk1: 6a 231922i bk2: 3a 231921i bk3: 7a 231920i bk4: 21a 231871i bk5: 10a 231897i bk6: 0a 231940i bk7: 0a 231941i bk8: 0a 231941i bk9: 0a 231943i bk10: 0a 231944i bk11: 0a 231944i bk12: 0a 231944i bk13: 0a 231944i bk14: 0a 231944i bk15: 0a 231948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087866
Bank_Level_Parallism_Col = 1.085470
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085470 

BW Util details:
bwutil = 0.000862 
total_CMD = 231944 
util_bw = 200 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 231602 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231888 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00103904
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231883 n_act=6 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009485
n_activity=1187 dram_eff=0.1853
bk0: 4a 231920i bk1: 4a 231920i bk2: 5a 231920i bk3: 2a 231921i bk4: 20a 231878i bk5: 20a 231902i bk6: 0a 231941i bk7: 0a 231942i bk8: 0a 231942i bk9: 0a 231943i bk10: 0a 231944i bk11: 0a 231945i bk12: 0a 231945i bk13: 0a 231945i bk14: 0a 231945i bk15: 0a 231945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890909
Row_Buffer_Locality_read = 0.890909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057851
Bank_Level_Parallism_Col = 1.059322
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059322 

BW Util details:
bwutil = 0.000949 
total_CMD = 231944 
util_bw = 220 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 231569 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231883 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 55 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.89822e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231883 n_act=6 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009485
n_activity=1020 dram_eff=0.2157
bk0: 2a 231920i bk1: 7a 231908i bk2: 2a 231920i bk3: 1a 231920i bk4: 19a 231914i bk5: 24a 231866i bk6: 0a 231942i bk7: 0a 231942i bk8: 0a 231943i bk9: 0a 231944i bk10: 0a 231945i bk11: 0a 231945i bk12: 0a 231945i bk13: 0a 231945i bk14: 0a 231945i bk15: 0a 231945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890909
Row_Buffer_Locality_read = 0.890909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121849
Bank_Level_Parallism_Col = 1.085470
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085470 

BW Util details:
bwutil = 0.000949 
total_CMD = 231944 
util_bw = 220 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 231583 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231883 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 55 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00105198
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231887 n_act=6 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008795
n_activity=963 dram_eff=0.2118
bk0: 6a 231911i bk1: 3a 231919i bk2: 2a 231921i bk3: 6a 231920i bk4: 9a 231900i bk5: 25a 231882i bk6: 0a 231939i bk7: 0a 231940i bk8: 0a 231941i bk9: 0a 231941i bk10: 0a 231942i bk11: 0a 231945i bk12: 0a 231946i bk13: 0a 231946i bk14: 0a 231946i bk15: 0a 231947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090909
Bank_Level_Parallism_Col = 1.054852
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054852 

BW Util details:
bwutil = 0.000880 
total_CMD = 231944 
util_bw = 204 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 231589 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231887 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 51 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000288863
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231916 n_act=6 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=577 dram_eff=0.1525
bk0: 3a 231920i bk1: 2a 231922i bk2: 1a 231921i bk3: 2a 231915i bk4: 4a 231908i bk5: 10a 231898i bk6: 0a 231941i bk7: 0a 231942i bk8: 0a 231943i bk9: 0a 231944i bk10: 0a 231944i bk11: 0a 231944i bk12: 0a 231945i bk13: 0a 231945i bk14: 0a 231945i bk15: 0a 231945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075269
Bank_Level_Parallism_Col = 1.071823
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071823 

BW Util details:
bwutil = 0.000379 
total_CMD = 231944 
util_bw = 88 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 231716 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231916 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 22 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000357845
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231917 n_act=5 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=612 dram_eff=0.1438
bk0: 3a 231917i bk1: 4a 231911i bk2: 3a 231919i bk3: 0a 231944i bk4: 6a 231907i bk5: 6a 231917i bk6: 0a 231940i bk7: 0a 231941i bk8: 0a 231942i bk9: 0a 231944i bk10: 0a 231944i bk11: 0a 231945i bk12: 0a 231945i bk13: 0a 231945i bk14: 0a 231946i bk15: 0a 231946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772727
Row_Buffer_Locality_read = 0.772727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012422
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012422 

BW Util details:
bwutil = 0.000379 
total_CMD = 231944 
util_bw = 88 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 231727 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231917 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 22 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.46708e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231908 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005519
n_activity=546 dram_eff=0.2344
bk0: 3a 231921i bk1: 0a 231945i bk2: 1a 231920i bk3: 0a 231943i bk4: 16a 231898i bk5: 12a 231858i bk6: 0a 231940i bk7: 0a 231941i bk8: 0a 231941i bk9: 0a 231944i bk10: 0a 231945i bk11: 0a 231945i bk12: 0a 231946i bk13: 0a 231946i bk14: 0a 231946i bk15: 0a 231946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045455
Bank_Level_Parallism_Col = 1.046392
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046392 

BW Util details:
bwutil = 0.000552 
total_CMD = 231944 
util_bw = 128 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 231702 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231908 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00124599
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231903 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006208
n_activity=807 dram_eff=0.1784
bk0: 1a 231922i bk1: 6a 231921i bk2: 0a 231944i bk3: 6a 231920i bk4: 19a 231912i bk5: 4a 231902i bk6: 0a 231940i bk7: 0a 231941i bk8: 0a 231942i bk9: 0a 231943i bk10: 0a 231943i bk11: 0a 231944i bk12: 0a 231945i bk13: 0a 231946i bk14: 0a 231946i bk15: 0a 231947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011429
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.000621 
total_CMD = 231944 
util_bw = 144 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 231677 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231903 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000181078
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231901 n_act=5 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006553
n_activity=583 dram_eff=0.2607
bk0: 6a 231911i bk1: 3a 231915i bk2: 0a 231943i bk3: 2a 231919i bk4: 6a 231919i bk5: 21a 231848i bk6: 0a 231942i bk7: 0a 231942i bk8: 0a 231942i bk9: 0a 231943i bk10: 0a 231945i bk11: 0a 231945i bk12: 0a 231945i bk13: 0a 231945i bk14: 0a 231946i bk15: 0a 231946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868421
Row_Buffer_Locality_read = 0.868421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084821
Bank_Level_Parallism_Col = 1.068182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000655 
total_CMD = 231944 
util_bw = 152 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 231663 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231901 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 38 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000952816
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231899 n_act=6 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006726
n_activity=862 dram_eff=0.181
bk0: 3a 231921i bk1: 6a 231913i bk2: 2a 231919i bk3: 4a 231918i bk4: 16a 231918i bk5: 8a 231901i bk6: 0a 231941i bk7: 0a 231941i bk8: 0a 231943i bk9: 0a 231944i bk10: 0a 231944i bk11: 0a 231944i bk12: 0a 231946i bk13: 0a 231946i bk14: 0a 231946i bk15: 0a 231946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009756
Bank_Level_Parallism_Col = 1.010050
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010050 

BW Util details:
bwutil = 0.000673 
total_CMD = 231944 
util_bw = 156 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 231641 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231899 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 39 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000137964
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231900 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006553
n_activity=786 dram_eff=0.1934
bk0: 3a 231921i bk1: 1a 231914i bk2: 5a 231916i bk3: 2a 231920i bk4: 9a 231908i bk5: 18a 231895i bk6: 0a 231941i bk7: 0a 231941i bk8: 0a 231942i bk9: 0a 231942i bk10: 0a 231944i bk11: 0a 231945i bk12: 0a 231945i bk13: 0a 231945i bk14: 0a 231945i bk15: 0a 231945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101449
Bank_Level_Parallism_Col = 1.059406
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059406 

BW Util details:
bwutil = 0.000655 
total_CMD = 231944 
util_bw = 152 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 231644 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231900 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000478564
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231944 n_nop=231897 n_act=6 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007071
n_activity=899 dram_eff=0.1824
bk0: 3a 231922i bk1: 1a 231922i bk2: 6a 231916i bk3: 3a 231920i bk4: 17a 231885i bk5: 11a 231898i bk6: 0a 231942i bk7: 0a 231942i bk8: 0a 231942i bk9: 0a 231942i bk10: 0a 231943i bk11: 0a 231944i bk12: 0a 231944i bk13: 0a 231944i bk14: 0a 231944i bk15: 0a 231945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.853659
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016667
Bank_Level_Parallism_Col = 1.017094
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017094 

BW Util details:
bwutil = 0.000707 
total_CMD = 231944 
util_bw = 164 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 231623 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231944 
n_nop = 231897 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 41 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000258683

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53, Miss = 25, Miss_rate = 0.472, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 43, Miss = 29, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 48, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 75, Miss = 22, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 94, Miss = 35, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 101, Miss = 32, Miss_rate = 0.317, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 113, Miss = 36, Miss_rate = 0.319, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 102, Miss = 39, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 123, Miss = 27, Miss_rate = 0.220, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 151, Miss = 44, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 68, Miss = 22, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 151, Miss = 50, Miss_rate = 0.331, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 66, Miss = 30, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 95, Miss = 31, Miss_rate = 0.326, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 82, Miss = 36, Miss_rate = 0.439, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 64, Miss = 25, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 23, Miss = 19, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 42, Miss = 24, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 26, Miss = 13, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 77, Miss = 17, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 91, Miss = 25, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 35, Miss = 18, Miss_rate = 0.514, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 96, Miss = 36, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 43, Miss = 25, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 110, Miss = 41, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 78, Miss = 40, Miss_rate = 0.513, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 29, Miss = 25, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 113, Miss = 39, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 52, Miss = 27, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 122, Miss = 47, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 951
L2_total_cache_miss_rate = 0.3858
L2_total_cache_pending_hits = 13
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 52382
Req_Network_injected_packets_per_cycle =       0.0471 
Req_Network_conflicts_per_cycle =       0.0047
Req_Network_conflicts_per_cycle_util =       0.1637
Req_Bank_Level_Parallism =       1.6466
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 52382
Reply_Network_injected_packets_per_cycle =        0.0471
Reply_Network_conflicts_per_cycle =        0.0023
Reply_Network_conflicts_per_cycle_util =       0.0806
Reply_Bank_Level_Parallism =       1.6143
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 64747 (inst/sec)
gpgpu_simulation_rate = 13095 (cycle/sec)
gpgpu_silicon_slowdown = 86445x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 5692
gpu_sim_insn = 52892
gpu_ipc =       9.2923
gpu_tot_sim_cycle = 58074
gpu_tot_sim_insn = 311882
gpu_tot_ipc =       5.3704
gpu_tot_issued_cta = 48
gpu_occupancy = 30.5988% 
gpu_tot_occupancy = 10.8815% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1082
partiton_level_parallism_total  =       0.0531
partiton_level_parallism_util =       3.6886
partiton_level_parallism_util_total  =       1.8516
L2_BW  =       3.9202 GB/Sec
L2_BW_total  =       1.9218 GB/Sec
gpu_total_sim_rate=62376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2624
	L1D_total_cache_miss_rate = 0.5463
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 770112
gpgpu_n_tot_w_icount = 24066
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 50
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6109	W0_Idle:243395	W0_Scoreboard:254542	W1:10939	W2:1285	W3:726	W4:252	W5:108	W6:36	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8975
single_issue_nums: WS0:7401	WS1:6215	WS2:5721	WS3:4729	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 514 
max_icnt2mem_latency = 101 
maxmrqlatency = 9 
max_icnt2sh_latency = 8 
averagemflatency = 300 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:551 	21 	66 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2262 	812 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2912 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3022 	57 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396         0      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084         0      7714         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794         0      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806         0      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000  6.000000  3.000000  4.000000 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  5.000000  3.000000  3.000000  3.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan  2.000000 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  5.000000  4.000000  3.000000  1.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.000000  6.000000  3.000000  7.000000 21.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000  5.000000  2.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  7.000000  2.000000  1.000000 19.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  3.000000  2.000000  6.000000  9.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  3.000000  2.000000  1.000000  2.000000  4.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  3.000000  4.000000  3.000000      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  3.000000      -nan  1.000000      -nan 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  6.000000      -nan  6.000000 19.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  3.000000      -nan  2.000000  6.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  3.000000  6.000000  2.000000  4.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  1.000000  5.000000  2.000000  9.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  3.000000  1.000000  6.000000  3.000000 17.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/88 = 7.329545
number of bytes read:
dram[0]:       160       192        96       128       384       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:       160        96        96        96       352       448         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0        64       640       512         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160       128        96        32       704       640         0         0         0         0         0         0         0         0         0         0 
dram[4]:        96       192        96       224       672       320         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128       128       160        64       640       640         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64       224        64        32       608       768         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192        96        64       192       288       800         0         0         0         0         0         0         0         0         0         0 
dram[8]:        96        64        32        64       128       320         0         0         0         0         0         0         0         0         0         0 
dram[9]:        96       128        96         0       192       192         0         0         0         0         0         0         0         0         0         0 
dram[10]:        96         0        32         0       512       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32       192         0       192       608       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192        96         0        64       192       672         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96       192        64       128       512       256         0         0         0         0         0         0         0         0         0         0 
dram[14]:        96        32       160        64       288       576         0         0         0         0         0         0         0         0         0         0 
dram[15]:        96        32       192        96       544       352         0         0         0         0         0         0         0         0         0         0 
total bytes read: 20640
Bmin_bank_accesses = 0!
chip skew: 1760/704 = 2.50
number of bytes accessed:
dram[0]:       160       192        96       128       384       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:       160        96        96        96       352       448         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0        64       640       512         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160       128        96        32       704       640         0         0         0         0         0         0         0         0         0         0 
dram[4]:        96       192        96       224       672       320         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128       128       160        64       640       640         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64       224        64        32       608       768         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192        96        64       192       288       800         0         0         0         0         0         0         0         0         0         0 
dram[8]:        96        64        32        64       128       320         0         0         0         0         0         0         0         0         0         0 
dram[9]:        96       128        96         0       192       192         0         0         0         0         0         0         0         0         0         0 
dram[10]:        96         0        32         0       512       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32       192         0       192       608       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192        96         0        64       192       672         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96       192        64       128       512       256         0         0         0         0         0         0         0         0         0         0 
dram[14]:        96        32       160        64       288       576         0         0         0         0         0         0         0         0         0         0 
dram[15]:        96        32       192        96       544       352         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 20640
min_bank_accesses = 0!
chip skew: 1760/704 = 2.50
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         15        15        15        15        45        62    none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        15        15        15        40        51    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none          15        45        54    none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15        15        15        50        55    none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        15        15        15       116        53    none      none      none      none      none      none      none      none      none      none  
dram[5]:         15        15        15        15        58        52    none      none      none      none      none      none      none      none      none      none  
dram[6]:         15        15        15        15        43        57    none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        15        15        15        62        48    none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        15        15        15        54        56    none      none      none      none      none      none      none      none      none      none  
dram[9]:         15        15        15    none          51        52    none      none      none      none      none      none      none      none      none      none  
dram[10]:         15    none          15    none          59        70    none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        15    none          15        51        80    none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        15    none          15        66        50    none      none      none      none      none      none      none      none      none      none  
dram[13]:         15        15        15        15        38        43    none      none      none      none      none      none      none      none      none      none  
dram[14]:         15        15        15        15        48        53    none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        15        15        15        62        52    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        502       501       501       501       503       501         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502       501       503       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0       501       512       504         0         0         0         0         0         0         0         0         0         0
dram[3]:        501       501       501       503       502       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        501       502       501       501       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        501       501       501       501       501       501         0         0         0         0         0         0         0         0         0         0
dram[6]:        501       501       501       501       502       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        503       501       501       501       502       506         0         0         0         0         0         0         0         0         0         0
dram[8]:        501       501       501       501       502       501         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       501         0       501       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        501         0       501         0       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0       501       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        501       503         0       501       501       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501       501       501       501       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        501       503       501       501       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        501       501       501       501       501       502         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257108 n_act=6 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005289
n_activity=772 dram_eff=0.1762
bk0: 5a 257125i bk1: 6a 257119i bk2: 3a 257124i bk3: 4a 257123i bk4: 12a 257094i bk5: 4a 257119i bk6: 0a 257142i bk7: 0a 257143i bk8: 0a 257145i bk9: 0a 257149i bk10: 0a 257149i bk11: 0a 257149i bk12: 0a 257149i bk13: 0a 257150i bk14: 0a 257151i bk15: 0a 257151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.823529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004695
Bank_Level_Parallism_Col = 1.004831
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004831 

BW Util details:
bwutil = 0.000529 
total_CMD = 257148 
util_bw = 136 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 256856 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257108 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 34 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000182774
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257103 n_act=6 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006067
n_activity=908 dram_eff=0.1718
bk0: 5a 257126i bk1: 3a 257120i bk2: 3a 257122i bk3: 3a 257121i bk4: 11a 257124i bk5: 14a 257087i bk6: 0a 257145i bk7: 0a 257145i bk8: 0a 257146i bk9: 0a 257146i bk10: 0a 257147i bk11: 0a 257148i bk12: 0a 257149i bk13: 0a 257149i bk14: 0a 257150i bk15: 0a 257150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090909
Bank_Level_Parallism_Col = 1.073529
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073529 

BW Util details:
bwutil = 0.000607 
total_CMD = 257148 
util_bw = 156 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 256852 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257103 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 39 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000322771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257107 n_act=3 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005911
n_activity=613 dram_eff=0.248
bk0: 0a 257148i bk1: 0a 257149i bk2: 0a 257151i bk3: 2a 257126i bk4: 20a 257075i bk5: 16a 257100i bk6: 0a 257146i bk7: 0a 257146i bk8: 0a 257146i bk9: 0a 257147i bk10: 0a 257148i bk11: 0a 257148i bk12: 0a 257148i bk13: 0a 257148i bk14: 0a 257148i bk15: 0a 257148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.921053
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.195946
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.195946 

BW Util details:
bwutil = 0.000591 
total_CMD = 257148 
util_bw = 152 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 256922 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257107 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 38 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00108498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257087 n_act=6 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008555
n_activity=947 dram_eff=0.2323
bk0: 5a 257124i bk1: 4a 257124i bk2: 3a 257123i bk3: 1a 257123i bk4: 22a 257076i bk5: 20a 257054i bk6: 0a 257145i bk7: 0a 257145i bk8: 0a 257146i bk9: 0a 257148i bk10: 0a 257148i bk11: 0a 257148i bk12: 0a 257148i bk13: 0a 257149i bk14: 0a 257149i bk15: 0a 257150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890909
Row_Buffer_Locality_read = 0.890909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035948
Bank_Level_Parallism_Col = 1.036667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036667 

BW Util details:
bwutil = 0.000856 
total_CMD = 257148 
util_bw = 220 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 256750 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257087 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 55 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00149719
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257092 n_act=6 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007778
n_activity=806 dram_eff=0.2481
bk0: 3a 257127i bk1: 6a 257126i bk2: 3a 257125i bk3: 7a 257124i bk4: 21a 257075i bk5: 10a 257101i bk6: 0a 257144i bk7: 0a 257145i bk8: 0a 257145i bk9: 0a 257147i bk10: 0a 257148i bk11: 0a 257148i bk12: 0a 257148i bk13: 0a 257148i bk14: 0a 257148i bk15: 0a 257152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087866
Bank_Level_Parallism_Col = 1.085470
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085470 

BW Util details:
bwutil = 0.000778 
total_CMD = 257148 
util_bw = 200 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 256806 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257092 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000937203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257087 n_act=6 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008555
n_activity=1187 dram_eff=0.1853
bk0: 4a 257124i bk1: 4a 257124i bk2: 5a 257124i bk3: 2a 257125i bk4: 20a 257082i bk5: 20a 257106i bk6: 0a 257145i bk7: 0a 257146i bk8: 0a 257146i bk9: 0a 257147i bk10: 0a 257148i bk11: 0a 257149i bk12: 0a 257149i bk13: 0a 257149i bk14: 0a 257149i bk15: 0a 257149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890909
Row_Buffer_Locality_read = 0.890909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057851
Bank_Level_Parallism_Col = 1.059322
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059322 

BW Util details:
bwutil = 0.000856 
total_CMD = 257148 
util_bw = 220 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 256773 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257087 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 55 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.2221e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257087 n_act=6 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008555
n_activity=1020 dram_eff=0.2157
bk0: 2a 257124i bk1: 7a 257112i bk2: 2a 257124i bk3: 1a 257124i bk4: 19a 257118i bk5: 24a 257070i bk6: 0a 257146i bk7: 0a 257146i bk8: 0a 257147i bk9: 0a 257148i bk10: 0a 257149i bk11: 0a 257149i bk12: 0a 257149i bk13: 0a 257149i bk14: 0a 257149i bk15: 0a 257149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890909
Row_Buffer_Locality_read = 0.890909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121849
Bank_Level_Parallism_Col = 1.085470
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085470 

BW Util details:
bwutil = 0.000856 
total_CMD = 257148 
util_bw = 220 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 256787 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257087 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 55 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00094887
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257091 n_act=6 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007933
n_activity=963 dram_eff=0.2118
bk0: 6a 257115i bk1: 3a 257123i bk2: 2a 257125i bk3: 6a 257124i bk4: 9a 257104i bk5: 25a 257086i bk6: 0a 257143i bk7: 0a 257144i bk8: 0a 257145i bk9: 0a 257145i bk10: 0a 257146i bk11: 0a 257149i bk12: 0a 257150i bk13: 0a 257150i bk14: 0a 257150i bk15: 0a 257151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090909
Bank_Level_Parallism_Col = 1.054852
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054852 

BW Util details:
bwutil = 0.000793 
total_CMD = 257148 
util_bw = 204 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 256793 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257091 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 51 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00026055
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257120 n_act=6 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003422
n_activity=577 dram_eff=0.1525
bk0: 3a 257124i bk1: 2a 257126i bk2: 1a 257125i bk3: 2a 257119i bk4: 4a 257112i bk5: 10a 257102i bk6: 0a 257145i bk7: 0a 257146i bk8: 0a 257147i bk9: 0a 257148i bk10: 0a 257148i bk11: 0a 257148i bk12: 0a 257149i bk13: 0a 257149i bk14: 0a 257149i bk15: 0a 257149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075269
Bank_Level_Parallism_Col = 1.071823
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071823 

BW Util details:
bwutil = 0.000342 
total_CMD = 257148 
util_bw = 88 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 256920 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257120 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 22 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000322771
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257121 n_act=5 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003422
n_activity=612 dram_eff=0.1438
bk0: 3a 257121i bk1: 4a 257115i bk2: 3a 257123i bk3: 0a 257148i bk4: 6a 257111i bk5: 6a 257121i bk6: 0a 257144i bk7: 0a 257145i bk8: 0a 257146i bk9: 0a 257148i bk10: 0a 257148i bk11: 0a 257149i bk12: 0a 257149i bk13: 0a 257149i bk14: 0a 257150i bk15: 0a 257150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772727
Row_Buffer_Locality_read = 0.772727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012422
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012422 

BW Util details:
bwutil = 0.000342 
total_CMD = 257148 
util_bw = 88 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 256931 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257121 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 22 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.83322e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257112 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004978
n_activity=546 dram_eff=0.2344
bk0: 3a 257125i bk1: 0a 257149i bk2: 1a 257124i bk3: 0a 257147i bk4: 16a 257102i bk5: 12a 257062i bk6: 0a 257144i bk7: 0a 257145i bk8: 0a 257145i bk9: 0a 257148i bk10: 0a 257149i bk11: 0a 257149i bk12: 0a 257150i bk13: 0a 257150i bk14: 0a 257150i bk15: 0a 257150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045455
Bank_Level_Parallism_Col = 1.046392
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046392 

BW Util details:
bwutil = 0.000498 
total_CMD = 257148 
util_bw = 128 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 256906 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257112 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00112387
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257107 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00056
n_activity=807 dram_eff=0.1784
bk0: 1a 257126i bk1: 6a 257125i bk2: 0a 257148i bk3: 6a 257124i bk4: 19a 257116i bk5: 4a 257106i bk6: 0a 257144i bk7: 0a 257145i bk8: 0a 257146i bk9: 0a 257147i bk10: 0a 257147i bk11: 0a 257148i bk12: 0a 257149i bk13: 0a 257150i bk14: 0a 257150i bk15: 0a 257151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011429
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.000560 
total_CMD = 257148 
util_bw = 144 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 256881 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257107 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00016333
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257105 n_act=5 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005911
n_activity=583 dram_eff=0.2607
bk0: 6a 257115i bk1: 3a 257119i bk2: 0a 257147i bk3: 2a 257123i bk4: 6a 257123i bk5: 21a 257052i bk6: 0a 257146i bk7: 0a 257146i bk8: 0a 257146i bk9: 0a 257147i bk10: 0a 257149i bk11: 0a 257149i bk12: 0a 257149i bk13: 0a 257149i bk14: 0a 257150i bk15: 0a 257150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868421
Row_Buffer_Locality_read = 0.868421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084821
Bank_Level_Parallism_Col = 1.068182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000591 
total_CMD = 257148 
util_bw = 152 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 256867 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257105 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 38 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000859427
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257103 n_act=6 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006067
n_activity=862 dram_eff=0.181
bk0: 3a 257125i bk1: 6a 257117i bk2: 2a 257123i bk3: 4a 257122i bk4: 16a 257122i bk5: 8a 257105i bk6: 0a 257145i bk7: 0a 257145i bk8: 0a 257147i bk9: 0a 257148i bk10: 0a 257148i bk11: 0a 257148i bk12: 0a 257150i bk13: 0a 257150i bk14: 0a 257150i bk15: 0a 257150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009756
Bank_Level_Parallism_Col = 1.010050
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010050 

BW Util details:
bwutil = 0.000607 
total_CMD = 257148 
util_bw = 156 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 256845 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257103 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 39 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124442
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257104 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005911
n_activity=786 dram_eff=0.1934
bk0: 3a 257125i bk1: 1a 257118i bk2: 5a 257120i bk3: 2a 257124i bk4: 9a 257112i bk5: 18a 257099i bk6: 0a 257145i bk7: 0a 257145i bk8: 0a 257146i bk9: 0a 257146i bk10: 0a 257148i bk11: 0a 257149i bk12: 0a 257149i bk13: 0a 257149i bk14: 0a 257149i bk15: 0a 257149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101449
Bank_Level_Parallism_Col = 1.059406
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059406 

BW Util details:
bwutil = 0.000591 
total_CMD = 257148 
util_bw = 152 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 256848 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257104 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000431658
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=257148 n_nop=257101 n_act=6 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006378
n_activity=899 dram_eff=0.1824
bk0: 3a 257126i bk1: 1a 257126i bk2: 6a 257120i bk3: 3a 257124i bk4: 17a 257089i bk5: 11a 257102i bk6: 0a 257146i bk7: 0a 257146i bk8: 0a 257146i bk9: 0a 257146i bk10: 0a 257147i bk11: 0a 257148i bk12: 0a 257148i bk13: 0a 257148i bk14: 0a 257148i bk15: 0a 257149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.853659
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016667
Bank_Level_Parallism_Col = 1.017094
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017094 

BW Util details:
bwutil = 0.000638 
total_CMD = 257148 
util_bw = 164 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 256827 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257148 
n_nop = 257101 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 41 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000159 
Either_Row_CoL_Bus_Util = 0.000183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000233329

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61, Miss = 25, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 47, Miss = 29, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 11, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 113, Miss = 48, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 89, Miss = 22, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 35, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 125, Miss = 32, Miss_rate = 0.256, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 36, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 122, Miss = 39, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 27, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 187, Miss = 44, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 83, Miss = 22, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 186, Miss = 50, Miss_rate = 0.269, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 78, Miss = 30, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 117, Miss = 31, Miss_rate = 0.265, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 101, Miss = 36, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 25, Miss_rate = 0.329, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 23, Miss = 19, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 50, Miss = 24, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 100, Miss = 17, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 115, Miss = 25, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 46, Miss = 18, Miss_rate = 0.391, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 116, Miss = 36, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 47, Miss = 25, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 133, Miss = 41, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 91, Miss = 40, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 29, Miss = 25, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 140, Miss = 39, Miss_rate = 0.279, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 60, Miss = 27, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 145, Miss = 47, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 951
L2_total_cache_miss_rate = 0.3087
L2_total_cache_pending_hits = 13
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 58074
Req_Network_injected_packets_per_cycle =       0.0531 
Req_Network_conflicts_per_cycle =       0.0112
Req_Network_conflicts_per_cycle_util =       0.3894
Req_Bank_Level_Parallism =       1.8516
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0042
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 58074
Reply_Network_injected_packets_per_cycle =        0.0531
Reply_Network_conflicts_per_cycle =        0.0021
Reply_Network_conflicts_per_cycle_util =       0.0726
Reply_Bank_Level_Parallism =       1.8188
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 62376 (inst/sec)
gpgpu_simulation_rate = 11614 (cycle/sec)
gpgpu_silicon_slowdown = 97468x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 13020
gpu_sim_insn = 105919
gpu_ipc =       8.1351
gpu_tot_sim_cycle = 71094
gpu_tot_sim_insn = 417801
gpu_tot_ipc =       5.8767
gpu_tot_issued_cta = 56
gpu_occupancy = 24.0033% 
gpu_tot_occupancy = 14.9694% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4533
partiton_level_parallism_total  =       0.1264
partiton_level_parallism_util =       2.0136
partiton_level_parallism_util_total  =       1.9550
L2_BW  =      16.4204 GB/Sec
L2_BW_total  =       4.5770 GB/Sec
gpu_total_sim_rate=69633

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 14
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 5
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 11, Reservation_fails = 8
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 6990
	L1D_total_cache_miss_rate = 0.3721
	L1D_total_cache_pending_hits = 115
	L1D_total_cache_reservation_fails = 50
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 112
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 50
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 1727456
gpgpu_n_tot_w_icount = 53983
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1766
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10073	W0_Idle:275202	W0_Scoreboard:428331	W1:22057	W2:8494	W3:5903	W4:2640	W5:1108	W6:284	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:10389
single_issue_nums: WS0:14927	WS1:13300	WS2:13343	WS3:12413	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 527 
max_icnt2mem_latency = 101 
maxmrqlatency = 9 
max_icnt2sh_latency = 9 
averagemflatency = 285 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1607 	22 	68 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7099 	1790 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8778 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8817 	163 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5800      5811      6366      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396      6431      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084      5795      7714      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794      6368      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806      6360      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 19.000000 17.000000 14.000000 11.000000 14.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 20.000000 11.000000 15.000000 17.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000  9.000000  7.000000 17.000000 29.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 18.000000 27.000000 20.000000  8.000000 26.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 11.000000 20.000000  7.000000 20.000000 25.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 25.000000 21.000000 12.000000 17.000000 22.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.000000 19.000000 10.000000 15.000000 32.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 13.000000  6.000000 17.000000 12.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 20.000000 11.000000 14.000000 17.000000  8.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 25.000000 16.000000  2.000000  9.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 14.000000 13.000000 13.000000 20.000000 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 31.000000 17.000000 17.000000 29.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 18.000000 25.000000 12.000000  9.000000 22.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  7.000000 27.000000 12.000000 14.000000 26.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 15.000000 18.000000 17.000000 16.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 25.000000 12.000000 22.000000 18.000000 30.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of bytes read:
dram[0]:       608       544       448       352       448       576         0         0         0         0         0         0         0         0         0         0 
dram[1]:       768       640       352       480       544       736         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       288       224       544       928       672         0         0         0         0         0         0         0         0         0         0 
dram[3]:       576       864       640       256       832       832         0         0         0         0         0         0         0         0         0         0 
dram[4]:       352       640       224       640       800       416         0         0         0         0         0         0         0         0         0         0 
dram[5]:       800       672       384       544       704       800         0         0         0         0         0         0         0         0         0         0 
dram[6]:       352       608       320       480      1024       992         0         0         0         0         0         0         0         0         0         0 
dram[7]:       640       416       192       544       384      1088         0         0         0         0         0         0         0         0         0         0 
dram[8]:       640       352       448       544       256       832         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       800       512        64       288       448         0         0         0         0         0         0         0         0         0         0 
dram[10]:       448       416       416       640       640       512         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       992       544       544       928       288         0         0         0         0         0         0         0         0         0         0 
dram[12]:       576       800       384       288       704       832         0         0         0         0         0         0         0         0         0         0 
dram[13]:       224       864       384       448       832       512         0         0         0         0         0         0         0         0         0         0 
dram[14]:       768       480       576       544       512       704         0         0         0         0         0         0         0         0         0         0 
dram[15]:       800       384       704       576       960       672         0         0         0         0         0         0         0         0         0         0 
total bytes read: 54528
Bmin_bank_accesses = 0!
chip skew: 4096/2624 = 1.56
number of bytes accessed:
dram[0]:       608       544       448       352       448       576         0         0         0         0         0         0         0         0         0         0 
dram[1]:       768       640       352       480       544       736         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       288       224       544       928       672         0         0         0         0         0         0         0         0         0         0 
dram[3]:       576       864       640       256       832       832         0         0         0         0         0         0         0         0         0         0 
dram[4]:       352       640       224       640       800       416         0         0         0         0         0         0         0         0         0         0 
dram[5]:       800       672       384       544       704       800         0         0         0         0         0         0         0         0         0         0 
dram[6]:       352       608       320       480      1024       992         0         0         0         0         0         0         0         0         0         0 
dram[7]:       640       416       192       544       384      1088         0         0         0         0         0         0         0         0         0         0 
dram[8]:       640       352       448       544       256       832         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       800       512        64       288       448         0         0         0         0         0         0         0         0         0         0 
dram[10]:       448       416       416       640       640       512         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       992       544       544       928       288         0         0         0         0         0         0         0         0         0         0 
dram[12]:       576       800       384       288       704       832         0         0         0         0         0         0         0         0         0         0 
dram[13]:       224       864       384       448       832       512         0         0         0         0         0         0         0         0         0         0 
dram[14]:       768       480       576       544       512       704         0         0         0         0         0         0         0         0         0         0 
dram[15]:       800       384       704       576       960       672         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 54528
min_bank_accesses = 0!
chip skew: 4096/2624 = 1.56
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        16        15        15        72        71    none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        16        15        15        70        68    none      none      none      none      none      none      none      none      none      none  
dram[2]:         15        15        15        15        63       105    none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15        15        15       107        89    none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        15        15        15       141        94    none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15        16        15       137       105    none      none      none      none      none      none      none      none      none      none  
dram[6]:         15        16        15        15        80       110    none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        15        16        15       130        98    none      none      none      none      none      none      none      none      none      none  
dram[8]:         16        16        15        15        68        67    none      none      none      none      none      none      none      none      none      none  
dram[9]:         15        15        15        15       102        73    none      none      none      none      none      none      none      none      none      none  
dram[10]:         16        15        15        15       117       156    none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        15        15        15        94       116    none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        15        15        15        67        96    none      none      none      none      none      none      none      none      none      none  
dram[13]:         15        15        15        15        75        62    none      none      none      none      none      none      none      none      none      none  
dram[14]:         15        15        15        15        99       104    none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        16        16        15        99        79    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       520       501       501       503       501         0         0         0         0         0         0         0         0         0         0
dram[1]:        511       523       501       503       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       524       505       501       512       504         0         0         0         0         0         0         0         0         0         0
dram[3]:        527       520       501       503       502       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        501       519       501       501       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        510       526       501       504       501       501         0         0         0         0         0         0         0         0         0         0
dram[6]:        511       522       502       502       502       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       526       501       503       502       506         0         0         0         0         0         0         0         0         0         0
dram[8]:        516       512       508       503       502       501         0         0         0         0         0         0         0         0         0         0
dram[9]:        522       519       503       501       501       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        519       520       502       502       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        516       517       503       501       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521       504       501       502       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        513       519       501       501       501       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        522       524       503       501       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        526       513       504       502       501       502         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314702 n_act=6 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001182
n_activity=1619 dram_eff=0.2298
bk0: 19a 314770i bk1: 17a 314748i bk2: 14a 314773i bk3: 11a 314776i bk4: 14a 314747i bk5: 18a 314759i bk6: 0a 314795i bk7: 0a 314796i bk8: 0a 314798i bk9: 0a 314802i bk10: 0a 314802i bk11: 0a 314802i bk12: 0a 314802i bk13: 0a 314803i bk14: 0a 314804i bk15: 0a 314804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935484
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015773
Bank_Level_Parallism_Col = 1.016077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016077 

BW Util details:
bwutil = 0.001182 
total_CMD = 314801 
util_bw = 372 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 314247 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314702 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 93 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000171537
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314685 n_act=6 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001398
n_activity=1911 dram_eff=0.2302
bk0: 24a 314770i bk1: 20a 314757i bk2: 11a 314775i bk3: 15a 314770i bk4: 17a 314775i bk5: 23a 314734i bk6: 0a 314798i bk7: 0a 314798i bk8: 0a 314799i bk9: 0a 314799i bk10: 0a 314800i bk11: 0a 314801i bk12: 0a 314802i bk13: 0a 314802i bk14: 0a 314803i bk15: 0a 314803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.059937
Bank_Level_Parallism_Col = 1.048077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048077 

BW Util details:
bwutil = 0.001398 
total_CMD = 314801 
util_bw = 440 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 314201 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314685 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 110 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000349 
Either_Row_CoL_Bus_Util = 0.000368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000289071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314700 n_act=6 n_pre=0 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001207
n_activity=1583 dram_eff=0.2401
bk0: 12a 314769i bk1: 9a 314770i bk2: 7a 314779i bk3: 17a 314772i bk4: 29a 314720i bk5: 21a 314748i bk6: 0a 314798i bk7: 0a 314798i bk8: 0a 314798i bk9: 0a 314799i bk10: 0a 314800i bk11: 0a 314802i bk12: 0a 314802i bk13: 0a 314803i bk14: 0a 314803i bk15: 0a 314803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936842
Row_Buffer_Locality_read = 0.936842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103560
Bank_Level_Parallism_Col = 1.101974
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101974 

BW Util details:
bwutil = 0.001207 
total_CMD = 314801 
util_bw = 380 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 314263 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314700 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 95 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000886274
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314670 n_act=6 n_pre=0 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001588
n_activity=1760 dram_eff=0.2841
bk0: 18a 314766i bk1: 27a 314755i bk2: 20a 314755i bk3: 8a 314773i bk4: 26a 314728i bk5: 26a 314703i bk6: 0a 314798i bk7: 0a 314798i bk8: 0a 314799i bk9: 0a 314801i bk10: 0a 314801i bk11: 0a 314801i bk12: 0a 314801i bk13: 0a 314802i bk14: 0a 314802i bk15: 0a 314803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952000
Row_Buffer_Locality_read = 0.952000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.032184
Bank_Level_Parallism_Col = 1.032634
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032634 

BW Util details:
bwutil = 0.001588 
total_CMD = 314801 
util_bw = 500 
Wasted_Col = 204 
Wasted_Row = 0 
Idle = 314097 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314670 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 125 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00122617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314699 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00122
n_activity=1579 dram_eff=0.2432
bk0: 11a 314780i bk1: 20a 314775i bk2: 7a 314777i bk3: 20a 314772i bk4: 25a 314728i bk5: 13a 314752i bk6: 0a 314797i bk7: 0a 314798i bk8: 0a 314798i bk9: 0a 314800i bk10: 0a 314801i bk11: 0a 314801i bk12: 0a 314801i bk13: 0a 314801i bk14: 0a 314801i bk15: 0a 314805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070707
Bank_Level_Parallism_Col = 1.068493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068493 

BW Util details:
bwutil = 0.001220 
total_CMD = 314801 
util_bw = 384 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 314267 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314699 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000305 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000765563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314673 n_act=6 n_pre=0 n_ref_event=0 n_req=122 n_rd=122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00155
n_activity=1986 dram_eff=0.2457
bk0: 25a 314749i bk1: 21a 314777i bk2: 12a 314774i bk3: 17a 314772i bk4: 22a 314731i bk5: 25a 314755i bk6: 0a 314798i bk7: 0a 314799i bk8: 0a 314799i bk9: 0a 314800i bk10: 0a 314801i bk11: 0a 314802i bk12: 0a 314802i bk13: 0a 314802i bk14: 0a 314802i bk15: 0a 314802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950820
Row_Buffer_Locality_read = 0.950820
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042493
Bank_Level_Parallism_Col = 1.043228
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043228 

BW Util details:
bwutil = 0.001550 
total_CMD = 314801 
util_bw = 488 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 314144 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314673 
Read = 122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 122 
total_req = 122 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 122 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.35322e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314677 n_act=6 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001499
n_activity=1942 dram_eff=0.243
bk0: 11a 314772i bk1: 19a 314758i bk2: 10a 314777i bk3: 15a 314769i bk4: 32a 314763i bk5: 31a 314721i bk6: 0a 314799i bk7: 0a 314799i bk8: 0a 314800i bk9: 0a 314801i bk10: 0a 314802i bk11: 0a 314802i bk12: 0a 314802i bk13: 0a 314802i bk14: 0a 314802i bk15: 0a 314802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949153
Row_Buffer_Locality_read = 0.949153
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087613
Bank_Level_Parallism_Col = 1.061162
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061162 

BW Util details:
bwutil = 0.001499 
total_CMD = 314801 
util_bw = 472 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 314166 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314677 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 118 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000375 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000775093
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314693 n_act=6 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001296
n_activity=1779 dram_eff=0.2293
bk0: 20a 314762i bk1: 13a 314776i bk2: 6a 314777i bk3: 17a 314770i bk4: 12a 314753i bk5: 34a 314737i bk6: 0a 314796i bk7: 0a 314797i bk8: 0a 314798i bk9: 0a 314798i bk10: 0a 314799i bk11: 0a 314802i bk12: 0a 314803i bk13: 0a 314803i bk14: 0a 314803i bk15: 0a 314804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073718
Bank_Level_Parallism_Col = 1.045603
Bank_Level_Parallism_Ready = 1.009804
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045603 

BW Util details:
bwutil = 0.001296 
total_CMD = 314801 
util_bw = 408 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 314232 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314693 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 102 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000212833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314699 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00122
n_activity=1572 dram_eff=0.2443
bk0: 20a 314755i bk1: 11a 314773i bk2: 14a 314774i bk3: 17a 314770i bk4: 8a 314762i bk5: 26a 314737i bk6: 0a 314798i bk7: 0a 314799i bk8: 0a 314800i bk9: 0a 314801i bk10: 0a 314801i bk11: 0a 314801i bk12: 0a 314802i bk13: 0a 314802i bk14: 0a 314802i bk15: 0a 314802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044444
Bank_Level_Parallism_Col = 1.041935
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041935 

BW Util details:
bwutil = 0.001220 
total_CMD = 314801 
util_bw = 384 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 314237 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314699 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000305 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000279542
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314713 n_act=6 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001042
n_activity=1565 dram_eff=0.2096
bk0: 16a 314758i bk1: 25a 314743i bk2: 16a 314766i bk3: 2a 314777i bk4: 9a 314761i bk5: 14a 314768i bk6: 0a 314796i bk7: 0a 314798i bk8: 0a 314799i bk9: 0a 314801i bk10: 0a 314801i bk11: 0a 314802i bk12: 0a 314802i bk13: 0a 314802i bk14: 0a 314803i bk15: 0a 314803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926829
Row_Buffer_Locality_read = 0.926829
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012987
Bank_Level_Parallism_Col = 1.013245
Bank_Level_Parallism_Ready = 1.024390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013245 

BW Util details:
bwutil = 0.001042 
total_CMD = 314801 
util_bw = 328 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 314294 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314713 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 82 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.98854e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314699 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00122
n_activity=1476 dram_eff=0.2602
bk0: 14a 314774i bk1: 13a 314754i bk2: 13a 314771i bk3: 20a 314755i bk4: 20a 314743i bk5: 16a 314713i bk6: 0a 314797i bk7: 0a 314798i bk8: 0a 314798i bk9: 0a 314801i bk10: 0a 314802i bk11: 0a 314802i bk12: 0a 314803i bk13: 0a 314803i bk14: 0a 314803i bk15: 0a 314804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023936
Bank_Level_Parallism_Col = 1.024324
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024324 

BW Util details:
bwutil = 0.001220 
total_CMD = 314801 
util_bw = 384 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 314222 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314699 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000305 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0010324
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314680 n_act=6 n_pre=0 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001461
n_activity=1874 dram_eff=0.2455
bk0: 12a 314773i bk1: 31a 314758i bk2: 17a 314769i bk3: 17a 314774i bk4: 29a 314756i bk5: 9a 314756i bk6: 0a 314796i bk7: 0a 314797i bk8: 0a 314798i bk9: 0a 314799i bk10: 0a 314799i bk11: 0a 314802i bk12: 0a 314803i bk13: 0a 314804i bk14: 0a 314804i bk15: 0a 314805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947826
Row_Buffer_Locality_read = 0.947826
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009119
Bank_Level_Parallism_Col = 1.009288
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009288 

BW Util details:
bwutil = 0.001461 
total_CMD = 314801 
util_bw = 460 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 314161 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314680 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 115 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000365 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000133418
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314683 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001423
n_activity=1674 dram_eff=0.2676
bk0: 18a 314761i bk1: 25a 314762i bk2: 12a 314766i bk3: 9a 314774i bk4: 22a 314753i bk5: 26a 314704i bk6: 0a 314799i bk7: 0a 314799i bk8: 0a 314799i bk9: 0a 314800i bk10: 0a 314802i bk11: 0a 314802i bk12: 0a 314802i bk13: 0a 314802i bk14: 0a 314803i bk15: 0a 314803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053476
Bank_Level_Parallism_Col = 1.043360
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043360 

BW Util details:
bwutil = 0.001423 
total_CMD = 314801 
util_bw = 448 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 314172 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314683 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000356 
Either_Row_CoL_Bus_Util = 0.000375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000778269
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314693 n_act=6 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001296
n_activity=1797 dram_eff=0.227
bk0: 7a 314778i bk1: 27a 314751i bk2: 12a 314774i bk3: 14a 314774i bk4: 26a 314769i bk5: 16a 314752i bk6: 0a 314798i bk7: 0a 314798i bk8: 0a 314800i bk9: 0a 314801i bk10: 0a 314801i bk11: 0a 314801i bk12: 0a 314803i bk13: 0a 314803i bk14: 0a 314803i bk15: 0a 314803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009967
Bank_Level_Parallism_Col = 1.010170
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010170 

BW Util details:
bwutil = 0.001296 
total_CMD = 314801 
util_bw = 408 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 314227 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314693 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 102 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000101652
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314683 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001423
n_activity=1843 dram_eff=0.2431
bk0: 24a 314773i bk1: 15a 314754i bk2: 18a 314769i bk3: 17a 314776i bk4: 16a 314764i bk5: 22a 314746i bk6: 0a 314798i bk7: 0a 314798i bk8: 0a 314799i bk9: 0a 314799i bk10: 0a 314801i bk11: 0a 314802i bk12: 0a 314802i bk13: 0a 314802i bk14: 0a 314802i bk15: 0a 314802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066667
Bank_Level_Parallism_Col = 1.038710
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038710 

BW Util details:
bwutil = 0.001423 
total_CMD = 314801 
util_bw = 448 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 314190 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314683 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000356 
Either_Row_CoL_Bus_Util = 0.000375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00035578
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314801 n_nop=314667 n_act=6 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001626
n_activity=2184 dram_eff=0.2344
bk0: 25a 314771i bk1: 12a 314774i bk2: 22a 314761i bk3: 18a 314772i bk4: 30a 314734i bk5: 21a 314734i bk6: 0a 314799i bk7: 0a 314799i bk8: 0a 314799i bk9: 0a 314799i bk10: 0a 314800i bk11: 0a 314801i bk12: 0a 314801i bk13: 0a 314801i bk14: 0a 314801i bk15: 0a 314802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012987
Bank_Level_Parallism_Col = 1.013193
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013193 

BW Util details:
bwutil = 0.001626 
total_CMD = 314801 
util_bw = 512 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 314098 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314801 
n_nop = 314667 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 128 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000235069

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159, Miss = 58, Miss_rate = 0.365, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 183, Miss = 71, Miss_rate = 0.388, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 88, Miss = 47, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 314, Miss = 90, Miss_rate = 0.287, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 157, Miss = 45, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 385, Miss = 79, Miss_rate = 0.205, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 349, Miss = 76, Miss_rate = 0.218, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 362, Miss = 74, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 66, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 398, Miss = 56, Miss_rate = 0.141, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 552, Miss = 92, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 244, Miss = 54, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 529, Miss = 100, Miss_rate = 0.189, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 271, Miss = 67, Miss_rate = 0.247, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 303, Miss = 67, Miss_rate = 0.221, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 373, Miss = 68, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 204, Miss = 62, Miss_rate = 0.304, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 140, Miss = 70, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 176, Miss = 55, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 123, Miss = 51, Miss_rate = 0.415, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 323, Miss = 51, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 355, Miss = 63, Miss_rate = 0.177, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 208, Miss = 58, Miss_rate = 0.279, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 346, Miss = 84, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 164, Miss = 78, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 391, Miss = 78, Miss_rate = 0.199, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 291, Miss = 95, Miss_rate = 0.326, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[27]: Access = 122, Miss = 50, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 396, Miss = 77, Miss_rate = 0.194, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 161, Miss = 59, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 266, Miss = 89, Miss_rate = 0.335, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 394, Miss = 93, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 2223
L2_total_cache_miss_rate = 0.2475
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1872
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4850
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 71094
Req_Network_injected_packets_per_cycle =       0.1264 
Req_Network_conflicts_per_cycle =       0.0138
Req_Network_conflicts_per_cycle_util =       0.2133
Req_Bank_Level_Parallism =       1.9550
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0043
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0039

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 71094
Reply_Network_injected_packets_per_cycle =        0.1264
Reply_Network_conflicts_per_cycle =        0.0072
Reply_Network_conflicts_per_cycle_util =       0.1095
Reply_Bank_Level_Parallism =       1.9145
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0027
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 69633 (inst/sec)
gpgpu_simulation_rate = 11849 (cycle/sec)
gpgpu_silicon_slowdown = 95535x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
kernel_stream_id = 0
gpu_sim_cycle = 5695
gpu_sim_insn = 65168
gpu_ipc =      11.4430
gpu_tot_sim_cycle = 76789
gpu_tot_sim_insn = 482969
gpu_tot_ipc =       6.2896
gpu_tot_issued_cta = 64
gpu_occupancy = 31.1363% 
gpu_tot_occupancy = 15.4141% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1124
partiton_level_parallism_total  =       0.1253
partiton_level_parallism_util =       3.7647
partiton_level_parallism_util_total  =       2.0195
L2_BW  =       4.0708 GB/Sec
L2_BW_total  =       4.5395 GB/Sec
gpu_total_sim_rate=68995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 14
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 5
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 11, Reservation_fails = 8
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 7382
	L1D_total_cache_miss_rate = 0.3801
	L1D_total_cache_pending_hits = 115
	L1D_total_cache_reservation_fails = 50
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 112
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 50
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 1829856
gpgpu_n_tot_w_icount = 57183
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1766
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11777	W0_Idle:284523	W0_Scoreboard:435894	W1:22057	W2:8494	W3:5903	W4:2640	W5:1108	W6:296	W7:72	W8:120	W9:192	W10:204	W11:168	W12:252	W13:204	W14:169	W15:75	W16:26	W17:42	W18:26	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11797
single_issue_nums: WS0:15727	WS1:14100	WS2:14143	WS3:13213	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 527 
max_icnt2mem_latency = 105 
maxmrqlatency = 9 
max_icnt2sh_latency = 9 
averagemflatency = 285 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1607 	22 	68 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7536 	1993 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9213 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9457 	163 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5800      5811      6366      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396      6431      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084      5795      7714      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794      6368      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806      6360      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 19.000000 17.000000 14.000000 11.000000 14.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 20.000000 11.000000 15.000000 17.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000  9.000000  7.000000 17.000000 29.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 18.000000 27.000000 20.000000  8.000000 26.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 11.000000 20.000000  7.000000 20.000000 25.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 25.000000 21.000000 12.000000 17.000000 22.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.000000 19.000000 10.000000 15.000000 32.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 13.000000  6.000000 17.000000 12.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 20.000000 11.000000 14.000000 17.000000  8.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 25.000000 16.000000  2.000000  9.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 14.000000 13.000000 13.000000 20.000000 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 31.000000 17.000000 17.000000 29.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 18.000000 25.000000 12.000000  9.000000 22.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  7.000000 27.000000 12.000000 14.000000 26.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 15.000000 18.000000 17.000000 16.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 25.000000 12.000000 22.000000 18.000000 30.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of bytes read:
dram[0]:       608       544       448       352       448       576         0         0         0         0         0         0         0         0         0         0 
dram[1]:       768       640       352       480       544       736         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       288       224       544       928       672         0         0         0         0         0         0         0         0         0         0 
dram[3]:       576       864       640       256       832       832         0         0         0         0         0         0         0         0         0         0 
dram[4]:       352       640       224       640       800       416         0         0         0         0         0         0         0         0         0         0 
dram[5]:       800       672       384       544       704       800         0         0         0         0         0         0         0         0         0         0 
dram[6]:       352       608       320       480      1024       992         0         0         0         0         0         0         0         0         0         0 
dram[7]:       640       416       192       544       384      1088         0         0         0         0         0         0         0         0         0         0 
dram[8]:       640       352       448       544       256       832         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       800       512        64       288       448         0         0         0         0         0         0         0         0         0         0 
dram[10]:       448       416       416       640       640       512         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       992       544       544       928       288         0         0         0         0         0         0         0         0         0         0 
dram[12]:       576       800       384       288       704       832         0         0         0         0         0         0         0         0         0         0 
dram[13]:       224       864       384       448       832       512         0         0         0         0         0         0         0         0         0         0 
dram[14]:       768       480       576       544       512       704         0         0         0         0         0         0         0         0         0         0 
dram[15]:       800       384       704       576       960       672         0         0         0         0         0         0         0         0         0         0 
total bytes read: 54528
Bmin_bank_accesses = 0!
chip skew: 4096/2624 = 1.56
number of bytes accessed:
dram[0]:       608       544       448       352       448       576         0         0         0         0         0         0         0         0         0         0 
dram[1]:       768       640       352       480       544       736         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       288       224       544       928       672         0         0         0         0         0         0         0         0         0         0 
dram[3]:       576       864       640       256       832       832         0         0         0         0         0         0         0         0         0         0 
dram[4]:       352       640       224       640       800       416         0         0         0         0         0         0         0         0         0         0 
dram[5]:       800       672       384       544       704       800         0         0         0         0         0         0         0         0         0         0 
dram[6]:       352       608       320       480      1024       992         0         0         0         0         0         0         0         0         0         0 
dram[7]:       640       416       192       544       384      1088         0         0         0         0         0         0         0         0         0         0 
dram[8]:       640       352       448       544       256       832         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       800       512        64       288       448         0         0         0         0         0         0         0         0         0         0 
dram[10]:       448       416       416       640       640       512         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       992       544       544       928       288         0         0         0         0         0         0         0         0         0         0 
dram[12]:       576       800       384       288       704       832         0         0         0         0         0         0         0         0         0         0 
dram[13]:       224       864       384       448       832       512         0         0         0         0         0         0         0         0         0         0 
dram[14]:       768       480       576       544       512       704         0         0         0         0         0         0         0         0         0         0 
dram[15]:       800       384       704       576       960       672         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 54528
min_bank_accesses = 0!
chip skew: 4096/2624 = 1.56
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        16        15        15        79        71    none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        16        15        15        73        72    none      none      none      none      none      none      none      none      none      none  
dram[2]:         15        15        15        15        67       113    none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15        15        15       115        96    none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        15        15        15       189       101    none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15        16        15       148       111    none      none      none      none      none      none      none      none      none      none  
dram[6]:         15        16        15        15        84       117    none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        15        16        15       140       105    none      none      none      none      none      none      none      none      none      none  
dram[8]:         16        16        15        15        72        70    none      none      none      none      none      none      none      none      none      none  
dram[9]:         15        15        15        15       109        75    none      none      none      none      none      none      none      none      none      none  
dram[10]:         16        15        15        15       126       167    none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        15        15        15       101       122    none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        15        15        15        69       103    none      none      none      none      none      none      none      none      none      none  
dram[13]:         15        15        15        15        79        64    none      none      none      none      none      none      none      none      none      none  
dram[14]:         15        15        15        15       104       112    none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        16        16        15       105        84    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       520       501       501       503       501         0         0         0         0         0         0         0         0         0         0
dram[1]:        511       523       501       503       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       524       505       501       512       504         0         0         0         0         0         0         0         0         0         0
dram[3]:        527       520       501       503       502       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        501       519       501       501       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        510       526       501       504       501       501         0         0         0         0         0         0         0         0         0         0
dram[6]:        511       522       502       502       502       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       526       501       503       502       506         0         0         0         0         0         0         0         0         0         0
dram[8]:        516       512       508       503       502       501         0         0         0         0         0         0         0         0         0         0
dram[9]:        522       519       503       501       501       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        519       520       502       502       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        516       517       503       501       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521       504       501       502       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        513       519       501       501       501       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        522       524       503       501       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        526       513       504       502       501       502         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339919 n_act=6 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001094
n_activity=1619 dram_eff=0.2298
bk0: 19a 339987i bk1: 17a 339965i bk2: 14a 339990i bk3: 11a 339993i bk4: 14a 339964i bk5: 18a 339976i bk6: 0a 340012i bk7: 0a 340013i bk8: 0a 340015i bk9: 0a 340019i bk10: 0a 340019i bk11: 0a 340019i bk12: 0a 340019i bk13: 0a 340020i bk14: 0a 340021i bk15: 0a 340021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935484
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015773
Bank_Level_Parallism_Col = 1.016077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016077 

BW Util details:
bwutil = 0.001094 
total_CMD = 340018 
util_bw = 372 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339919 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 93 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000274 
Either_Row_CoL_Bus_Util = 0.000291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000158815
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339902 n_act=6 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=1911 dram_eff=0.2302
bk0: 24a 339987i bk1: 20a 339974i bk2: 11a 339992i bk3: 15a 339987i bk4: 17a 339992i bk5: 23a 339951i bk6: 0a 340015i bk7: 0a 340015i bk8: 0a 340016i bk9: 0a 340016i bk10: 0a 340017i bk11: 0a 340018i bk12: 0a 340019i bk13: 0a 340019i bk14: 0a 340020i bk15: 0a 340020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.059937
Bank_Level_Parallism_Col = 1.048077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048077 

BW Util details:
bwutil = 0.001294 
total_CMD = 340018 
util_bw = 440 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 339418 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339902 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 110 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000267633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339917 n_act=6 n_pre=0 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001118
n_activity=1583 dram_eff=0.2401
bk0: 12a 339986i bk1: 9a 339987i bk2: 7a 339996i bk3: 17a 339989i bk4: 29a 339937i bk5: 21a 339965i bk6: 0a 340015i bk7: 0a 340015i bk8: 0a 340015i bk9: 0a 340016i bk10: 0a 340017i bk11: 0a 340019i bk12: 0a 340019i bk13: 0a 340020i bk14: 0a 340020i bk15: 0a 340020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936842
Row_Buffer_Locality_read = 0.936842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103560
Bank_Level_Parallism_Col = 1.101974
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101974 

BW Util details:
bwutil = 0.001118 
total_CMD = 340018 
util_bw = 380 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 339480 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339917 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 95 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000279 
Either_Row_CoL_Bus_Util = 0.000297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000820545
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339887 n_act=6 n_pre=0 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001471
n_activity=1760 dram_eff=0.2841
bk0: 18a 339983i bk1: 27a 339972i bk2: 20a 339972i bk3: 8a 339990i bk4: 26a 339945i bk5: 26a 339920i bk6: 0a 340015i bk7: 0a 340015i bk8: 0a 340016i bk9: 0a 340018i bk10: 0a 340018i bk11: 0a 340018i bk12: 0a 340018i bk13: 0a 340019i bk14: 0a 340019i bk15: 0a 340020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952000
Row_Buffer_Locality_read = 0.952000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.032184
Bank_Level_Parallism_Col = 1.032634
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032634 

BW Util details:
bwutil = 0.001471 
total_CMD = 340018 
util_bw = 500 
Wasted_Col = 204 
Wasted_Row = 0 
Idle = 339314 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339887 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 125 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00113523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339916 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=1579 dram_eff=0.2432
bk0: 11a 339997i bk1: 20a 339992i bk2: 7a 339994i bk3: 20a 339989i bk4: 25a 339945i bk5: 13a 339969i bk6: 0a 340014i bk7: 0a 340015i bk8: 0a 340015i bk9: 0a 340017i bk10: 0a 340018i bk11: 0a 340018i bk12: 0a 340018i bk13: 0a 340018i bk14: 0a 340018i bk15: 0a 340022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070707
Bank_Level_Parallism_Col = 1.068493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068493 

BW Util details:
bwutil = 0.001129 
total_CMD = 340018 
util_bw = 384 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 339484 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339916 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000708786
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339890 n_act=6 n_pre=0 n_ref_event=0 n_req=122 n_rd=122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001435
n_activity=1986 dram_eff=0.2457
bk0: 25a 339966i bk1: 21a 339994i bk2: 12a 339991i bk3: 17a 339989i bk4: 22a 339948i bk5: 25a 339972i bk6: 0a 340015i bk7: 0a 340016i bk8: 0a 340016i bk9: 0a 340017i bk10: 0a 340018i bk11: 0a 340019i bk12: 0a 340019i bk13: 0a 340019i bk14: 0a 340019i bk15: 0a 340019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950820
Row_Buffer_Locality_read = 0.950820
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042493
Bank_Level_Parallism_Col = 1.043228
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043228 

BW Util details:
bwutil = 0.001435 
total_CMD = 340018 
util_bw = 488 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 339361 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339890 
Read = 122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 122 
total_req = 122 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 122 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.88204e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339894 n_act=6 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001388
n_activity=1942 dram_eff=0.243
bk0: 11a 339989i bk1: 19a 339975i bk2: 10a 339994i bk3: 15a 339986i bk4: 32a 339980i bk5: 31a 339938i bk6: 0a 340016i bk7: 0a 340016i bk8: 0a 340017i bk9: 0a 340018i bk10: 0a 340019i bk11: 0a 340019i bk12: 0a 340019i bk13: 0a 340019i bk14: 0a 340019i bk15: 0a 340019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949153
Row_Buffer_Locality_read = 0.949153
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087613
Bank_Level_Parallism_Col = 1.061162
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061162 

BW Util details:
bwutil = 0.001388 
total_CMD = 340018 
util_bw = 472 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 339383 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339894 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 118 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000717609
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339910 n_act=6 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0012
n_activity=1779 dram_eff=0.2293
bk0: 20a 339979i bk1: 13a 339993i bk2: 6a 339994i bk3: 17a 339987i bk4: 12a 339970i bk5: 34a 339954i bk6: 0a 340013i bk7: 0a 340014i bk8: 0a 340015i bk9: 0a 340015i bk10: 0a 340016i bk11: 0a 340019i bk12: 0a 340020i bk13: 0a 340020i bk14: 0a 340020i bk15: 0a 340021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073718
Bank_Level_Parallism_Col = 1.045603
Bank_Level_Parallism_Ready = 1.009804
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045603 

BW Util details:
bwutil = 0.001200 
total_CMD = 340018 
util_bw = 408 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 339449 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339910 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 102 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000300 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000197048
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339916 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=1572 dram_eff=0.2443
bk0: 20a 339972i bk1: 11a 339990i bk2: 14a 339991i bk3: 17a 339987i bk4: 8a 339979i bk5: 26a 339954i bk6: 0a 340015i bk7: 0a 340016i bk8: 0a 340017i bk9: 0a 340018i bk10: 0a 340018i bk11: 0a 340018i bk12: 0a 340019i bk13: 0a 340019i bk14: 0a 340019i bk15: 0a 340019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044444
Bank_Level_Parallism_Col = 1.041935
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041935 

BW Util details:
bwutil = 0.001129 
total_CMD = 340018 
util_bw = 384 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 339454 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339916 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00025881
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339930 n_act=6 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009647
n_activity=1565 dram_eff=0.2096
bk0: 16a 339975i bk1: 25a 339960i bk2: 16a 339983i bk3: 2a 339994i bk4: 9a 339978i bk5: 14a 339985i bk6: 0a 340013i bk7: 0a 340015i bk8: 0a 340016i bk9: 0a 340018i bk10: 0a 340018i bk11: 0a 340019i bk12: 0a 340019i bk13: 0a 340019i bk14: 0a 340020i bk15: 0a 340020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926829
Row_Buffer_Locality_read = 0.926829
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012987
Bank_Level_Parallism_Col = 1.013245
Bank_Level_Parallism_Ready = 1.024390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013245 

BW Util details:
bwutil = 0.000965 
total_CMD = 340018 
util_bw = 328 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 339511 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339930 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 82 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.47025e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339916 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=1476 dram_eff=0.2602
bk0: 14a 339991i bk1: 13a 339971i bk2: 13a 339988i bk3: 20a 339972i bk4: 20a 339960i bk5: 16a 339930i bk6: 0a 340014i bk7: 0a 340015i bk8: 0a 340015i bk9: 0a 340018i bk10: 0a 340019i bk11: 0a 340019i bk12: 0a 340020i bk13: 0a 340020i bk14: 0a 340020i bk15: 0a 340021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023936
Bank_Level_Parallism_Col = 1.024324
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024324 

BW Util details:
bwutil = 0.001129 
total_CMD = 340018 
util_bw = 384 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 339439 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339916 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000955832
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339897 n_act=6 n_pre=0 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001353
n_activity=1874 dram_eff=0.2455
bk0: 12a 339990i bk1: 31a 339975i bk2: 17a 339986i bk3: 17a 339991i bk4: 29a 339973i bk5: 9a 339973i bk6: 0a 340013i bk7: 0a 340014i bk8: 0a 340015i bk9: 0a 340016i bk10: 0a 340016i bk11: 0a 340019i bk12: 0a 340020i bk13: 0a 340021i bk14: 0a 340021i bk15: 0a 340022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947826
Row_Buffer_Locality_read = 0.947826
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009119
Bank_Level_Parallism_Col = 1.009288
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009288 

BW Util details:
bwutil = 0.001353 
total_CMD = 340018 
util_bw = 460 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 339378 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339897 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 115 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000338 
Either_Row_CoL_Bus_Util = 0.000356 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000123523
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339900 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001318
n_activity=1674 dram_eff=0.2676
bk0: 18a 339978i bk1: 25a 339979i bk2: 12a 339983i bk3: 9a 339991i bk4: 22a 339970i bk5: 26a 339921i bk6: 0a 340016i bk7: 0a 340016i bk8: 0a 340016i bk9: 0a 340017i bk10: 0a 340019i bk11: 0a 340019i bk12: 0a 340019i bk13: 0a 340019i bk14: 0a 340020i bk15: 0a 340020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053476
Bank_Level_Parallism_Col = 1.043360
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043360 

BW Util details:
bwutil = 0.001318 
total_CMD = 340018 
util_bw = 448 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 339389 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339900 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00072055
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339910 n_act=6 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0012
n_activity=1797 dram_eff=0.227
bk0: 7a 339995i bk1: 27a 339968i bk2: 12a 339991i bk3: 14a 339991i bk4: 26a 339986i bk5: 16a 339969i bk6: 0a 340015i bk7: 0a 340015i bk8: 0a 340017i bk9: 0a 340018i bk10: 0a 340018i bk11: 0a 340018i bk12: 0a 340020i bk13: 0a 340020i bk14: 0a 340020i bk15: 0a 340020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009967
Bank_Level_Parallism_Col = 1.010170
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010170 

BW Util details:
bwutil = 0.001200 
total_CMD = 340018 
util_bw = 408 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 339444 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339910 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 102 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000300 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.41127e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339900 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001318
n_activity=1843 dram_eff=0.2431
bk0: 24a 339990i bk1: 15a 339971i bk2: 18a 339986i bk3: 17a 339993i bk4: 16a 339981i bk5: 22a 339963i bk6: 0a 340015i bk7: 0a 340015i bk8: 0a 340016i bk9: 0a 340016i bk10: 0a 340018i bk11: 0a 340019i bk12: 0a 340019i bk13: 0a 340019i bk14: 0a 340019i bk15: 0a 340019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066667
Bank_Level_Parallism_Col = 1.038710
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038710 

BW Util details:
bwutil = 0.001318 
total_CMD = 340018 
util_bw = 448 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 339407 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339900 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000329394
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=340018 n_nop=339884 n_act=6 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001506
n_activity=2184 dram_eff=0.2344
bk0: 25a 339988i bk1: 12a 339991i bk2: 22a 339978i bk3: 18a 339989i bk4: 30a 339951i bk5: 21a 339951i bk6: 0a 340016i bk7: 0a 340016i bk8: 0a 340016i bk9: 0a 340016i bk10: 0a 340017i bk11: 0a 340018i bk12: 0a 340018i bk13: 0a 340018i bk14: 0a 340018i bk15: 0a 340019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012987
Bank_Level_Parallism_Col = 1.013193
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013193 

BW Util details:
bwutil = 0.001506 
total_CMD = 340018 
util_bw = 512 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 339315 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340018 
n_nop = 339884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000376 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000217636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 167, Miss = 58, Miss_rate = 0.347, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 187, Miss = 71, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 92, Miss = 47, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 330, Miss = 90, Miss_rate = 0.273, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 173, Miss = 45, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 405, Miss = 79, Miss_rate = 0.195, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 373, Miss = 76, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 390, Miss = 74, Miss_rate = 0.190, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 276, Miss = 66, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 538, Miss = 56, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 588, Miss = 92, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 260, Miss = 54, Miss_rate = 0.208, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 565, Miss = 100, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 283, Miss = 67, Miss_rate = 0.237, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 327, Miss = 67, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 393, Miss = 68, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 216, Miss = 62, Miss_rate = 0.287, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 140, Miss = 70, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 184, Miss = 55, Miss_rate = 0.299, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 127, Miss = 51, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 347, Miss = 51, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 379, Miss = 63, Miss_rate = 0.166, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 220, Miss = 58, Miss_rate = 0.264, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 366, Miss = 84, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 415, Miss = 78, Miss_rate = 0.188, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 307, Miss = 95, Miss_rate = 0.309, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[27]: Access = 122, Miss = 50, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 424, Miss = 77, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 169, Miss = 59, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 274, Miss = 89, Miss_rate = 0.325, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 418, Miss = 93, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 2223
L2_total_cache_miss_rate = 0.2310
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 76789
Req_Network_injected_packets_per_cycle =       0.1253 
Req_Network_conflicts_per_cycle =       0.0182
Req_Network_conflicts_per_cycle_util =       0.2940
Req_Bank_Level_Parallism =       2.0195
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0069
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0039

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 76789
Reply_Network_injected_packets_per_cycle =        0.1253
Reply_Network_conflicts_per_cycle =        0.0067
Reply_Network_conflicts_per_cycle_util =       0.1057
Reply_Bank_Level_Parallism =       1.9792
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0027
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 68995 (inst/sec)
gpgpu_simulation_rate = 10969 (cycle/sec)
gpgpu_silicon_slowdown = 103199x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
kernel_stream_id = 0
gpu_sim_cycle = 13367
gpu_sim_insn = 252385
gpu_ipc =      18.8812
gpu_tot_sim_cycle = 90156
gpu_tot_sim_insn = 735354
gpu_tot_ipc =       8.1565
gpu_tot_issued_cta = 72
gpu_occupancy = 27.7586% 
gpu_tot_occupancy = 18.4276% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0314
partiton_level_parallism_total  =       0.2597
partiton_level_parallism_util =       2.7355
partiton_level_parallism_util_total  =       2.3876
L2_BW  =      37.3622 GB/Sec
L2_BW_total  =       9.4060 GB/Sec
gpu_total_sim_rate=91919

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 14
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 5
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 11, Reservation_fails = 8
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1059, Miss_rate = 0.190, Pending_hits = 76, Reservation_fails = 433
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 343
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 349
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 71, Reservation_fails = 296
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 57, Reservation_fails = 317
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 300
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 65, Reservation_fails = 365
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 309
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 15233
	L1D_total_cache_miss_rate = 0.2549
	L1D_total_cache_pending_hits = 673
	L1D_total_cache_reservation_fails = 2762
	L1D_cache_data_port_util = 0.169
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 651
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 200
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 3103648
gpgpu_n_tot_w_icount = 96989
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 10590
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21213	W0_Idle:302583	W0_Scoreboard:624813	W1:28664	W2:12273	W3:9310	W4:5859	W5:4165	W6:2915	W7:2341	W8:1939	W9:2044	W10:1869	W11:1534	W12:1901	W13:1371	W14:982	W15:486	W16:136	W17:210	W18:80	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13205
single_issue_nums: WS0:25579	WS1:23797	WS2:23916	WS3:23697	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 617 
max_icnt2mem_latency = 163 
maxmrqlatency = 9 
max_icnt2sh_latency = 32 
averagemflatency = 287 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4047 	25 	68 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18330 	3710 	1370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21523 	1473 	414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21915 	1243 	195 	56 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5800      5811      6366      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396      6431      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084      5795      7714      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794      6368      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806      6360      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 59.000000 49.000000 47.000000 55.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 55.000000 68.000000 33.000000 52.000000 19.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 28.000000 21.000000 34.000000 52.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 47.000000 82.000000 69.000000 39.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 55.000000 52.000000 50.000000 65.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 71.000000 65.000000 45.000000 44.000000 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 49.000000 59.000000 48.000000 48.000000 47.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 58.000000 33.000000 38.000000 38.000000 16.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 53.000000 38.000000 34.000000 46.000000 12.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 51.000000 83.000000 53.000000 13.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 62.000000 43.000000 67.000000 52.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 35.000000 87.000000 37.000000 46.000000 36.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 81.000000 61.000000 46.000000 58.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000 47.000000 44.000000 42.000000 40.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 60.000000 46.000000 58.000000 53.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 66.000000 41.000000 58.000000 57.000000 44.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of bytes read:
dram[0]:      1888      1568      1504      1760       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1760      2176      1056      1664       608       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:       896       672      1088      1664      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1504      2624      2208      1248      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1760      1664      1600      2080      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2272      2080      1440      1408       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1568      1888      1536      1536      1504      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1856      1056      1216      1216       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1696      1216      1088      1472       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1632      2656      1696       416       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1984      1376      2144      1664       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1120      2784      1184      1472      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2592      1952      1472      1856      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896      1504      1408      1344      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1920      1472      1856      1696       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2112      1312      1856      1824      1408       896         0         0         0         0         0         0         0         0         0         0 
total bytes read: 132704
Bmin_bank_accesses = 0!
chip skew: 9920/6240 = 1.59
number of bytes accessed:
dram[0]:      1888      1568      1504      1760       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1760      2176      1056      1664       608       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:       896       672      1088      1664      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1504      2624      2208      1248      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1760      1664      1600      2080      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2272      2080      1440      1408       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1568      1888      1536      1536      1504      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1856      1056      1216      1216       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1696      1216      1088      1472       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1632      2656      1696       416       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1984      1376      2144      1664       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1120      2784      1184      1472      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2592      1952      1472      1856      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896      1504      1408      1344      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1920      1472      1856      1696       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2112      1312      1856      1824      1408       896         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 132704
min_bank_accesses = 0!
chip skew: 9920/6240 = 1.59
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        18        16        16       111       120    none      none      none      none      none      none      none      none      none      none  
dram[1]:         18        17        17        17       144       118    none      none      none      none      none      none      none      none      none      none  
dram[2]:         18        18        16        17       110       179    none      none      none      none      none      none      none      none      none      none  
dram[3]:         18        18        16        17       204       155    none      none      none      none      none      none      none      none      none      none  
dram[4]:         17        17        17        17       215       195    none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        17        17        17       254       187    none      none      none      none      none      none      none      none      none      none  
dram[6]:         18        18        16        16       127       183    none      none      none      none      none      none      none      none      none      none  
dram[7]:         18        19        16        18       273       159    none      none      none      none      none      none      none      none      none      none  
dram[8]:         18        18        17        16       102       124    none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        18        16        17       228       131    none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        18        17        17       228       314    none      none      none      none      none      none      none      none      none      none  
dram[11]:         18        18        17        17       187       237    none      none      none      none      none      none      none      none      none      none  
dram[12]:         17        18        16        16       115       200    none      none      none      none      none      none      none      none      none      none  
dram[13]:         17        18        17        17       121       108    none      none      none      none      none      none      none      none      none      none  
dram[14]:         19        18        17        17       187       226    none      none      none      none      none      none      none      none      none      none  
dram[15]:         18        18        17        17       190       159    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        607       608       607       603       503       502         0         0         0         0         0         0         0         0         0         0
dram[1]:        605       598       589       598       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:        611       613       594       597       512       509         0         0         0         0         0         0         0         0         0         0
dram[3]:        608       604       603       603       503       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       604       599       599       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        614       603       604       610       501       505         0         0         0         0         0         0         0         0         0         0
dram[6]:        603       604       596       599       507       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        599       611       590       598       502       508         0         0         0         0         0         0         0         0         0         0
dram[8]:        617       615       602       611       502       504         0         0         0         0         0         0         0         0         0         0
dram[9]:        613       613       595       600       511       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        608       590       600       601       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        605       607       594       596       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        607       617       604       610       505       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        614       604       593       591       512       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        615       606       601       585       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        616       599       598       593       504       511         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398944 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002585
n_activity=3810 dram_eff=0.2709
bk0: 59a 399152i bk1: 49a 399105i bk2: 47a 399126i bk3: 55a 399142i bk4: 16a 399154i bk5: 32a 399161i bk6: 0a 399202i bk7: 0a 399203i bk8: 0a 399205i bk9: 0a 399209i bk10: 0a 399209i bk11: 0a 399209i bk12: 0a 399209i bk13: 0a 399210i bk14: 0a 399211i bk15: 0a 399211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.079935
Bank_Level_Parallism_Col = 1.080725
Bank_Level_Parallism_Ready = 1.015504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080725 

BW Util details:
bwutil = 0.002585 
total_CMD = 399208 
util_bw = 1032 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 397952 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398944 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000646 
Either_Row_CoL_Bus_Util = 0.000661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000175347
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398947 n_act=6 n_pre=0 n_ref_event=0 n_req=255 n_rd=255 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002555
n_activity=3880 dram_eff=0.2629
bk0: 55a 399155i bk1: 68a 399131i bk2: 33a 399178i bk3: 52a 399135i bk4: 19a 399180i bk5: 28a 399135i bk6: 0a 399205i bk7: 0a 399205i bk8: 0a 399206i bk9: 0a 399206i bk10: 0a 399207i bk11: 0a 399208i bk12: 0a 399209i bk13: 0a 399209i bk14: 0a 399210i bk15: 0a 399210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.976471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036907
Bank_Level_Parallism_Col = 1.030142
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030142 

BW Util details:
bwutil = 0.002555 
total_CMD = 399208 
util_bw = 1020 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 397970 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398947 
Read = 255 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 255 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 255 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000639 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000230456
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=399007 n_act=6 n_pre=0 n_ref_event=0 n_req=195 n_rd=195 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001954
n_activity=3149 dram_eff=0.2477
bk0: 28a 399173i bk1: 21a 399162i bk2: 34a 399173i bk3: 52a 399167i bk4: 32a 399127i bk5: 28a 399152i bk6: 0a 399205i bk7: 0a 399205i bk8: 0a 399205i bk9: 0a 399206i bk10: 0a 399207i bk11: 0a 399209i bk12: 0a 399209i bk13: 0a 399210i bk14: 0a 399210i bk15: 0a 399210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072687
Bank_Level_Parallism_Col = 1.071270
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071270 

BW Util details:
bwutil = 0.001954 
total_CMD = 399208 
util_bw = 780 
Wasted_Col = 186 
Wasted_Row = 0 
Idle = 398242 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 399007 
Read = 195 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 195 
total_req = 195 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 195 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000698884
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398901 n_act=6 n_pre=0 n_ref_event=0 n_req=301 n_rd=301 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003016
n_activity=4028 dram_eff=0.2989
bk0: 47a 399158i bk1: 82a 399133i bk2: 69a 399126i bk3: 39a 399160i bk4: 32a 399130i bk5: 32a 399109i bk6: 0a 399205i bk7: 0a 399205i bk8: 0a 399206i bk9: 0a 399208i bk10: 0a 399208i bk11: 0a 399208i bk12: 0a 399208i bk13: 0a 399209i bk14: 0a 399209i bk15: 0a 399210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980066
Row_Buffer_Locality_read = 0.980066
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022378
Bank_Level_Parallism_Col = 1.022567
Bank_Level_Parallism_Ready = 1.003322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022567 

BW Util details:
bwutil = 0.003016 
total_CMD = 399208 
util_bw = 1204 
Wasted_Col = 244 
Wasted_Row = 0 
Idle = 397760 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398901 
Read = 301 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 301 
total_req = 301 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 301 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000769 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000966914
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398932 n_act=6 n_pre=0 n_ref_event=0 n_req=270 n_rd=270 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002705
n_activity=3668 dram_eff=0.2944
bk0: 55a 399159i bk1: 52a 399150i bk2: 50a 399149i bk3: 65a 399118i bk4: 32a 399131i bk5: 16a 399157i bk6: 0a 399204i bk7: 0a 399205i bk8: 0a 399205i bk9: 0a 399207i bk10: 0a 399208i bk11: 0a 399208i bk12: 0a 399208i bk13: 0a 399208i bk14: 0a 399208i bk15: 0a 399212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056543
Bank_Level_Parallism_Col = 1.055375
Bank_Level_Parallism_Ready = 1.007407
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055375 

BW Util details:
bwutil = 0.002705 
total_CMD = 399208 
util_bw = 1080 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 397927 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398932 
Read = 270 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 270 
total_req = 270 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 270 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000676 
Either_Row_CoL_Bus_Util = 0.000691 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000658804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398917 n_act=6 n_pre=0 n_ref_event=0 n_req=285 n_rd=285 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002856
n_activity=4330 dram_eff=0.2633
bk0: 71a 399141i bk1: 65a 399166i bk2: 45a 399173i bk3: 44a 399158i bk4: 28a 399126i bk5: 32a 399162i bk6: 0a 399205i bk7: 0a 399206i bk8: 0a 399206i bk9: 0a 399207i bk10: 0a 399208i bk11: 0a 399209i bk12: 0a 399209i bk13: 0a 399209i bk14: 0a 399209i bk15: 0a 399209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.978947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027165
Bank_Level_Parallism_Col = 1.027444
Bank_Level_Parallism_Ready = 1.003509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027444 

BW Util details:
bwutil = 0.002856 
total_CMD = 399208 
util_bw = 1140 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 397870 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398917 
Read = 285 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 285 
total_req = 285 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 285 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000714 
Either_Row_CoL_Bus_Util = 0.000729 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.00992e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398911 n_act=6 n_pre=0 n_ref_event=0 n_req=291 n_rd=291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002916
n_activity=4256 dram_eff=0.2735
bk0: 49a 399155i bk1: 59a 399116i bk2: 48a 399175i bk3: 48a 399153i bk4: 47a 399163i bk5: 40a 399119i bk6: 0a 399206i bk7: 0a 399206i bk8: 0a 399207i bk9: 0a 399208i bk10: 0a 399209i bk11: 0a 399209i bk12: 0a 399209i bk13: 0a 399209i bk14: 0a 399209i bk15: 0a 399209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979381
Row_Buffer_Locality_read = 0.979381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054839
Bank_Level_Parallism_Col = 1.040584
Bank_Level_Parallism_Ready = 1.003436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040584 

BW Util details:
bwutil = 0.002916 
total_CMD = 399208 
util_bw = 1164 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 397819 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398911 
Read = 291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 291 
total_req = 291 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 291 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000729 
Either_Row_CoL_Bus_Util = 0.000744 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00061622
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398971 n_act=6 n_pre=0 n_ref_event=0 n_req=231 n_rd=231 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002315
n_activity=3639 dram_eff=0.2539
bk0: 58a 399142i bk1: 33a 399177i bk2: 38a 399176i bk3: 38a 399166i bk4: 16a 399158i bk5: 48a 399130i bk6: 0a 399203i bk7: 0a 399204i bk8: 0a 399205i bk9: 0a 399205i bk10: 0a 399206i bk11: 0a 399209i bk12: 0a 399210i bk13: 0a 399210i bk14: 0a 399210i bk15: 0a 399211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053465
Bank_Level_Parallism_Col = 1.036000
Bank_Level_Parallism_Ready = 1.004329
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036000 

BW Util details:
bwutil = 0.002315 
total_CMD = 399208 
util_bw = 924 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 398088 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398971 
Read = 231 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 231 
total_req = 231 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 231 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000579 
Either_Row_CoL_Bus_Util = 0.000594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000177852
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398983 n_act=6 n_pre=0 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002194
n_activity=3242 dram_eff=0.2702
bk0: 53a 399117i bk1: 38a 399166i bk2: 34a 399169i bk3: 46a 399169i bk4: 12a 399167i bk5: 36a 399140i bk6: 0a 399205i bk7: 0a 399206i bk8: 0a 399207i bk9: 0a 399208i bk10: 0a 399208i bk11: 0a 399208i bk12: 0a 399209i bk13: 0a 399209i bk14: 0a 399209i bk15: 0a 399209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030710
Bank_Level_Parallism_Col = 1.029070
Bank_Level_Parallism_Ready = 1.004566
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029070 

BW Util details:
bwutil = 0.002194 
total_CMD = 399208 
util_bw = 876 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 398112 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398983 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 219 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000549 
Either_Row_CoL_Bus_Util = 0.000564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275546
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398970 n_act=6 n_pre=0 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002325
n_activity=3611 dram_eff=0.257
bk0: 51a 399151i bk1: 83a 399077i bk2: 53a 399146i bk3: 13a 399166i bk4: 12a 399168i bk5: 20a 399174i bk6: 0a 399203i bk7: 0a 399205i bk8: 0a 399206i bk9: 0a 399208i bk10: 0a 399208i bk11: 0a 399209i bk12: 0a 399209i bk13: 0a 399209i bk14: 0a 399210i bk15: 0a 399210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974138
Row_Buffer_Locality_read = 0.974138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045694
Bank_Level_Parallism_Col = 1.046181
Bank_Level_Parallism_Ready = 1.030172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046181 

BW Util details:
bwutil = 0.002325 
total_CMD = 399208 
util_bw = 928 
Wasted_Col = 223 
Wasted_Row = 0 
Idle = 398057 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398970 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 232 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000581 
Either_Row_CoL_Bus_Util = 0.000596 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.01389e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398934 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002685
n_activity=3647 dram_eff=0.2939
bk0: 62a 399140i bk1: 43a 399142i bk2: 67a 399148i bk3: 52a 399129i bk4: 24a 399148i bk5: 20a 399118i bk6: 0a 399204i bk7: 0a 399205i bk8: 0a 399205i bk9: 0a 399208i bk10: 0a 399209i bk11: 0a 399209i bk12: 0a 399210i bk13: 0a 399210i bk14: 0a 399210i bk15: 0a 399211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041096
Bank_Level_Parallism_Col = 1.041475
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041475 

BW Util details:
bwutil = 0.002685 
total_CMD = 399208 
util_bw = 1072 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 397908 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398934 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000829142
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398950 n_act=6 n_pre=0 n_ref_event=0 n_req=252 n_rd=252 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002525
n_activity=3675 dram_eff=0.2743
bk0: 35a 399169i bk1: 87a 399107i bk2: 37a 399164i bk3: 46a 399171i bk4: 36a 399161i bk5: 11a 399163i bk6: 0a 399203i bk7: 0a 399204i bk8: 0a 399205i bk9: 0a 399206i bk10: 0a 399206i bk11: 0a 399209i bk12: 0a 399210i bk13: 0a 399211i bk14: 0a 399211i bk15: 0a 399212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008977
Bank_Level_Parallism_Col = 1.009074
Bank_Level_Parallism_Ready = 1.003968
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009074 

BW Util details:
bwutil = 0.002525 
total_CMD = 399208 
util_bw = 1008 
Wasted_Col = 223 
Wasted_Row = 0 
Idle = 397977 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398950 
Read = 252 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 252 
total_req = 252 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 252 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000631 
Either_Row_CoL_Bus_Util = 0.000646 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000122743
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398892 n_act=6 n_pre=0 n_ref_event=0 n_req=310 n_rd=310 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003106
n_activity=3977 dram_eff=0.3118
bk0: 81a 399073i bk1: 61a 399131i bk2: 46a 399119i bk3: 58a 399159i bk4: 32a 399157i bk5: 32a 399110i bk6: 0a 399206i bk7: 0a 399206i bk8: 0a 399206i bk9: 0a 399207i bk10: 0a 399209i bk11: 0a 399209i bk12: 0a 399209i bk13: 0a 399209i bk14: 0a 399210i bk15: 0a 399210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980645
Row_Buffer_Locality_read = 0.980645
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060606
Bank_Level_Parallism_Col = 1.055703
Bank_Level_Parallism_Ready = 1.009677
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055703 

BW Util details:
bwutil = 0.003106 
total_CMD = 399208 
util_bw = 1240 
Wasted_Col = 247 
Wasted_Row = 0 
Idle = 397721 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398892 
Read = 310 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 310 
total_req = 310 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 310 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000777 
Either_Row_CoL_Bus_Util = 0.000792 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000708904
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398981 n_act=6 n_pre=0 n_ref_event=0 n_req=221 n_rd=221 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002214
n_activity=3738 dram_eff=0.2365
bk0: 28a 399175i bk1: 47a 399150i bk2: 44a 399169i bk3: 42a 399168i bk4: 40a 399173i bk5: 20a 399159i bk6: 0a 399205i bk7: 0a 399205i bk8: 0a 399207i bk9: 0a 399208i bk10: 0a 399208i bk11: 0a 399208i bk12: 0a 399210i bk13: 0a 399210i bk14: 0a 399210i bk15: 0a 399210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972851
Row_Buffer_Locality_read = 0.972851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010776
Bank_Level_Parallism_Col = 1.010917
Bank_Level_Parallism_Ready = 1.004525
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010917 

BW Util details:
bwutil = 0.002214 
total_CMD = 399208 
util_bw = 884 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 398133 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398981 
Read = 221 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 221 
total_req = 221 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 221 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000554 
Either_Row_CoL_Bus_Util = 0.000569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.51686e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398937 n_act=6 n_pre=0 n_ref_event=0 n_req=265 n_rd=265 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002655
n_activity=3889 dram_eff=0.2726
bk0: 60a 399154i bk1: 46a 399152i bk2: 58a 399137i bk3: 53a 399152i bk4: 24a 399165i bk5: 24a 399153i bk6: 0a 399205i bk7: 0a 399205i bk8: 0a 399206i bk9: 0a 399206i bk10: 0a 399208i bk11: 0a 399209i bk12: 0a 399209i bk13: 0a 399209i bk14: 0a 399209i bk15: 0a 399209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977359
Row_Buffer_Locality_read = 0.977359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038062
Bank_Level_Parallism_Col = 1.022688
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022688 

BW Util details:
bwutil = 0.002655 
total_CMD = 399208 
util_bw = 1060 
Wasted_Col = 217 
Wasted_Row = 0 
Idle = 397931 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398937 
Read = 265 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 265 
total_req = 265 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 265 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000664 
Either_Row_CoL_Bus_Util = 0.000679 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000305605
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=399208 n_nop=398908 n_act=6 n_pre=0 n_ref_event=0 n_req=294 n_rd=294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002946
n_activity=4485 dram_eff=0.2622
bk0: 66a 399156i bk1: 41a 399164i bk2: 58a 399126i bk3: 57a 399151i bk4: 44a 399136i bk5: 28a 399135i bk6: 0a 399206i bk7: 0a 399206i bk8: 0a 399206i bk9: 0a 399206i bk10: 0a 399207i bk11: 0a 399208i bk12: 0a 399208i bk13: 0a 399208i bk14: 0a 399208i bk15: 0a 399209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022693
Bank_Level_Parallism_Col = 1.022901
Bank_Level_Parallism_Ready = 1.006803
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022901 

BW Util details:
bwutil = 0.002946 
total_CMD = 399208 
util_bw = 1176 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 397799 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399208 
n_nop = 398908 
Read = 294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 294 
total_req = 294 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 294 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000736 
Either_Row_CoL_Bus_Util = 0.000751 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000212922

========= L2 cache stats =========
L2_cache_bank[0]: Access = 394, Miss = 145, Miss_rate = 0.368, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 560, Miss = 149, Miss_rate = 0.266, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 253, Miss = 134, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 759, Miss = 149, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 287, Miss = 91, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 959, Miss = 133, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 864, Miss = 162, Miss_rate = 0.188, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 894, Miss = 164, Miss_rate = 0.183, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 626, Miss = 138, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 904, Miss = 158, Miss_rate = 0.175, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 1384, Miss = 174, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 589, Miss = 135, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1195, Miss = 185, Miss_rate = 0.155, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 743, Miss = 156, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 723, Miss = 151, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 1036, Miss = 113, Miss_rate = 0.109, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[16]: Access = 493, Miss = 113, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 437, Miss = 142, Miss_rate = 0.325, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 622, Miss = 159, Miss_rate = 0.256, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 921, Miss = 119, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 874, Miss = 167, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 549, Miss = 125, Miss_rate = 0.228, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 916, Miss = 155, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 513, Miss = 191, Miss_rate = 0.372, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1056, Miss = 163, Miss_rate = 0.154, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 687, Miss = 162, Miss_rate = 0.236, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 392, Miss = 102, Miss_rate = 0.260, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 1024, Miss = 149, Miss_rate = 0.146, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 526, Miss = 140, Miss_rate = 0.266, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 801, Miss = 162, Miss_rate = 0.202, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[31]: Access = 1125, Miss = 186, Miss_rate = 0.165, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 4669
L2_total_cache_miss_rate = 0.1994
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 90156
Req_Network_injected_packets_per_cycle =       0.2597 
Req_Network_conflicts_per_cycle =       0.0266
Req_Network_conflicts_per_cycle_util =       0.2449
Req_Bank_Level_Parallism =       2.3876
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0127
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0081

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 90156
Reply_Network_injected_packets_per_cycle =        0.2597
Reply_Network_conflicts_per_cycle =        0.0468
Reply_Network_conflicts_per_cycle_util =       0.4131
Reply_Bank_Level_Parallism =       2.2935
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0056
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 91919 (inst/sec)
gpgpu_simulation_rate = 11269 (cycle/sec)
gpgpu_silicon_slowdown = 100452x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
kernel_stream_id = 0
gpu_sim_cycle = 5705
gpu_sim_insn = 70954
gpu_ipc =      12.4372
gpu_tot_sim_cycle = 95861
gpu_tot_sim_insn = 806308
gpu_tot_ipc =       8.4112
gpu_tot_issued_cta = 80
gpu_occupancy = 30.9175% 
gpu_tot_occupancy = 18.6857% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1122
partiton_level_parallism_total  =       0.2509
partiton_level_parallism_util =       3.5359
partiton_level_parallism_util_total  =       2.4084
L2_BW  =       4.0637 GB/Sec
L2_BW_total  =       9.0880 GB/Sec
gpu_total_sim_rate=89589

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 14
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 5
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 11, Reservation_fails = 8
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1059, Miss_rate = 0.190, Pending_hits = 76, Reservation_fails = 433
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 343
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 349
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 71, Reservation_fails = 296
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 57, Reservation_fails = 317
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 300
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 65, Reservation_fails = 365
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 309
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 15625
	L1D_total_cache_miss_rate = 0.2587
	L1D_total_cache_pending_hits = 673
	L1D_total_cache_reservation_fails = 2762
	L1D_cache_data_port_util = 0.166
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 651
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 200
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 3206048
gpgpu_n_tot_w_icount = 100189
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 10590
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23027	W0_Idle:312093	W0_Scoreboard:632401	W1:28664	W2:12273	W3:9310	W4:5859	W5:4165	W6:2915	W7:2341	W8:1939	W9:2044	W10:1895	W11:1608	W12:2061	W13:1485	W14:1198	W15:677	W16:370	W17:500	W18:241	W19:115	W20:103	W21:58	W22:60	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:14613
single_issue_nums: WS0:26379	WS1:24597	WS2:24716	WS3:24497	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 617 
max_icnt2mem_latency = 163 
maxmrqlatency = 9 
max_icnt2sh_latency = 32 
averagemflatency = 287 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4047 	25 	68 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18774 	3906 	1370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21961 	1675 	414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22555 	1243 	195 	56 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5800      5811      6366      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396      6431      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084      5795      7714      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794      6368      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806      6360      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 59.000000 49.000000 47.000000 55.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 55.000000 68.000000 33.000000 52.000000 19.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 28.000000 21.000000 34.000000 52.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 47.000000 82.000000 69.000000 39.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 55.000000 52.000000 50.000000 65.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 71.000000 65.000000 45.000000 44.000000 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 49.000000 59.000000 48.000000 48.000000 47.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 58.000000 33.000000 38.000000 38.000000 16.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 53.000000 38.000000 34.000000 46.000000 12.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 51.000000 83.000000 53.000000 13.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 62.000000 43.000000 67.000000 52.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 35.000000 87.000000 37.000000 46.000000 36.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 81.000000 61.000000 46.000000 58.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000 47.000000 44.000000 42.000000 40.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 60.000000 46.000000 58.000000 53.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 66.000000 41.000000 58.000000 57.000000 44.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of bytes read:
dram[0]:      1888      1568      1504      1760       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1760      2176      1056      1664       608       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:       896       672      1088      1664      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1504      2624      2208      1248      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1760      1664      1600      2080      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2272      2080      1440      1408       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1568      1888      1536      1536      1504      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1856      1056      1216      1216       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1696      1216      1088      1472       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1632      2656      1696       416       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1984      1376      2144      1664       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1120      2784      1184      1472      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2592      1952      1472      1856      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896      1504      1408      1344      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1920      1472      1856      1696       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2112      1312      1856      1824      1408       896         0         0         0         0         0         0         0         0         0         0 
total bytes read: 132704
Bmin_bank_accesses = 0!
chip skew: 9920/6240 = 1.59
number of bytes accessed:
dram[0]:      1888      1568      1504      1760       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1760      2176      1056      1664       608       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:       896       672      1088      1664      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1504      2624      2208      1248      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1760      1664      1600      2080      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2272      2080      1440      1408       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1568      1888      1536      1536      1504      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1856      1056      1216      1216       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1696      1216      1088      1472       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1632      2656      1696       416       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1984      1376      2144      1664       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1120      2784      1184      1472      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2592      1952      1472      1856      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896      1504      1408      1344      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1920      1472      1856      1696       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2112      1312      1856      1824      1408       896         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 132704
min_bank_accesses = 0!
chip skew: 9920/6240 = 1.59
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        18        16        16       117       120    none      none      none      none      none      none      none      none      none      none  
dram[1]:         18        17        17        17       147       121    none      none      none      none      none      none      none      none      none      none  
dram[2]:         18        18        16        17       113       185    none      none      none      none      none      none      none      none      none      none  
dram[3]:         18        18        16        17       211       161    none      none      none      none      none      none      none      none      none      none  
dram[4]:         17        17        17        17       252       201    none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        17        17        17       263       192    none      none      none      none      none      none      none      none      none      none  
dram[6]:         18        18        16        16       130       189    none      none      none      none      none      none      none      none      none      none  
dram[7]:         18        19        16        18       281       163    none      none      none      none      none      none      none      none      none      none  
dram[8]:         18        18        17        16       104       126    none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        18        16        17       233       133    none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        18        17        17       236       323    none      none      none      none      none      none      none      none      none      none  
dram[11]:         18        18        17        17       193       243    none      none      none      none      none      none      none      none      none      none  
dram[12]:         17        18        16        16       116       205    none      none      none      none      none      none      none      none      none      none  
dram[13]:         17        18        17        17       124       109    none      none      none      none      none      none      none      none      none      none  
dram[14]:         19        18        17        17       191       233    none      none      none      none      none      none      none      none      none      none  
dram[15]:         18        18        17        17       194       162    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        607       608       607       603       503       502         0         0         0         0         0         0         0         0         0         0
dram[1]:        605       598       589       598       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:        611       613       594       597       512       509         0         0         0         0         0         0         0         0         0         0
dram[3]:        608       604       603       603       503       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       604       599       599       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        614       603       604       610       501       505         0         0         0         0         0         0         0         0         0         0
dram[6]:        603       604       596       599       507       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        599       611       590       598       502       508         0         0         0         0         0         0         0         0         0         0
dram[8]:        617       615       602       611       502       504         0         0         0         0         0         0         0         0         0         0
dram[9]:        613       613       595       600       511       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        608       590       600       601       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        605       607       594       596       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        607       617       604       610       505       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        614       604       593       591       512       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        615       606       601       585       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        616       599       598       593       504       511         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424206 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002431
n_activity=3810 dram_eff=0.2709
bk0: 59a 424414i bk1: 49a 424367i bk2: 47a 424388i bk3: 55a 424404i bk4: 16a 424416i bk5: 32a 424423i bk6: 0a 424464i bk7: 0a 424465i bk8: 0a 424467i bk9: 0a 424471i bk10: 0a 424471i bk11: 0a 424471i bk12: 0a 424471i bk13: 0a 424472i bk14: 0a 424473i bk15: 0a 424473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.079935
Bank_Level_Parallism_Col = 1.080725
Bank_Level_Parallism_Ready = 1.015504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080725 

BW Util details:
bwutil = 0.002431 
total_CMD = 424470 
util_bw = 1032 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 423214 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424206 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000164912
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424209 n_act=6 n_pre=0 n_ref_event=0 n_req=255 n_rd=255 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002403
n_activity=3880 dram_eff=0.2629
bk0: 55a 424417i bk1: 68a 424393i bk2: 33a 424440i bk3: 52a 424397i bk4: 19a 424442i bk5: 28a 424397i bk6: 0a 424467i bk7: 0a 424467i bk8: 0a 424468i bk9: 0a 424468i bk10: 0a 424469i bk11: 0a 424470i bk12: 0a 424471i bk13: 0a 424471i bk14: 0a 424472i bk15: 0a 424472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.976471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036907
Bank_Level_Parallism_Col = 1.030142
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030142 

BW Util details:
bwutil = 0.002403 
total_CMD = 424470 
util_bw = 1020 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 423232 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424209 
Read = 255 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 255 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 255 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000601 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000216741
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424269 n_act=6 n_pre=0 n_ref_event=0 n_req=195 n_rd=195 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001838
n_activity=3149 dram_eff=0.2477
bk0: 28a 424435i bk1: 21a 424424i bk2: 34a 424435i bk3: 52a 424429i bk4: 32a 424389i bk5: 28a 424414i bk6: 0a 424467i bk7: 0a 424467i bk8: 0a 424467i bk9: 0a 424468i bk10: 0a 424469i bk11: 0a 424471i bk12: 0a 424471i bk13: 0a 424472i bk14: 0a 424472i bk15: 0a 424472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072687
Bank_Level_Parallism_Col = 1.071270
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071270 

BW Util details:
bwutil = 0.001838 
total_CMD = 424470 
util_bw = 780 
Wasted_Col = 186 
Wasted_Row = 0 
Idle = 423504 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424269 
Read = 195 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 195 
total_req = 195 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 195 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00065729
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424163 n_act=6 n_pre=0 n_ref_event=0 n_req=301 n_rd=301 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002836
n_activity=4028 dram_eff=0.2989
bk0: 47a 424420i bk1: 82a 424395i bk2: 69a 424388i bk3: 39a 424422i bk4: 32a 424392i bk5: 32a 424371i bk6: 0a 424467i bk7: 0a 424467i bk8: 0a 424468i bk9: 0a 424470i bk10: 0a 424470i bk11: 0a 424470i bk12: 0a 424470i bk13: 0a 424471i bk14: 0a 424471i bk15: 0a 424472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980066
Row_Buffer_Locality_read = 0.980066
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022378
Bank_Level_Parallism_Col = 1.022567
Bank_Level_Parallism_Ready = 1.003322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022567 

BW Util details:
bwutil = 0.002836 
total_CMD = 424470 
util_bw = 1204 
Wasted_Col = 244 
Wasted_Row = 0 
Idle = 423022 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424163 
Read = 301 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 301 
total_req = 301 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 301 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000709 
Either_Row_CoL_Bus_Util = 0.000723 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000909369
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424194 n_act=6 n_pre=0 n_ref_event=0 n_req=270 n_rd=270 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002544
n_activity=3668 dram_eff=0.2944
bk0: 55a 424421i bk1: 52a 424412i bk2: 50a 424411i bk3: 65a 424380i bk4: 32a 424393i bk5: 16a 424419i bk6: 0a 424466i bk7: 0a 424467i bk8: 0a 424467i bk9: 0a 424469i bk10: 0a 424470i bk11: 0a 424470i bk12: 0a 424470i bk13: 0a 424470i bk14: 0a 424470i bk15: 0a 424474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056543
Bank_Level_Parallism_Col = 1.055375
Bank_Level_Parallism_Ready = 1.007407
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055375 

BW Util details:
bwutil = 0.002544 
total_CMD = 424470 
util_bw = 1080 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 423189 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424194 
Read = 270 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 270 
total_req = 270 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 270 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000636 
Either_Row_CoL_Bus_Util = 0.000650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000619596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424179 n_act=6 n_pre=0 n_ref_event=0 n_req=285 n_rd=285 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002686
n_activity=4330 dram_eff=0.2633
bk0: 71a 424403i bk1: 65a 424428i bk2: 45a 424435i bk3: 44a 424420i bk4: 28a 424388i bk5: 32a 424424i bk6: 0a 424467i bk7: 0a 424468i bk8: 0a 424468i bk9: 0a 424469i bk10: 0a 424470i bk11: 0a 424471i bk12: 0a 424471i bk13: 0a 424471i bk14: 0a 424471i bk15: 0a 424471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.978947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027165
Bank_Level_Parallism_Col = 1.027444
Bank_Level_Parallism_Ready = 1.003509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027444 

BW Util details:
bwutil = 0.002686 
total_CMD = 424470 
util_bw = 1140 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 423132 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424179 
Read = 285 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 285 
total_req = 285 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 285 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.71176e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424173 n_act=6 n_pre=0 n_ref_event=0 n_req=291 n_rd=291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002742
n_activity=4256 dram_eff=0.2735
bk0: 49a 424417i bk1: 59a 424378i bk2: 48a 424437i bk3: 48a 424415i bk4: 47a 424425i bk5: 40a 424381i bk6: 0a 424468i bk7: 0a 424468i bk8: 0a 424469i bk9: 0a 424470i bk10: 0a 424471i bk11: 0a 424471i bk12: 0a 424471i bk13: 0a 424471i bk14: 0a 424471i bk15: 0a 424471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979381
Row_Buffer_Locality_read = 0.979381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054839
Bank_Level_Parallism_Col = 1.040584
Bank_Level_Parallism_Ready = 1.003436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040584 

BW Util details:
bwutil = 0.002742 
total_CMD = 424470 
util_bw = 1164 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 423081 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424173 
Read = 291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 291 
total_req = 291 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 291 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000686 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000579546
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424233 n_act=6 n_pre=0 n_ref_event=0 n_req=231 n_rd=231 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002177
n_activity=3639 dram_eff=0.2539
bk0: 58a 424404i bk1: 33a 424439i bk2: 38a 424438i bk3: 38a 424428i bk4: 16a 424420i bk5: 48a 424392i bk6: 0a 424465i bk7: 0a 424466i bk8: 0a 424467i bk9: 0a 424467i bk10: 0a 424468i bk11: 0a 424471i bk12: 0a 424472i bk13: 0a 424472i bk14: 0a 424472i bk15: 0a 424473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053465
Bank_Level_Parallism_Col = 1.036000
Bank_Level_Parallism_Ready = 1.004329
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036000 

BW Util details:
bwutil = 0.002177 
total_CMD = 424470 
util_bw = 924 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 423350 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424233 
Read = 231 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 231 
total_req = 231 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 231 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000167267
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424245 n_act=6 n_pre=0 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002064
n_activity=3242 dram_eff=0.2702
bk0: 53a 424379i bk1: 38a 424428i bk2: 34a 424431i bk3: 46a 424431i bk4: 12a 424429i bk5: 36a 424402i bk6: 0a 424467i bk7: 0a 424468i bk8: 0a 424469i bk9: 0a 424470i bk10: 0a 424470i bk11: 0a 424470i bk12: 0a 424471i bk13: 0a 424471i bk14: 0a 424471i bk15: 0a 424471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030710
Bank_Level_Parallism_Col = 1.029070
Bank_Level_Parallism_Ready = 1.004566
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029070 

BW Util details:
bwutil = 0.002064 
total_CMD = 424470 
util_bw = 876 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 423374 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424245 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 219 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000259147
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424232 n_act=6 n_pre=0 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002186
n_activity=3611 dram_eff=0.257
bk0: 51a 424413i bk1: 83a 424339i bk2: 53a 424408i bk3: 13a 424428i bk4: 12a 424430i bk5: 20a 424436i bk6: 0a 424465i bk7: 0a 424467i bk8: 0a 424468i bk9: 0a 424470i bk10: 0a 424470i bk11: 0a 424471i bk12: 0a 424471i bk13: 0a 424471i bk14: 0a 424472i bk15: 0a 424472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974138
Row_Buffer_Locality_read = 0.974138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045694
Bank_Level_Parallism_Col = 1.046181
Bank_Level_Parallism_Ready = 1.030172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046181 

BW Util details:
bwutil = 0.002186 
total_CMD = 424470 
util_bw = 928 
Wasted_Col = 223 
Wasted_Row = 0 
Idle = 423319 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424232 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 232 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000547 
Either_Row_CoL_Bus_Util = 0.000561 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.59646e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424196 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002526
n_activity=3647 dram_eff=0.2939
bk0: 62a 424402i bk1: 43a 424404i bk2: 67a 424410i bk3: 52a 424391i bk4: 24a 424410i bk5: 20a 424380i bk6: 0a 424466i bk7: 0a 424467i bk8: 0a 424467i bk9: 0a 424470i bk10: 0a 424471i bk11: 0a 424471i bk12: 0a 424472i bk13: 0a 424472i bk14: 0a 424472i bk15: 0a 424473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041096
Bank_Level_Parallism_Col = 1.041475
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041475 

BW Util details:
bwutil = 0.002526 
total_CMD = 424470 
util_bw = 1072 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 423170 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424196 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000631 
Either_Row_CoL_Bus_Util = 0.000646 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000779796
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424212 n_act=6 n_pre=0 n_ref_event=0 n_req=252 n_rd=252 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002375
n_activity=3675 dram_eff=0.2743
bk0: 35a 424431i bk1: 87a 424369i bk2: 37a 424426i bk3: 46a 424433i bk4: 36a 424423i bk5: 11a 424425i bk6: 0a 424465i bk7: 0a 424466i bk8: 0a 424467i bk9: 0a 424468i bk10: 0a 424468i bk11: 0a 424471i bk12: 0a 424472i bk13: 0a 424473i bk14: 0a 424473i bk15: 0a 424474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008977
Bank_Level_Parallism_Col = 1.009074
Bank_Level_Parallism_Ready = 1.003968
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009074 

BW Util details:
bwutil = 0.002375 
total_CMD = 424470 
util_bw = 1008 
Wasted_Col = 223 
Wasted_Row = 0 
Idle = 423239 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424212 
Read = 252 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 252 
total_req = 252 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 252 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000594 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000115438
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424154 n_act=6 n_pre=0 n_ref_event=0 n_req=310 n_rd=310 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002921
n_activity=3977 dram_eff=0.3118
bk0: 81a 424335i bk1: 61a 424393i bk2: 46a 424381i bk3: 58a 424421i bk4: 32a 424419i bk5: 32a 424372i bk6: 0a 424468i bk7: 0a 424468i bk8: 0a 424468i bk9: 0a 424469i bk10: 0a 424471i bk11: 0a 424471i bk12: 0a 424471i bk13: 0a 424471i bk14: 0a 424472i bk15: 0a 424472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980645
Row_Buffer_Locality_read = 0.980645
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060606
Bank_Level_Parallism_Col = 1.055703
Bank_Level_Parallism_Ready = 1.009677
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055703 

BW Util details:
bwutil = 0.002921 
total_CMD = 424470 
util_bw = 1240 
Wasted_Col = 247 
Wasted_Row = 0 
Idle = 422983 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424154 
Read = 310 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 310 
total_req = 310 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 310 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000730 
Either_Row_CoL_Bus_Util = 0.000744 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000666714
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424243 n_act=6 n_pre=0 n_ref_event=0 n_req=221 n_rd=221 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002083
n_activity=3738 dram_eff=0.2365
bk0: 28a 424437i bk1: 47a 424412i bk2: 44a 424431i bk3: 42a 424430i bk4: 40a 424435i bk5: 20a 424421i bk6: 0a 424467i bk7: 0a 424467i bk8: 0a 424469i bk9: 0a 424470i bk10: 0a 424470i bk11: 0a 424470i bk12: 0a 424472i bk13: 0a 424472i bk14: 0a 424472i bk15: 0a 424472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972851
Row_Buffer_Locality_read = 0.972851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010776
Bank_Level_Parallism_Col = 1.010917
Bank_Level_Parallism_Ready = 1.004525
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010917 

BW Util details:
bwutil = 0.002083 
total_CMD = 424470 
util_bw = 884 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 423395 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424243 
Read = 221 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 221 
total_req = 221 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 221 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.00999e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424199 n_act=6 n_pre=0 n_ref_event=0 n_req=265 n_rd=265 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002497
n_activity=3889 dram_eff=0.2726
bk0: 60a 424416i bk1: 46a 424414i bk2: 58a 424399i bk3: 53a 424414i bk4: 24a 424427i bk5: 24a 424415i bk6: 0a 424467i bk7: 0a 424467i bk8: 0a 424468i bk9: 0a 424468i bk10: 0a 424470i bk11: 0a 424471i bk12: 0a 424471i bk13: 0a 424471i bk14: 0a 424471i bk15: 0a 424471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977359
Row_Buffer_Locality_read = 0.977359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038062
Bank_Level_Parallism_Col = 1.022688
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022688 

BW Util details:
bwutil = 0.002497 
total_CMD = 424470 
util_bw = 1060 
Wasted_Col = 217 
Wasted_Row = 0 
Idle = 423193 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424199 
Read = 265 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 265 
total_req = 265 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 265 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000624 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000287417
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=424470 n_nop=424170 n_act=6 n_pre=0 n_ref_event=0 n_req=294 n_rd=294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002771
n_activity=4485 dram_eff=0.2622
bk0: 66a 424418i bk1: 41a 424426i bk2: 58a 424388i bk3: 57a 424413i bk4: 44a 424398i bk5: 28a 424397i bk6: 0a 424468i bk7: 0a 424468i bk8: 0a 424468i bk9: 0a 424468i bk10: 0a 424469i bk11: 0a 424470i bk12: 0a 424470i bk13: 0a 424470i bk14: 0a 424470i bk15: 0a 424471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022693
Bank_Level_Parallism_Col = 1.022901
Bank_Level_Parallism_Ready = 1.006803
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022901 

BW Util details:
bwutil = 0.002771 
total_CMD = 424470 
util_bw = 1176 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 423061 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 424470 
n_nop = 424170 
Read = 294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 294 
total_req = 294 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 294 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000693 
Either_Row_CoL_Bus_Util = 0.000707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00020025

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 145, Miss_rate = 0.361, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 564, Miss = 149, Miss_rate = 0.264, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 257, Miss = 134, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 775, Miss = 149, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 303, Miss = 91, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 979, Miss = 133, Miss_rate = 0.136, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 888, Miss = 162, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 922, Miss = 164, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 646, Miss = 138, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1044, Miss = 158, Miss_rate = 0.151, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 1420, Miss = 174, Miss_rate = 0.123, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 605, Miss = 135, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1231, Miss = 185, Miss_rate = 0.150, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 755, Miss = 156, Miss_rate = 0.207, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 747, Miss = 151, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 1056, Miss = 113, Miss_rate = 0.107, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[16]: Access = 505, Miss = 113, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 437, Miss = 142, Miss_rate = 0.325, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 630, Miss = 159, Miss_rate = 0.252, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 308, Miss = 97, Miss_rate = 0.315, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 945, Miss = 119, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 898, Miss = 167, Miss_rate = 0.186, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 561, Miss = 125, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 936, Miss = 155, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 517, Miss = 191, Miss_rate = 0.369, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1080, Miss = 163, Miss_rate = 0.151, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 703, Miss = 162, Miss_rate = 0.230, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 392, Miss = 102, Miss_rate = 0.260, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 1052, Miss = 149, Miss_rate = 0.142, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 534, Miss = 140, Miss_rate = 0.262, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 809, Miss = 162, Miss_rate = 0.200, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[31]: Access = 1149, Miss = 186, Miss_rate = 0.162, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 4669
L2_total_cache_miss_rate = 0.1941
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 95861
Req_Network_injected_packets_per_cycle =       0.2509 
Req_Network_conflicts_per_cycle =       0.0298
Req_Network_conflicts_per_cycle_util =       0.2857
Req_Bank_Level_Parallism =       2.4084
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0142
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0078

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 95861
Reply_Network_injected_packets_per_cycle =        0.2509
Reply_Network_conflicts_per_cycle =        0.0440
Reply_Network_conflicts_per_cycle_util =       0.4059
Reply_Bank_Level_Parallism =       2.3152
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0025
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0055
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 89589 (inst/sec)
gpgpu_simulation_rate = 10651 (cycle/sec)
gpgpu_silicon_slowdown = 106281x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
kernel_stream_id = 0
gpu_sim_cycle = 11655
gpu_sim_insn = 239441
gpu_ipc =      20.5441
gpu_tot_sim_cycle = 107516
gpu_tot_sim_insn = 1045749
gpu_tot_ipc =       9.7264
gpu_tot_issued_cta = 88
gpu_occupancy = 27.0928% 
gpu_tot_occupancy = 19.9783% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5499
partiton_level_parallism_total  =       0.2833
partiton_level_parallism_util =       2.3095
partiton_level_parallism_util_total  =       2.3869
L2_BW  =      19.9193 GB/Sec
L2_BW_total  =      10.2622 GB/Sec
gpu_total_sim_rate=104574

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 14
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 5
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 11, Reservation_fails = 8
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1059, Miss_rate = 0.190, Pending_hits = 76, Reservation_fails = 433
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 343
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 349
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 71, Reservation_fails = 296
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 57, Reservation_fails = 317
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 300
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 65, Reservation_fails = 365
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 309
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 80, Reservation_fails = 276
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 107, Reservation_fails = 302
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 95, Reservation_fails = 234
	L1D_cache_core[38]: Access = 3860, Miss = 953, Miss_rate = 0.247, Pending_hits = 86, Reservation_fails = 332
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 83, Reservation_fails = 341
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 96, Reservation_fails = 286
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 95, Reservation_fails = 296
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 21396
	L1D_total_cache_miss_rate = 0.2452
	L1D_total_cache_pending_hits = 1397
	L1D_total_cache_reservation_fails = 5135
	L1D_cache_data_port_util = 0.205
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1373
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4935
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 200
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 4363776
gpgpu_n_tot_w_icount = 136368
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 16865
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36799	W0_Idle:326195	W0_Scoreboard:769835	W1:35284	W2:15554	W3:10817	W4:6978	W5:4991	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:16021
single_issue_nums: WS0:35499	WS1:33859	WS2:33655	WS3:33355	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 622 
max_icnt2mem_latency = 171 
maxmrqlatency = 9 
max_icnt2sh_latency = 56 
averagemflatency = 285 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4888 	25 	68 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23265 	5389 	1805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27069 	2719 	671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28392 	1522 	323 	162 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5800      5811      6366      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396      6431      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084      5795      7714      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794      6368      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806      6360      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 72.000000 64.000000 64.000000 72.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 76.000000 47.000000 64.000000 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 28.000000 51.000000 84.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 56.000000 88.000000 92.000000 60.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 60.000000 64.000000 60.000000 88.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 88.000000 76.000000 60.000000 56.000000 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 72.000000 68.000000 60.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 68.000000 44.000000 48.000000 48.000000 16.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 72.000000 48.000000 40.000000 60.000000 12.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 96.000000 68.000000 24.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 76.000000 44.000000 92.000000 68.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 40.000000 100.000000 52.000000 60.000000 36.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 88.000000 72.000000 60.000000 76.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 36.000000 56.000000 60.000000 56.000000 40.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 52.000000 80.000000 67.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 44.000000 80.000000 80.000000 44.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of bytes read:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1504      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1632      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2144       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159616
Bmin_bank_accesses = 0!
chip skew: 11520/8416 = 1.37
number of bytes accessed:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1504      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1632      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2144       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159616
min_bank_accesses = 0!
chip skew: 11520/8416 = 1.37
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         23        23        20        20       144       144    none      none      none      none      none      none      none      none      none      none  
dram[1]:         23        23        20        21       177       142    none      none      none      none      none      none      none      none      none      none  
dram[2]:         22        22        19        19       135       218    none      none      none      none      none      none      none      none      none      none  
dram[3]:         24        24        20        19       246       182    none      none      none      none      none      none      none      none      none      none  
dram[4]:         22        21        20        21       273       225    none      none      none      none      none      none      none      none      none      none  
dram[5]:         23        23        20        20       298       224    none      none      none      none      none      none      none      none      none      none  
dram[6]:         24        24        20        20       158       217    none      none      none      none      none      none      none      none      none      none  
dram[7]:         24        23        20        20       315       192    none      none      none      none      none      none      none      none      none      none  
dram[8]:         23        22        21        20       124       149    none      none      none      none      none      none      none      none      none      none  
dram[9]:         24        22        19        20       249       158    none      none      none      none      none      none      none      none      none      none  
dram[10]:         23        26        20        20       272       356    none      none      none      none      none      none      none      none      none      none  
dram[11]:         24        24        21        21       221       285    none      none      none      none      none      none      none      none      none      none  
dram[12]:         24        23        20        19       129       226    none      none      none      none      none      none      none      none      none      none  
dram[13]:         22        23        20        21       147       128    none      none      none      none      none      none      none      none      none      none  
dram[14]:         24        24        19        20       216       265    none      none      none      none      none      none      none      none      none      none  
dram[15]:         23        24        20        21       221       186    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        607       608       607       603       503       502         0         0         0         0         0         0         0         0         0         0
dram[1]:        605       598       589       598       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:        611       619       594       597       512       509         0         0         0         0         0         0         0         0         0         0
dram[3]:        608       615       603       603       503       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       604       599       599       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        614       603       604       610       501       505         0         0         0         0         0         0         0         0         0         0
dram[6]:        603       604       596       599       507       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        604       611       590       598       502       508         0         0         0         0         0         0         0         0         0         0
dram[8]:        617       615       602       611       502       504         0         0         0         0         0         0         0         0         0         0
dram[9]:        622       613       595       600       511       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        608       590       600       601       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        605       607       594       596       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        607       617       604       610       505       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        614       604       593       591       512       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        615       606       601       585       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        616       599       598       593       504       511         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475752 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002689
n_activity=4741 dram_eff=0.27
bk0: 72a 476021i bk1: 64a 475971i bk2: 64a 475990i bk3: 72a 476006i bk4: 16a 476024i bk5: 32a 476031i bk6: 0a 476072i bk7: 0a 476073i bk8: 0a 476075i bk9: 0a 476079i bk10: 0a 476079i bk11: 0a 476079i bk12: 0a 476079i bk13: 0a 476080i bk14: 0a 476081i bk15: 0a 476081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070809
Bank_Level_Parallism_Col = 1.071429
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071429 

BW Util details:
bwutil = 0.002689 
total_CMD = 476078 
util_bw = 1280 
Wasted_Col = 240 
Wasted_Row = 0 
Idle = 474558 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475752 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000672 
Either_Row_CoL_Bus_Util = 0.000685 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000147035
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475773 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002512
n_activity=4683 dram_eff=0.2554
bk0: 64a 476023i bk1: 76a 475999i bk2: 47a 476046i bk3: 64a 476002i bk4: 20a 476050i bk5: 28a 476005i bk6: 0a 476075i bk7: 0a 476075i bk8: 0a 476076i bk9: 0a 476076i bk10: 0a 476077i bk11: 0a 476078i bk12: 0a 476079i bk13: 0a 476079i bk14: 0a 476080i bk15: 0a 476080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033762
Bank_Level_Parallism_Col = 1.027553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027553 

BW Util details:
bwutil = 0.002512 
total_CMD = 476078 
util_bw = 1196 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 474658 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475773 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000628 
Either_Row_CoL_Bus_Util = 0.000641 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000193246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475809 n_act=6 n_pre=0 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=4019 dram_eff=0.2618
bk0: 40a 476025i bk1: 28a 476032i bk2: 51a 476031i bk3: 84a 475994i bk4: 32a 475997i bk5: 28a 476022i bk6: 0a 476075i bk7: 0a 476075i bk8: 0a 476075i bk9: 0a 476076i bk10: 0a 476077i bk11: 0a 476079i bk12: 0a 476079i bk13: 0a 476080i bk14: 0a 476080i bk15: 0a 476080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977186
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071672
Bank_Level_Parallism_Col = 1.070568
Bank_Level_Parallism_Ready = 1.003802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070568 

BW Util details:
bwutil = 0.002210 
total_CMD = 476078 
util_bw = 1052 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 474814 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475809 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 263 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000604943
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475712 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003025
n_activity=4923 dram_eff=0.2925
bk0: 56a 476028i bk1: 88a 476003i bk2: 92a 475979i bk3: 60a 476019i bk4: 32a 476000i bk5: 32a 475979i bk6: 0a 476075i bk7: 0a 476075i bk8: 0a 476076i bk9: 0a 476078i bk10: 0a 476078i bk11: 0a 476078i bk12: 0a 476078i bk13: 0a 476079i bk14: 0a 476079i bk15: 0a 476080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019950
Bank_Level_Parallism_Col = 1.020100
Bank_Level_Parallism_Ready = 1.002778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020100 

BW Util details:
bwutil = 0.003025 
total_CMD = 476078 
util_bw = 1440 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 474370 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475712 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000769 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000810792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475752 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002689
n_activity=4465 dram_eff=0.2867
bk0: 60a 476029i bk1: 64a 476018i bk2: 60a 476016i bk3: 88a 475978i bk4: 32a 476001i bk5: 16a 476027i bk6: 0a 476074i bk7: 0a 476075i bk8: 0a 476075i bk9: 0a 476077i bk10: 0a 476078i bk11: 0a 476078i bk12: 0a 476078i bk13: 0a 476078i bk14: 0a 476078i bk15: 0a 476082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051170
Bank_Level_Parallism_Col = 1.050074
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050074 

BW Util details:
bwutil = 0.002689 
total_CMD = 476078 
util_bw = 1280 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 474591 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475752 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000672 
Either_Row_CoL_Bus_Util = 0.000685 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00055243
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475732 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002857
n_activity=5206 dram_eff=0.2612
bk0: 88a 475998i bk1: 76a 476035i bk2: 60a 476037i bk3: 56a 476023i bk4: 28a 475996i bk5: 32a 476032i bk6: 0a 476075i bk7: 0a 476076i bk8: 0a 476076i bk9: 0a 476077i bk10: 0a 476078i bk11: 0a 476079i bk12: 0a 476079i bk13: 0a 476079i bk14: 0a 476079i bk15: 0a 476079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.982353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031626
Bank_Level_Parallism_Col = 1.031915
Bank_Level_Parallism_Ready = 1.002941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031915 

BW Util details:
bwutil = 0.002857 
total_CMD = 476078 
util_bw = 1360 
Wasted_Col = 204 
Wasted_Row = 0 
Idle = 474514 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475732 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000714 
Either_Row_CoL_Bus_Util = 0.000727 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.20099e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475728 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=344 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00289
n_activity=5129 dram_eff=0.2683
bk0: 56a 476024i bk1: 72a 475986i bk2: 68a 476037i bk3: 60a 476016i bk4: 48a 476033i bk5: 40a 475989i bk6: 0a 476076i bk7: 0a 476076i bk8: 0a 476077i bk9: 0a 476078i bk10: 0a 476079i bk11: 0a 476079i bk12: 0a 476079i bk13: 0a 476079i bk14: 0a 476079i bk15: 0a 476079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.982558
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049347
Bank_Level_Parallism_Col = 1.036496
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036496 

BW Util details:
bwutil = 0.002890 
total_CMD = 476078 
util_bw = 1376 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 474467 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475728 
Read = 344 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000723 
Either_Row_CoL_Bus_Util = 0.000735 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000516722
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475800 n_act=6 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002285
n_activity=4382 dram_eff=0.2483
bk0: 68a 476007i bk1: 44a 476047i bk2: 48a 476044i bk3: 48a 476033i bk4: 16a 476028i bk5: 48a 476000i bk6: 0a 476073i bk7: 0a 476074i bk8: 0a 476075i bk9: 0a 476075i bk10: 0a 476076i bk11: 0a 476079i bk12: 0a 476080i bk13: 0a 476080i bk14: 0a 476080i bk15: 0a 476081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977941
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048561
Bank_Level_Parallism_Col = 1.032668
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032668 

BW Util details:
bwutil = 0.002285 
total_CMD = 476078 
util_bw = 1088 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 474787 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475800 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000571 
Either_Row_CoL_Bus_Util = 0.000584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000149135
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475804 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002252
n_activity=4067 dram_eff=0.2636
bk0: 72a 475987i bk1: 48a 476032i bk2: 40a 476035i bk3: 60a 476035i bk4: 12a 476037i bk5: 36a 476010i bk6: 0a 476075i bk7: 0a 476076i bk8: 0a 476077i bk9: 0a 476078i bk10: 0a 476078i bk11: 0a 476078i bk12: 0a 476079i bk13: 0a 476079i bk14: 0a 476079i bk15: 0a 476079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027491
Bank_Level_Parallism_Col = 1.025997
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025997 

BW Util details:
bwutil = 0.002252 
total_CMD = 476078 
util_bw = 1072 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 474777 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475804 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000231055
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475796 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002319
n_activity=4358 dram_eff=0.2533
bk0: 56a 476021i bk1: 96a 475947i bk2: 68a 476014i bk3: 24a 476019i bk4: 12a 476038i bk5: 20a 476044i bk6: 0a 476073i bk7: 0a 476075i bk8: 0a 476076i bk9: 0a 476078i bk10: 0a 476078i bk11: 0a 476079i bk12: 0a 476079i bk13: 0a 476079i bk14: 0a 476080i bk15: 0a 476080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041139
Bank_Level_Parallism_Col = 1.041534
Bank_Level_Parallism_Ready = 1.025362
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041534 

BW Util details:
bwutil = 0.002319 
total_CMD = 476078 
util_bw = 1104 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 474739 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475796 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000580 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.88139e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475748 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002722
n_activity=4575 dram_eff=0.2833
bk0: 76a 476009i bk1: 44a 476012i bk2: 92a 476008i bk3: 68a 475996i bk4: 24a 476018i bk5: 20a 475988i bk6: 0a 476074i bk7: 0a 476075i bk8: 0a 476075i bk9: 0a 476078i bk10: 0a 476079i bk11: 0a 476079i bk12: 0a 476080i bk13: 0a 476080i bk14: 0a 476080i bk15: 0a 476081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037139
Bank_Level_Parallism_Col = 1.037448
Bank_Level_Parallism_Ready = 1.003086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037448 

BW Util details:
bwutil = 0.002722 
total_CMD = 476078 
util_bw = 1296 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 474549 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475748 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000681 
Either_Row_CoL_Bus_Util = 0.000693 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000699465
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475773 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002512
n_activity=4481 dram_eff=0.2669
bk0: 40a 476039i bk1: 100a 475969i bk2: 52a 476024i bk3: 60a 476041i bk4: 36a 476031i bk5: 11a 476033i bk6: 0a 476073i bk7: 0a 476074i bk8: 0a 476075i bk9: 0a 476076i bk10: 0a 476076i bk11: 0a 476079i bk12: 0a 476080i bk13: 0a 476081i bk14: 0a 476081i bk15: 0a 476082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009662
Bank_Level_Parallism_Col = 1.009756
Bank_Level_Parallism_Ready = 1.003345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009756 

BW Util details:
bwutil = 0.002512 
total_CMD = 476078 
util_bw = 1196 
Wasted_Col = 231 
Wasted_Row = 0 
Idle = 474651 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475773 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000628 
Either_Row_CoL_Bus_Util = 0.000641 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000102924
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475712 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003025
n_activity=4767 dram_eff=0.3021
bk0: 88a 475941i bk1: 72a 475996i bk2: 60a 475983i bk3: 76a 476015i bk4: 32a 476027i bk5: 32a 475980i bk6: 0a 476076i bk7: 0a 476076i bk8: 0a 476076i bk9: 0a 476077i bk10: 0a 476079i bk11: 0a 476079i bk12: 0a 476079i bk13: 0a 476079i bk14: 0a 476080i bk15: 0a 476080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056287
Bank_Level_Parallism_Col = 1.051807
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051807 

BW Util details:
bwutil = 0.003025 
total_CMD = 476078 
util_bw = 1440 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 474379 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475712 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000769 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00059444
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475804 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002252
n_activity=4376 dram_eff=0.245
bk0: 36a 476045i bk1: 56a 476014i bk2: 60a 476000i bk3: 56a 476023i bk4: 40a 476043i bk5: 20a 476029i bk6: 0a 476075i bk7: 0a 476075i bk8: 0a 476077i bk9: 0a 476078i bk10: 0a 476078i bk11: 0a 476078i bk12: 0a 476080i bk13: 0a 476080i bk14: 0a 476080i bk15: 0a 476080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026738
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.002252 
total_CMD = 476078 
util_bw = 1072 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 474798 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475804 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.03213e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475757 n_act=6 n_pre=0 n_ref_event=0 n_req=315 n_rd=315 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002647
n_activity=4644 dram_eff=0.2713
bk0: 68a 476022i bk1: 52a 476022i bk2: 80a 476001i bk3: 67a 476018i bk4: 24a 476035i bk5: 24a 476023i bk6: 0a 476075i bk7: 0a 476075i bk8: 0a 476076i bk9: 0a 476076i bk10: 0a 476078i bk11: 0a 476079i bk12: 0a 476079i bk13: 0a 476079i bk14: 0a 476079i bk15: 0a 476079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034375
Bank_Level_Parallism_Col = 1.020472
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020472 

BW Util details:
bwutil = 0.002647 
total_CMD = 476078 
util_bw = 1260 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 474593 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475757 
Read = 315 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 315 
total_req = 315 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 315 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000662 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000256261
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=476078 n_nop=475712 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003025
n_activity=5515 dram_eff=0.2611
bk0: 84a 476024i bk1: 44a 476034i bk2: 80a 475989i bk3: 80a 476011i bk4: 44a 476006i bk5: 28a 476005i bk6: 0a 476076i bk7: 0a 476076i bk8: 0a 476076i bk9: 0a 476076i bk10: 0a 476077i bk11: 0a 476078i bk12: 0a 476078i bk13: 0a 476078i bk14: 0a 476078i bk15: 0a 476079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020107
Bank_Level_Parallism_Col = 1.020270
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020270 

BW Util details:
bwutil = 0.003025 
total_CMD = 476078 
util_bw = 1440 
Wasted_Col = 245 
Wasted_Row = 0 
Idle = 474393 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476078 
n_nop = 475712 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000769 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000178542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 569, Miss = 168, Miss_rate = 0.295, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 401, Miss = 164, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1001, Miss = 163, Miss_rate = 0.163, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 433, Miss = 131, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1221, Miss = 161, Miss_rate = 0.132, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1137, Miss = 177, Miss_rate = 0.156, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1156, Miss = 208, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 828, Miss = 169, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1202, Miss = 177, Miss_rate = 0.147, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 1702, Miss = 204, Miss_rate = 0.120, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 815, Miss = 160, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1566, Miss = 209, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 966, Miss = 185, Miss_rate = 0.192, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1001, Miss = 176, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 1214, Miss = 129, Miss_rate = 0.106, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[16]: Access = 658, Miss = 132, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 598, Miss = 172, Miss_rate = 0.288, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 787, Miss = 180, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 427, Miss = 120, Miss_rate = 0.281, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 1151, Miss = 141, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1127, Miss = 201, Miss_rate = 0.178, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 724, Miss = 144, Miss_rate = 0.199, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 1182, Miss = 183, Miss_rate = 0.155, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 695, Miss = 220, Miss_rate = 0.317, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1275, Miss = 184, Miss_rate = 0.144, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 936, Miss = 187, Miss_rate = 0.200, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 497, Miss = 124, Miss_rate = 0.249, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 1298, Miss = 179, Miss_rate = 0.138, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 673, Miss = 160, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 1013, Miss = 197, Miss_rate = 0.194, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[31]: Access = 1431, Miss = 217, Miss_rate = 0.152, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 5510
L2_total_cache_miss_rate = 0.1809
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 107516
Req_Network_injected_packets_per_cycle =       0.2833 
Req_Network_conflicts_per_cycle =       0.0312
Req_Network_conflicts_per_cycle_util =       0.2630
Req_Bank_Level_Parallism =       2.3869
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0166
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 107516
Reply_Network_injected_packets_per_cycle =        0.2833
Reply_Network_conflicts_per_cycle =        0.0518
Reply_Network_conflicts_per_cycle_util =       0.4193
Reply_Bank_Level_Parallism =       2.2919
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0041
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 104574 (inst/sec)
gpgpu_simulation_rate = 10751 (cycle/sec)
gpgpu_silicon_slowdown = 105292x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
kernel_stream_id = 0
gpu_sim_cycle = 5675
gpu_sim_insn = 51847
gpu_ipc =       9.1360
gpu_tot_sim_cycle = 113191
gpu_tot_sim_insn = 1097596
gpu_tot_ipc =       9.6968
gpu_tot_issued_cta = 96
gpu_occupancy = 29.3571% 
gpu_tot_occupancy = 20.1323% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1001
partiton_level_parallism_total  =       0.2741
partiton_level_parallism_util =       3.7124
partiton_level_parallism_util_total  =       2.4026
L2_BW  =       3.6256 GB/Sec
L2_BW_total  =       9.9294 GB/Sec
gpu_total_sim_rate=99781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 14
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 5
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 11, Reservation_fails = 8
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1059, Miss_rate = 0.190, Pending_hits = 76, Reservation_fails = 433
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 343
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 349
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 71, Reservation_fails = 296
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 57, Reservation_fails = 317
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 300
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 65, Reservation_fails = 365
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 309
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 80, Reservation_fails = 276
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 107, Reservation_fails = 302
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 95, Reservation_fails = 234
	L1D_cache_core[38]: Access = 3860, Miss = 953, Miss_rate = 0.247, Pending_hits = 86, Reservation_fails = 332
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 83, Reservation_fails = 341
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 96, Reservation_fails = 286
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 95, Reservation_fails = 296
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 21752
	L1D_total_cache_miss_rate = 0.2476
	L1D_total_cache_pending_hits = 1397
	L1D_total_cache_reservation_fails = 5135
	L1D_cache_data_port_util = 0.203
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1373
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4935
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 200
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 4459264
gpgpu_n_tot_w_icount = 139352
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 16865
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38201	W0_Idle:335242	W0_Scoreboard:777522	W1:35704	W2:15986	W3:11069	W4:7158	W5:5027	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:17447
single_issue_nums: WS0:36275	WS1:34623	WS2:34371	WS3:34083	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 622 
max_icnt2mem_latency = 171 
maxmrqlatency = 9 
max_icnt2sh_latency = 56 
averagemflatency = 285 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4888 	25 	68 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23699 	5523 	1805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27502 	2854 	671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28960 	1522 	323 	162 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5800      5811      6366      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396      6431      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084      5795      7714      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794      6368      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806      6360      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 72.000000 64.000000 64.000000 72.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 76.000000 47.000000 64.000000 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 28.000000 51.000000 84.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 56.000000 88.000000 92.000000 60.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 60.000000 64.000000 60.000000 88.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 88.000000 76.000000 60.000000 56.000000 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 72.000000 68.000000 60.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 68.000000 44.000000 48.000000 48.000000 16.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 72.000000 48.000000 40.000000 60.000000 12.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 96.000000 68.000000 24.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 76.000000 44.000000 92.000000 68.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 40.000000 100.000000 52.000000 60.000000 36.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 88.000000 72.000000 60.000000 76.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 36.000000 56.000000 60.000000 56.000000 40.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 52.000000 80.000000 67.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 44.000000 80.000000 80.000000 44.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of bytes read:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1504      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1632      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2144       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159616
Bmin_bank_accesses = 0!
chip skew: 11520/8416 = 1.37
number of bytes accessed:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1504      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1632      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2144       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159616
min_bank_accesses = 0!
chip skew: 11520/8416 = 1.37
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         23        23        20        20       150       144    none      none      none      none      none      none      none      none      none      none  
dram[1]:         23        23        20        21       179       145    none      none      none      none      none      none      none      none      none      none  
dram[2]:         22        22        19        19       138       223    none      none      none      none      none      none      none      none      none      none  
dram[3]:         24        24        20        19       252       186    none      none      none      none      none      none      none      none      none      none  
dram[4]:         22        21        20        21       304       230    none      none      none      none      none      none      none      none      none      none  
dram[5]:         23        23        20        20       306       228    none      none      none      none      none      none      none      none      none      none  
dram[6]:         24        24        20        20       160       222    none      none      none      none      none      none      none      none      none      none  
dram[7]:         24        23        20        20       323       196    none      none      none      none      none      none      none      none      none      none  
dram[8]:         23        22        21        20       127       151    none      none      none      none      none      none      none      none      none      none  
dram[9]:         24        22        19        20       253       159    none      none      none      none      none      none      none      none      none      none  
dram[10]:         23        26        20        20       279       364    none      none      none      none      none      none      none      none      none      none  
dram[11]:         24        24        21        21       225       291    none      none      none      none      none      none      none      none      none      none  
dram[12]:         24        23        20        19       129       232    none      none      none      none      none      none      none      none      none      none  
dram[13]:         22        23        20        21       148       128    none      none      none      none      none      none      none      none      none      none  
dram[14]:         24        24        19        20       219       272    none      none      none      none      none      none      none      none      none      none  
dram[15]:         23        24        20        21       225       190    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        607       608       607       603       503       502         0         0         0         0         0         0         0         0         0         0
dram[1]:        605       598       589       598       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:        611       619       594       597       512       509         0         0         0         0         0         0         0         0         0         0
dram[3]:        608       615       603       603       503       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       604       599       599       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        614       603       604       610       501       505         0         0         0         0         0         0         0         0         0         0
dram[6]:        603       604       596       599       507       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        604       611       590       598       502       508         0         0         0         0         0         0         0         0         0         0
dram[8]:        617       615       602       611       502       504         0         0         0         0         0         0         0         0         0         0
dram[9]:        622       613       595       600       511       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        608       590       600       601       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        605       607       594       596       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        607       617       604       610       505       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        614       604       593       591       512       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        615       606       601       585       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        616       599       598       593       504       511         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500881 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002554
n_activity=4741 dram_eff=0.27
bk0: 72a 501150i bk1: 64a 501100i bk2: 64a 501119i bk3: 72a 501135i bk4: 16a 501153i bk5: 32a 501160i bk6: 0a 501201i bk7: 0a 501202i bk8: 0a 501204i bk9: 0a 501208i bk10: 0a 501208i bk11: 0a 501208i bk12: 0a 501208i bk13: 0a 501209i bk14: 0a 501210i bk15: 0a 501210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070809
Bank_Level_Parallism_Col = 1.071429
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071429 

BW Util details:
bwutil = 0.002554 
total_CMD = 501207 
util_bw = 1280 
Wasted_Col = 240 
Wasted_Row = 0 
Idle = 499687 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500881 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000139663
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500902 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002386
n_activity=4683 dram_eff=0.2554
bk0: 64a 501152i bk1: 76a 501128i bk2: 47a 501175i bk3: 64a 501131i bk4: 20a 501179i bk5: 28a 501134i bk6: 0a 501204i bk7: 0a 501204i bk8: 0a 501205i bk9: 0a 501205i bk10: 0a 501206i bk11: 0a 501207i bk12: 0a 501208i bk13: 0a 501208i bk14: 0a 501209i bk15: 0a 501209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033762
Bank_Level_Parallism_Col = 1.027553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027553 

BW Util details:
bwutil = 0.002386 
total_CMD = 501207 
util_bw = 1196 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 499787 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500902 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000597 
Either_Row_CoL_Bus_Util = 0.000609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000183557
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500938 n_act=6 n_pre=0 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=4019 dram_eff=0.2618
bk0: 40a 501154i bk1: 28a 501161i bk2: 51a 501160i bk3: 84a 501123i bk4: 32a 501126i bk5: 28a 501151i bk6: 0a 501204i bk7: 0a 501204i bk8: 0a 501204i bk9: 0a 501205i bk10: 0a 501206i bk11: 0a 501208i bk12: 0a 501208i bk13: 0a 501209i bk14: 0a 501209i bk15: 0a 501209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977186
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071672
Bank_Level_Parallism_Col = 1.070568
Bank_Level_Parallism_Ready = 1.003802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070568 

BW Util details:
bwutil = 0.002099 
total_CMD = 501207 
util_bw = 1052 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 499943 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500938 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 263 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000525 
Either_Row_CoL_Bus_Util = 0.000537 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000574613
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500841 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002873
n_activity=4923 dram_eff=0.2925
bk0: 56a 501157i bk1: 88a 501132i bk2: 92a 501108i bk3: 60a 501148i bk4: 32a 501129i bk5: 32a 501108i bk6: 0a 501204i bk7: 0a 501204i bk8: 0a 501205i bk9: 0a 501207i bk10: 0a 501207i bk11: 0a 501207i bk12: 0a 501207i bk13: 0a 501208i bk14: 0a 501208i bk15: 0a 501209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019950
Bank_Level_Parallism_Col = 1.020100
Bank_Level_Parallism_Ready = 1.002778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020100 

BW Util details:
bwutil = 0.002873 
total_CMD = 501207 
util_bw = 1440 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 499499 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500841 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000718 
Either_Row_CoL_Bus_Util = 0.000730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000770141
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500881 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002554
n_activity=4465 dram_eff=0.2867
bk0: 60a 501158i bk1: 64a 501147i bk2: 60a 501145i bk3: 88a 501107i bk4: 32a 501130i bk5: 16a 501156i bk6: 0a 501203i bk7: 0a 501204i bk8: 0a 501204i bk9: 0a 501206i bk10: 0a 501207i bk11: 0a 501207i bk12: 0a 501207i bk13: 0a 501207i bk14: 0a 501207i bk15: 0a 501211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051170
Bank_Level_Parallism_Col = 1.050074
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050074 

BW Util details:
bwutil = 0.002554 
total_CMD = 501207 
util_bw = 1280 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 499720 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500881 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000524733
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500861 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002713
n_activity=5206 dram_eff=0.2612
bk0: 88a 501127i bk1: 76a 501164i bk2: 60a 501166i bk3: 56a 501152i bk4: 28a 501125i bk5: 32a 501161i bk6: 0a 501204i bk7: 0a 501205i bk8: 0a 501205i bk9: 0a 501206i bk10: 0a 501207i bk11: 0a 501208i bk12: 0a 501208i bk13: 0a 501208i bk14: 0a 501208i bk15: 0a 501208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.982353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031626
Bank_Level_Parallism_Col = 1.031915
Bank_Level_Parallism_Ready = 1.002941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031915 

BW Util details:
bwutil = 0.002713 
total_CMD = 501207 
util_bw = 1360 
Wasted_Col = 204 
Wasted_Row = 0 
Idle = 499643 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500861 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000678 
Either_Row_CoL_Bus_Util = 0.000690 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.99037e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500857 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=344 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002745
n_activity=5129 dram_eff=0.2683
bk0: 56a 501153i bk1: 72a 501115i bk2: 68a 501166i bk3: 60a 501145i bk4: 48a 501162i bk5: 40a 501118i bk6: 0a 501205i bk7: 0a 501205i bk8: 0a 501206i bk9: 0a 501207i bk10: 0a 501208i bk11: 0a 501208i bk12: 0a 501208i bk13: 0a 501208i bk14: 0a 501208i bk15: 0a 501208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.982558
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049347
Bank_Level_Parallism_Col = 1.036496
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036496 

BW Util details:
bwutil = 0.002745 
total_CMD = 501207 
util_bw = 1376 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 499596 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500857 
Read = 344 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000686 
Either_Row_CoL_Bus_Util = 0.000698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000490815
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500929 n_act=6 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002171
n_activity=4382 dram_eff=0.2483
bk0: 68a 501136i bk1: 44a 501176i bk2: 48a 501173i bk3: 48a 501162i bk4: 16a 501157i bk5: 48a 501129i bk6: 0a 501202i bk7: 0a 501203i bk8: 0a 501204i bk9: 0a 501204i bk10: 0a 501205i bk11: 0a 501208i bk12: 0a 501209i bk13: 0a 501209i bk14: 0a 501209i bk15: 0a 501210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977941
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048561
Bank_Level_Parallism_Col = 1.032668
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032668 

BW Util details:
bwutil = 0.002171 
total_CMD = 501207 
util_bw = 1088 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 499916 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500929 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000543 
Either_Row_CoL_Bus_Util = 0.000555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000141658
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500933 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002139
n_activity=4067 dram_eff=0.2636
bk0: 72a 501116i bk1: 48a 501161i bk2: 40a 501164i bk3: 60a 501164i bk4: 12a 501166i bk5: 36a 501139i bk6: 0a 501204i bk7: 0a 501205i bk8: 0a 501206i bk9: 0a 501207i bk10: 0a 501207i bk11: 0a 501207i bk12: 0a 501208i bk13: 0a 501208i bk14: 0a 501208i bk15: 0a 501208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027491
Bank_Level_Parallism_Col = 1.025997
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025997 

BW Util details:
bwutil = 0.002139 
total_CMD = 501207 
util_bw = 1072 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 499906 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500933 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000535 
Either_Row_CoL_Bus_Util = 0.000547 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00021947
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500925 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002203
n_activity=4358 dram_eff=0.2533
bk0: 56a 501150i bk1: 96a 501076i bk2: 68a 501143i bk3: 24a 501148i bk4: 12a 501167i bk5: 20a 501173i bk6: 0a 501202i bk7: 0a 501204i bk8: 0a 501205i bk9: 0a 501207i bk10: 0a 501207i bk11: 0a 501208i bk12: 0a 501208i bk13: 0a 501208i bk14: 0a 501209i bk15: 0a 501209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041139
Bank_Level_Parallism_Col = 1.041534
Bank_Level_Parallism_Ready = 1.025362
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041534 

BW Util details:
bwutil = 0.002203 
total_CMD = 501207 
util_bw = 1104 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 499868 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500925 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000551 
Either_Row_CoL_Bus_Util = 0.000563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.58651e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500877 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002586
n_activity=4575 dram_eff=0.2833
bk0: 76a 501138i bk1: 44a 501141i bk2: 92a 501137i bk3: 68a 501125i bk4: 24a 501147i bk5: 20a 501117i bk6: 0a 501203i bk7: 0a 501204i bk8: 0a 501204i bk9: 0a 501207i bk10: 0a 501208i bk11: 0a 501208i bk12: 0a 501209i bk13: 0a 501209i bk14: 0a 501209i bk15: 0a 501210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037139
Bank_Level_Parallism_Col = 1.037448
Bank_Level_Parallism_Ready = 1.003086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037448 

BW Util details:
bwutil = 0.002586 
total_CMD = 501207 
util_bw = 1296 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 499678 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500877 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000646 
Either_Row_CoL_Bus_Util = 0.000658 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000664396
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500902 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002386
n_activity=4481 dram_eff=0.2669
bk0: 40a 501168i bk1: 100a 501098i bk2: 52a 501153i bk3: 60a 501170i bk4: 36a 501160i bk5: 11a 501162i bk6: 0a 501202i bk7: 0a 501203i bk8: 0a 501204i bk9: 0a 501205i bk10: 0a 501205i bk11: 0a 501208i bk12: 0a 501209i bk13: 0a 501210i bk14: 0a 501210i bk15: 0a 501211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009662
Bank_Level_Parallism_Col = 1.009756
Bank_Level_Parallism_Ready = 1.003345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009756 

BW Util details:
bwutil = 0.002386 
total_CMD = 501207 
util_bw = 1196 
Wasted_Col = 231 
Wasted_Row = 0 
Idle = 499780 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500902 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000597 
Either_Row_CoL_Bus_Util = 0.000609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.7764e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500841 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002873
n_activity=4767 dram_eff=0.3021
bk0: 88a 501070i bk1: 72a 501125i bk2: 60a 501112i bk3: 76a 501144i bk4: 32a 501156i bk5: 32a 501109i bk6: 0a 501205i bk7: 0a 501205i bk8: 0a 501205i bk9: 0a 501206i bk10: 0a 501208i bk11: 0a 501208i bk12: 0a 501208i bk13: 0a 501208i bk14: 0a 501209i bk15: 0a 501209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056287
Bank_Level_Parallism_Col = 1.051807
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051807 

BW Util details:
bwutil = 0.002873 
total_CMD = 501207 
util_bw = 1440 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 499508 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500841 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000718 
Either_Row_CoL_Bus_Util = 0.000730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000564637
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500933 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002139
n_activity=4376 dram_eff=0.245
bk0: 36a 501174i bk1: 56a 501143i bk2: 60a 501129i bk3: 56a 501152i bk4: 40a 501172i bk5: 20a 501158i bk6: 0a 501204i bk7: 0a 501204i bk8: 0a 501206i bk9: 0a 501207i bk10: 0a 501207i bk11: 0a 501207i bk12: 0a 501209i bk13: 0a 501209i bk14: 0a 501209i bk15: 0a 501209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026738
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.002139 
total_CMD = 501207 
util_bw = 1072 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 499927 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500933 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000535 
Either_Row_CoL_Bus_Util = 0.000547 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.57929e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500886 n_act=6 n_pre=0 n_ref_event=0 n_req=315 n_rd=315 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002514
n_activity=4644 dram_eff=0.2713
bk0: 68a 501151i bk1: 52a 501151i bk2: 80a 501130i bk3: 67a 501147i bk4: 24a 501164i bk5: 24a 501152i bk6: 0a 501204i bk7: 0a 501204i bk8: 0a 501205i bk9: 0a 501205i bk10: 0a 501207i bk11: 0a 501208i bk12: 0a 501208i bk13: 0a 501208i bk14: 0a 501208i bk15: 0a 501208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034375
Bank_Level_Parallism_Col = 1.020472
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020472 

BW Util details:
bwutil = 0.002514 
total_CMD = 501207 
util_bw = 1260 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 499722 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500886 
Read = 315 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 315 
total_req = 315 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 315 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000628 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000243412
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=501207 n_nop=500841 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002873
n_activity=5515 dram_eff=0.2611
bk0: 84a 501153i bk1: 44a 501163i bk2: 80a 501118i bk3: 80a 501140i bk4: 44a 501135i bk5: 28a 501134i bk6: 0a 501205i bk7: 0a 501205i bk8: 0a 501205i bk9: 0a 501205i bk10: 0a 501206i bk11: 0a 501207i bk12: 0a 501207i bk13: 0a 501207i bk14: 0a 501207i bk15: 0a 501208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020107
Bank_Level_Parallism_Col = 1.020270
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020270 

BW Util details:
bwutil = 0.002873 
total_CMD = 501207 
util_bw = 1440 
Wasted_Col = 245 
Wasted_Row = 0 
Idle = 499522 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 501207 
n_nop = 500841 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000718 
Either_Row_CoL_Bus_Util = 0.000730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000169591

========= L2 cache stats =========
L2_cache_bank[0]: Access = 577, Miss = 168, Miss_rate = 0.291, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 779, Miss = 188, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 404, Miss = 164, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1015, Miss = 163, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 447, Miss = 131, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1240, Miss = 161, Miss_rate = 0.130, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1157, Miss = 177, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1180, Miss = 208, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 846, Miss = 169, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1323, Miss = 177, Miss_rate = 0.134, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 1734, Miss = 204, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 828, Miss = 160, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1600, Miss = 209, Miss_rate = 0.131, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 977, Miss = 185, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1023, Miss = 176, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 1233, Miss = 129, Miss_rate = 0.105, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[16]: Access = 669, Miss = 132, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 598, Miss = 172, Miss_rate = 0.288, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 794, Miss = 180, Miss_rate = 0.227, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 430, Miss = 120, Miss_rate = 0.279, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 1173, Miss = 141, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1149, Miss = 201, Miss_rate = 0.175, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 734, Miss = 144, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 1202, Miss = 183, Miss_rate = 0.152, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 699, Miss = 220, Miss_rate = 0.315, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1296, Miss = 184, Miss_rate = 0.142, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 945, Miss = 187, Miss_rate = 0.198, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 497, Miss = 124, Miss_rate = 0.249, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 1323, Miss = 179, Miss_rate = 0.135, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 680, Miss = 160, Miss_rate = 0.235, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 1021, Miss = 197, Miss_rate = 0.193, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[31]: Access = 1454, Miss = 217, Miss_rate = 0.149, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 5510
L2_total_cache_miss_rate = 0.1776
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 113191
Req_Network_injected_packets_per_cycle =       0.2741 
Req_Network_conflicts_per_cycle =       0.0327
Req_Network_conflicts_per_cycle_util =       0.2870
Req_Bank_Level_Parallism =       2.4026
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0171
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0086

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 113191
Reply_Network_injected_packets_per_cycle =        0.2741
Reply_Network_conflicts_per_cycle =        0.0492
Reply_Network_conflicts_per_cycle_util =       0.4146
Reply_Bank_Level_Parallism =       2.3080
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0039
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0060
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 99781 (inst/sec)
gpgpu_simulation_rate = 10290 (cycle/sec)
gpgpu_silicon_slowdown = 110009x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
kernel_stream_id = 0
gpu_sim_cycle = 8617
gpu_sim_insn = 64165
gpu_ipc =       7.4463
gpu_tot_sim_cycle = 121808
gpu_tot_sim_insn = 1161761
gpu_tot_ipc =       9.5376
gpu_tot_issued_cta = 104
gpu_occupancy = 20.4255% 
gpu_tot_occupancy = 20.1547% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1561
partiton_level_parallism_total  =       0.2658
partiton_level_parallism_util =       2.3721
partiton_level_parallism_util_total  =       2.4013
L2_BW  =       5.6541 GB/Sec
L2_BW_total  =       9.6270 GB/Sec
gpu_total_sim_rate=96813

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 14
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 5
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 17, Reservation_fails = 12
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 18, Reservation_fails = 23
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1059, Miss_rate = 0.190, Pending_hits = 76, Reservation_fails = 433
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 343
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 349
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 71, Reservation_fails = 296
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 57, Reservation_fails = 317
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 300
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 65, Reservation_fails = 365
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 309
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 80, Reservation_fails = 276
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 107, Reservation_fails = 302
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 95, Reservation_fails = 234
	L1D_cache_core[38]: Access = 3860, Miss = 953, Miss_rate = 0.247, Pending_hits = 86, Reservation_fails = 332
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 83, Reservation_fails = 341
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 96, Reservation_fails = 286
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 95, Reservation_fails = 296
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 22987
	L1D_total_cache_miss_rate = 0.2548
	L1D_total_cache_pending_hits = 1445
	L1D_total_cache_reservation_fails = 5139
	L1D_cache_data_port_util = 0.190
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1421
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 200
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 4955680
gpgpu_n_tot_w_icount = 154865
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46095	W0_Idle:349458	W0_Scoreboard:851178	W1:39878	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:18873
single_issue_nums: WS0:40544	WS1:38877	WS2:38062	WS3:37382	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 622 
max_icnt2mem_latency = 171 
maxmrqlatency = 9 
max_icnt2sh_latency = 56 
averagemflatency = 282 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4891 	25 	68 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25041 	5526 	1805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28847 	2854 	671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30305 	1522 	323 	162 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5800      5811      6366      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396      6431      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084      5795      7714      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794      6368      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806      6360      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 72.000000 64.000000 64.000000 72.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 76.000000 48.000000 64.000000 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 28.000000 52.000000 84.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 56.000000 88.000000 92.000000 60.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 60.000000 64.000000 60.000000 88.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 88.000000 76.000000 60.000000 56.000000 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 72.000000 68.000000 60.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 68.000000 44.000000 48.000000 48.000000 16.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 72.000000 48.000000 40.000000 60.000000 12.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 96.000000 68.000000 24.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 76.000000 44.000000 92.000000 68.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 40.000000 100.000000 52.000000 60.000000 36.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 88.000000 72.000000 60.000000 76.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 36.000000 56.000000 60.000000 56.000000 40.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 52.000000 80.000000 68.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 44.000000 80.000000 80.000000 44.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of bytes read:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1536      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1664      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2176       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 11520/8448 = 1.36
number of bytes accessed:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1536      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1664      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2176       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 11520/8448 = 1.36
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        24        20        21       166       144    none      none      none      none      none      none      none      none      none      none  
dram[1]:         23        24        21        21       193       154    none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22        19        20       147       235    none      none      none      none      none      none      none      none      none      none  
dram[3]:         24        25        21        20       260       196    none      none      none      none      none      none      none      none      none      none  
dram[4]:         23        22        21        21       310       234    none      none      none      none      none      none      none      none      none      none  
dram[5]:         25        24        21        22       312       237    none      none      none      none      none      none      none      none      none      none  
dram[6]:         25        25        21        20       170       230    none      none      none      none      none      none      none      none      none      none  
dram[7]:         25        24        21        20       323       209    none      none      none      none      none      none      none      none      none      none  
dram[8]:         25        23        22        20       132       155    none      none      none      none      none      none      none      none      none      none  
dram[9]:         25        23        21        20       253       165    none      none      none      none      none      none      none      none      none      none  
dram[10]:         24        27        21        21       289       364    none      none      none      none      none      none      none      none      none      none  
dram[11]:         24        25        21        21       231       291    none      none      none      none      none      none      none      none      none      none  
dram[12]:         25        24        21        20       131       236    none      none      none      none      none      none      none      none      none      none  
dram[13]:         24        24        21        21       156       131    none      none      none      none      none      none      none      none      none      none  
dram[14]:         25        25        21        21       226       282    none      none      none      none      none      none      none      none      none      none  
dram[15]:         24        24        21        21       228       192    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        607       608       607       603       503       502         0         0         0         0         0         0         0         0         0         0
dram[1]:        605       598       589       598       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:        611       619       594       597       512       509         0         0         0         0         0         0         0         0         0         0
dram[3]:        608       615       603       603       503       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       604       599       599       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        614       603       604       610       501       505         0         0         0         0         0         0         0         0         0         0
dram[6]:        603       604       596       599       507       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        604       611       590       598       502       508         0         0         0         0         0         0         0         0         0         0
dram[8]:        617       615       602       611       502       504         0         0         0         0         0         0         0         0         0         0
dram[9]:        622       613       595       600       511       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        608       590       600       601       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        605       607       594       596       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        607       617       604       610       505       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        614       604       593       591       512       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        615       606       601       585       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        616       599       598       593       504       511         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539037 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002373
n_activity=4741 dram_eff=0.27
bk0: 72a 539306i bk1: 64a 539256i bk2: 64a 539275i bk3: 72a 539291i bk4: 16a 539309i bk5: 32a 539316i bk6: 0a 539357i bk7: 0a 539358i bk8: 0a 539360i bk9: 0a 539364i bk10: 0a 539364i bk11: 0a 539364i bk12: 0a 539364i bk13: 0a 539365i bk14: 0a 539366i bk15: 0a 539366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070809
Bank_Level_Parallism_Col = 1.071429
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071429 

BW Util details:
bwutil = 0.002373 
total_CMD = 539363 
util_bw = 1280 
Wasted_Col = 240 
Wasted_Row = 0 
Idle = 537843 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539037 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.000604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000129783
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539057 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002225
n_activity=4705 dram_eff=0.255
bk0: 64a 539308i bk1: 76a 539284i bk2: 48a 539331i bk3: 64a 539287i bk4: 20a 539335i bk5: 28a 539290i bk6: 0a 539360i bk7: 0a 539360i bk8: 0a 539361i bk9: 0a 539361i bk10: 0a 539362i bk11: 0a 539363i bk12: 0a 539364i bk13: 0a 539364i bk14: 0a 539365i bk15: 0a 539365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033708
Bank_Level_Parallism_Col = 1.027508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027508 

BW Util details:
bwutil = 0.002225 
total_CMD = 539363 
util_bw = 1200 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 537939 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539057 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000556 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000170572
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539093 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001958
n_activity=4041 dram_eff=0.2613
bk0: 40a 539310i bk1: 28a 539317i bk2: 52a 539316i bk3: 84a 539279i bk4: 32a 539282i bk5: 28a 539307i bk6: 0a 539360i bk7: 0a 539360i bk8: 0a 539360i bk9: 0a 539361i bk10: 0a 539362i bk11: 0a 539364i bk12: 0a 539364i bk13: 0a 539365i bk14: 0a 539365i bk15: 0a 539365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071550
Bank_Level_Parallism_Col = 1.070447
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070447 

BW Util details:
bwutil = 0.001958 
total_CMD = 539363 
util_bw = 1056 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 538095 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539093 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000533963
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=538997 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00267
n_activity=4923 dram_eff=0.2925
bk0: 56a 539313i bk1: 88a 539288i bk2: 92a 539264i bk3: 60a 539304i bk4: 32a 539285i bk5: 32a 539264i bk6: 0a 539360i bk7: 0a 539360i bk8: 0a 539361i bk9: 0a 539363i bk10: 0a 539363i bk11: 0a 539363i bk12: 0a 539363i bk13: 0a 539364i bk14: 0a 539364i bk15: 0a 539365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019950
Bank_Level_Parallism_Col = 1.020100
Bank_Level_Parallism_Ready = 1.002778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020100 

BW Util details:
bwutil = 0.002670 
total_CMD = 539363 
util_bw = 1440 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 537655 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 538997 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000667 
Either_Row_CoL_Bus_Util = 0.000679 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000715659
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539037 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002373
n_activity=4465 dram_eff=0.2867
bk0: 60a 539314i bk1: 64a 539303i bk2: 60a 539301i bk3: 88a 539263i bk4: 32a 539286i bk5: 16a 539312i bk6: 0a 539359i bk7: 0a 539360i bk8: 0a 539360i bk9: 0a 539362i bk10: 0a 539363i bk11: 0a 539363i bk12: 0a 539363i bk13: 0a 539363i bk14: 0a 539363i bk15: 0a 539367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051170
Bank_Level_Parallism_Col = 1.050074
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050074 

BW Util details:
bwutil = 0.002373 
total_CMD = 539363 
util_bw = 1280 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 537876 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539037 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.000604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000487612
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539017 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002521
n_activity=5206 dram_eff=0.2612
bk0: 88a 539283i bk1: 76a 539320i bk2: 60a 539322i bk3: 56a 539308i bk4: 28a 539281i bk5: 32a 539317i bk6: 0a 539360i bk7: 0a 539361i bk8: 0a 539361i bk9: 0a 539362i bk10: 0a 539363i bk11: 0a 539364i bk12: 0a 539364i bk13: 0a 539364i bk14: 0a 539364i bk15: 0a 539364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.982353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031626
Bank_Level_Parallism_Col = 1.031915
Bank_Level_Parallism_Ready = 1.002941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031915 

BW Util details:
bwutil = 0.002521 
total_CMD = 539363 
util_bw = 1360 
Wasted_Col = 204 
Wasted_Row = 0 
Idle = 537799 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539017 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000630 
Either_Row_CoL_Bus_Util = 0.000641 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.70808e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539013 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=344 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002551
n_activity=5129 dram_eff=0.2683
bk0: 56a 539309i bk1: 72a 539271i bk2: 68a 539322i bk3: 60a 539301i bk4: 48a 539318i bk5: 40a 539274i bk6: 0a 539361i bk7: 0a 539361i bk8: 0a 539362i bk9: 0a 539363i bk10: 0a 539364i bk11: 0a 539364i bk12: 0a 539364i bk13: 0a 539364i bk14: 0a 539364i bk15: 0a 539364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.982558
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049347
Bank_Level_Parallism_Col = 1.036496
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036496 

BW Util details:
bwutil = 0.002551 
total_CMD = 539363 
util_bw = 1376 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 537752 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539013 
Read = 344 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000456094
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539085 n_act=6 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002017
n_activity=4382 dram_eff=0.2483
bk0: 68a 539292i bk1: 44a 539332i bk2: 48a 539329i bk3: 48a 539318i bk4: 16a 539313i bk5: 48a 539285i bk6: 0a 539358i bk7: 0a 539359i bk8: 0a 539360i bk9: 0a 539360i bk10: 0a 539361i bk11: 0a 539364i bk12: 0a 539365i bk13: 0a 539365i bk14: 0a 539365i bk15: 0a 539366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977941
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048561
Bank_Level_Parallism_Col = 1.032668
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032668 

BW Util details:
bwutil = 0.002017 
total_CMD = 539363 
util_bw = 1088 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 538072 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539085 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000131637
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539089 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001988
n_activity=4067 dram_eff=0.2636
bk0: 72a 539272i bk1: 48a 539317i bk2: 40a 539320i bk3: 60a 539320i bk4: 12a 539322i bk5: 36a 539295i bk6: 0a 539360i bk7: 0a 539361i bk8: 0a 539362i bk9: 0a 539363i bk10: 0a 539363i bk11: 0a 539363i bk12: 0a 539364i bk13: 0a 539364i bk14: 0a 539364i bk15: 0a 539364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027491
Bank_Level_Parallism_Col = 1.025997
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025997 

BW Util details:
bwutil = 0.001988 
total_CMD = 539363 
util_bw = 1072 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 538062 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539089 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000203944
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539081 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002047
n_activity=4358 dram_eff=0.2533
bk0: 56a 539306i bk1: 96a 539232i bk2: 68a 539299i bk3: 24a 539304i bk4: 12a 539323i bk5: 20a 539329i bk6: 0a 539358i bk7: 0a 539360i bk8: 0a 539361i bk9: 0a 539363i bk10: 0a 539363i bk11: 0a 539364i bk12: 0a 539364i bk13: 0a 539364i bk14: 0a 539365i bk15: 0a 539365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041139
Bank_Level_Parallism_Col = 1.041534
Bank_Level_Parallism_Ready = 1.025362
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041534 

BW Util details:
bwutil = 0.002047 
total_CMD = 539363 
util_bw = 1104 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 538024 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539081 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.19131e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539033 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002403
n_activity=4575 dram_eff=0.2833
bk0: 76a 539294i bk1: 44a 539297i bk2: 92a 539293i bk3: 68a 539281i bk4: 24a 539303i bk5: 20a 539273i bk6: 0a 539359i bk7: 0a 539360i bk8: 0a 539360i bk9: 0a 539363i bk10: 0a 539364i bk11: 0a 539364i bk12: 0a 539365i bk13: 0a 539365i bk14: 0a 539365i bk15: 0a 539366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037139
Bank_Level_Parallism_Col = 1.037448
Bank_Level_Parallism_Ready = 1.003086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037448 

BW Util details:
bwutil = 0.002403 
total_CMD = 539363 
util_bw = 1296 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 537834 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539033 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000601 
Either_Row_CoL_Bus_Util = 0.000612 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000617395
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539058 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002217
n_activity=4481 dram_eff=0.2669
bk0: 40a 539324i bk1: 100a 539254i bk2: 52a 539309i bk3: 60a 539326i bk4: 36a 539316i bk5: 11a 539318i bk6: 0a 539358i bk7: 0a 539359i bk8: 0a 539360i bk9: 0a 539361i bk10: 0a 539361i bk11: 0a 539364i bk12: 0a 539365i bk13: 0a 539366i bk14: 0a 539366i bk15: 0a 539367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009662
Bank_Level_Parallism_Col = 1.009756
Bank_Level_Parallism_Ready = 1.003345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009756 

BW Util details:
bwutil = 0.002217 
total_CMD = 539363 
util_bw = 1196 
Wasted_Col = 231 
Wasted_Row = 0 
Idle = 537936 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539058 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000554 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.08479e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=538997 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00267
n_activity=4767 dram_eff=0.3021
bk0: 88a 539226i bk1: 72a 539281i bk2: 60a 539268i bk3: 76a 539300i bk4: 32a 539312i bk5: 32a 539265i bk6: 0a 539361i bk7: 0a 539361i bk8: 0a 539361i bk9: 0a 539362i bk10: 0a 539364i bk11: 0a 539364i bk12: 0a 539364i bk13: 0a 539364i bk14: 0a 539365i bk15: 0a 539365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056287
Bank_Level_Parallism_Col = 1.051807
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051807 

BW Util details:
bwutil = 0.002670 
total_CMD = 539363 
util_bw = 1440 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 537664 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 538997 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000667 
Either_Row_CoL_Bus_Util = 0.000679 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000524693
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539089 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001988
n_activity=4376 dram_eff=0.245
bk0: 36a 539330i bk1: 56a 539299i bk2: 60a 539285i bk3: 56a 539308i bk4: 40a 539328i bk5: 20a 539314i bk6: 0a 539360i bk7: 0a 539360i bk8: 0a 539362i bk9: 0a 539363i bk10: 0a 539363i bk11: 0a 539363i bk12: 0a 539365i bk13: 0a 539365i bk14: 0a 539365i bk15: 0a 539365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026738
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.001988 
total_CMD = 539363 
util_bw = 1072 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 538083 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539089 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.97237e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=539041 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002344
n_activity=4666 dram_eff=0.2709
bk0: 68a 539307i bk1: 52a 539307i bk2: 80a 539286i bk3: 68a 539303i bk4: 24a 539320i bk5: 24a 539308i bk6: 0a 539360i bk7: 0a 539360i bk8: 0a 539361i bk9: 0a 539361i bk10: 0a 539363i bk11: 0a 539364i bk12: 0a 539364i bk13: 0a 539364i bk14: 0a 539364i bk15: 0a 539364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034321
Bank_Level_Parallism_Col = 1.020440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020440 

BW Util details:
bwutil = 0.002344 
total_CMD = 539363 
util_bw = 1264 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 537874 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 539041 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000226193
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=539363 n_nop=538997 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00267
n_activity=5515 dram_eff=0.2611
bk0: 84a 539309i bk1: 44a 539319i bk2: 80a 539274i bk3: 80a 539296i bk4: 44a 539291i bk5: 28a 539290i bk6: 0a 539361i bk7: 0a 539361i bk8: 0a 539361i bk9: 0a 539361i bk10: 0a 539362i bk11: 0a 539363i bk12: 0a 539363i bk13: 0a 539363i bk14: 0a 539363i bk15: 0a 539364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020107
Bank_Level_Parallism_Col = 1.020270
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020270 

BW Util details:
bwutil = 0.002670 
total_CMD = 539363 
util_bw = 1440 
Wasted_Col = 245 
Wasted_Row = 0 
Idle = 537678 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 539363 
n_nop = 538997 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000667 
Either_Row_CoL_Bus_Util = 0.000679 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000157593

========= L2 cache stats =========
L2_cache_bank[0]: Access = 620, Miss = 168, Miss_rate = 0.271, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 804, Miss = 188, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 430, Miss = 164, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1091, Miss = 164, Miss_rate = 0.150, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 487, Miss = 132, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1307, Miss = 161, Miss_rate = 0.123, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1218, Miss = 177, Miss_rate = 0.145, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1233, Miss = 208, Miss_rate = 0.169, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 879, Miss = 169, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1350, Miss = 177, Miss_rate = 0.131, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 1793, Miss = 204, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 882, Miss = 160, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1701, Miss = 209, Miss_rate = 0.123, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1018, Miss = 185, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1114, Miss = 176, Miss_rate = 0.158, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 1256, Miss = 129, Miss_rate = 0.103, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[16]: Access = 710, Miss = 132, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 172, Miss_rate = 0.277, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 809, Miss = 180, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 462, Miss = 120, Miss_rate = 0.260, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 1187, Miss = 141, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1199, Miss = 201, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 768, Miss = 144, Miss_rate = 0.188, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 1223, Miss = 183, Miss_rate = 0.150, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 734, Miss = 220, Miss_rate = 0.300, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1330, Miss = 184, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1004, Miss = 187, Miss_rate = 0.186, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 505, Miss = 124, Miss_rate = 0.246, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 1400, Miss = 180, Miss_rate = 0.129, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 706, Miss = 160, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 1037, Miss = 197, Miss_rate = 0.190, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[31]: Access = 1495, Miss = 217, Miss_rate = 0.145, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1703
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17429
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 121808
Req_Network_injected_packets_per_cycle =       0.2658 
Req_Network_conflicts_per_cycle =       0.0313
Req_Network_conflicts_per_cycle_util =       0.2826
Req_Bank_Level_Parallism =       2.4013
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0160
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0083

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 121808
Reply_Network_injected_packets_per_cycle =        0.2658
Reply_Network_conflicts_per_cycle =        0.0458
Reply_Network_conflicts_per_cycle_util =       0.3978
Reply_Bank_Level_Parallism =       2.3106
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0036
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0058
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 96813 (inst/sec)
gpgpu_simulation_rate = 10150 (cycle/sec)
gpgpu_silicon_slowdown = 111527x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
kernel_stream_id = 0
gpu_sim_cycle = 5578
gpu_sim_insn = 49174
gpu_ipc =       8.8157
gpu_tot_sim_cycle = 127386
gpu_tot_sim_insn = 1210935
gpu_tot_ipc =       9.5060
gpu_tot_issued_cta = 112
gpu_occupancy = 27.6319% 
gpu_tot_occupancy = 20.2208% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0244
partiton_level_parallism_total  =       0.2552
partiton_level_parallism_util =       4.1212
partiton_level_parallism_util_total  =       2.4055
L2_BW  =       0.8832 GB/Sec
L2_BW_total  =       9.2441 GB/Sec
gpu_total_sim_rate=100911

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 14
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 5
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 17, Reservation_fails = 12
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 18, Reservation_fails = 23
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1075, Miss_rate = 0.192, Pending_hits = 76, Reservation_fails = 433
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 64, Reservation_fails = 343
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 349
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 71, Reservation_fails = 296
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 57, Reservation_fails = 317
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 300
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 65, Reservation_fails = 365
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 309
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 80, Reservation_fails = 276
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 107, Reservation_fails = 302
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 95, Reservation_fails = 234
	L1D_cache_core[38]: Access = 3860, Miss = 953, Miss_rate = 0.247, Pending_hits = 86, Reservation_fails = 332
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 83, Reservation_fails = 341
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 96, Reservation_fails = 286
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 95, Reservation_fails = 296
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 23121
	L1D_total_cache_miss_rate = 0.2559
	L1D_total_cache_pending_hits = 1445
	L1D_total_cache_reservation_fails = 5139
	L1D_cache_data_port_util = 0.189
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1421
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 200
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5009696
gpgpu_n_tot_w_icount = 156553
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46709	W0_Idle:351714	W0_Scoreboard:859100	W1:39902	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:20407
single_issue_nums: WS0:40960	WS1:39305	WS2:38490	WS3:37798	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 622 
max_icnt2mem_latency = 171 
maxmrqlatency = 9 
max_icnt2sh_latency = 56 
averagemflatency = 282 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4891 	25 	68 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25177 	5526 	1805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28983 	2854 	671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30441 	1522 	323 	162 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5800      5811      6366      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396      6431      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084      5795      7714      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794      6368      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806      6360      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 72.000000 64.000000 64.000000 72.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 76.000000 48.000000 64.000000 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 28.000000 52.000000 84.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 56.000000 88.000000 92.000000 60.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 60.000000 64.000000 60.000000 88.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 88.000000 76.000000 60.000000 56.000000 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 72.000000 68.000000 60.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 68.000000 44.000000 48.000000 48.000000 16.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 72.000000 48.000000 40.000000 60.000000 12.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 96.000000 68.000000 24.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 76.000000 44.000000 92.000000 68.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 40.000000 100.000000 52.000000 60.000000 36.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 88.000000 72.000000 60.000000 76.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 36.000000 56.000000 60.000000 56.000000 40.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 52.000000 80.000000 68.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 44.000000 80.000000 80.000000 44.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of bytes read:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1536      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1664      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2176       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 11520/8448 = 1.36
number of bytes accessed:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1536      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1664      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2176       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 11520/8448 = 1.36
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        24        20        21       167       144    none      none      none      none      none      none      none      none      none      none  
dram[1]:         23        24        21        21       193       154    none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22        19        20       147       236    none      none      none      none      none      none      none      none      none      none  
dram[3]:         24        25        21        20       262       197    none      none      none      none      none      none      none      none      none      none  
dram[4]:         23        22        21        21       311       235    none      none      none      none      none      none      none      none      none      none  
dram[5]:         25        24        21        22       315       238    none      none      none      none      none      none      none      none      none      none  
dram[6]:         25        25        21        20       170       232    none      none      none      none      none      none      none      none      none      none  
dram[7]:         25        24        21        20       327       210    none      none      none      none      none      none      none      none      none      none  
dram[8]:         25        23        22        20       132       155    none      none      none      none      none      none      none      none      none      none  
dram[9]:         25        23        21        20       256       165    none      none      none      none      none      none      none      none      none      none  
dram[10]:         24        27        21        21       291       369    none      none      none      none      none      none      none      none      none      none  
dram[11]:         24        25        21        21       232       293    none      none      none      none      none      none      none      none      none      none  
dram[12]:         25        24        21        20       131       238    none      none      none      none      none      none      none      none      none      none  
dram[13]:         24        24        21        21       156       131    none      none      none      none      none      none      none      none      none      none  
dram[14]:         25        25        21        21       227       284    none      none      none      none      none      none      none      none      none      none  
dram[15]:         24        24        21        21       230       193    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        607       608       607       603       503       502         0         0         0         0         0         0         0         0         0         0
dram[1]:        605       598       589       598       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:        611       619       594       597       512       509         0         0         0         0         0         0         0         0         0         0
dram[3]:        608       615       603       603       503       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       604       599       599       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        614       603       604       610       501       505         0         0         0         0         0         0         0         0         0         0
dram[6]:        603       604       596       599       507       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        604       611       590       598       502       508         0         0         0         0         0         0         0         0         0         0
dram[8]:        617       615       602       611       502       504         0         0         0         0         0         0         0         0         0         0
dram[9]:        622       613       595       600       511       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        608       590       600       601       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        605       607       594       596       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        607       617       604       610       505       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        614       604       593       591       512       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        615       606       601       585       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        616       599       598       593       504       511         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563736 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002269
n_activity=4741 dram_eff=0.27
bk0: 72a 564005i bk1: 64a 563955i bk2: 64a 563974i bk3: 72a 563990i bk4: 16a 564008i bk5: 32a 564015i bk6: 0a 564056i bk7: 0a 564057i bk8: 0a 564059i bk9: 0a 564063i bk10: 0a 564063i bk11: 0a 564063i bk12: 0a 564063i bk13: 0a 564064i bk14: 0a 564065i bk15: 0a 564065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070809
Bank_Level_Parallism_Col = 1.071429
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071429 

BW Util details:
bwutil = 0.002269 
total_CMD = 564062 
util_bw = 1280 
Wasted_Col = 240 
Wasted_Row = 0 
Idle = 562542 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563736 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0001241
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563756 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002127
n_activity=4705 dram_eff=0.255
bk0: 64a 564007i bk1: 76a 563983i bk2: 48a 564030i bk3: 64a 563986i bk4: 20a 564034i bk5: 28a 563989i bk6: 0a 564059i bk7: 0a 564059i bk8: 0a 564060i bk9: 0a 564060i bk10: 0a 564061i bk11: 0a 564062i bk12: 0a 564063i bk13: 0a 564063i bk14: 0a 564064i bk15: 0a 564064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033708
Bank_Level_Parallism_Col = 1.027508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027508 

BW Util details:
bwutil = 0.002127 
total_CMD = 564062 
util_bw = 1200 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 562638 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563756 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000542 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000163103
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563792 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001872
n_activity=4041 dram_eff=0.2613
bk0: 40a 564009i bk1: 28a 564016i bk2: 52a 564015i bk3: 84a 563978i bk4: 32a 563981i bk5: 28a 564006i bk6: 0a 564059i bk7: 0a 564059i bk8: 0a 564059i bk9: 0a 564060i bk10: 0a 564061i bk11: 0a 564063i bk12: 0a 564063i bk13: 0a 564064i bk14: 0a 564064i bk15: 0a 564064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071550
Bank_Level_Parallism_Col = 1.070447
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070447 

BW Util details:
bwutil = 0.001872 
total_CMD = 564062 
util_bw = 1056 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 562794 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563792 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000510582
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563696 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002553
n_activity=4923 dram_eff=0.2925
bk0: 56a 564012i bk1: 88a 563987i bk2: 92a 563963i bk3: 60a 564003i bk4: 32a 563984i bk5: 32a 563963i bk6: 0a 564059i bk7: 0a 564059i bk8: 0a 564060i bk9: 0a 564062i bk10: 0a 564062i bk11: 0a 564062i bk12: 0a 564062i bk13: 0a 564063i bk14: 0a 564063i bk15: 0a 564064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019950
Bank_Level_Parallism_Col = 1.020100
Bank_Level_Parallism_Ready = 1.002778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020100 

BW Util details:
bwutil = 0.002553 
total_CMD = 564062 
util_bw = 1440 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 562354 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563696 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000684322
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563736 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002269
n_activity=4465 dram_eff=0.2867
bk0: 60a 564013i bk1: 64a 564002i bk2: 60a 564000i bk3: 88a 563962i bk4: 32a 563985i bk5: 16a 564011i bk6: 0a 564058i bk7: 0a 564059i bk8: 0a 564059i bk9: 0a 564061i bk10: 0a 564062i bk11: 0a 564062i bk12: 0a 564062i bk13: 0a 564062i bk14: 0a 564062i bk15: 0a 564066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051170
Bank_Level_Parallism_Col = 1.050074
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050074 

BW Util details:
bwutil = 0.002269 
total_CMD = 564062 
util_bw = 1280 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 562575 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563736 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000466261
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563716 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=5206 dram_eff=0.2612
bk0: 88a 563982i bk1: 76a 564019i bk2: 60a 564021i bk3: 56a 564007i bk4: 28a 563980i bk5: 32a 564016i bk6: 0a 564059i bk7: 0a 564060i bk8: 0a 564060i bk9: 0a 564061i bk10: 0a 564062i bk11: 0a 564063i bk12: 0a 564063i bk13: 0a 564063i bk14: 0a 564063i bk15: 0a 564063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.982353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031626
Bank_Level_Parallism_Col = 1.031915
Bank_Level_Parallism_Ready = 1.002941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031915 

BW Util details:
bwutil = 0.002411 
total_CMD = 564062 
util_bw = 1360 
Wasted_Col = 204 
Wasted_Row = 0 
Idle = 562498 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563716 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000613 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.54571e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563712 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=344 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002439
n_activity=5129 dram_eff=0.2683
bk0: 56a 564008i bk1: 72a 563970i bk2: 68a 564021i bk3: 60a 564000i bk4: 48a 564017i bk5: 40a 563973i bk6: 0a 564060i bk7: 0a 564060i bk8: 0a 564061i bk9: 0a 564062i bk10: 0a 564063i bk11: 0a 564063i bk12: 0a 564063i bk13: 0a 564063i bk14: 0a 564063i bk15: 0a 564063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.982558
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049347
Bank_Level_Parallism_Col = 1.036496
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036496 

BW Util details:
bwutil = 0.002439 
total_CMD = 564062 
util_bw = 1376 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 562451 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563712 
Read = 344 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000610 
Either_Row_CoL_Bus_Util = 0.000620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000436122
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563784 n_act=6 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001929
n_activity=4382 dram_eff=0.2483
bk0: 68a 563991i bk1: 44a 564031i bk2: 48a 564028i bk3: 48a 564017i bk4: 16a 564012i bk5: 48a 563984i bk6: 0a 564057i bk7: 0a 564058i bk8: 0a 564059i bk9: 0a 564059i bk10: 0a 564060i bk11: 0a 564063i bk12: 0a 564064i bk13: 0a 564064i bk14: 0a 564064i bk15: 0a 564065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977941
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048561
Bank_Level_Parallism_Col = 1.032668
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032668 

BW Util details:
bwutil = 0.001929 
total_CMD = 564062 
util_bw = 1088 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 562771 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563784 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000482 
Either_Row_CoL_Bus_Util = 0.000493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000125873
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563788 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001901
n_activity=4067 dram_eff=0.2636
bk0: 72a 563971i bk1: 48a 564016i bk2: 40a 564019i bk3: 60a 564019i bk4: 12a 564021i bk5: 36a 563994i bk6: 0a 564059i bk7: 0a 564060i bk8: 0a 564061i bk9: 0a 564062i bk10: 0a 564062i bk11: 0a 564062i bk12: 0a 564063i bk13: 0a 564063i bk14: 0a 564063i bk15: 0a 564063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027491
Bank_Level_Parallism_Col = 1.025997
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025997 

BW Util details:
bwutil = 0.001901 
total_CMD = 564062 
util_bw = 1072 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 562761 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563788 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000486 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000195014
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563780 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001957
n_activity=4358 dram_eff=0.2533
bk0: 56a 564005i bk1: 96a 563931i bk2: 68a 563998i bk3: 24a 564003i bk4: 12a 564022i bk5: 20a 564028i bk6: 0a 564057i bk7: 0a 564059i bk8: 0a 564060i bk9: 0a 564062i bk10: 0a 564062i bk11: 0a 564063i bk12: 0a 564063i bk13: 0a 564063i bk14: 0a 564064i bk15: 0a 564064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041139
Bank_Level_Parallism_Col = 1.041534
Bank_Level_Parallism_Ready = 1.025362
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041534 

BW Util details:
bwutil = 0.001957 
total_CMD = 564062 
util_bw = 1104 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 562723 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563780 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.96399e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563732 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002298
n_activity=4575 dram_eff=0.2833
bk0: 76a 563993i bk1: 44a 563996i bk2: 92a 563992i bk3: 68a 563980i bk4: 24a 564002i bk5: 20a 563972i bk6: 0a 564058i bk7: 0a 564059i bk8: 0a 564059i bk9: 0a 564062i bk10: 0a 564063i bk11: 0a 564063i bk12: 0a 564064i bk13: 0a 564064i bk14: 0a 564064i bk15: 0a 564065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037139
Bank_Level_Parallism_Col = 1.037448
Bank_Level_Parallism_Ready = 1.003086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037448 

BW Util details:
bwutil = 0.002298 
total_CMD = 564062 
util_bw = 1296 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 562533 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563732 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000574 
Either_Row_CoL_Bus_Util = 0.000585 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000590361
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563757 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00212
n_activity=4481 dram_eff=0.2669
bk0: 40a 564023i bk1: 100a 563953i bk2: 52a 564008i bk3: 60a 564025i bk4: 36a 564015i bk5: 11a 564017i bk6: 0a 564057i bk7: 0a 564058i bk8: 0a 564059i bk9: 0a 564060i bk10: 0a 564060i bk11: 0a 564063i bk12: 0a 564064i bk13: 0a 564065i bk14: 0a 564065i bk15: 0a 564066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009662
Bank_Level_Parallism_Col = 1.009756
Bank_Level_Parallism_Ready = 1.003345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009756 

BW Util details:
bwutil = 0.002120 
total_CMD = 564062 
util_bw = 1196 
Wasted_Col = 231 
Wasted_Row = 0 
Idle = 562635 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563757 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000530 
Either_Row_CoL_Bus_Util = 0.000541 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.68699e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563696 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002553
n_activity=4767 dram_eff=0.3021
bk0: 88a 563925i bk1: 72a 563980i bk2: 60a 563967i bk3: 76a 563999i bk4: 32a 564011i bk5: 32a 563964i bk6: 0a 564060i bk7: 0a 564060i bk8: 0a 564060i bk9: 0a 564061i bk10: 0a 564063i bk11: 0a 564063i bk12: 0a 564063i bk13: 0a 564063i bk14: 0a 564064i bk15: 0a 564064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056287
Bank_Level_Parallism_Col = 1.051807
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051807 

BW Util details:
bwutil = 0.002553 
total_CMD = 564062 
util_bw = 1440 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 562363 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563696 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000501718
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563788 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001901
n_activity=4376 dram_eff=0.245
bk0: 36a 564029i bk1: 56a 563998i bk2: 60a 563984i bk3: 56a 564007i bk4: 40a 564027i bk5: 20a 564013i bk6: 0a 564059i bk7: 0a 564059i bk8: 0a 564061i bk9: 0a 564062i bk10: 0a 564062i bk11: 0a 564062i bk12: 0a 564064i bk13: 0a 564064i bk14: 0a 564064i bk15: 0a 564064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026738
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.001901 
total_CMD = 564062 
util_bw = 1072 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 562782 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563788 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000486 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.62328e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563740 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002241
n_activity=4666 dram_eff=0.2709
bk0: 68a 564006i bk1: 52a 564006i bk2: 80a 563985i bk3: 68a 564002i bk4: 24a 564019i bk5: 24a 564007i bk6: 0a 564059i bk7: 0a 564059i bk8: 0a 564060i bk9: 0a 564060i bk10: 0a 564062i bk11: 0a 564063i bk12: 0a 564063i bk13: 0a 564063i bk14: 0a 564063i bk15: 0a 564063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034321
Bank_Level_Parallism_Col = 1.020440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020440 

BW Util details:
bwutil = 0.002241 
total_CMD = 564062 
util_bw = 1264 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 562573 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563740 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000560 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000216288
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=564062 n_nop=563696 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002553
n_activity=5515 dram_eff=0.2611
bk0: 84a 564008i bk1: 44a 564018i bk2: 80a 563973i bk3: 80a 563995i bk4: 44a 563990i bk5: 28a 563989i bk6: 0a 564060i bk7: 0a 564060i bk8: 0a 564060i bk9: 0a 564060i bk10: 0a 564061i bk11: 0a 564062i bk12: 0a 564062i bk13: 0a 564062i bk14: 0a 564062i bk15: 0a 564063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020107
Bank_Level_Parallism_Col = 1.020270
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020270 

BW Util details:
bwutil = 0.002553 
total_CMD = 564062 
util_bw = 1440 
Wasted_Col = 245 
Wasted_Row = 0 
Idle = 562377 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 564062 
n_nop = 563696 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000150693

========= L2 cache stats =========
L2_cache_bank[0]: Access = 621, Miss = 168, Miss_rate = 0.271, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 804, Miss = 188, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 430, Miss = 164, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1091, Miss = 164, Miss_rate = 0.150, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 487, Miss = 132, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1311, Miss = 161, Miss_rate = 0.123, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1222, Miss = 177, Miss_rate = 0.145, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1241, Miss = 208, Miss_rate = 0.168, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 883, Miss = 169, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1356, Miss = 177, Miss_rate = 0.131, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 1805, Miss = 204, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 886, Miss = 160, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1706, Miss = 209, Miss_rate = 0.123, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1022, Miss = 185, Miss_rate = 0.181, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1119, Miss = 176, Miss_rate = 0.157, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 1264, Miss = 129, Miss_rate = 0.102, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[16]: Access = 710, Miss = 132, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 172, Miss_rate = 0.277, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 813, Miss = 180, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 462, Miss = 120, Miss_rate = 0.260, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 1200, Miss = 141, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1207, Miss = 201, Miss_rate = 0.167, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 772, Miss = 144, Miss_rate = 0.187, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 1231, Miss = 183, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 735, Miss = 220, Miss_rate = 0.299, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1339, Miss = 184, Miss_rate = 0.137, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1004, Miss = 187, Miss_rate = 0.186, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 505, Miss = 124, Miss_rate = 0.246, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 1408, Miss = 180, Miss_rate = 0.128, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 710, Miss = 160, Miss_rate = 0.225, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 1041, Miss = 197, Miss_rate = 0.189, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[31]: Access = 1503, Miss = 217, Miss_rate = 0.144, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1696
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17437
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 127386
Req_Network_injected_packets_per_cycle =       0.2552 
Req_Network_conflicts_per_cycle =       0.0300
Req_Network_conflicts_per_cycle_util =       0.2830
Req_Bank_Level_Parallism =       2.4055
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0154
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 127386
Reply_Network_injected_packets_per_cycle =        0.2552
Reply_Network_conflicts_per_cycle =        0.0437
Reply_Network_conflicts_per_cycle_util =       0.3969
Reply_Bank_Level_Parallism =       2.3149
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0034
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0055
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 100911 (inst/sec)
gpgpu_simulation_rate = 10615 (cycle/sec)
gpgpu_silicon_slowdown = 106641x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
kernel_stream_id = 0
gpu_sim_cycle = 6493
gpu_sim_insn = 49218
gpu_ipc =       7.5802
gpu_tot_sim_cycle = 133879
gpu_tot_sim_insn = 1260153
gpu_tot_ipc =       9.4126
gpu_tot_issued_cta = 120
gpu_occupancy = 19.2253% 
gpu_tot_occupancy = 20.2079% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0211
partiton_level_parallism_total  =       0.2438
partiton_level_parallism_util =       3.6053
partiton_level_parallism_util_total  =       2.4089
L2_BW  =       0.7643 GB/Sec
L2_BW_total  =       8.8328 GB/Sec
gpu_total_sim_rate=105012

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 14
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 5
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 17, Reservation_fails = 12
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 18, Reservation_fails = 23
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1075, Miss_rate = 0.192, Pending_hits = 76, Reservation_fails = 433
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 64, Reservation_fails = 343
	L1D_cache_core[20]: Access = 5675, Miss = 1110, Miss_rate = 0.196, Pending_hits = 72, Reservation_fails = 349
	L1D_cache_core[21]: Access = 4856, Miss = 992, Miss_rate = 0.204, Pending_hits = 71, Reservation_fails = 296
	L1D_cache_core[22]: Access = 5011, Miss = 1017, Miss_rate = 0.203, Pending_hits = 57, Reservation_fails = 317
	L1D_cache_core[23]: Access = 5140, Miss = 1043, Miss_rate = 0.203, Pending_hits = 74, Reservation_fails = 300
	L1D_cache_core[24]: Access = 4702, Miss = 988, Miss_rate = 0.210, Pending_hits = 65, Reservation_fails = 365
	L1D_cache_core[25]: Access = 4875, Miss = 1017, Miss_rate = 0.209, Pending_hits = 80, Reservation_fails = 309
	L1D_cache_core[26]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 80, Reservation_fails = 276
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 107, Reservation_fails = 302
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 95, Reservation_fails = 234
	L1D_cache_core[38]: Access = 3860, Miss = 953, Miss_rate = 0.247, Pending_hits = 86, Reservation_fails = 332
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 83, Reservation_fails = 341
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 96, Reservation_fails = 286
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 95, Reservation_fails = 296
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 23256
	L1D_total_cache_miss_rate = 0.2570
	L1D_total_cache_pending_hits = 1445
	L1D_total_cache_reservation_fails = 5139
	L1D_cache_data_port_util = 0.186
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1421
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 200
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5066304
gpgpu_n_tot_w_icount = 158322
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47378	W0_Idle:358026	W0_Scoreboard:868887	W1:39970	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:21941
single_issue_nums: WS0:41376	WS1:39761	WS2:38971	WS3:38214	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 622 
max_icnt2mem_latency = 171 
maxmrqlatency = 9 
max_icnt2sh_latency = 56 
averagemflatency = 282 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4891 	25 	68 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25314 	5526 	1805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29120 	2854 	671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30578 	1522 	323 	162 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5800      5811      6366      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396      6431      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084      5795      7714      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794      6368      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806      6360      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 72.000000 64.000000 64.000000 72.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 76.000000 48.000000 64.000000 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 28.000000 52.000000 84.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 56.000000 88.000000 92.000000 60.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 60.000000 64.000000 60.000000 88.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 88.000000 76.000000 60.000000 56.000000 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 72.000000 68.000000 60.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 68.000000 44.000000 48.000000 48.000000 16.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 72.000000 48.000000 40.000000 60.000000 12.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 96.000000 68.000000 24.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 76.000000 44.000000 92.000000 68.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 40.000000 100.000000 52.000000 60.000000 36.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 88.000000 72.000000 60.000000 76.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 36.000000 56.000000 60.000000 56.000000 40.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 52.000000 80.000000 68.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 44.000000 80.000000 80.000000 44.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of bytes read:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1536      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1664      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2176       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 11520/8448 = 1.36
number of bytes accessed:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1536      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1664      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2176       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 11520/8448 = 1.36
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        24        20        21       171       144    none      none      none      none      none      none      none      none      none      none  
dram[1]:         23        24        21        21       193       156    none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22        19        20       150       237    none      none      none      none      none      none      none      none      none      none  
dram[3]:         24        25        21        20       263       200    none      none      none      none      none      none      none      none      none      none  
dram[4]:         23        22        21        21       314       237    none      none      none      none      none      none      none      none      none      none  
dram[5]:         25        24        21        22       316       238    none      none      none      none      none      none      none      none      none      none  
dram[6]:         25        25        21        20       171       233    none      none      none      none      none      none      none      none      none      none  
dram[7]:         25        24        21        20       327       211    none      none      none      none      none      none      none      none      none      none  
dram[8]:         25        23        22        20       134       156    none      none      none      none      none      none      none      none      none      none  
dram[9]:         25        23        21        20       256       165    none      none      none      none      none      none      none      none      none      none  
dram[10]:         24        27        21        21       293       369    none      none      none      none      none      none      none      none      none      none  
dram[11]:         24        25        21        21       233       293    none      none      none      none      none      none      none      none      none      none  
dram[12]:         25        24        21        20       132       240    none      none      none      none      none      none      none      none      none      none  
dram[13]:         24        24        21        21       156       132    none      none      none      none      none      none      none      none      none      none  
dram[14]:         25        25        21        21       227       285    none      none      none      none      none      none      none      none      none      none  
dram[15]:         24        24        21        21       230       194    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        607       608       607       603       503       502         0         0         0         0         0         0         0         0         0         0
dram[1]:        605       598       589       598       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:        611       619       594       597       512       509         0         0         0         0         0         0         0         0         0         0
dram[3]:        608       615       603       603       503       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       604       599       599       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        614       603       604       610       501       505         0         0         0         0         0         0         0         0         0         0
dram[6]:        603       604       596       599       507       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        604       611       590       598       502       508         0         0         0         0         0         0         0         0         0         0
dram[8]:        617       615       602       611       502       504         0         0         0         0         0         0         0         0         0         0
dram[9]:        622       613       595       600       511       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        608       590       600       601       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        605       607       594       596       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        607       617       604       610       505       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        614       604       593       591       512       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        615       606       601       585       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        616       599       598       593       504       511         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592487 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002159
n_activity=4741 dram_eff=0.27
bk0: 72a 592756i bk1: 64a 592706i bk2: 64a 592725i bk3: 72a 592741i bk4: 16a 592759i bk5: 32a 592766i bk6: 0a 592807i bk7: 0a 592808i bk8: 0a 592810i bk9: 0a 592814i bk10: 0a 592814i bk11: 0a 592814i bk12: 0a 592814i bk13: 0a 592815i bk14: 0a 592816i bk15: 0a 592816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070809
Bank_Level_Parallism_Col = 1.071429
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071429 

BW Util details:
bwutil = 0.002159 
total_CMD = 592813 
util_bw = 1280 
Wasted_Col = 240 
Wasted_Row = 0 
Idle = 591293 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592487 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000540 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000118081
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592507 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002024
n_activity=4705 dram_eff=0.255
bk0: 64a 592758i bk1: 76a 592734i bk2: 48a 592781i bk3: 64a 592737i bk4: 20a 592785i bk5: 28a 592740i bk6: 0a 592810i bk7: 0a 592810i bk8: 0a 592811i bk9: 0a 592811i bk10: 0a 592812i bk11: 0a 592813i bk12: 0a 592814i bk13: 0a 592814i bk14: 0a 592815i bk15: 0a 592815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033708
Bank_Level_Parallism_Col = 1.027508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027508 

BW Util details:
bwutil = 0.002024 
total_CMD = 592813 
util_bw = 1200 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 591389 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592507 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000155192
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592543 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001781
n_activity=4041 dram_eff=0.2613
bk0: 40a 592760i bk1: 28a 592767i bk2: 52a 592766i bk3: 84a 592729i bk4: 32a 592732i bk5: 28a 592757i bk6: 0a 592810i bk7: 0a 592810i bk8: 0a 592810i bk9: 0a 592811i bk10: 0a 592812i bk11: 0a 592814i bk12: 0a 592814i bk13: 0a 592815i bk14: 0a 592815i bk15: 0a 592815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071550
Bank_Level_Parallism_Col = 1.070447
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070447 

BW Util details:
bwutil = 0.001781 
total_CMD = 592813 
util_bw = 1056 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 591545 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592543 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000445 
Either_Row_CoL_Bus_Util = 0.000455 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000485819
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592447 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002429
n_activity=4923 dram_eff=0.2925
bk0: 56a 592763i bk1: 88a 592738i bk2: 92a 592714i bk3: 60a 592754i bk4: 32a 592735i bk5: 32a 592714i bk6: 0a 592810i bk7: 0a 592810i bk8: 0a 592811i bk9: 0a 592813i bk10: 0a 592813i bk11: 0a 592813i bk12: 0a 592813i bk13: 0a 592814i bk14: 0a 592814i bk15: 0a 592815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019950
Bank_Level_Parallism_Col = 1.020100
Bank_Level_Parallism_Ready = 1.002778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020100 

BW Util details:
bwutil = 0.002429 
total_CMD = 592813 
util_bw = 1440 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 591105 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592447 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000651133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592487 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002159
n_activity=4465 dram_eff=0.2867
bk0: 60a 592764i bk1: 64a 592753i bk2: 60a 592751i bk3: 88a 592713i bk4: 32a 592736i bk5: 16a 592762i bk6: 0a 592809i bk7: 0a 592810i bk8: 0a 592810i bk9: 0a 592812i bk10: 0a 592813i bk11: 0a 592813i bk12: 0a 592813i bk13: 0a 592813i bk14: 0a 592813i bk15: 0a 592817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051170
Bank_Level_Parallism_Col = 1.050074
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050074 

BW Util details:
bwutil = 0.002159 
total_CMD = 592813 
util_bw = 1280 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 591326 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592487 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000540 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000443647
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592467 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002294
n_activity=5206 dram_eff=0.2612
bk0: 88a 592733i bk1: 76a 592770i bk2: 60a 592772i bk3: 56a 592758i bk4: 28a 592731i bk5: 32a 592767i bk6: 0a 592810i bk7: 0a 592811i bk8: 0a 592811i bk9: 0a 592812i bk10: 0a 592813i bk11: 0a 592814i bk12: 0a 592814i bk13: 0a 592814i bk14: 0a 592814i bk15: 0a 592814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.982353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031626
Bank_Level_Parallism_Col = 1.031915
Bank_Level_Parallism_Ready = 1.002941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031915 

BW Util details:
bwutil = 0.002294 
total_CMD = 592813 
util_bw = 1360 
Wasted_Col = 204 
Wasted_Row = 0 
Idle = 591249 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592467 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000574 
Either_Row_CoL_Bus_Util = 0.000584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.37375e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592463 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=344 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002321
n_activity=5129 dram_eff=0.2683
bk0: 56a 592759i bk1: 72a 592721i bk2: 68a 592772i bk3: 60a 592751i bk4: 48a 592768i bk5: 40a 592724i bk6: 0a 592811i bk7: 0a 592811i bk8: 0a 592812i bk9: 0a 592813i bk10: 0a 592814i bk11: 0a 592814i bk12: 0a 592814i bk13: 0a 592814i bk14: 0a 592814i bk15: 0a 592814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.982558
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049347
Bank_Level_Parallism_Col = 1.036496
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036496 

BW Util details:
bwutil = 0.002321 
total_CMD = 592813 
util_bw = 1376 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 591202 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592463 
Read = 344 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000580 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000414971
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592535 n_act=6 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001835
n_activity=4382 dram_eff=0.2483
bk0: 68a 592742i bk1: 44a 592782i bk2: 48a 592779i bk3: 48a 592768i bk4: 16a 592763i bk5: 48a 592735i bk6: 0a 592808i bk7: 0a 592809i bk8: 0a 592810i bk9: 0a 592810i bk10: 0a 592811i bk11: 0a 592814i bk12: 0a 592815i bk13: 0a 592815i bk14: 0a 592815i bk15: 0a 592816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977941
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048561
Bank_Level_Parallism_Col = 1.032668
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032668 

BW Util details:
bwutil = 0.001835 
total_CMD = 592813 
util_bw = 1088 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 591522 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592535 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000119768
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592539 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001808
n_activity=4067 dram_eff=0.2636
bk0: 72a 592722i bk1: 48a 592767i bk2: 40a 592770i bk3: 60a 592770i bk4: 12a 592772i bk5: 36a 592745i bk6: 0a 592810i bk7: 0a 592811i bk8: 0a 592812i bk9: 0a 592813i bk10: 0a 592813i bk11: 0a 592813i bk12: 0a 592814i bk13: 0a 592814i bk14: 0a 592814i bk15: 0a 592814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027491
Bank_Level_Parallism_Col = 1.025997
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025997 

BW Util details:
bwutil = 0.001808 
total_CMD = 592813 
util_bw = 1072 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 591512 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592539 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000185556
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592531 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001862
n_activity=4358 dram_eff=0.2533
bk0: 56a 592756i bk1: 96a 592682i bk2: 68a 592749i bk3: 24a 592754i bk4: 12a 592773i bk5: 20a 592779i bk6: 0a 592808i bk7: 0a 592810i bk8: 0a 592811i bk9: 0a 592813i bk10: 0a 592813i bk11: 0a 592814i bk12: 0a 592814i bk13: 0a 592814i bk14: 0a 592815i bk15: 0a 592815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041139
Bank_Level_Parallism_Col = 1.041534
Bank_Level_Parallism_Ready = 1.025362
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041534 

BW Util details:
bwutil = 0.001862 
total_CMD = 592813 
util_bw = 1104 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 591474 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592531 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.72324e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592483 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002186
n_activity=4575 dram_eff=0.2833
bk0: 76a 592744i bk1: 44a 592747i bk2: 92a 592743i bk3: 68a 592731i bk4: 24a 592753i bk5: 20a 592723i bk6: 0a 592809i bk7: 0a 592810i bk8: 0a 592810i bk9: 0a 592813i bk10: 0a 592814i bk11: 0a 592814i bk12: 0a 592815i bk13: 0a 592815i bk14: 0a 592815i bk15: 0a 592816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037139
Bank_Level_Parallism_Col = 1.037448
Bank_Level_Parallism_Ready = 1.003086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037448 

BW Util details:
bwutil = 0.002186 
total_CMD = 592813 
util_bw = 1296 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 591284 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592483 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000547 
Either_Row_CoL_Bus_Util = 0.000557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000561729
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592508 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002017
n_activity=4481 dram_eff=0.2669
bk0: 40a 592774i bk1: 100a 592704i bk2: 52a 592759i bk3: 60a 592776i bk4: 36a 592766i bk5: 11a 592768i bk6: 0a 592808i bk7: 0a 592809i bk8: 0a 592810i bk9: 0a 592811i bk10: 0a 592811i bk11: 0a 592814i bk12: 0a 592815i bk13: 0a 592816i bk14: 0a 592816i bk15: 0a 592817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009662
Bank_Level_Parallism_Col = 1.009756
Bank_Level_Parallism_Ready = 1.003345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009756 

BW Util details:
bwutil = 0.002017 
total_CMD = 592813 
util_bw = 1196 
Wasted_Col = 231 
Wasted_Row = 0 
Idle = 591386 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592508 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000514 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.26568e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592447 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002429
n_activity=4767 dram_eff=0.3021
bk0: 88a 592676i bk1: 72a 592731i bk2: 60a 592718i bk3: 76a 592750i bk4: 32a 592762i bk5: 32a 592715i bk6: 0a 592811i bk7: 0a 592811i bk8: 0a 592811i bk9: 0a 592812i bk10: 0a 592814i bk11: 0a 592814i bk12: 0a 592814i bk13: 0a 592814i bk14: 0a 592815i bk15: 0a 592815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056287
Bank_Level_Parallism_Col = 1.051807
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051807 

BW Util details:
bwutil = 0.002429 
total_CMD = 592813 
util_bw = 1440 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 591114 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592447 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000477385
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592539 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001808
n_activity=4376 dram_eff=0.245
bk0: 36a 592780i bk1: 56a 592749i bk2: 60a 592735i bk3: 56a 592758i bk4: 40a 592778i bk5: 20a 592764i bk6: 0a 592810i bk7: 0a 592810i bk8: 0a 592812i bk9: 0a 592813i bk10: 0a 592813i bk11: 0a 592813i bk12: 0a 592815i bk13: 0a 592815i bk14: 0a 592815i bk15: 0a 592815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026738
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.001808 
total_CMD = 592813 
util_bw = 1072 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 591533 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592539 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.25355e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592491 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002132
n_activity=4666 dram_eff=0.2709
bk0: 68a 592757i bk1: 52a 592757i bk2: 80a 592736i bk3: 68a 592753i bk4: 24a 592770i bk5: 24a 592758i bk6: 0a 592810i bk7: 0a 592810i bk8: 0a 592811i bk9: 0a 592811i bk10: 0a 592813i bk11: 0a 592814i bk12: 0a 592814i bk13: 0a 592814i bk14: 0a 592814i bk15: 0a 592814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034321
Bank_Level_Parallism_Col = 1.020440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020440 

BW Util details:
bwutil = 0.002132 
total_CMD = 592813 
util_bw = 1264 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 591324 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592491 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000205798
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592813 n_nop=592447 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002429
n_activity=5515 dram_eff=0.2611
bk0: 84a 592759i bk1: 44a 592769i bk2: 80a 592724i bk3: 80a 592746i bk4: 44a 592741i bk5: 28a 592740i bk6: 0a 592811i bk7: 0a 592811i bk8: 0a 592811i bk9: 0a 592811i bk10: 0a 592812i bk11: 0a 592813i bk12: 0a 592813i bk13: 0a 592813i bk14: 0a 592813i bk15: 0a 592814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020107
Bank_Level_Parallism_Col = 1.020270
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020270 

BW Util details:
bwutil = 0.002429 
total_CMD = 592813 
util_bw = 1440 
Wasted_Col = 245 
Wasted_Row = 0 
Idle = 591128 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592813 
n_nop = 592447 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000143384

========= L2 cache stats =========
L2_cache_bank[0]: Access = 626, Miss = 168, Miss_rate = 0.268, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 808, Miss = 188, Miss_rate = 0.233, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 434, Miss = 164, Miss_rate = 0.378, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1096, Miss = 164, Miss_rate = 0.150, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 503, Miss = 132, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1312, Miss = 161, Miss_rate = 0.123, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1230, Miss = 177, Miss_rate = 0.144, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1249, Miss = 208, Miss_rate = 0.167, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 895, Miss = 169, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1360, Miss = 177, Miss_rate = 0.130, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 1809, Miss = 204, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 887, Miss = 160, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1719, Miss = 209, Miss_rate = 0.122, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1022, Miss = 185, Miss_rate = 0.181, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1123, Miss = 176, Miss_rate = 0.157, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 1264, Miss = 129, Miss_rate = 0.102, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[16]: Access = 718, Miss = 132, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 172, Miss_rate = 0.277, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 814, Miss = 180, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 462, Miss = 120, Miss_rate = 0.260, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 1200, Miss = 141, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1211, Miss = 201, Miss_rate = 0.166, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 772, Miss = 144, Miss_rate = 0.187, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 1235, Miss = 183, Miss_rate = 0.148, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 740, Miss = 220, Miss_rate = 0.297, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1347, Miss = 184, Miss_rate = 0.137, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1013, Miss = 187, Miss_rate = 0.185, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 506, Miss = 124, Miss_rate = 0.245, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 1412, Miss = 180, Miss_rate = 0.127, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 710, Miss = 160, Miss_rate = 0.225, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 1041, Miss = 197, Miss_rate = 0.189, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[31]: Access = 1507, Miss = 217, Miss_rate = 0.144, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1689
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17439
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 133879
Req_Network_injected_packets_per_cycle =       0.2438 
Req_Network_conflicts_per_cycle =       0.0287
Req_Network_conflicts_per_cycle_util =       0.2836
Req_Bank_Level_Parallism =       2.4089
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0146
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0076

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 133879
Reply_Network_injected_packets_per_cycle =        0.2438
Reply_Network_conflicts_per_cycle =        0.0416
Reply_Network_conflicts_per_cycle_util =       0.3958
Reply_Bank_Level_Parallism =       2.3184
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0053
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 105012 (inst/sec)
gpgpu_simulation_rate = 11156 (cycle/sec)
gpgpu_silicon_slowdown = 101470x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
kernel_stream_id = 0
gpu_sim_cycle = 5326
gpu_sim_insn = 49152
gpu_ipc =       9.2287
gpu_tot_sim_cycle = 139205
gpu_tot_sim_insn = 1309305
gpu_tot_ipc =       9.4056
gpu_tot_issued_cta = 128
gpu_occupancy = 32.4502% 
gpu_tot_occupancy = 20.2968% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0240
partiton_level_parallism_total  =       0.2354
partiton_level_parallism_util =       6.0952
partiton_level_parallism_util_total  =       2.4146
L2_BW  =       0.8706 GB/Sec
L2_BW_total  =       8.5282 GB/Sec
gpu_total_sim_rate=100715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 14
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 5
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 17, Reservation_fails = 12
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 18, Reservation_fails = 23
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1075, Miss_rate = 0.192, Pending_hits = 76, Reservation_fails = 433
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 64, Reservation_fails = 343
	L1D_cache_core[20]: Access = 5675, Miss = 1110, Miss_rate = 0.196, Pending_hits = 72, Reservation_fails = 349
	L1D_cache_core[21]: Access = 4856, Miss = 992, Miss_rate = 0.204, Pending_hits = 71, Reservation_fails = 296
	L1D_cache_core[22]: Access = 5011, Miss = 1017, Miss_rate = 0.203, Pending_hits = 57, Reservation_fails = 317
	L1D_cache_core[23]: Access = 5140, Miss = 1043, Miss_rate = 0.203, Pending_hits = 74, Reservation_fails = 300
	L1D_cache_core[24]: Access = 4702, Miss = 988, Miss_rate = 0.210, Pending_hits = 65, Reservation_fails = 365
	L1D_cache_core[25]: Access = 4875, Miss = 1017, Miss_rate = 0.209, Pending_hits = 80, Reservation_fails = 309
	L1D_cache_core[26]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 148, Miss = 100, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 128, Miss = 90, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 148, Miss = 100, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 140, Miss = 96, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 299, Miss = 168, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 533, Miss = 267, Miss_rate = 0.501, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3637, Miss = 895, Miss_rate = 0.246, Pending_hits = 80, Reservation_fails = 276
	L1D_cache_core[35]: Access = 3682, Miss = 918, Miss_rate = 0.249, Pending_hits = 107, Reservation_fails = 302
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 95, Reservation_fails = 234
	L1D_cache_core[38]: Access = 3860, Miss = 953, Miss_rate = 0.247, Pending_hits = 86, Reservation_fails = 332
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 83, Reservation_fails = 341
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 96, Reservation_fails = 286
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 95, Reservation_fails = 296
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 23384
	L1D_total_cache_miss_rate = 0.2580
	L1D_total_cache_pending_hits = 1445
	L1D_total_cache_reservation_fails = 5139
	L1D_cache_data_port_util = 0.185
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1421
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 200
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5119552
gpgpu_n_tot_w_icount = 159986
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48004	W0_Idle:358337	W0_Scoreboard:876778	W1:39970	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:23477
single_issue_nums: WS0:41792	WS1:40177	WS2:39387	WS3:38630	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 622 
max_icnt2mem_latency = 171 
maxmrqlatency = 9 
max_icnt2sh_latency = 56 
averagemflatency = 282 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4891 	25 	68 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25442 	5526 	1805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29248 	2854 	671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30706 	1522 	323 	162 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5806      5812      6394      6364      5552      7391         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5819      5799      6377      6379      8681      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5800      5811      6366      6388      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6653      5809      6368      6380      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6367      5817      6381      6363      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5793      6362      6382      6383      5552     10970         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5818      6373      6378      6365      5553      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5805      5804      6388      6362      5544      5562         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5793      5813      6387      6383      5544      5558         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5804      5805      6396      6431      5552     10297         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6084      5795      7714      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5794      5794      6368      6382      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5813      5806      6360      6368      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5808      6372      6386      6376      5552      5563         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5811      5812      6382      6369      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5813      5795      6363      6377     11643      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 72.000000 64.000000 64.000000 72.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 76.000000 48.000000 64.000000 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 28.000000 52.000000 84.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 56.000000 88.000000 92.000000 60.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 60.000000 64.000000 60.000000 88.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 88.000000 76.000000 60.000000 56.000000 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 72.000000 68.000000 60.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 68.000000 44.000000 48.000000 48.000000 16.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 72.000000 48.000000 40.000000 60.000000 12.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 96.000000 68.000000 24.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 76.000000 44.000000 92.000000 68.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 40.000000 100.000000 52.000000 60.000000 36.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 88.000000 72.000000 60.000000 76.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 36.000000 56.000000 60.000000 56.000000 40.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 52.000000 80.000000 68.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 44.000000 80.000000 80.000000 44.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of bytes read:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1536      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1664      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2176       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 11520/8448 = 1.36
number of bytes accessed:
dram[0]:      2304      2048      2048      2304       512      1024         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2048      2432      1536      2048       640       896         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896      1664      2688      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1792      2816      2944      1920      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1920      2048      1920      2816      1024       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2816      2432      1920      1792       896      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      2304      2176      1920      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1408      1536      1536       512      1536         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2304      1536      1280      1920       384      1152         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      3072      2176       768       384       640         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2432      1408      2944      2176       768       640         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280      3200      1664      1920      1152       352         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2816      2304      1920      2432      1024      1024         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1792      1920      1792      1280       640         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      1664      2560      2176       768       768         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      1408      2560      2560      1408       896         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 11520/8448 = 1.36
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        24        20        21       171       144    none      none      none      none      none      none      none      none      none      none  
dram[1]:         23        24        21        21       193       156    none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22        19        20       150       238    none      none      none      none      none      none      none      none      none      none  
dram[3]:         24        25        21        20       265       201    none      none      none      none      none      none      none      none      none      none  
dram[4]:         23        22        21        21       315       239    none      none      none      none      none      none      none      none      none      none  
dram[5]:         25        24        21        22       319       239    none      none      none      none      none      none      none      none      none      none  
dram[6]:         25        25        21        20       171       235    none      none      none      none      none      none      none      none      none      none  
dram[7]:         25        24        21        20       330       211    none      none      none      none      none      none      none      none      none      none  
dram[8]:         25        23        22        20       134       156    none      none      none      none      none      none      none      none      none      none  
dram[9]:         25        23        21        20       258       165    none      none      none      none      none      none      none      none      none      none  
dram[10]:         24        27        21        21       295       373    none      none      none      none      none      none      none      none      none      none  
dram[11]:         24        25        21        21       235       296    none      none      none      none      none      none      none      none      none      none  
dram[12]:         25        24        21        20       132       242    none      none      none      none      none      none      none      none      none      none  
dram[13]:         24        24        21        21       156       132    none      none      none      none      none      none      none      none      none      none  
dram[14]:         25        25        21        21       228       288    none      none      none      none      none      none      none      none      none      none  
dram[15]:         24        24        21        21       231       195    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        607       608       607       603       503       502         0         0         0         0         0         0         0         0         0         0
dram[1]:        605       598       589       598       501       504         0         0         0         0         0         0         0         0         0         0
dram[2]:        611       619       594       597       512       509         0         0         0         0         0         0         0         0         0         0
dram[3]:        608       615       603       603       503       514         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       604       599       599       506       507         0         0         0         0         0         0         0         0         0         0
dram[5]:        614       603       604       610       501       505         0         0         0         0         0         0         0         0         0         0
dram[6]:        603       604       596       599       507       514         0         0         0         0         0         0         0         0         0         0
dram[7]:        604       611       590       598       502       508         0         0         0         0         0         0         0         0         0         0
dram[8]:        617       615       602       611       502       504         0         0         0         0         0         0         0         0         0         0
dram[9]:        622       613       595       600       511       501         0         0         0         0         0         0         0         0         0         0
dram[10]:        608       590       600       601       502       506         0         0         0         0         0         0         0         0         0         0
dram[11]:        605       607       594       596       501       504         0         0         0         0         0         0         0         0         0         0
dram[12]:        607       617       604       610       505       506         0         0         0         0         0         0         0         0         0         0
dram[13]:        614       604       593       591       512       507         0         0         0         0         0         0         0         0         0         0
dram[14]:        615       606       601       585       502       505         0         0         0         0         0         0         0         0         0         0
dram[15]:        616       599       598       593       504       511         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616071 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002077
n_activity=4741 dram_eff=0.27
bk0: 72a 616340i bk1: 64a 616290i bk2: 64a 616309i bk3: 72a 616325i bk4: 16a 616343i bk5: 32a 616350i bk6: 0a 616391i bk7: 0a 616392i bk8: 0a 616394i bk9: 0a 616398i bk10: 0a 616398i bk11: 0a 616398i bk12: 0a 616398i bk13: 0a 616399i bk14: 0a 616400i bk15: 0a 616400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070809
Bank_Level_Parallism_Col = 1.071429
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071429 

BW Util details:
bwutil = 0.002077 
total_CMD = 616397 
util_bw = 1280 
Wasted_Col = 240 
Wasted_Row = 0 
Idle = 614877 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616071 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000113563
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616091 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001947
n_activity=4705 dram_eff=0.255
bk0: 64a 616342i bk1: 76a 616318i bk2: 48a 616365i bk3: 64a 616321i bk4: 20a 616369i bk5: 28a 616324i bk6: 0a 616394i bk7: 0a 616394i bk8: 0a 616395i bk9: 0a 616395i bk10: 0a 616396i bk11: 0a 616397i bk12: 0a 616398i bk13: 0a 616398i bk14: 0a 616399i bk15: 0a 616399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033708
Bank_Level_Parallism_Col = 1.027508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027508 

BW Util details:
bwutil = 0.001947 
total_CMD = 616397 
util_bw = 1200 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 614973 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616091 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000487 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000149254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616127 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001713
n_activity=4041 dram_eff=0.2613
bk0: 40a 616344i bk1: 28a 616351i bk2: 52a 616350i bk3: 84a 616313i bk4: 32a 616316i bk5: 28a 616341i bk6: 0a 616394i bk7: 0a 616394i bk8: 0a 616394i bk9: 0a 616395i bk10: 0a 616396i bk11: 0a 616398i bk12: 0a 616398i bk13: 0a 616399i bk14: 0a 616399i bk15: 0a 616399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071550
Bank_Level_Parallism_Col = 1.070447
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070447 

BW Util details:
bwutil = 0.001713 
total_CMD = 616397 
util_bw = 1056 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 615129 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616127 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000467231
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616031 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002336
n_activity=4923 dram_eff=0.2925
bk0: 56a 616347i bk1: 88a 616322i bk2: 92a 616298i bk3: 60a 616338i bk4: 32a 616319i bk5: 32a 616298i bk6: 0a 616394i bk7: 0a 616394i bk8: 0a 616395i bk9: 0a 616397i bk10: 0a 616397i bk11: 0a 616397i bk12: 0a 616397i bk13: 0a 616398i bk14: 0a 616398i bk15: 0a 616399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019950
Bank_Level_Parallism_Col = 1.020100
Bank_Level_Parallism_Ready = 1.002778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020100 

BW Util details:
bwutil = 0.002336 
total_CMD = 616397 
util_bw = 1440 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 614689 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616031 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00062622
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616071 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002077
n_activity=4465 dram_eff=0.2867
bk0: 60a 616348i bk1: 64a 616337i bk2: 60a 616335i bk3: 88a 616297i bk4: 32a 616320i bk5: 16a 616346i bk6: 0a 616393i bk7: 0a 616394i bk8: 0a 616394i bk9: 0a 616396i bk10: 0a 616397i bk11: 0a 616397i bk12: 0a 616397i bk13: 0a 616397i bk14: 0a 616397i bk15: 0a 616401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051170
Bank_Level_Parallism_Col = 1.050074
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050074 

BW Util details:
bwutil = 0.002077 
total_CMD = 616397 
util_bw = 1280 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 614910 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616071 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000426673
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616051 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002206
n_activity=5206 dram_eff=0.2612
bk0: 88a 616317i bk1: 76a 616354i bk2: 60a 616356i bk3: 56a 616342i bk4: 28a 616315i bk5: 32a 616351i bk6: 0a 616394i bk7: 0a 616395i bk8: 0a 616395i bk9: 0a 616396i bk10: 0a 616397i bk11: 0a 616398i bk12: 0a 616398i bk13: 0a 616398i bk14: 0a 616398i bk15: 0a 616398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.982353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031626
Bank_Level_Parallism_Col = 1.031915
Bank_Level_Parallism_Ready = 1.002941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031915 

BW Util details:
bwutil = 0.002206 
total_CMD = 616397 
util_bw = 1360 
Wasted_Col = 204 
Wasted_Row = 0 
Idle = 614833 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616051 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000561 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.24466e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616047 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=344 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002232
n_activity=5129 dram_eff=0.2683
bk0: 56a 616343i bk1: 72a 616305i bk2: 68a 616356i bk3: 60a 616335i bk4: 48a 616352i bk5: 40a 616308i bk6: 0a 616395i bk7: 0a 616395i bk8: 0a 616396i bk9: 0a 616397i bk10: 0a 616398i bk11: 0a 616398i bk12: 0a 616398i bk13: 0a 616398i bk14: 0a 616398i bk15: 0a 616398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.982558
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049347
Bank_Level_Parallism_Col = 1.036496
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036496 

BW Util details:
bwutil = 0.002232 
total_CMD = 616397 
util_bw = 1376 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 614786 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616047 
Read = 344 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000558 
Either_Row_CoL_Bus_Util = 0.000568 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000399093
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616119 n_act=6 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001765
n_activity=4382 dram_eff=0.2483
bk0: 68a 616326i bk1: 44a 616366i bk2: 48a 616363i bk3: 48a 616352i bk4: 16a 616347i bk5: 48a 616319i bk6: 0a 616392i bk7: 0a 616393i bk8: 0a 616394i bk9: 0a 616394i bk10: 0a 616395i bk11: 0a 616398i bk12: 0a 616399i bk13: 0a 616399i bk14: 0a 616399i bk15: 0a 616400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977941
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048561
Bank_Level_Parallism_Col = 1.032668
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032668 

BW Util details:
bwutil = 0.001765 
total_CMD = 616397 
util_bw = 1088 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 615106 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616119 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000451 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000115186
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616123 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001739
n_activity=4067 dram_eff=0.2636
bk0: 72a 616306i bk1: 48a 616351i bk2: 40a 616354i bk3: 60a 616354i bk4: 12a 616356i bk5: 36a 616329i bk6: 0a 616394i bk7: 0a 616395i bk8: 0a 616396i bk9: 0a 616397i bk10: 0a 616397i bk11: 0a 616397i bk12: 0a 616398i bk13: 0a 616398i bk14: 0a 616398i bk15: 0a 616398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027491
Bank_Level_Parallism_Col = 1.025997
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025997 

BW Util details:
bwutil = 0.001739 
total_CMD = 616397 
util_bw = 1072 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 615096 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616123 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000178456
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616115 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001791
n_activity=4358 dram_eff=0.2533
bk0: 56a 616340i bk1: 96a 616266i bk2: 68a 616333i bk3: 24a 616338i bk4: 12a 616357i bk5: 20a 616363i bk6: 0a 616392i bk7: 0a 616394i bk8: 0a 616395i bk9: 0a 616397i bk10: 0a 616397i bk11: 0a 616398i bk12: 0a 616398i bk13: 0a 616398i bk14: 0a 616399i bk15: 0a 616399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041139
Bank_Level_Parallism_Col = 1.041534
Bank_Level_Parallism_Ready = 1.025362
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041534 

BW Util details:
bwutil = 0.001791 
total_CMD = 616397 
util_bw = 1104 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 615058 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616115 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000448 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.54253e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616067 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002103
n_activity=4575 dram_eff=0.2833
bk0: 76a 616328i bk1: 44a 616331i bk2: 92a 616327i bk3: 68a 616315i bk4: 24a 616337i bk5: 20a 616307i bk6: 0a 616393i bk7: 0a 616394i bk8: 0a 616394i bk9: 0a 616397i bk10: 0a 616398i bk11: 0a 616398i bk12: 0a 616399i bk13: 0a 616399i bk14: 0a 616399i bk15: 0a 616400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037139
Bank_Level_Parallism_Col = 1.037448
Bank_Level_Parallism_Ready = 1.003086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037448 

BW Util details:
bwutil = 0.002103 
total_CMD = 616397 
util_bw = 1296 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 614868 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616067 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000526 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000540236
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616092 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00194
n_activity=4481 dram_eff=0.2669
bk0: 40a 616358i bk1: 100a 616288i bk2: 52a 616343i bk3: 60a 616360i bk4: 36a 616350i bk5: 11a 616352i bk6: 0a 616392i bk7: 0a 616393i bk8: 0a 616394i bk9: 0a 616395i bk10: 0a 616395i bk11: 0a 616398i bk12: 0a 616399i bk13: 0a 616400i bk14: 0a 616400i bk15: 0a 616401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009662
Bank_Level_Parallism_Col = 1.009756
Bank_Level_Parallism_Ready = 1.003345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009756 

BW Util details:
bwutil = 0.001940 
total_CMD = 616397 
util_bw = 1196 
Wasted_Col = 231 
Wasted_Row = 0 
Idle = 614970 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616092 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.94942e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616031 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002336
n_activity=4767 dram_eff=0.3021
bk0: 88a 616260i bk1: 72a 616315i bk2: 60a 616302i bk3: 76a 616334i bk4: 32a 616346i bk5: 32a 616299i bk6: 0a 616395i bk7: 0a 616395i bk8: 0a 616395i bk9: 0a 616396i bk10: 0a 616398i bk11: 0a 616398i bk12: 0a 616398i bk13: 0a 616398i bk14: 0a 616399i bk15: 0a 616399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056287
Bank_Level_Parallism_Col = 1.051807
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051807 

BW Util details:
bwutil = 0.002336 
total_CMD = 616397 
util_bw = 1440 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 614698 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616031 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00045912
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616123 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001739
n_activity=4376 dram_eff=0.245
bk0: 36a 616364i bk1: 56a 616333i bk2: 60a 616319i bk3: 56a 616342i bk4: 40a 616362i bk5: 20a 616348i bk6: 0a 616394i bk7: 0a 616394i bk8: 0a 616396i bk9: 0a 616397i bk10: 0a 616397i bk11: 0a 616397i bk12: 0a 616399i bk13: 0a 616399i bk14: 0a 616399i bk15: 0a 616399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026738
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.003731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.001739 
total_CMD = 616397 
util_bw = 1072 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 615117 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616123 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.97602e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616075 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002051
n_activity=4666 dram_eff=0.2709
bk0: 68a 616341i bk1: 52a 616341i bk2: 80a 616320i bk3: 68a 616337i bk4: 24a 616354i bk5: 24a 616342i bk6: 0a 616394i bk7: 0a 616394i bk8: 0a 616395i bk9: 0a 616395i bk10: 0a 616397i bk11: 0a 616398i bk12: 0a 616398i bk13: 0a 616398i bk14: 0a 616398i bk15: 0a 616398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034321
Bank_Level_Parallism_Col = 1.020440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020440 

BW Util details:
bwutil = 0.002051 
total_CMD = 616397 
util_bw = 1264 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 614908 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616075 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000197924
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=616397 n_nop=616031 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002336
n_activity=5515 dram_eff=0.2611
bk0: 84a 616343i bk1: 44a 616353i bk2: 80a 616308i bk3: 80a 616330i bk4: 44a 616325i bk5: 28a 616324i bk6: 0a 616395i bk7: 0a 616395i bk8: 0a 616395i bk9: 0a 616395i bk10: 0a 616396i bk11: 0a 616397i bk12: 0a 616397i bk13: 0a 616397i bk14: 0a 616397i bk15: 0a 616398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020107
Bank_Level_Parallism_Col = 1.020270
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020270 

BW Util details:
bwutil = 0.002336 
total_CMD = 616397 
util_bw = 1440 
Wasted_Col = 245 
Wasted_Row = 0 
Idle = 614712 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 616397 
n_nop = 616031 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000137898

========= L2 cache stats =========
L2_cache_bank[0]: Access = 626, Miss = 168, Miss_rate = 0.268, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 808, Miss = 188, Miss_rate = 0.233, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 434, Miss = 164, Miss_rate = 0.378, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1096, Miss = 164, Miss_rate = 0.150, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 503, Miss = 132, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1316, Miss = 161, Miss_rate = 0.122, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1234, Miss = 177, Miss_rate = 0.143, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1257, Miss = 208, Miss_rate = 0.165, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 899, Miss = 169, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1364, Miss = 177, Miss_rate = 0.130, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 1821, Miss = 204, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 891, Miss = 160, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1723, Miss = 209, Miss_rate = 0.121, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1026, Miss = 185, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1127, Miss = 176, Miss_rate = 0.156, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 1272, Miss = 129, Miss_rate = 0.101, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[16]: Access = 718, Miss = 132, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 172, Miss_rate = 0.277, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 818, Miss = 180, Miss_rate = 0.220, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 462, Miss = 120, Miss_rate = 0.260, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 1212, Miss = 141, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1219, Miss = 201, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 776, Miss = 144, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 1243, Miss = 183, Miss_rate = 0.147, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 740, Miss = 220, Miss_rate = 0.297, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1355, Miss = 184, Miss_rate = 0.136, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1013, Miss = 187, Miss_rate = 0.185, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 506, Miss = 124, Miss_rate = 0.245, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 1420, Miss = 180, Miss_rate = 0.127, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 714, Miss = 160, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 1045, Miss = 197, Miss_rate = 0.189, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[31]: Access = 1515, Miss = 217, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1682
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17439
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 139205
Req_Network_injected_packets_per_cycle =       0.2354 
Req_Network_conflicts_per_cycle =       0.0277
Req_Network_conflicts_per_cycle_util =       0.2837
Req_Bank_Level_Parallism =       2.4146
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0141
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 139205
Reply_Network_injected_packets_per_cycle =        0.2354
Reply_Network_conflicts_per_cycle =        0.0400
Reply_Network_conflicts_per_cycle_util =       0.3952
Reply_Bank_Level_Parallism =       2.3240
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0032
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0051
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 100715 (inst/sec)
gpgpu_simulation_rate = 10708 (cycle/sec)
gpgpu_silicon_slowdown = 105715x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

