<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="320" />
   <clocksource preferredWidth="320" />
   <frequency preferredWidth="301" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Interface Protocols,Project,Library,Library/Interface Protocols/Serial" />
 <window width="1382" height="784" x="-8" y="-8" />
 <generation synthesis="VHDL" />
</preferences>
