`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05/24/2017 07:31:04 PM
// Design Name: 
// Module Name: Dmx4to16
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Dmx4to16(
    input [3:0] sel,
    input en,
    output reg [15:0] out
  );
  
  always @ (en) begin
    case(sel)
      4'b0000: out[15:0] = 16'b0000000000000001;
      4'b0001: out[15:0] = 16'b0000000000000010;
      4'b0010: out[15:0] = 16'b0000000000000100;
      4'b0011: out[15:0] = 16'b0000000000001000;
      4'b0100: out[15:0] = 16'b0000000000010000;
      4'b0101: out[15:0] = 16'b0000000000100000;
      4'b0110: out[15:0] = 16'b0000000001000000;
      4'b0111: out[15:0] = 16'b0000000010000000;
      4'b1000: out[15:0] = 16'b0000000100000000;
      4'b1001: out[15:0] = 16'b0000001000000000;
      4'b1010: out[15:0] = 16'b0000010000000000;
      4'b1011: out[15:0] = 16'b0000100000000000;
      4'b1100: out[15:0] = 16'b0001000000000000;
      4'b1101: out[15:0] = 16'b0010000000000000;
      4'b1110: out[15:0] = 16'b0100000000000000;
      4'b1111: out[15:0] = 16'b1000000000000000;
    endcase
  end
  
endmodule
