[2025-09-17 08:21:43] START suite=qualcomm_srv trace=srv92_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv92_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2631982 heartbeat IPC: 3.799 cumulative IPC: 3.799 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5045982 heartbeat IPC: 4.143 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5045982 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5045982 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14064072 heartbeat IPC: 1.109 cumulative IPC: 1.109 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23035135 heartbeat IPC: 1.115 cumulative IPC: 1.112 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31898343 heartbeat IPC: 1.128 cumulative IPC: 1.117 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 40822002 heartbeat IPC: 1.121 cumulative IPC: 1.118 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 49679289 heartbeat IPC: 1.129 cumulative IPC: 1.12 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 58637244 heartbeat IPC: 1.116 cumulative IPC: 1.12 (Simulation time: 00 hr 08 min 21 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 67680068 heartbeat IPC: 1.106 cumulative IPC: 1.118 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 76564096 heartbeat IPC: 1.126 cumulative IPC: 1.119 (Simulation time: 00 hr 10 min 38 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv92_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000011 cycles: 85497704 heartbeat IPC: 1.119 cumulative IPC: 1.119 (Simulation time: 00 hr 11 min 44 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 89457979 cumulative IPC: 1.118 (Simulation time: 00 hr 12 min 58 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 89457979 cumulative IPC: 1.118 (Simulation time: 00 hr 12 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv92_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.118 instructions: 100000000 cycles: 89457979
CPU 0 Branch Prediction Accuracy: 90.85% MPKI: 16.09 Average ROB Occupancy at Mispredict: 25.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3898
BRANCH_INDIRECT: 0.4205
BRANCH_CONDITIONAL: 13.11
BRANCH_DIRECT_CALL: 0.9361
BRANCH_INDIRECT_CALL: 0.6042
BRANCH_RETURN: 0.6233


====Backend Stall Breakdown====
ROB_STALL: 109984
LQ_STALL: 0
SQ_STALL: 534329


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.63266
REPLAY_LOAD: 102.375
NON_REPLAY_LOAD: 25.575266

== Total ==
ADDR_TRANS: 6450
REPLAY_LOAD: 7371
NON_REPLAY_LOAD: 96163

== Counts ==
ADDR_TRANS: 49
REPLAY_LOAD: 72
NON_REPLAY_LOAD: 3760

cpu0->cpu0_STLB TOTAL        ACCESS:    1855152 HIT:    1850638 MISS:       4514 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1855152 HIT:    1850638 MISS:       4514 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 221.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8279438 HIT:    7344761 MISS:     934677 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6729782 HIT:    5959466 MISS:     770316 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     556206 HIT:     412583 MISS:     143623 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     985296 HIT:     972267 MISS:      13029 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8154 HIT:        445 MISS:       7709 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15014450 HIT:    8065390 MISS:    6949060 MSHR_MERGE:    1646638
cpu0->cpu0_L1I LOAD         ACCESS:   15014450 HIT:    8065390 MISS:    6949060 MSHR_MERGE:    1646638
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30464349 HIT:   27000218 MISS:    3464131 MSHR_MERGE:    1472406
cpu0->cpu0_L1D LOAD         ACCESS:   17112890 HIT:   15320236 MISS:    1792654 MSHR_MERGE:     365289
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13342247 HIT:   11679046 MISS:    1663201 MSHR_MERGE:    1106995
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9212 HIT:        936 MISS:       8276 MSHR_MERGE:        122
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12464861 HIT:   10560894 MISS:    1903967 MSHR_MERGE:     956544
cpu0->cpu0_ITLB LOAD         ACCESS:   12464861 HIT:   10560894 MISS:    1903967 MSHR_MERGE:     956544
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.103 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28890118 HIT:   27673572 MISS:    1216546 MSHR_MERGE:     308817
cpu0->cpu0_DTLB LOAD         ACCESS:   28890118 HIT:   27673572 MISS:    1216546 MSHR_MERGE:     308817
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.998 cycles
cpu0->LLC TOTAL        ACCESS:    1142556 HIT:    1087784 MISS:      54772 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     770316 HIT:     749769 MISS:      20547 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     143619 HIT:     113857 MISS:      29762 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     220912 HIT:     220696 MISS:        216 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7709 HIT:       3462 MISS:       4247 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3690
  ROW_BUFFER_MISS:      50866
  AVG DBUS CONGESTED CYCLE: 3.531
Channel 0 WQ ROW_BUFFER_HIT:       1157
  ROW_BUFFER_MISS:      22268
  FULL:          0
Channel 0 REFRESHES ISSUED:       7455

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       512267       443206        70845         2676
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          159          403          290
  STLB miss resolved @ L2C                0           72          122          155           76
  STLB miss resolved @ LLC                0          128          282         1774          692
  STLB miss resolved @ MEM                0            3          219         2450         2242

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163251        52035      1283026       113727          438
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           74          131           52
  STLB miss resolved @ L2C                0           54           51           68           13
  STLB miss resolved @ LLC                0           60          169          512           52
  STLB miss resolved @ MEM                0            1           68          265          149
[2025-09-17 08:34:42] END   suite=qualcomm_srv trace=srv92_ap (rc=0)
