

================================================================
== Vitis HLS Report for 'p_find_starting_index_and_value5'
================================================================
* Date:           Wed Jun 26 22:50:35 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        ParticleCoverHLS
* Solution:       solutionOpt01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_find_starting_index_and_value  |        ?|        ?|         8|          3|          1|     ?|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 12 [1/1] (2.10ns)   --->   "%p_Val2_s = read i26 @_ssdm_op_Read.ap_fifo.i26P0A, i26 %projectionToRow"   --->   Operation 12 'read' 'p_Val2_s' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 26> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (2.10ns)   --->   "%i_1 = read i3 @_ssdm_op_Read.ap_fifo.i3P0A, i3 %i" [ParticleCoverHLS/src/system.cpp:26]   --->   Operation 13 'read' 'i_1' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%idxprom_i = zext i3 %i_1" [ParticleCoverHLS/src/system.cpp:26]   --->   Operation 14 'zext' 'idxprom_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_points_addr = getelementptr i32 %num_points, i64 0, i64 %idxprom_i" [ParticleCoverHLS/src/system.cpp:26]   --->   Operation 15 'getelementptr' 'num_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.73ns)   --->   "%num_points_load = load i3 %num_points_addr" [ParticleCoverHLS/src/system.cpp:26]   --->   Operation 16 'load' 'num_points_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %num_points, void @p_str"   --->   Operation 17 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i128 %points, void @p_str"   --->   Operation 18 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i128 %points, i32 1, void @p_str"   --->   Operation 19 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %num_points, i32 1, void @p_str"   --->   Operation 20 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %projectionToRow, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%projectionToRow_cast1_i = zext i26 %p_Val2_s"   --->   Operation 25 'zext' 'projectionToRow_cast1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.73ns)   --->   "%num_points_load = load i3 %num_points_addr" [ParticleCoverHLS/src/system.cpp:26]   --->   Operation 28 'load' 'num_points_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 29 [1/1] (0.85ns)   --->   "%tobool_i19_i = icmp_eq  i26 %p_Val2_s, i26 0"   --->   Operation 29 'icmp' 'tobool_i19_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%m_13_cast_i = zext i26 %p_Val2_s"   --->   Operation 30 'zext' 'm_13_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_1, i13 0" [ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.46ns)   --->   "%br_ln28 = br void" [ParticleCoverHLS/src/system.cpp:28->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 32 'br' 'br_ln28' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 7.13>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %entry, i32 %add_ln28, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EE8to_floatEv.exit151._crit_edge.i" [ParticleCoverHLS/src/system.cpp:32->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 33 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.80ns)   --->   "%icmp_ln28 = icmp_eq  i32 %j, i32 %num_points_load" [ParticleCoverHLS/src/system.cpp:28->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 34 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.split.i_ifconv, void %.exit" [ParticleCoverHLS/src/system.cpp:28->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 35 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %j" [ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 36 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln29_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln29, i4 0" [ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 37 'bitconcatenate' 'shl_ln29_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.12ns)   --->   "%add_ln29 = add i16 %shl_ln29_1, i16 %shl_ln" [ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 38 'add' 'add_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln29, i32 13, i32 15" [ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 39 'partselect' 'lshr_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %j" [ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 40 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln, i9 %trunc_ln29_1" [ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 41 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i12 %tmp_s" [ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 42 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%points_addr = getelementptr i128 %points, i64 0, i64 %zext_ln29" [ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 43 'getelementptr' 'points_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.29ns)   --->   "%points_load = load i12 %points_addr" [ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 44 'load' 'points_load' <Predicate = (!icmp_ln28)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_25 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %projectionToRow_cast1_i, i32 31, i32 0"   --->   Operation 45 'partselect' 'p_Result_25' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_25, i1 1"   --->   Operation 46 'cttz' 'l_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.14ns)   --->   "%sub_ln944_1 = sub i32 32, i32 %l_1"   --->   Operation 47 'sub' 'sub_ln944_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.14ns)   --->   "%lsb_index_1 = add i32 %sub_ln944_1, i32 4294967272"   --->   Operation 48 'add' 'lsb_index_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 49 'partselect' 'tmp_44' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.81ns)   --->   "%icmp_ln946_1 = icmp_sgt  i31 %tmp_44, i31 0"   --->   Operation 50 'icmp' 'icmp_ln946_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_1"   --->   Operation 51 'trunc' 'trunc_ln947_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.84ns)   --->   "%sub_ln947_1 = sub i6 57, i6 %trunc_ln947_1"   --->   Operation 52 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%zext_ln947_1 = zext i6 %sub_ln947_1"   --->   Operation 53 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%lshr_ln947_1 = lshr i32 4294967295, i32 %zext_ln947_1"   --->   Operation 54 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Result_10 = and i32 %projectionToRow_cast1_i, i32 %lshr_ln947_1"   --->   Operation 55 'and' 'p_Result_10' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%shl_ln949_1 = shl i32 1, i32 %lsb_index_1"   --->   Operation 56 'shl' 'shl_ln949_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%trunc_ln949 = trunc i32 %shl_ln949_1"   --->   Operation 57 'trunc' 'trunc_ln949' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%and_ln949_1 = and i26 %p_Val2_s, i26 %trunc_ln949"   --->   Operation 58 'and' 'and_ln949_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%trunc_ln949_1 = trunc i32 %p_Result_10"   --->   Operation 59 'trunc' 'trunc_ln949_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%or_ln949_3 = or i26 %trunc_ln949_1, i26 %and_ln949_1"   --->   Operation 60 'or' 'or_ln949_3' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %p_Result_10, i32 26, i32 31"   --->   Operation 61 'partselect' 'tmp' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%or_ln949_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %tmp, i26 %or_ln949_3"   --->   Operation 62 'bitconcatenate' 'or_ln949_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_1 = icmp_ne  i32 %or_ln949_1, i32 0"   --->   Operation 63 'icmp' 'icmp_ln949_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 64 'bitselect' 'tmp_45' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%xor_ln949_1 = xor i1 %tmp_45, i1 1"   --->   Operation 65 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %projectionToRow_cast1_i, i32 %lsb_index_1"   --->   Operation 66 'bitselect' 'p_Result_26' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.80ns)   --->   "%icmp_ln958_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 67 'icmp' 'icmp_ln958_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%and_ln949_3 = and i1 %p_Result_26, i1 %xor_ln949_1"   --->   Operation 68 'and' 'and_ln949_3' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.14ns)   --->   "%sub_ln959_1 = sub i32 25, i32 %sub_ln944_1"   --->   Operation 69 'sub' 'sub_ln959_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln959_2 = zext i32 %sub_ln959_1"   --->   Operation 70 'zext' 'zext_ln959_2' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln959_1 = shl i64 %m_13_cast_i, i64 %zext_ln959_2"   --->   Operation 71 'shl' 'shl_ln959_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%select_ln946_1 = select i1 %icmp_ln946_1, i1 %icmp_ln949_1, i1 %p_Result_26"   --->   Operation 72 'select' 'select_ln946_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.14ns)   --->   "%add_ln958_1 = add i32 %sub_ln944_1, i32 4294967271"   --->   Operation 73 'add' 'add_ln958_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln958_1 = zext i32 %add_ln958_1"   --->   Operation 74 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln958_1 = lshr i64 %m_13_cast_i, i64 %zext_ln958_1"   --->   Operation 75 'lshr' 'lshr_ln958_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_2 = select i1 %icmp_ln958_1, i1 %select_ln946_1, i1 %and_ln949_3"   --->   Operation 76 'select' 'select_ln958_2' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln958_1, i64 %lshr_ln958_1, i64 %shl_ln959_1"   --->   Operation 77 'select' 'm_12' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln961_1 = zext i1 %select_ln958_2"   --->   Operation 78 'zext' 'zext_ln961_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_13 = add i64 %m_12, i64 %zext_ln961_1"   --->   Operation 79 'add' 'm_13' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%m_21 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_13, i32 1, i32 63"   --->   Operation 80 'partselect' 'm_21' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln962_1 = zext i63 %m_21"   --->   Operation 81 'zext' 'zext_ln962_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_13, i32 25"   --->   Operation 82 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.40ns)   --->   "%select_ln943_1 = select i1 %p_Result_12, i8 127, i8 126"   --->   Operation 83 'select' 'select_ln943_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_1"   --->   Operation 84 'trunc' 'trunc_ln943_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 12, i8 %trunc_ln943_1"   --->   Operation 85 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 86 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, i8 %select_ln943_1"   --->   Operation 86 'add' 'add_ln964_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %add_ln964_1"   --->   Operation 87 'bitconcatenate' 'tmp_3_i' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_27 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_1, i9 %tmp_3_i, i32 23, i32 31"   --->   Operation 88 'partset' 'p_Result_27' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %p_Result_27"   --->   Operation 89 'trunc' 'LD_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.63>
ST_4 : Operation 91 [1/2] (1.29ns)   --->   "%points_load = load i12 %points_addr" [ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 91 'load' 'points_load' <Predicate = (!icmp_ln28)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%z_bits = trunc i128 %points_load"   --->   Operation 92 'trunc' 'z_bits' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load, i32 31"   --->   Operation 93 'bitselect' 'p_Result_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.14ns)   --->   "%tmp_V = sub i32 0, i32 %z_bits"   --->   Operation 94 'sub' 'tmp_V' <Predicate = (!icmp_ln28)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.28ns)   --->   "%m_19 = select i1 %p_Result_21, i32 %tmp_V, i32 %z_bits"   --->   Operation 95 'select' 'm_19' <Predicate = (!icmp_ln28)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_22 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_19, i32 31, i32 0"   --->   Operation 96 'partselect' 'p_Result_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_22, i1 1"   --->   Operation 97 'cttz' 'l' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.14ns)   --->   "%sub_ln944 = sub i32 32, i32 %l"   --->   Operation 98 'sub' 'sub_ln944' <Predicate = (!icmp_ln28)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.14ns)   --->   "%lsb_index = add i32 %sub_ln944, i32 4294967272"   --->   Operation 99 'add' 'lsb_index' <Predicate = (!icmp_ln28)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 100 'partselect' 'tmp_41' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.81ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_41, i31 0"   --->   Operation 101 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln28)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 102 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.84ns)   --->   "%sub_ln947 = sub i6 57, i6 %trunc_ln947"   --->   Operation 103 'sub' 'sub_ln947' <Predicate = (!icmp_ln28)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 104 'zext' 'zext_ln947' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947"   --->   Operation 105 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i32 1, i32 %lsb_index"   --->   Operation 106 'shl' 'shl_ln949' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_4 = or i32 %lshr_ln947, i32 %shl_ln949"   --->   Operation 107 'or' 'or_ln949_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i32 %m_19, i32 %or_ln949_4"   --->   Operation 108 'and' 'and_ln949' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0"   --->   Operation 109 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln28)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 110 'bitselect' 'tmp_42' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%xor_ln949 = xor i1 %tmp_42, i1 1"   --->   Operation 111 'xor' 'xor_ln949' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_19, i32 %lsb_index"   --->   Operation 112 'bitselect' 'p_Result_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.80ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 113 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln28)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%and_ln949_2 = and i1 %p_Result_23, i1 %xor_ln949"   --->   Operation 114 'and' 'and_ln949_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_23"   --->   Operation 115 'select' 'select_ln946' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_2"   --->   Operation 116 'select' 'select_ln958' <Predicate = (!icmp_ln28)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 117 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln744_1 = bitcast i32 %LD_1"   --->   Operation 118 'bitcast' 'bitcast_ln744_1' <Predicate = (!icmp_ln28 & !tobool_i19_i)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.28ns)   --->   "%retval_0_i81_i = select i1 %tobool_i19_i, i32 0, i32 %bitcast_ln744_1"   --->   Operation 119 'select' 'retval_0_i81_i' <Predicate = (!icmp_ln28)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 120 [1/1] (1.14ns)   --->   "%add_ln28 = add i32 %j, i32 1" [ParticleCoverHLS/src/system.cpp:28->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 120 'add' 'add_ln28' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 121 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.80ns)   --->   "%icmp_ln935 = icmp_eq  i32 %z_bits, i32 0"   --->   Operation 122 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln28)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln959 = zext i32 %m_19"   --->   Operation 123 'zext' 'zext_ln959' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.14ns)   --->   "%sub_ln959 = sub i32 25, i32 %sub_ln944"   --->   Operation 124 'sub' 'sub_ln959' <Predicate = (!icmp_ln28 & !icmp_ln958)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln959_1 = zext i32 %sub_ln959"   --->   Operation 125 'zext' 'zext_ln959_1' <Predicate = (!icmp_ln28 & !icmp_ln958)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln959 = shl i64 %zext_ln959, i64 %zext_ln959_1"   --->   Operation 126 'shl' 'shl_ln959' <Predicate = (!icmp_ln28 & !icmp_ln958)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.14ns)   --->   "%add_ln958 = add i32 %sub_ln944, i32 4294967271"   --->   Operation 127 'add' 'add_ln958' <Predicate = (!icmp_ln28 & icmp_ln958)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 128 'zext' 'zext_ln958' <Predicate = (!icmp_ln28 & icmp_ln958)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln958 = lshr i64 %zext_ln959, i64 %zext_ln958"   --->   Operation 129 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln28 & icmp_ln958)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 130 'select' 'm' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln961 = zext i1 %select_ln958"   --->   Operation 131 'zext' 'zext_ln961' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_8 = add i64 %m, i64 %zext_ln961"   --->   Operation 132 'add' 'm_8' <Predicate = (!icmp_ln28)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%m_20 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_8, i32 1, i32 63"   --->   Operation 133 'partselect' 'm_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_20"   --->   Operation 134 'zext' 'zext_ln962' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_8, i32 25"   --->   Operation 135 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.40ns)   --->   "%select_ln943 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 136 'select' 'select_ln943' <Predicate = (!icmp_ln28)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 12, i8 %trunc_ln943"   --->   Operation 137 'sub' 'sub_ln964' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 138 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 138 'add' 'add_ln964' <Predicate = (!icmp_ln28)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_21, i8 %add_ln964"   --->   Operation 139 'bitconcatenate' 'tmp_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_24 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_i, i32 23, i32 31"   --->   Operation 140 'partset' 'p_Result_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_24"   --->   Operation 141 'trunc' 'LD' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln744 = bitcast i32 %LD"   --->   Operation 142 'bitcast' 'bitcast_ln744' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.28ns)   --->   "%select_ln935 = select i1 %icmp_ln935, i32 0, i32 %bitcast_ln744"   --->   Operation 143 'select' 'select_ln935' <Predicate = (!icmp_ln28)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 144 [3/3] (7.29ns)   --->   "%dc = fsub i32 %select_ln935, i32 %retval_0_i81_i" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 144 'fsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 145 [2/3] (7.29ns)   --->   "%dc = fsub i32 %select_ln935, i32 %retval_0_i81_i" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 145 'fsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 146 [1/3] (7.29ns)   --->   "%dc = fsub i32 %select_ln935, i32 %retval_0_i81_i" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 146 'fsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%p_Val2_14 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %start_value"   --->   Operation 147 'read' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.80ns)   --->   "%icmp_ln935_1 = icmp_eq  i32 %p_Val2_14, i32 0"   --->   Operation 148 'icmp' 'icmp_ln935_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_14, i32 31"   --->   Operation 149 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (1.14ns)   --->   "%tmp_V_4 = sub i32 0, i32 %p_Val2_14"   --->   Operation 150 'sub' 'tmp_V_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.28ns)   --->   "%m_22 = select i1 %p_Result_29, i32 %tmp_V_4, i32 %p_Val2_14"   --->   Operation 151 'select' 'm_22' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_30 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_22, i32 31, i32 0"   --->   Operation 152 'partselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_30, i1 1"   --->   Operation 153 'cttz' 'l_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (1.14ns)   --->   "%sub_ln944_2 = sub i32 32, i32 %l_2"   --->   Operation 154 'sub' 'sub_ln944_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (1.14ns)   --->   "%lsb_index_2 = add i32 %sub_ln944_2, i32 4294967272"   --->   Operation 155 'add' 'lsb_index_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31"   --->   Operation 156 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.81ns)   --->   "%icmp_ln946_2 = icmp_sgt  i31 %tmp_48, i31 0"   --->   Operation 157 'icmp' 'icmp_ln946_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln947_2 = trunc i32 %sub_ln944_2"   --->   Operation 158 'trunc' 'trunc_ln947_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.84ns)   --->   "%sub_ln947_2 = sub i6 57, i6 %trunc_ln947_2"   --->   Operation 159 'sub' 'sub_ln947_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%zext_ln947_2 = zext i6 %sub_ln947_2"   --->   Operation 160 'zext' 'zext_ln947_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%lshr_ln947_2 = lshr i32 4294967295, i32 %zext_ln947_2"   --->   Operation 161 'lshr' 'lshr_ln947_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%shl_ln949_2 = shl i32 1, i32 %lsb_index_2"   --->   Operation 162 'shl' 'shl_ln949_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%or_ln949 = or i32 %lshr_ln947_2, i32 %shl_ln949_2"   --->   Operation 163 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%and_ln949_4 = and i32 %m_22, i32 %or_ln949"   --->   Operation 164 'and' 'and_ln949_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_2 = icmp_ne  i32 %and_ln949_4, i32 0"   --->   Operation 165 'icmp' 'icmp_ln949_2' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31"   --->   Operation 166 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%xor_ln949_2 = xor i1 %tmp_49, i1 1"   --->   Operation 167 'xor' 'xor_ln949_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_22, i32 %lsb_index_2"   --->   Operation 168 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.80ns)   --->   "%icmp_ln958_2 = icmp_sgt  i32 %lsb_index_2, i32 0"   --->   Operation 169 'icmp' 'icmp_ln958_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%and_ln949_5 = and i1 %p_Result_31, i1 %xor_ln949_2"   --->   Operation 170 'and' 'and_ln949_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln959_3 = zext i32 %m_22"   --->   Operation 171 'zext' 'zext_ln959_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (1.14ns)   --->   "%sub_ln959_2 = sub i32 25, i32 %sub_ln944_2"   --->   Operation 172 'sub' 'sub_ln959_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%zext_ln959_4 = zext i32 %sub_ln959_2"   --->   Operation 173 'zext' 'zext_ln959_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%shl_ln959_2 = shl i64 %zext_ln959_3, i64 %zext_ln959_4"   --->   Operation 174 'shl' 'shl_ln959_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%select_ln946_2 = select i1 %icmp_ln946_2, i1 %icmp_ln949_2, i1 %p_Result_31"   --->   Operation 175 'select' 'select_ln946_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (1.14ns)   --->   "%add_ln958_2 = add i32 %sub_ln944_2, i32 4294967271"   --->   Operation 176 'add' 'add_ln958_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%zext_ln958_2 = zext i32 %add_ln958_2"   --->   Operation 177 'zext' 'zext_ln958_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%lshr_ln958_2 = lshr i64 %zext_ln959_3, i64 %zext_ln958_2"   --->   Operation 178 'lshr' 'lshr_ln958_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_4 = select i1 %icmp_ln958_2, i1 %select_ln946_2, i1 %and_ln949_5"   --->   Operation 179 'select' 'select_ln958_4' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%m_16 = select i1 %icmp_ln958_2, i64 %lshr_ln958_2, i64 %shl_ln959_2"   --->   Operation 180 'select' 'm_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%zext_ln961_2 = zext i1 %select_ln958_4"   --->   Operation 181 'zext' 'zext_ln961_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_17 = add i64 %m_16, i64 %zext_ln961_2"   --->   Operation 182 'add' 'm_17' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%m_23 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_17, i32 1, i32 63"   --->   Operation 183 'partselect' 'm_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_17, i32 25"   --->   Operation 184 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln943_2 = trunc i32 %l_2"   --->   Operation 185 'trunc' 'trunc_ln943_2' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 186 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %data_V"   --->   Operation 187 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %data_V" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 188 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln368"   --->   Operation 189 'bitconcatenate' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln351 = bitcast i32 %p_Result_28" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351]   --->   Operation 190 'bitcast' 'bitcast_ln351' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln962_2 = zext i63 %m_23"   --->   Operation 191 'zext' 'zext_ln962_2' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.40ns)   --->   "%select_ln943_2 = select i1 %p_Result_18, i8 127, i8 126"   --->   Operation 192 'select' 'select_ln943_2' <Predicate = (!icmp_ln935_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_2 = sub i8 12, i8 %trunc_ln943_2"   --->   Operation 193 'sub' 'sub_ln964_2' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 194 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_2 = add i8 %sub_ln964_2, i8 %select_ln943_2"   --->   Operation 194 'add' 'add_ln964_2' <Predicate = (!icmp_ln935_1)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_5_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_29, i8 %add_ln964_2"   --->   Operation 195 'bitconcatenate' 'tmp_5_i' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%p_Result_32 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_2, i9 %tmp_5_i, i32 23, i32 31"   --->   Operation 196 'partset' 'p_Result_32' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%LD_2 = trunc i64 %p_Result_32"   --->   Operation 197 'trunc' 'LD_2' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.31ns)   --->   "%data_V_1 = select i1 %icmp_ln935_1, i31 0, i31 %LD_2"   --->   Operation 198 'select' 'data_V_1' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i31 %data_V_1" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 199 'trunc' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %data_V_1"   --->   Operation 200 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln351_1 = bitcast i32 %p_Result_33" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351]   --->   Operation 201 'bitcast' 'bitcast_ln351_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 202 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %data_V_1, i32 23, i32 30" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 203 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.70ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_5, i8 255" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 204 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.88ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 205 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.70ns)   --->   "%icmp_ln30_2 = icmp_ne  i8 %tmp_6, i8 255" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 206 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.88ns)   --->   "%icmp_ln30_3 = icmp_eq  i23 %trunc_ln30_1, i23 0" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 207 'icmp' 'icmp_ln30_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [2/2] (1.91ns)   --->   "%tmp_7 = fcmp_olt  i32 %bitcast_ln351, i32 %bitcast_ln351_1" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 208 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.06>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:334]   --->   Operation 209 'specloopname' 'specloopname_ln334' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 210 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%or_ln30_1 = or i1 %icmp_ln30_3, i1 %icmp_ln30_2" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 211 'or' 'or_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%and_ln30 = and i1 %or_ln30, i1 %or_ln30_1" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 212 'and' 'and_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/2] (1.91ns)   --->   "%tmp_7 = fcmp_olt  i32 %bitcast_ln351, i32 %bitcast_ln351_1" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 213 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln30_1 = and i1 %and_ln30, i1 %tmp_7" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 214 'and' 'and_ln30_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30_1, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EE8to_floatEv.exit151._crit_edge.i, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 215 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %start_index, i32 %j" [ParticleCoverHLS/src/system.cpp:32->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 216 'write' 'write_ln32' <Predicate = (and_ln30_1)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (1.14ns)   --->   "%sub_ln703 = sub i32 %z_bits, i32 %projectionToRow_cast1_i"   --->   Operation 217 'sub' 'sub_ln703' <Predicate = (and_ln30_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %start_value, i32 %sub_ln703" [ParticleCoverHLS/src/system.cpp:33->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 218 'write' 'write_ln33' <Predicate = (and_ln30_1)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln34 = br void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EE8to_floatEv.exit151._crit_edge.i" [ParticleCoverHLS/src/system.cpp:34->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 219 'br' 'br_ln34' <Predicate = (and_ln30_1)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%ret_ln120 = ret" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 220 'ret' 'ret_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	fifo read on port 'i' (ParticleCoverHLS/src/system.cpp:26) [16]  (2.1 ns)
	'getelementptr' operation ('num_points_addr', ParticleCoverHLS/src/system.cpp:26) [21]  (0 ns)
	'load' operation ('num_points_load', ParticleCoverHLS/src/system.cpp:26) on array 'num_points' [22]  (0.73 ns)

 <State 2>: 0.858ns
The critical path consists of the following:
	'icmp' operation ('tobool_i19_i') [23]  (0.858 ns)

 <State 3>: 7.14ns
The critical path consists of the following:
	'cttz' operation ('l') [93]  (0 ns)
	'sub' operation ('sub_ln944_1') [94]  (1.14 ns)
	'sub' operation ('sub_ln947_1') [99]  (0.84 ns)
	'lshr' operation ('lshr_ln947_1') [101]  (0 ns)
	'and' operation ('__Result__') [102]  (0.744 ns)
	'icmp' operation ('icmp_ln949_1') [110]  (1.28 ns)
	'select' operation ('select_ln946_1') [119]  (0 ns)
	'select' operation ('select_ln958_2') [123]  (0.345 ns)
	'add' operation ('m') [126]  (1.36 ns)
	'select' operation ('select_ln943_1') [130]  (0.4 ns)
	'add' operation ('add_ln964_1') [133]  (1.03 ns)

 <State 4>: 6.63ns
The critical path consists of the following:
	'load' operation ('points_load', ParticleCoverHLS/src/system.cpp:29->ParticleCoverHLS/src/system.cpp:120) on array 'points' [43]  (1.3 ns)
	'sub' operation ('tmp.V') [47]  (1.14 ns)
	'select' operation ('m') [48]  (0.286 ns)
	'cttz' operation ('l') [50]  (0 ns)
	'sub' operation ('sub_ln944') [51]  (1.14 ns)
	'add' operation ('lsb_index') [52]  (1.14 ns)
	'shl' operation ('shl_ln949') [59]  (0 ns)
	'or' operation ('or_ln949_4') [60]  (0 ns)
	'and' operation ('and_ln949') [61]  (0 ns)
	'icmp' operation ('icmp_ln949') [62]  (1.28 ns)
	'select' operation ('select_ln946') [72]  (0 ns)
	'select' operation ('select_ln958') [76]  (0.345 ns)

 <State 5>: 4.22ns
The critical path consists of the following:
	'sub' operation ('sub_ln959') [69]  (1.14 ns)
	'shl' operation ('shl_ln959') [71]  (0 ns)
	'select' operation ('m') [77]  (0 ns)
	'add' operation ('m') [79]  (1.36 ns)
	'select' operation ('select_ln943') [83]  (0.4 ns)
	'add' operation ('add_ln964') [86]  (1.03 ns)
	'select' operation ('select_ln935') [91]  (0.286 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120) [139]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120) [139]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120) [139]  (7.3 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	'select' operation ('select_ln943_2') [184]  (0.4 ns)
	'add' operation ('add_ln964_2') [187]  (1.03 ns)
	'select' operation ('data.V') [191]  (0.313 ns)
	'fcmp' operation ('tmp_7', ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120) [204]  (1.91 ns)

 <State 10>: 2.06ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120) [204]  (1.91 ns)
	'and' operation ('and_ln30_1', ParticleCoverHLS/src/system.cpp:30->ParticleCoverHLS/src/system.cpp:120) [205]  (0.148 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
