$date
	Mon Nov 17 18:35:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var reg 1 ! clk $end
$scope module cpu $end
$var wire 1 ! clk $end
$var reg 8 " b1 [7:0] $end
$var reg 8 # b2 [7:0] $end
$var reg 8 $ b3 [7:0] $end
$var reg 8 % opcode [7:0] $end
$var reg 32 & pc [31:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000 '
b0 &
bx %
bx $
bx #
bx "
0!
$end
#5000
b11 &
b1001000 #
b0 "
b1 %
1!
#10000
0!
#15000
b101 &
b100 %
1!
#20000
0!
#25000
b1000 &
b1100101 #
b1 %
1!
#30000
0!
#35000
b1010 &
b100 %
1!
#40000
0!
#45000
b1101 &
b1101100 #
b1 %
1!
#50000
0!
#55000
b1111 &
b100 %
1!
#60000
0!
#65000
b10010 &
b1 %
1!
#70000
0!
#75000
b10100 &
b100 %
1!
#80000
0!
#85000
b10111 &
b1101111 #
b1 %
1!
#90000
0!
#95000
b11001 &
b100 %
1!
#100000
0!
#105000
b11100 &
b100000 #
b1 %
1!
#110000
0!
#115000
b11110 &
b100 %
1!
#120000
0!
#125000
b100001 &
b1010111 #
b1 %
1!
#130000
0!
#135000
b100011 &
b100 %
1!
#140000
0!
#145000
b100110 &
b1101111 #
b1 %
1!
#150000
0!
#155000
b101000 &
b100 %
1!
#160000
0!
#165000
b101011 &
b1110010 #
b1 %
1!
#170000
0!
#175000
b101101 &
b100 %
1!
#180000
0!
#185000
b110000 &
b1101100 #
b1 %
1!
#190000
0!
#195000
b110010 &
b100 %
1!
#200000
0!
#205000
b110101 &
b1100100 #
b1 %
1!
#210000
0!
#215000
b110111 &
b100 %
1!
#220000
0!
#225000
b111010 &
b1010 #
b1 %
1!
#230000
0!
#235000
b111100 &
b100 %
1!
#240000
0!
#245000
b11111111 %
1!
