Classic Timing Analyzer report for Main
Sat Feb 01 17:53:46 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+--------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+--------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.628 ns   ; inp[5] ; numOfOnes[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+--------+------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To               ;
+-------+-------------------+-----------------+--------+------------------+
; N/A   ; None              ; 15.628 ns       ; inp[5] ; numOfOnes[0]     ;
; N/A   ; None              ; 15.560 ns       ; inp[4] ; numOfOnes[0]     ;
; N/A   ; None              ; 14.684 ns       ; inp[7] ; numOfOnes[0]     ;
; N/A   ; None              ; 14.476 ns       ; inp[5] ; numOfOnes[3]     ;
; N/A   ; None              ; 14.458 ns       ; inp[6] ; numOfOnes[0]     ;
; N/A   ; None              ; 14.333 ns       ; inp[5] ; trailingzeros[0] ;
; N/A   ; None              ; 14.079 ns       ; inp[5] ; numOfOnes[2]     ;
; N/A   ; None              ; 13.960 ns       ; inp[5] ; trailingzeros[1] ;
; N/A   ; None              ; 13.949 ns       ; inp[5] ; numOfOnes[1]     ;
; N/A   ; None              ; 13.918 ns       ; inp[0] ; numOfOnes[0]     ;
; N/A   ; None              ; 13.879 ns       ; inp[1] ; numOfOnes[0]     ;
; N/A   ; None              ; 13.551 ns       ; inp[4] ; numOfOnes[3]     ;
; N/A   ; None              ; 13.539 ns       ; inp[5] ; trailingzeros[2] ;
; N/A   ; None              ; 13.526 ns       ; inp[7] ; numOfOnes[3]     ;
; N/A   ; None              ; 13.377 ns       ; inp[4] ; numOfOnes[1]     ;
; N/A   ; None              ; 13.300 ns       ; inp[6] ; numOfOnes[3]     ;
; N/A   ; None              ; 13.154 ns       ; inp[4] ; numOfOnes[2]     ;
; N/A   ; None              ; 13.129 ns       ; inp[7] ; numOfOnes[2]     ;
; N/A   ; None              ; 13.078 ns       ; inp[7] ; trailingzeros[0] ;
; N/A   ; None              ; 12.999 ns       ; inp[7] ; numOfOnes[1]     ;
; N/A   ; None              ; 12.903 ns       ; inp[6] ; numOfOnes[2]     ;
; N/A   ; None              ; 12.849 ns       ; inp[6] ; trailingzeros[0] ;
; N/A   ; None              ; 12.783 ns       ; inp[5] ; parity_bit       ;
; N/A   ; None              ; 12.773 ns       ; inp[6] ; numOfOnes[1]     ;
; N/A   ; None              ; 12.735 ns       ; inp[7] ; trailingzeros[1] ;
; N/A   ; None              ; 12.708 ns       ; inp[4] ; trailingzeros[0] ;
; N/A   ; None              ; 12.508 ns       ; inp[6] ; trailingzeros[1] ;
; N/A   ; None              ; 12.364 ns       ; inp[4] ; trailingzeros[1] ;
; N/A   ; None              ; 12.245 ns       ; inp[7] ; trailingzeros[2] ;
; N/A   ; None              ; 12.001 ns       ; inp[1] ; trailingzeros[0] ;
; N/A   ; None              ; 11.974 ns       ; inp[6] ; trailingzeros[2] ;
; N/A   ; None              ; 11.880 ns       ; inp[0] ; trailingzeros[1] ;
; N/A   ; None              ; 11.874 ns       ; inp[4] ; trailingzeros[2] ;
; N/A   ; None              ; 11.866 ns       ; inp[1] ; numOfOnes[3]     ;
; N/A   ; None              ; 11.833 ns       ; inp[7] ; parity_bit       ;
; N/A   ; None              ; 11.833 ns       ; inp[4] ; parity_bit       ;
; N/A   ; None              ; 11.733 ns       ; inp[0] ; trailingzeros[2] ;
; N/A   ; None              ; 11.692 ns       ; inp[1] ; numOfOnes[1]     ;
; N/A   ; None              ; 11.607 ns       ; inp[6] ; parity_bit       ;
; N/A   ; None              ; 11.552 ns       ; inp[0] ; numOfOnes[3]     ;
; N/A   ; None              ; 11.509 ns       ; inp[1] ; trailingzeros[1] ;
; N/A   ; None              ; 11.469 ns       ; inp[1] ; numOfOnes[2]     ;
; N/A   ; None              ; 11.378 ns       ; inp[0] ; numOfOnes[1]     ;
; N/A   ; None              ; 11.362 ns       ; inp[1] ; trailingzeros[2] ;
; N/A   ; None              ; 11.168 ns       ; inp[0] ; trailingzeros[0] ;
; N/A   ; None              ; 11.155 ns       ; inp[0] ; numOfOnes[2]     ;
; N/A   ; None              ; 10.620 ns       ; inp[2] ; numOfOnes[0]     ;
; N/A   ; None              ; 10.573 ns       ; inp[1] ; parity_bit       ;
; N/A   ; None              ; 10.369 ns       ; inp[0] ; parity_bit       ;
; N/A   ; None              ; 10.283 ns       ; inp[3] ; numOfOnes[0]     ;
; N/A   ; None              ; 9.630 ns        ; inp[7] ; bytetointeger[7] ;
; N/A   ; None              ; 9.596 ns        ; inp[5] ; bytetointeger[5] ;
; N/A   ; None              ; 9.555 ns        ; inp[1] ; bytetointeger[1] ;
; N/A   ; None              ; 9.530 ns        ; inp[4] ; bytetointeger[4] ;
; N/A   ; None              ; 9.524 ns        ; inp[6] ; bytetointeger[6] ;
; N/A   ; None              ; 9.475 ns        ; inp[0] ; bytetointeger[0] ;
; N/A   ; None              ; 8.611 ns        ; inp[2] ; numOfOnes[3]     ;
; N/A   ; None              ; 8.437 ns        ; inp[2] ; numOfOnes[1]     ;
; N/A   ; None              ; 8.274 ns        ; inp[3] ; numOfOnes[3]     ;
; N/A   ; None              ; 8.214 ns        ; inp[2] ; numOfOnes[2]     ;
; N/A   ; None              ; 8.100 ns        ; inp[3] ; numOfOnes[1]     ;
; N/A   ; None              ; 7.877 ns        ; inp[3] ; numOfOnes[2]     ;
; N/A   ; None              ; 7.449 ns        ; inp[2] ; trailingzeros[0] ;
; N/A   ; None              ; 7.252 ns        ; inp[3] ; trailingzeros[0] ;
; N/A   ; None              ; 6.893 ns        ; inp[2] ; parity_bit       ;
; N/A   ; None              ; 6.556 ns        ; inp[3] ; parity_bit       ;
; N/A   ; None              ; 6.244 ns        ; inp[3] ; trailingzeros[1] ;
; N/A   ; None              ; 6.102 ns        ; inp[2] ; trailingzeros[1] ;
; N/A   ; None              ; 6.098 ns        ; inp[3] ; trailingzeros[2] ;
; N/A   ; None              ; 5.956 ns        ; inp[2] ; trailingzeros[2] ;
; N/A   ; None              ; 5.307 ns        ; inp[2] ; bytetointeger[2] ;
; N/A   ; None              ; 5.280 ns        ; inp[3] ; bytetointeger[3] ;
+-------+-------------------+-----------------+--------+------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Feb 01 17:53:46 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Main -c Main --timing_analysis_only
Info: Longest tpd from source pin "inp[5]" to destination pin "numOfOnes[0]" is 15.628 ns
    Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AD12; Fanout = 7; PIN Node = 'inp[5]'
    Info: 2: + IC(7.161 ns) + CELL(0.178 ns) = 8.212 ns; Loc. = LCCOMB_X30_Y35_N30; Fanout = 2; COMB Node = 'y~3'
    Info: 3: + IC(0.290 ns) + CELL(0.516 ns) = 9.018 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'Add5~2'
    Info: 4: + IC(3.604 ns) + CELL(3.006 ns) = 15.628 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'numOfOnes[0]'
    Info: Total cell delay = 4.573 ns ( 29.26 % )
    Info: Total interconnect delay = 11.055 ns ( 70.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Sat Feb 01 17:53:47 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


