// Seed: 3331842512
module module_0;
  wire id_1, id_2, id_3 = id_3 + 1, id_4;
  wire id_5, id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    id_5,
    output tri1 id_2,
    input supply0 id_3
);
  assign id_0 = -1;
  module_0 modCall_1 ();
  assign modCall_1.type_9 = 0;
endmodule
module module_2 (
    output tri   id_0,
    output logic id_1
);
  wire id_3;
  always id_1 <= 1;
  id_4(
      .id_0(id_1), .id_1(id_0)
  );
  module_0 modCall_1 ();
endmodule
