module top_module (
    input wire clk,
    input wire a,
    output reg [3:0] q
	);
    
    always @(posedge clk) begin
        if(a == 1'b1)
            q = 4'd4;
        
        else if(q == 4'd6)
            q = 4'd0;
        else
            q = q + 1'b1;
    end
       
endmodule
