library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_43 is
	port(	clk, reset, a: in STD_LOGIC;
			q: out STD_LOGIC);
end;

architecture synth of ex4_43 is
	type statetype is (S0, S1, S2);
	signal state, nextstate: statetype;
begin
	-- state register
	process(clk, reset) begin
		if reset then state <= S0;
			elsif rising_edge(clk) then
				state <= nextstate;
		end if;
	end process;
	-- next state logic
	process(all) begin
		case state is
			when S0 => if a then
							nextstate <= S1;
								else nextstate
							end if;
			when S1 => if a then
			nextstate
			else nextstate
			end if;
			when S2 => if a then
			nextstate
			else nextstate
			end if;
			when others =>
			nextstate
		end case;
	end process;
	<= S0;
	<= S2;
	<= S0;
	<= S2;
	<= S0;
	<= S0;
	-- output logic
	q <= '1' when (state = S2) else '0';
end;