{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1467151220845 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eecs301_lab2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"eecs301_lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1467151220859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467151220918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467151220918 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1467151221380 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1467151221614 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1467151221641 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1467151234141 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 109 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 109 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1467151234527 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1467151234527 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467151234528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1467151234535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467151234537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467151234542 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1467151234545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1467151234545 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1467151234547 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1467151235930 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1467151235930 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1467151235930 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1467151235930 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1467151235930 ""}
{ "Info" "ISTA_SDC_FOUND" "eecs301_lab2.sdc " "Reading SDC File: 'eecs301_lab2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1467151235934 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1467151235935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1467151235936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab2.sdc 66 VGA_BLANK port " "Ignored filter at eecs301_lab2.sdc(66): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1467151235936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab2.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab2.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1467151235937 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1467151235937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab2.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab2.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1467151235937 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1467151235937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1467151235944 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1467151235944 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467151235944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467151235944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467151235944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467151235944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467151235944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467151235944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467151235944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467151235944 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1467151235944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1467151241424 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 EC " "Packed 1 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1467151241430 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1467151241430 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467151241590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1467151249443 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1467151250584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467151259097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1467151266614 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1467151267855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467151267855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1467151270486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1467151277701 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1467151277701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1467151279153 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1467151279153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467151279157 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.67 " "Total time spent on timing analysis during the Fitter is 2.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1467151281372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467151281553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467151282701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467151282836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467151283958 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:40 " "Fitter post-fit operations ending: elapsed time is 00:00:40" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467151321640 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 118 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 119 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 120 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 121 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 27 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 122 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 123 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 124 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 125 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 126 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 127 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 128 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 129 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 130 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 131 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 132 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 133 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 134 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 135 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 136 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 137 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 138 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 139 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 140 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 141 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 142 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 143 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 144 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 145 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 146 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 147 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 148 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 149 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 150 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 151 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 152 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 153 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 154 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 155 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 156 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 157 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 158 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 159 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 160 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 164 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 165 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 166 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 176 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 179 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 183 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 185 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 186 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 187 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 188 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467151322151 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1467151322151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.fit.smsg " "Generated suppressed messages file C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1467151322285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2277 " "Peak virtual memory: 2277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467151323314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 18:02:03 2016 " "Processing ended: Tue Jun 28 18:02:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467151323314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467151323314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467151323314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1467151323314 ""}
