{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662097223410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662097223411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 02 07:40:23 2022 " "Processing started: Fri Sep 02 07:40:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662097223411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097223411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097223411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662097223839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "7 7 " "Parallel compilation is enabled and will use 7 of the 7 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662097223839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb/rgb_pl9823.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb/rgb_pl9823.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_PL9823 " "Found entity 1: RGB_PL9823" {  } { { "src/RGB/RGB_PL9823.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb_ws2812b_64/rgb_ws2812b_64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb_ws2812b_64/rgb_ws2812b_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_WS2812B_64 " "Found entity 1: RGB_WS2812B_64" {  } { { "src/RGB_WS2812B_64/RGB_WS2812B_64.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_rgb/host/spi_host_rgb.v 2 2 " "Found 2 design units, including 2 entities, in source file src/spi_rgb/host/spi_host_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_HOST_RGB " "Found entity 1: SPI_HOST_RGB" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230442 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_RGB_HOST " "Found entity 2: SPI_INP_FILTER_RGB_HOST" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_rgb/bank/spi_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_rgb/bank/spi_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_BANK_OUT_RGB_64 " "Found entity 1: SPI_BANK_OUT_RGB_64" {  } { { "src/SPI_RGB/BANK/SPI_BANK.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/BANK/SPI_BANK.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart.v 3 3 " "Found 3 design units, including 3 entities, in source file src/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230447 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_RXD_BYTE " "Found entity 2: UART_RXD_BYTE" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230447 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_INP_FILTER " "Found entity 3: UART_INP_FILTER" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230447 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_RASPBERRY.v(152) " "Verilog HDL information at SPI_RASPBERRY.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1662097230449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/spi_raspberry/spi_raspberry.v 2 2 " "Found 2 design units, including 2 entities, in source file src/spi/spi_raspberry/spi_raspberry.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RASPBERRY " "Found entity 1: SPI_RASPBERRY" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230449 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_RPI " "Found entity 2: SPI_INP_FILTER_RPI" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230449 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_TEENSY.v(137) " "Verilog HDL information at SPI_TEENSY.v(137): always construct contains both blocking and non-blocking assignments" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 137 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1662097230452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/spi_teensy/spi_teensy.v 2 2 " "Found 2 design units, including 2 entities, in source file src/spi/spi_teensy/spi_teensy.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_TEENSY " "Found entity 1: SPI_TEENSY" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230453 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_TEENSY " "Found entity 2: SPI_INP_FILTER_TEENSY" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max1000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file max1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX1000 " "Found entity 1: MAX1000" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL/PLL.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock/generator/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock/generator/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR " "Found entity 1: CLOCK_GENERATOR" {  } { { "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/filter/digital_input_filter/dig_inp_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/filter/digital_input_filter/dig_inp_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIG_INP_FILTER " "Found entity 1: DIG_INP_FILTER" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/zuweisung_rpi/zuweisung_rpi.v 5 5 " "Found 5 design units, including 5 entities, in source file src/spi/zuweisung_rpi/zuweisung_rpi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR_RPI " "Found entity 1: DATA_IN_VAR_RPI" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230466 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR_RPI " "Found entity 2: DATA_OUT_VAR_RPI" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230466 ""} { "Info" "ISGN_ENTITY_NAME" "3 RPI_32BIT " "Found entity 3: RPI_32BIT" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230466 ""} { "Info" "ISGN_ENTITY_NAME" "4 RPI_16BIT " "Found entity 4: RPI_16BIT" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230466 ""} { "Info" "ISGN_ENTITY_NAME" "5 RPI_8BIT " "Found entity 5: RPI_8BIT" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock/wdt/wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock/wdt/wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 WDT " "Found entity 1: WDT" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/CLOCK/WDT/WDT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/bit_byte_bit/bit_byte_bit.v 2 2 " "Found 2 design units, including 2 entities, in source file src/spi/bit_byte_bit/bit_byte_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIT8_TO_BYTE " "Found entity 1: BIT8_TO_BYTE" {  } { { "src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230470 ""} { "Info" "ISGN_ENTITY_NAME" "2 BYTE_TO_BIT8 " "Found entity 2: BYTE_TO_BIT8" {  } { { "src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/zuweisung_teensy/zuweisung_teensy.v 5 5 " "Found 5 design units, including 5 entities, in source file src/spi/zuweisung_teensy/zuweisung_teensy.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR_TEENSY " "Found entity 1: DATA_IN_VAR_TEENSY" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230473 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR_TEENSY " "Found entity 2: DATA_OUT_VAR_TEENSY" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230473 ""} { "Info" "ISGN_ENTITY_NAME" "3 TEENSY_32BIT " "Found entity 3: TEENSY_32BIT" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230473 ""} { "Info" "ISGN_ENTITY_NAME" "4 TEENSY_16BIT " "Found entity 4: TEENSY_16BIT" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230473 ""} { "Info" "ISGN_ENTITY_NAME" "5 TEENSY_8BIT " "Found entity 5: TEENSY_8BIT" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/misc/var_12_to_16_bit/var_12_to_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/misc/var_12_to_16_bit/var_12_to_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VAR_12_TO_16_BIT " "Found entity 1: VAR_12_TO_16_BIT" {  } { { "src/MISC/VAR_12_TO_16_BIT/VAR_12_TO_16_BIT.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/MISC/VAR_12_TO_16_BIT/VAR_12_TO_16_BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/misc/const_8/const_8.v 1 1 " "Found 1 design units, including 1 entities, in source file src/misc/const_8/const_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONST_8 " "Found entity 1: CONST_8" {  } { { "src/MISC/CONST_8/CONST_8.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/MISC/CONST_8/CONST_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_rgb/host_mux/host_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_rgb/host_mux/host_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 HOST_MUX " "Found entity 1: HOST_MUX" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "copy_1_re HOST_MUX.v(21) " "Verilog HDL Implicit Net warning at HOST_MUX.v(21): created implicit net for \"copy_1_re\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "copy_1_fe HOST_MUX.v(22) " "Verilog HDL Implicit Net warning at HOST_MUX.v(22): created implicit net for \"copy_1_fe\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "copy_2_re HOST_MUX.v(23) " "Verilog HDL Implicit Net warning at HOST_MUX.v(23): created implicit net for \"copy_2_re\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "copy_2_fe HOST_MUX.v(24) " "Verilog HDL Implicit Net warning at HOST_MUX.v(24): created implicit net for \"copy_2_fe\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1kHz_re HOST_MUX.v(25) " "Verilog HDL Implicit Net warning at HOST_MUX.v(25): created implicit net for \"clk_1kHz_re\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1kHz_fe HOST_MUX.v(26) " "Verilog HDL Implicit Net warning at HOST_MUX.v(26): created implicit net for \"clk_1kHz_fe\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAX1000 " "Elaborating entity \"MAX1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662097230539 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_20\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_20\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1024 2416 2592 1040 "RPI_TO_FPGA_16BIT_20\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662097230550 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_21\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_21\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1040 2416 2592 1056 "RPI_TO_FPGA_16BIT_21\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662097230550 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_22\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_22\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1056 2416 2592 1072 "RPI_TO_FPGA_16BIT_22\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662097230550 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_23\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_23\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1072 2416 2592 1088 "RPI_TO_FPGA_16BIT_23\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662097230550 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_24\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_24\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1088 2416 2592 1104 "RPI_TO_FPGA_16BIT_24\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662097230550 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_25\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_25\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1104 2416 2592 1120 "RPI_TO_FPGA_16BIT_25\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662097230550 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_26\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_26\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1120 2416 2592 1136 "RPI_TO_FPGA_16BIT_26\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662097230551 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_27\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_27\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1136 2416 2592 1152 "RPI_TO_FPGA_16BIT_27\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662097230551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_2 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_2\[15..0\] RPI_TO_FPGA_16BIT_215..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_2\[15..0\]\" to \"RPI_TO_FPGA_16BIT_215..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 736 2416 2592 752 "RPI_TO_FPGA_16BIT_2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230551 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 736 2416 2592 752 "RPI_TO_FPGA_16BIT_2\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662097230551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_20 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_20\[15..0\] RPI_TO_FPGA_16BIT_2015..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_20\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2015..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1024 2416 2592 1040 "RPI_TO_FPGA_16BIT_20\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230551 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1024 2416 2592 1040 "RPI_TO_FPGA_16BIT_20\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662097230551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_21 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_21\[15..0\] RPI_TO_FPGA_16BIT_2115..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_21\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2115..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1040 2416 2592 1056 "RPI_TO_FPGA_16BIT_21\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230551 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1040 2416 2592 1056 "RPI_TO_FPGA_16BIT_21\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662097230551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_22 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_22\[15..0\] RPI_TO_FPGA_16BIT_2215..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_22\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2215..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1056 2416 2592 1072 "RPI_TO_FPGA_16BIT_22\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230551 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1056 2416 2592 1072 "RPI_TO_FPGA_16BIT_22\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662097230551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_23 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_23\[15..0\] RPI_TO_FPGA_16BIT_2315..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_23\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2315..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1072 2416 2592 1088 "RPI_TO_FPGA_16BIT_23\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230551 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1072 2416 2592 1088 "RPI_TO_FPGA_16BIT_23\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662097230551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_24 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_24\[15..0\] RPI_TO_FPGA_16BIT_2415..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_24\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2415..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1088 2416 2592 1104 "RPI_TO_FPGA_16BIT_24\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230551 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1088 2416 2592 1104 "RPI_TO_FPGA_16BIT_24\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662097230551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_25 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_25\[15..0\] RPI_TO_FPGA_16BIT_2515..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_25\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2515..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1104 2416 2592 1120 "RPI_TO_FPGA_16BIT_25\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230551 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1104 2416 2592 1120 "RPI_TO_FPGA_16BIT_25\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662097230551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_26 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_26\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_26\[15..0\] RPI_TO_FPGA_16BIT_2615..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_26\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2615..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1120 2416 2592 1136 "RPI_TO_FPGA_16BIT_26\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230551 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1120 2416 2592 1136 "RPI_TO_FPGA_16BIT_26\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662097230551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_27 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_27\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_27\[15..0\] RPI_TO_FPGA_16BIT_2715..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_27\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2715..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1136 2416 2592 1152 "RPI_TO_FPGA_16BIT_27\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230551 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1136 2416 2592 1152 "RPI_TO_FPGA_16BIT_27\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662097230551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BYTE_TO_BIT8 BYTE_TO_BIT8:do_rpi_1 " "Elaborating entity \"BYTE_TO_BIT8\" for hierarchy \"BYTE_TO_BIT8:do_rpi_1\"" {  } { { "MAX1000.bdf" "do_rpi_1" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 840 -1920 -1760 1016 "do_rpi_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_OUT_VAR_TEENSY DATA_OUT_VAR_TEENSY:do_var_teensy " "Elaborating entity \"DATA_OUT_VAR_TEENSY\" for hierarchy \"DATA_OUT_VAR_TEENSY:do_var_teensy\"" {  } { { "MAX1000.bdf" "do_var_teensy" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 168 144 464 1016 "do_var_teensy" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEENSY_8BIT DATA_OUT_VAR_TEENSY:do_var_teensy\|TEENSY_8BIT:teensy_8bit_01 " "Elaborating entity \"TEENSY_8BIT\" for hierarchy \"DATA_OUT_VAR_TEENSY:do_var_teensy\|TEENSY_8BIT:teensy_8bit_01\"" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "teensy_8bit_01" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEENSY_16BIT DATA_OUT_VAR_TEENSY:do_var_teensy\|TEENSY_16BIT:teensy_16bit_01 " "Elaborating entity \"TEENSY_16BIT\" for hierarchy \"DATA_OUT_VAR_TEENSY:do_var_teensy\|TEENSY_16BIT:teensy_16bit_01\"" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "teensy_16bit_01" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_TEENSY SPI_TEENSY:spi_host_teensy " "Elaborating entity \"SPI_TEENSY\" for hierarchy \"SPI_TEENSY:spi_host_teensy\"" {  } { { "MAX1000.bdf" "spi_host_teensy" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 152 -152 104 296 "spi_host_teensy" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_rx_data SPI_TEENSY.v(20) " "Verilog HDL or VHDL warning at SPI_TEENSY.v(20): object \"test_rx_data\" assigned a value but never read" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662097230597 "|MAX1000|SPI_TEENSY:spi_host_teensy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_TEENSY.v(90) " "Verilog HDL assignment warning at SPI_TEENSY.v(90): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230597 "|MAX1000|SPI_TEENSY:spi_host_teensy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_TEENSY.v(99) " "Verilog HDL assignment warning at SPI_TEENSY.v(99): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230597 "|MAX1000|SPI_TEENSY:spi_host_teensy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_TEENSY.v(106) " "Verilog HDL assignment warning at SPI_TEENSY.v(106): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230597 "|MAX1000|SPI_TEENSY:spi_host_teensy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INP_FILTER_TEENSY SPI_TEENSY:spi_host_teensy\|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs " "Elaborating entity \"SPI_INP_FILTER_TEENSY\" for hierarchy \"SPI_TEENSY:spi_host_teensy\|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs\"" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "spi_inp_filter_cs" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_TEENSY.v(148) " "Verilog HDL assignment warning at SPI_TEENSY.v(148): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230598 "|MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_TEENSY.v(153) " "Verilog HDL assignment warning at SPI_TEENSY.v(153): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230598 "|MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "MAX1000.bdf" "pll" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 136 -1896 -1640 328 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "altpll_component" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 3 " "Parameter \"clk3_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 20 " "Parameter \"clk3_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662097230645 ""}  } { { "src/PLL/PLL.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662097230645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll2 " "Found entity 1: PLL_altpll2" {  } { { "db/pll_altpll2.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662097230693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097230693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll2 PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated " "Elaborating entity \"PLL_altpll2\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WDT WDT:wdt_teensy " "Elaborating entity \"WDT\" for hierarchy \"WDT:wdt_teensy\"" {  } { { "MAX1000.bdf" "wdt_teensy" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 352 -152 48 464 "wdt_teensy" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WDT.v(48) " "Verilog HDL assignment warning at WDT.v(48): truncated value with size 32 to match size of target (16)" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/CLOCK/WDT/WDT.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230698 "|MAX1000|WDT:wdt_rpi_blp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GENERATOR CLOCK_GENERATOR:clock_generator " "Elaborating entity \"CLOCK_GENERATOR\" for hierarchy \"CLOCK_GENERATOR:clock_generator\"" {  } { { "MAX1000.bdf" "clock_generator" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 448 -1920 -1728 720 "clock_generator" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_IN_VAR_TEENSY DATA_IN_VAR_TEENSY:di_var_teensy " "Elaborating entity \"DATA_IN_VAR_TEENSY\" for hierarchy \"DATA_IN_VAR_TEENSY:di_var_teensy\"" {  } { { "MAX1000.bdf" "di_var_teensy" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 256 -568 -248 912 "di_var_teensy" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_OUT_VAR_RPI DATA_OUT_VAR_RPI:data_out_rpi " "Elaborating entity \"DATA_OUT_VAR_RPI\" for hierarchy \"DATA_OUT_VAR_RPI:data_out_rpi\"" {  } { { "MAX1000.bdf" "data_out_rpi" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 176 2112 2416 1184 "data_out_rpi" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPI_8BIT DATA_OUT_VAR_RPI:data_out_rpi\|RPI_8BIT:rpi_8bit_01 " "Elaborating entity \"RPI_8BIT\" for hierarchy \"DATA_OUT_VAR_RPI:data_out_rpi\|RPI_8BIT:rpi_8bit_01\"" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "rpi_8bit_01" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPI_16BIT DATA_OUT_VAR_RPI:data_out_rpi\|RPI_16BIT:rpi_16bit_01 " "Elaborating entity \"RPI_16BIT\" for hierarchy \"DATA_OUT_VAR_RPI:data_out_rpi\|RPI_16BIT:rpi_16bit_01\"" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "rpi_16bit_01" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_RASPBERRY SPI_RASPBERRY:spi_host_rpi_blp " "Elaborating entity \"SPI_RASPBERRY\" for hierarchy \"SPI_RASPBERRY:spi_host_rpi_blp\"" {  } { { "MAX1000.bdf" "spi_host_rpi_blp" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 136 1792 2056 280 "spi_host_rpi_blp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_rx_data SPI_RASPBERRY.v(23) " "Verilog HDL or VHDL warning at SPI_RASPBERRY.v(23): object \"test_rx_data\" assigned a value but never read" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662097230800 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_RASPBERRY.v(96) " "Verilog HDL assignment warning at SPI_RASPBERRY.v(96): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230800 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_RASPBERRY.v(108) " "Verilog HDL assignment warning at SPI_RASPBERRY.v(108): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230800 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_RASPBERRY.v(118) " "Verilog HDL assignment warning at SPI_RASPBERRY.v(118): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230800 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INP_FILTER_RPI SPI_RASPBERRY:spi_host_rpi_blp\|SPI_INP_FILTER_RPI:spi_inp_filter_cs " "Elaborating entity \"SPI_INP_FILTER_RPI\" for hierarchy \"SPI_RASPBERRY:spi_host_rpi_blp\|SPI_INP_FILTER_RPI:spi_inp_filter_cs\"" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "spi_inp_filter_cs" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_RASPBERRY.v(163) " "Verilog HDL assignment warning at SPI_RASPBERRY.v(163): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230802 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_RASPBERRY.v(168) " "Verilog HDL assignment warning at SPI_RASPBERRY.v(168): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230802 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_IN_VAR_RPI DATA_IN_VAR_RPI:data_in_var_rpi " "Elaborating entity \"DATA_IN_VAR_RPI\" for hierarchy \"DATA_IN_VAR_RPI:data_in_var_rpi\"" {  } { { "MAX1000.bdf" "data_in_var_rpi" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 248 1376 1680 872 "data_in_var_rpi" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230803 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[1023..512\] ZUWEISUNG_RPI.v(43) " "Output port \"DATA\[1023..512\]\" at ZUWEISUNG_RPI.v(43) has no driver" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1662097230807 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[7..0\] ZUWEISUNG_RPI.v(43) " "Output port \"DATA\[7..0\]\" at ZUWEISUNG_RPI.v(43) has no driver" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1662097230807 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONST_8 CONST_8:version_fpga " "Elaborating entity \"CONST_8\" for hierarchy \"CONST_8:version_fpga\"" {  } { { "MAX1000.bdf" "version_fpga" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 192 1200 1344 272 "version_fpga" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONST_8.v(7) " "Verilog HDL assignment warning at CONST_8.v(7): truncated value with size 32 to match size of target (8)" {  } { { "src/MISC/CONST_8/CONST_8.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/MISC/CONST_8/CONST_8.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230831 "|MAX1000|CONST_8:version_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT8_TO_BYTE BIT8_TO_BYTE:di_rpi_blp_01 " "Elaborating entity \"BIT8_TO_BYTE\" for hierarchy \"BIT8_TO_BYTE:di_rpi_blp_01\"" {  } { { "MAX1000.bdf" "di_rpi_blp_01" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 0 1296 1456 176 "di_rpi_blp_01" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_PL9823 RGB_PL9823:rgb_pl9823_rpi1 " "Elaborating entity \"RGB_PL9823\" for hierarchy \"RGB_PL9823:rgb_pl9823_rpi1\"" {  } { { "MAX1000.bdf" "rgb_pl9823_rpi1" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 112 -1208 -1008 576 "rgb_pl9823_rpi1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 RGB_PL9823.v(55) " "Verilog HDL assignment warning at RGB_PL9823.v(55): truncated value with size 32 to match size of target (14)" {  } { { "src/RGB/RGB_PL9823.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230834 "|MAX1000|RGB_PL9823:rgb_pl9823_rpi1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 RGB_PL9823.v(120) " "Verilog HDL assignment warning at RGB_PL9823.v(120): truncated value with size 32 to match size of target (14)" {  } { { "src/RGB/RGB_PL9823.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230835 "|MAX1000|RGB_PL9823:rgb_pl9823_rpi1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_PL9823.v(124) " "Verilog HDL assignment warning at RGB_PL9823.v(124): truncated value with size 32 to match size of target (8)" {  } { { "src/RGB/RGB_PL9823.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230835 "|MAX1000|RGB_PL9823:rgb_pl9823_rpi1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_WS2812B_64 RGB_WS2812B_64:rgb_ws2812b_64 " "Elaborating entity \"RGB_WS2812B_64\" for hierarchy \"RGB_WS2812B_64:rgb_ws2812b_64\"" {  } { { "MAX1000.bdf" "rgb_ws2812b_64" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1128 -520 -296 1336 "rgb_ws2812b_64" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_WS2812B_64.v(36) " "Verilog HDL assignment warning at RGB_WS2812B_64.v(36): truncated value with size 32 to match size of target (16)" {  } { { "src/RGB_WS2812B_64/RGB_WS2812B_64.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230864 "|MAX1000|RGB_WS2812B_64:rgb_ws2812b_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_WS2812B_64.v(66) " "Verilog HDL assignment warning at RGB_WS2812B_64.v(66): truncated value with size 32 to match size of target (16)" {  } { { "src/RGB_WS2812B_64/RGB_WS2812B_64.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230864 "|MAX1000|RGB_WS2812B_64:rgb_ws2812b_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_WS2812B_64.v(70) " "Verilog HDL assignment warning at RGB_WS2812B_64.v(70): truncated value with size 32 to match size of target (16)" {  } { { "src/RGB_WS2812B_64/RGB_WS2812B_64.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230864 "|MAX1000|RGB_WS2812B_64:rgb_ws2812b_64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_BANK_OUT_RGB_64 SPI_BANK_OUT_RGB_64:spi_bank_out_rgb_64 " "Elaborating entity \"SPI_BANK_OUT_RGB_64\" for hierarchy \"SPI_BANK_OUT_RGB_64:spi_bank_out_rgb_64\"" {  } { { "MAX1000.bdf" "spi_bank_out_rgb_64" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1136 -992 -752 1312 "spi_bank_out_rgb_64" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HOST_MUX HOST_MUX:host_mux " "Elaborating entity \"HOST_MUX\" for hierarchy \"HOST_MUX:host_mux\"" {  } { { "MAX1000.bdf" "host_mux" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1176 -1352 -1032 1352 "host_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1kHz_fe HOST_MUX.v(26) " "Verilog HDL or VHDL warning at HOST_MUX.v(26): object \"clk_1kHz_fe\" assigned a value but never read" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662097230886 "|MAX1000|HOST_MUX:host_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 HOST_MUX.v(52) " "Verilog HDL assignment warning at HOST_MUX.v(52): truncated value with size 32 to match size of target (16)" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230887 "|MAX1000|HOST_MUX:host_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 HOST_MUX.v(64) " "Verilog HDL assignment warning at HOST_MUX.v(64): truncated value with size 32 to match size of target (16)" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230887 "|MAX1000|HOST_MUX:host_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_HOST_RGB SPI_HOST_RGB:spi_host_rgb " "Elaborating entity \"SPI_HOST_RGB\" for hierarchy \"SPI_HOST_RGB:spi_host_rgb\"" {  } { { "MAX1000.bdf" "spi_host_rgb" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1208 -1696 -1448 1320 "spi_host_rgb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230887 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_clk_fe SPI_HOST_RGB.v(26) " "Verilog HDL or VHDL warning at SPI_HOST_RGB.v(26): object \"spi_clk_fe\" assigned a value but never read" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662097230894 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST_RGB.v(87) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(87): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230894 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST_RGB.v(113) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(113): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230894 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST_RGB.v(119) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(119): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230894 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST_RGB.v(124) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(124): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230894 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST_RGB.v(133) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(133): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230894 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INP_FILTER_RGB_HOST SPI_HOST_RGB:spi_host_rgb\|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs " "Elaborating entity \"SPI_INP_FILTER_RGB_HOST\" for hierarchy \"SPI_HOST_RGB:spi_host_rgb\|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs\"" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "spi_inp_filter_cs" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST_RGB.v(162) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(162): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230895 "|MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST_RGB.v(167) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(167): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230895 "|MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart " "Elaborating entity \"UART\" for hierarchy \"UART:uart\"" {  } { { "MAX1000.bdf" "uart" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1368 -1696 -1472 1480 "uart" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(65) " "Verilog HDL assignment warning at UART.v(65): truncated value with size 32 to match size of target (8)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230905 "|MAX1000|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(150) " "Verilog HDL assignment warning at UART.v(150): truncated value with size 32 to match size of target (8)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230905 "|MAX1000|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(160) " "Verilog HDL assignment warning at UART.v(160): truncated value with size 32 to match size of target (8)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230905 "|MAX1000|UART:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RXD_BYTE UART:uart\|UART_RXD_BYTE:uart_rxd_byte " "Elaborating entity \"UART_RXD_BYTE\" for hierarchy \"UART:uart\|UART_RXD_BYTE:uart_rxd_byte\"" {  } { { "src/UART/UART.v" "uart_rxd_byte" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latch_bit UART.v(177) " "Verilog HDL or VHDL warning at UART.v(177): object \"latch_bit\" assigned a value but never read" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662097230907 "|MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(212) " "Verilog HDL assignment warning at UART.v(212): truncated value with size 32 to match size of target (8)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230907 "|MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(216) " "Verilog HDL assignment warning at UART.v(216): truncated value with size 32 to match size of target (8)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230907 "|MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_INP_FILTER UART:uart\|UART_RXD_BYTE:uart_rxd_byte\|UART_INP_FILTER:uart_inp_filter " "Elaborating entity \"UART_INP_FILTER\" for hierarchy \"UART:uart\|UART_RXD_BYTE:uart_rxd_byte\|UART_INP_FILTER:uart_inp_filter\"" {  } { { "src/UART/UART.v" "uart_inp_filter" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097230907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART.v(258) " "Verilog HDL assignment warning at UART.v(258): truncated value with size 32 to match size of target (5)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230908 "|MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte|UART_INP_FILTER:uart_inp_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART.v(263) " "Verilog HDL assignment warning at UART.v(263): truncated value with size 32 to match size of target (5)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662097230908 "|MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte|UART_INP_FILTER:uart_inp_filter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "T_RXD GND " "Pin \"T_RXD\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1512 -1680 -1504 1528 "T_RXD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662097244165 "|MAX1000|T_RXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662097244165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662097244422 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662097247298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/output_files/MAX1000.map.smsg " "Generated suppressed messages file E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/output_files/MAX1000.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097247528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662097247861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662097247861 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll2.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/PLL/PLL.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v" 107 0 0 } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 136 -1896 -1640 328 "pll" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1662097248123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6999 " "Implemented 6999 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662097248337 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662097248337 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6955 " "Implemented 6955 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662097248337 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1662097248337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662097248337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662097248367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 02 07:40:48 2022 " "Processing ended: Fri Sep 02 07:40:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662097248367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662097248367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662097248367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662097248367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1662097249544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662097249545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 02 07:40:49 2022 " "Processing started: Fri Sep 02 07:40:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662097249545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1662097249545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1662097249545 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1662097249649 ""}
{ "Info" "0" "" "Project  = MAX1000" {  } {  } 0 0 "Project  = MAX1000" 0 0 "Fitter" 0 0 1662097249650 ""}
{ "Info" "0" "" "Revision = MAX1000" {  } {  } 0 0 "Revision = MAX1000" 0 0 "Fitter" 0 0 1662097249650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1662097249799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "7 7 " "Parallel compilation is enabled and will use 7 of the 7 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1662097249799 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAX1000 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"MAX1000\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1662097249850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662097249878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662097249878 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" as MAX 10 PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 26.01 MHz 12.0 MHz " "Input frequency of PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "db/pll_altpll2.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v" 46 -1 0 } } { "" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 5158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1662097249933 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll2.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v" 46 -1 0 } } { "" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 5158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1662097249933 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[2\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll2.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v" 46 -1 0 } } { "" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1662097249933 ""}  } { { "db/pll_altpll2.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v" 46 -1 0 } } { "" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 5158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1662097249933 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1662097250049 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1662097250057 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1662097250233 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662097250245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662097250245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662097250245 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1662097250245 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 9727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662097250258 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 9729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662097250258 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 9731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662097250258 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 9733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662097250258 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 9735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662097250258 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 9737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662097250258 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 9739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662097250258 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 9741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662097250258 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1662097250258 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1662097250258 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1662097250258 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1662097250258 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1662097250258 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1662097250262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662097250828 ""}  } { { "db/pll_altpll2.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 5158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662097250828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662097250828 ""}  } { { "db/pll_altpll2.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 5158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662097250828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1662097251324 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1662097251325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1662097251342 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1662097251345 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1662097251409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1662097251410 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1662097251412 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1662097251513 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662097251524 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662097251525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662097251537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662097251560 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1662097251581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1662097251581 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1662097251591 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1662097251850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1662097251862 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1662097251862 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662097252128 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1662097252141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1662097253125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662097254106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1662097254158 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1662097257844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662097257844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1662097259025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1662097262126 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1662097262126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1662097262555 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1662097262555 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1662097262555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662097262557 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.44 " "Total time spent on timing analysis during the Fitter is 2.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1662097262882 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662097262922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662097264538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662097264542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662097266560 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662097267970 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 MAX 10 " "11 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RPI_MISO 3.3-V LVTTL H10 " "Pin RPI_MISO uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RPI_MISO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RPI_MISO" } } } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 144 2144 2320 160 "RPI_MISO" "" } } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662097268530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "T_TXD 3.3 V Schmitt Trigger G12 " "Pin T_TXD uses I/O standard 3.3 V Schmitt Trigger at G12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { T_TXD } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T_TXD" } } } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1488 -1880 -1712 1504 "T_TXD" "" } } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662097268530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SYS_CLK_12MHz 3.3 V Schmitt Trigger H6 " "Pin SYS_CLK_12MHz uses I/O standard 3.3 V Schmitt Trigger at H6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SYS_CLK_12MHz } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYS_CLK_12MHz" } } } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 192 -2104 -1928 208 "SYS_CLK_12MHz" "" } } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662097268530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN_IN 3.3 V Schmitt Trigger E6 " "Pin USER_BTN_IN uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { USER_BTN_IN } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_BTN_IN" } } } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 744 -1960 -1784 760 "USER_BTN_IN" "" } } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662097268530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "T_CS 3.3 V Schmitt Trigger H5 " "Pin T_CS uses I/O standard 3.3 V Schmitt Trigger at H5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { T_CS } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T_CS" } } } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 192 -408 -240 208 "T_CS" "" } } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662097268530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "T_MOSI 3.3 V Schmitt Trigger K10 " "Pin T_MOSI uses I/O standard 3.3 V Schmitt Trigger at K10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { T_MOSI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T_MOSI" } } } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 224 -408 -240 240 "T_MOSI" "" } } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662097268530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "T_CLK 3.3 V Schmitt Trigger H4 " "Pin T_CLK uses I/O standard 3.3 V Schmitt Trigger at H4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { T_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T_CLK" } } } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 208 -408 -240 224 "T_CLK" "" } } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662097268530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RPI_MOSI 3.3 V Schmitt Trigger J10 " "Pin RPI_MOSI uses I/O standard 3.3 V Schmitt Trigger at J10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RPI_MOSI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RPI_MOSI" } } } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 208 1536 1704 224 "RPI_MOSI" "" } } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662097268530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RPI_CLK 3.3 V Schmitt Trigger K11 " "Pin RPI_CLK uses I/O standard 3.3 V Schmitt Trigger at K11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RPI_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RPI_CLK" } } } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 192 1536 1704 208 "RPI_CLK" "" } } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662097268530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RPI_CS 3.3 V Schmitt Trigger K12 " "Pin RPI_CS uses I/O standard 3.3 V Schmitt Trigger at K12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RPI_CS } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RPI_CS" } } } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 176 1536 1704 192 "RPI_CS" "" } } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662097268530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS0 3.3 V Schmitt Trigger A4 " "Pin BDBUS0 uses I/O standard 3.3 V Schmitt Trigger at A4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { BDBUS0 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS0" } } } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1408 -1880 -1704 1424 "BDBUS0" "" } } } } { "temporary_test_loc" "" { Generic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662097268530 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1662097268530 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1662097268531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/output_files/MAX1000.fit.smsg " "Generated suppressed messages file E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/output_files/MAX1000.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1662097268899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5841 " "Peak virtual memory: 5841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662097270015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 02 07:41:10 2022 " "Processing ended: Fri Sep 02 07:41:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662097270015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662097270015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662097270015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1662097270015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1662097271017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662097271018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 02 07:41:10 2022 " "Processing started: Fri Sep 02 07:41:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662097271018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1662097271018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1662097271018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1662097271405 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1662097272313 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1662097272374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662097272874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 02 07:41:12 2022 " "Processing ended: Fri Sep 02 07:41:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662097272874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662097272874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662097272874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1662097272874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1662097273847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662097273848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 02 07:41:13 2022 " "Processing started: Fri Sep 02 07:41:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662097273848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1662097273848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1662097273848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1662097274272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1662097274283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1662097274283 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1662097275000 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYS_CLK_12MHz " "Node: SYS_CLK_12MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RGB_PL9823:rgb_pl9823_rpi1\|i\[3\] SYS_CLK_12MHz " "Register RGB_PL9823:rgb_pl9823_rpi1\|i\[3\] is being clocked by SYS_CLK_12MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1662097275022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1662097275022 "|MAX1000|SYS_CLK_12MHz"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1662097275027 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1662097275081 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1662097275081 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1662097275081 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1662097275154 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1662097275165 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1662097275251 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1662097275458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1662097275548 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1662097277640 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1662097279220 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "253.94 mW " "Total thermal power estimate for the design is 253.94 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1662097279355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662097279607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 02 07:41:19 2022 " "Processing ended: Fri Sep 02 07:41:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662097279607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662097279607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662097279607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1662097279607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1662097280789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662097280789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 02 07:41:20 2022 " "Processing started: Fri Sep 02 07:41:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662097280789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1662097280789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MAX1000 -c MAX1000 " "Command: quartus_sta MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1662097280789 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1662097280903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1662097281200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "7 7 " "Parallel compilation is enabled and will use 7 of the 7 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1662097281200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097281228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097281228 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1662097281698 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097281698 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name SYS_CLK_12MHz SYS_CLK_12MHz " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name SYS_CLK_12MHz SYS_CLK_12MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1662097281721 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1662097281721 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1662097281721 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662097281721 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097281721 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1662097281726 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1662097281778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662097281778 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1662097281781 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1662097281795 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1662097281851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.280 " "Worst-case setup slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.280               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.355               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.355               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097281881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.361               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.361               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097281916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662097281918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662097281920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.061 " "Worst-case minimum pulse width slack is 3.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.061               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.061               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.725               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.725               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.534               0.000 SYS_CLK_12MHz  " "   41.534               0.000 SYS_CLK_12MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097281930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097281930 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662097281963 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1662097281994 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1662097284088 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662097284351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.615 " "Worst-case setup slack is 0.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.615               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.525               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.525               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097284429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.323               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.324               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097284457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662097284459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662097284461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.054 " "Worst-case minimum pulse width slack is 3.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.054               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.054               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.721               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.387               0.000 SYS_CLK_12MHz  " "   41.387               0.000 SYS_CLK_12MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097284468 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662097284498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662097284790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.989 " "Worst-case setup slack is 3.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.989               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.989               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.724               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.724               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097284821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.152               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.152               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097284848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662097284850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662097284852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.098 " "Worst-case minimum pulse width slack is 3.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.098               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.098               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.765               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.765               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.187               0.000 SYS_CLK_12MHz  " "   41.187               0.000 SYS_CLK_12MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662097284859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662097284859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662097285749 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662097285750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662097285808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 02 07:41:25 2022 " "Processing ended: Fri Sep 02 07:41:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662097285808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662097285808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662097285808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662097285808 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus Prime Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662097286468 ""}
