// Seed: 2038002292
module module_0;
  reg id_1;
  supply0 id_2 = id_2++;
  wire id_3;
  reg id_4;
  reg id_5;
  always begin : LABEL_0
    if (1) begin : LABEL_0
      #1 id_1 <= id_5 * 1 - id_4;
      id_5 <= id_4;
    end
  end
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output wire id_2,
    output tri id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6,
    output tri0 id_7,
    input uwire id_8,
    output uwire id_9,
    input tri1 id_10,
    output wand id_11,
    input supply1 id_12,
    output uwire id_13,
    input supply1 id_14,
    output wire id_15,
    input supply0 id_16,
    output supply0 id_17,
    output wor id_18,
    input wand id_19,
    input wand id_20,
    input tri id_21,
    input wand id_22,
    input wand id_23,
    input wire id_24,
    output wor id_25,
    input supply1 id_26
);
  wire id_28;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
