vendor_name = ModelSim
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/five_bits_sub_adder.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/conversor_display7Seg.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/square_root.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/log2.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/five_bits_multiplicator.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/full_adder.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/xor_gate.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/xnor_gate.vhd
source_file = 1, U-LALA.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/shift_r.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/shift_l.vhd
source_file = 1, SELETOR.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/or_gate.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/nor_gate.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/nand_gate.vhd
source_file = 1, mux_2_1.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/and_gate.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/comp_de_um.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/ULA.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/muxFinal.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/pacoteBodePunha.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/Waveform.vwf
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/comp_de_dois.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/five_bits_adder.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/divisor.vhd
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/Waveform2.vwf
source_file = 1, C:/Users/gustavo.kneip/Documents/ufpel/TD/trabalho_ULA_Antonio_Gustavo/db/U-LALA.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = divisor
instance = comp, \Add3~2 , Add3~2, divisor, 1
instance = comp, \Add6~2 , Add6~2, divisor, 1
instance = comp, \m[0]~I , m[0], divisor, 1
instance = comp, \m[2]~I , m[2], divisor, 1
instance = comp, \m[3]~I , m[3], divisor, 1
instance = comp, \m[1]~I , m[1], divisor, 1
instance = comp, \d[3]~I , d[3], divisor, 1
instance = comp, \Add0~0 , Add0~0, divisor, 1
instance = comp, \Add0~2 , Add0~2, divisor, 1
instance = comp, \Add0~4 , Add0~4, divisor, 1
instance = comp, \Add0~6 , Add0~6, divisor, 1
instance = comp, \ac~5 , ac~5, divisor, 1
instance = comp, \ac~6 , ac~6, divisor, 1
instance = comp, \d[2]~I , d[2], divisor, 1
instance = comp, \Add3~0 , Add3~0, divisor, 1
instance = comp, \Add3~4 , Add3~4, divisor, 1
instance = comp, \Add3~6 , Add3~6, divisor, 1
instance = comp, \ac~4 , ac~4, divisor, 1
instance = comp, \ac~7 , ac~7, divisor, 1
instance = comp, \d[1]~I , d[1], divisor, 1
instance = comp, \Add6~0 , Add6~0, divisor, 1
instance = comp, \Add6~4 , Add6~4, divisor, 1
instance = comp, \ac~9 , ac~9, divisor, 1
instance = comp, \ac~8 , ac~8, divisor, 1
instance = comp, \ac~15 , ac~15, divisor, 1
instance = comp, \Add6~6 , Add6~6, divisor, 1
instance = comp, \ac~10 , ac~10, divisor, 1
instance = comp, \d[0]~I , d[0], divisor, 1
instance = comp, \Add9~0 , Add9~0, divisor, 1
instance = comp, \Add9~2 , Add9~2, divisor, 1
instance = comp, \Add9~4 , Add9~4, divisor, 1
instance = comp, \Add9~6 , Add9~6, divisor, 1
instance = comp, \ac~12 , ac~12, divisor, 1
instance = comp, \ac~11 , ac~11, divisor, 1
instance = comp, \ac~13 , ac~13, divisor, 1
instance = comp, \ac~14 , ac~14, divisor, 1
instance = comp, \ac~16 , ac~16, divisor, 1
instance = comp, \q[0]~I , q[0], divisor, 1
instance = comp, \q[1]~I , q[1], divisor, 1
instance = comp, \q[2]~I , q[2], divisor, 1
instance = comp, \q[3]~I , q[3], divisor, 1
instance = comp, \r[0]~I , r[0], divisor, 1
instance = comp, \r[1]~I , r[1], divisor, 1
instance = comp, \r[2]~I , r[2], divisor, 1
instance = comp, \r[3]~I , r[3], divisor, 1
