$date
	Mon May 19 00:47:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_register_8bit_tb $end
$var wire 1 ! data_out $end
$var reg 1 " Load $end
$var reg 1 # ShiftR $end
$var reg 1 $ clk $end
$var reg 1 % data_in $end
$var reg 1 & nReset $end
$var reg 8 ' parallel_in [7:0] $end
$scope module uut $end
$var wire 1 " Load $end
$var wire 1 # ShiftR $end
$var wire 1 $ clk $end
$var wire 1 % data_in $end
$var wire 1 & nReset $end
$var wire 8 ( parallel_in [7:0] $end
$var wire 1 ! data_out $end
$var reg 8 ) shift_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b0 (
b0 '
0&
0%
0$
0#
0"
x!
$end
#10
0!
b0 )
1$
#20
0$
1&
#30
1$
#40
0$
b10101010 '
b10101010 (
1"
#50
1!
b10101010 )
1$
#60
0$
0"
#70
1$
#80
0$
1%
1#
#90
0!
b1010101 )
1$
#100
0$
0%
#110
1!
b10101010 )
1$
#120
0$
1%
#130
0!
b1010101 )
1$
#140
0$
0#
#150
1$
#160
0$
#170
1$
#180
0$
#190
1$
#200
0$
#210
1$
#220
0$
#230
1$
#240
0$
