// Seed: 147166444
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    input supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10,
    input tri id_11,
    input tri1 id_12,
    input tri id_13,
    input tri1 id_14,
    input wand id_15,
    output supply0 id_16,
    output tri0 id_17,
    input wor id_18,
    output supply0 id_19
);
  logic id_21;
  wire  id_22;
endmodule
module module_1 #(
    parameter id_18 = 32'd52
) (
    input wand id_0,
    output tri1 id_1,
    output supply1 id_2,
    output wand id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output tri0 id_8[-1 : 1],
    input supply1 id_9,
    input tri id_10,
    input wor id_11,
    output supply1 id_12,
    input wand id_13,
    output supply0 id_14,
    input tri1 id_15,
    output tri0 id_16,
    input tri id_17,
    input supply1 _id_18,
    input tri1 id_19,
    output supply0 id_20,
    output wor id_21,
    input tri1 id_22,
    input uwire id_23,
    output uwire id_24,
    input tri1 id_25,
    input supply1 id_26,
    output supply1 id_27,
    output wire id_28,
    output supply0 id_29,
    input wire id_30#(
        .id_41(-1),
        .id_42(1),
        .id_43(-1 & 1)
    )
    , id_44,
    input tri1 id_31,
    input wand id_32,
    output supply0 id_33,
    input tri id_34[id_18 : 1],
    output tri id_35,
    input wire id_36,
    input tri1 id_37,
    input wor id_38,
    input wor id_39
);
  wire id_45, id_46, id_47;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_38,
      id_31,
      id_22,
      id_19,
      id_38,
      id_36,
      id_39,
      id_32,
      id_12,
      id_4,
      id_31,
      id_36,
      id_11,
      id_22,
      id_16,
      id_21,
      id_39,
      id_21
  );
  assign modCall_1.id_6 = 0;
endmodule
