
---------- Begin Simulation Statistics ----------
final_tick                               180234075000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103413                       # Simulator instruction rate (inst/s)
host_mem_usage                                1000140                       # Number of bytes of host memory used
host_op_rate                                   203685                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   966.99                       # Real time elapsed on the host
host_tick_rate                              186386161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     196961782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.180234                       # Number of seconds simulated
sim_ticks                                180234075000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             42526348                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             966564                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4996120                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          47276186                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12993744                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        42526348                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         29532604                       # Number of indirect misses.
system.cpu.branchPred.lookups                47276186                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3800382                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      3590498                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 128227989                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84640745                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           5019833                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   23767493                       # Number of branches committed
system.cpu.commit.bw_lim_events              11353073                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           11048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       119472472                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              196961782                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    145349813                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.355088                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.450473                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     96919475     66.68%     66.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11057173      7.61%     74.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5263550      3.62%     77.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9942488      6.84%     84.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4974003      3.42%     88.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2212365      1.52%     89.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1626178      1.12%     90.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2001508      1.38%     92.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11353073      7.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    145349813                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      90617                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1690748                       # Number of function calls committed.
system.cpu.commit.int_insts                 196122818                       # Number of committed integer instructions.
system.cpu.commit.loads                      28386169                       # Number of loads committed
system.cpu.commit.membars                        6780                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       755879      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        155297051     78.85%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          314101      0.16%     79.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           625387      0.32%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2520      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1360      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1660      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1398      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          16169      0.01%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            5      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          474      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          210      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28380926     14.41%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11500578      5.84%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5243      0.00%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        58746      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         196961782                       # Class of committed instruction
system.cpu.commit.refs                       39945493                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     196961782                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.802341                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.802341                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     36147763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36147763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53231.026168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53231.026168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 51707.716829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51707.716829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     33561082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33561082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 137691684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 137691684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.071559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data      2586681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2586681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1371428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1371428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  62837958000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62837958000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1215253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1215253                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     11571281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11571281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41001.256431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41001.256431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38932.677966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38932.677966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11391451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11391451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7373255944                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7373255944                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       179830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       179830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3156                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3156                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6878391947                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6878391947                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       176674                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       176674                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.226957                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    24.569814                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             35879                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1504                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs      1299787                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        36953                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     47719044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47719044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52436.061141                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52436.061141                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50086.211380                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50086.211380                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     44952533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44952533                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 145064939944                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 145064939944                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057975                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data      2766511                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2766511                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data      1374584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1374584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  69716349947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  69716349947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029169                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029169                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1391927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1391927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     47719044                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47719044                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52436.061141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52436.061141                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50086.211380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50086.211380                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     44952533                       # number of overall hits
system.cpu.dcache.overall_hits::total        44952533                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 145064939944                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 145064939944                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057975                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data      2766511                       # number of overall misses
system.cpu.dcache.overall_misses::total       2766511                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data      1374584                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1374584                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  69716349947                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  69716349947                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029169                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029169                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1391927                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1391927                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                1388315                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          861                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             33.357506                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         96827427                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.547284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           1389339                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          96827427                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.547284                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46344884                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       458676                       # number of writebacks
system.cpu.dcache.writebacks::total            458676                       # number of writebacks
system.cpu.decode.BlockedCycles              41615379                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              364125814                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 65867669                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  46630273                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                5025888                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               5631414                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    39066409                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1091972                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    14615335                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        114294                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    47276186                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  24740835                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      86466255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               2607418                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         3268                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      196794044                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                30956                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          155                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles        184878                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                10051776                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         20                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.262304                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           73059203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           16794126                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.091880                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          164770623                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.352211                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.412372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                105565697     64.07%     64.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2937158      1.78%     65.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2941874      1.79%     67.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2664473      1.62%     69.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3350909      2.03%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3490849      2.12%     73.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3038935      1.84%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  4576299      2.78%     78.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 36204429     21.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            164770623                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    226992                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    98307                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     24740802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24740802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28499.892313                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28499.892313                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27654.252906                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27654.252906                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     20866872                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20866872                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 110406587830                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 110406587830                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.156581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.156581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      3873930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3873930                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       390551                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       390551                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  96330243834                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  96330243834                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.140795                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.140795                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3483379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3483379                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.827586                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs              5220                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs        46080                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     24740802                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24740802                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28499.892313                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28499.892313                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27654.252906                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27654.252906                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     20866872                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20866872                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 110406587830                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 110406587830                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.156581                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.156581                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      3873930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3873930                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       390551                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       390551                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  96330243834                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  96330243834                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.140795                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.140795                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      3483379                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3483379                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     24740802                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24740802                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28499.892313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28499.892313                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27654.252906                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27654.252906                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     20866872                       # number of overall hits
system.cpu.icache.overall_hits::total        20866872                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 110406587830                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 110406587830                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.156581                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.156581                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      3873930                       # number of overall misses
system.cpu.icache.overall_misses::total       3873930                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       390551                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       390551                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  96330243834                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  96330243834                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.140795                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.140795                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3483379                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3483379                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                3481815                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              6.990414                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         52964981                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.911141                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           3483377                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          52964981                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.911141                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24350249                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      3481815                       # number of writebacks
system.cpu.icache.writebacks::total           3481815                       # number of writebacks
system.cpu.idleCycles                        15463453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              6361573                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 29300722                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.478001                       # Inst execution rate
system.cpu.iew.exec_refs                     53678672                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   14601372                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                25174460                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              48860788                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             117433                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            360072                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18295459                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           316420423                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              39077300                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9405921                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             266386090                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 251656                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                508405                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                5025888                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                915536                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         18859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2342084                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        61486                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         8647                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5609                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     20474619                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      6736135                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           8647                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      4742722                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1618851                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 301003855                       # num instructions consuming a value
system.cpu.iew.wb_count                     261182037                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.630911                       # average fanout of values written-back
system.cpu.iew.wb_producers                 189906589                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.449127                       # insts written-back per cycle
system.cpu.iew.wb_sent                      263457271                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                384604817                       # number of integer regfile reads
system.cpu.int_regfile_writes               218312438                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.554834                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.554834                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2287396      0.83%      0.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             215646214     78.19%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               340510      0.12%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                703593      0.26%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2633      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               11542      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2730      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1969      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               41536      0.02%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 31      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              13      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           27632      0.01%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          10641      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              1      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             41164615     14.93%     94.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15471793      5.61%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           19911      0.01%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          59191      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              275792011                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  181905                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              362883                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       175245                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             389015                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6870065                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024910                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6420410     93.45%     93.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    53      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    186      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 269917      3.93%     97.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                178499      2.60%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               599      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              388      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              280192775                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          724018307                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    261006792                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         435497794                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  316070925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 275792011                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              349498                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       119458641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1156480                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         338450                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    170192271                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     164770623                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.673794                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.364868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            92751152     56.29%     56.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12729182      7.73%     64.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11750617      7.13%     71.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10468990      6.35%     77.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9528664      5.78%     83.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8463026      5.14%     88.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8839605      5.36%     93.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             7227887      4.39%     98.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3011500      1.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       164770623                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.530188                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    24774146                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        387242                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           1154653                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           761789                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             48860788                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18295459                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               116700591                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    765                       # number of misc regfile writes
system.cpu.numCycles                        180234076                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    180234075000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                32095370                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             232423987                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               22                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                5099431                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 68934909                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                1099885                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                421189                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             868050040                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              348538803                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           396417663                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  48598826                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2640200                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                5025888                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              10095275                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                163993673                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            377799                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        529790629                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20355                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2151                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  18615731                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2096                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    450430994                       # The number of ROB reads
system.cpu.rob.rob_writes                   652652531                       # The number of ROB writes
system.cpu.timesIdled                         1409035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   113                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        98202                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         98202                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76901.039686                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76901.039686                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  53925316059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  53925316059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       701230                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         701230                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      3479145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3479145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 112074.076598                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112074.076598                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92831.855446                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92831.855446                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3352614                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3352614                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  14180844986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14180844986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.036368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.036368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       126531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           126531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst         2584                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2584                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  11506229987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11506229987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.035626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.035626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       123947                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       123947                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        174411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            174411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112884.013994                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112884.013994                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93007.087375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93007.087375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            146399                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                146399                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   3162107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3162107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.160609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.160609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           28012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28012                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data           75                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               75                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2598339000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2598339000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.160179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.160179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        27937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27937                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data      1214928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1214928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108116.815370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108116.815370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92492.272971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92492.272971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        835141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            835141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  41061360959                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  41061360959                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.312600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.312600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       379787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          379787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data        54819                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        54819                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  30057028963                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30057028963                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.267479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.267479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       324968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       324968                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data         2588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  8470.744681                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8470.744681                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29409.574468                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29409.574468                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             2212                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2212                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data      3185000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3185000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.145286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.145286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            376                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                376                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data     11058000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11058000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.145286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.145286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          376                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           376                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      3442326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3442326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3442326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3442326                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       458676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       458676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       458676                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           458676                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          3479145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1389339                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4868484                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 112074.076598                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108444.277595                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109303.825248                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92831.855446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92533.027197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92610.700909                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              3352614                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               981540                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4334154                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  14180844986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44223467959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      58404312945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.036368                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.293520                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.109753                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             126531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             407799                       # number of demand (read+write) misses
system.l2.demand_misses::total                 534330                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst            2584                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data           54894                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               57478                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  11506229987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  32655367963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44161597950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.035626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.254009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        123947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        352905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            476852                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         3479145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1389339                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4868484                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 112074.076598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108444.277595                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109303.825248                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92831.855446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92533.027197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76901.039686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83259.835910                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             3352614                       # number of overall hits
system.l2.overall_hits::.cpu.data              981540                       # number of overall hits
system.l2.overall_hits::total                 4334154                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  14180844986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44223467959                       # number of overall miss cycles
system.l2.overall_miss_latency::total     58404312945                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.036368                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.293520                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.109753                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            126531                       # number of overall misses
system.l2.overall_misses::.cpu.data            407799                       # number of overall misses
system.l2.overall_misses::total                534330                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst           2584                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data          54894                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              57478                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  11506229987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  32655367963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  53925316059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  98086914009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.035626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.254009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.241981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       123947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       352905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       701230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1178082                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           992114                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                29627                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1045846                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 22814                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        1231662                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.avg_refs                      8.277132                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 78779374                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     309.636350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       635.599837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1198.107264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1949.406962                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.075595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.155176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.292507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.475929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999207                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2028                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2068                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.495117                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.504883                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   1235758                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  78779374                       # Number of tag accesses
system.l2.tags.tagsinuse                  4092.750413                       # Cycle average of tags in use
system.l2.tags.total_refs                    10228532                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                    356803                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               92402                       # number of writebacks
system.l2.writebacks::total                     92402                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     142950.61                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45043.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     91982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    123923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    346410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    688427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26293.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       411.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    414.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        32.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     44012809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44012809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          44012809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         125506478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    245375487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             414894775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32811376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44012809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        125506478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    245375487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            447706151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32811376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32811376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       286239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.644577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.001365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.465029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        50843     17.76%     17.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       134949     47.15%     64.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33984     11.87%     76.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23103      8.07%     84.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12036      4.20%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6616      2.31%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5473      1.91%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3734      1.30%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15501      5.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       286239                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               74160640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                74778176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  617536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5885248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              5913728                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst      7932608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7932608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst        7932608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       22620544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     44225024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           74778176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5913728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5913728                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       123947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       353446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       691016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41280.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41084.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47113.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst      7931072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     22170240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     44059328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 44004287.202628031373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 123008038.296864792705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 244456149.593244224787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst   5116649398                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14521034221                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  32556408904                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        92402                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  46271138.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      5885248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 32653359.249631348997                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4275545761682                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                   420                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         5282                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             2293916                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87279                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         5282                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          123947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          353446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       691016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1168409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        92402                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92402                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    77.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             96166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             85671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             90212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             71837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             71536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             84022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             45400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            81710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            62360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            74688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7567                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002220162500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         5282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     219.350246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    141.148689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    259.976480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2467     46.71%     46.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1523     28.83%     75.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          570     10.79%     86.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          258      4.88%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          128      2.42%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          105      1.99%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           58      1.10%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           51      0.97%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           44      0.83%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           21      0.40%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           17      0.32%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            8      0.15%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      0.11%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            8      0.15%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            7      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  368488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  311459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  255240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   94023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   62608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   34040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   17983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   1168409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1168409                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     1168409                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 78.22                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   906343                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   9649                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 5793800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  180233707000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             52194092523                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  30467342523                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         5282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.409504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.362954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.284641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2096     39.68%     39.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               70      1.33%     41.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2285     43.26%     84.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              609     11.53%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              167      3.16%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               37      0.70%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.21%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    92402                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92402                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      92402                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                63.20                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   58133                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           9538370880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1129398060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     48859228080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            534.526759                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    634161751                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5428020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  17202344000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  33740841379                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   16081270000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 107147437870                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            467957280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                600289305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12956598240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              4670395380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12831839280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5079552960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            96339935895                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         158087157249                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              203141520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8647503060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                914362680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     50588742600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            533.225574                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    576291252                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5581160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  12647108500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  36497549523                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   13992447376                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 110939518349                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            450564000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                485987700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     14015137920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              3603151020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         13193862240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3923935860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            96105418110                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         160083830122                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              276874020                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3500066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3500066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3500066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     80691904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     80691904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80691904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2748684114                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6067893661                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1168804                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1168804    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1168804                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1164601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2331657                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            1140491                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        92402                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1070451                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              395                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27918                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27918                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1140491                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10444337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4172169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14616506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    445501312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    118272960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              563774272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 180234075000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        17627918474                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       10456033092                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4173104498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   6184704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7152827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038666                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.195020                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6879342     96.18%     96.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 270401      3.78%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3084      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7152827                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        82358                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3084                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4872316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       188024                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9746411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         191108                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         2281612                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           4698305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       551078                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3481815                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2068899                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1045716                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2588                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           174411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          174411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3483379                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1214928                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
