
STM32F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000104e4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b0  08010670  08010670  00020670  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010d20  08010d20  000302fc  2**0
                  CONTENTS
  4 .ARM          00000008  08010d20  08010d20  00020d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010d28  08010d28  000302fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010d28  08010d28  00020d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010d2c  08010d2c  00020d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002fc  20000000  08010d30  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b1c  20000300  0801102c  00030300  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000e1c  0801102c  00030e1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a68f  00000000  00000000  0003032c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000579a  00000000  00000000  0005a9bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c20  00000000  00000000  00060158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a10  00000000  00000000  00061d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026b55  00000000  00000000  00063788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026d14  00000000  00000000  0008a2dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d98fd  00000000  00000000  000b0ff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018a8ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b6c  00000000  00000000  0018a944  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000300 	.word	0x20000300
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08010654 	.word	0x08010654

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000304 	.word	0x20000304
 80001c4:	08010654 	.word	0x08010654

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ba4:	f000 b96e 	b.w	8000e84 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	9d08      	ldr	r5, [sp, #32]
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	468c      	mov	ip, r1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	f040 8083 	bne.w	8000cd6 <__udivmoddi4+0x116>
 8000bd0:	428a      	cmp	r2, r1
 8000bd2:	4617      	mov	r7, r2
 8000bd4:	d947      	bls.n	8000c66 <__udivmoddi4+0xa6>
 8000bd6:	fab2 f282 	clz	r2, r2
 8000bda:	b142      	cbz	r2, 8000bee <__udivmoddi4+0x2e>
 8000bdc:	f1c2 0020 	rsb	r0, r2, #32
 8000be0:	fa24 f000 	lsr.w	r0, r4, r0
 8000be4:	4091      	lsls	r1, r2
 8000be6:	4097      	lsls	r7, r2
 8000be8:	ea40 0c01 	orr.w	ip, r0, r1
 8000bec:	4094      	lsls	r4, r2
 8000bee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bf2:	0c23      	lsrs	r3, r4, #16
 8000bf4:	fbbc f6f8 	udiv	r6, ip, r8
 8000bf8:	fa1f fe87 	uxth.w	lr, r7
 8000bfc:	fb08 c116 	mls	r1, r8, r6, ip
 8000c00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c04:	fb06 f10e 	mul.w	r1, r6, lr
 8000c08:	4299      	cmp	r1, r3
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x60>
 8000c0c:	18fb      	adds	r3, r7, r3
 8000c0e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c12:	f080 8119 	bcs.w	8000e48 <__udivmoddi4+0x288>
 8000c16:	4299      	cmp	r1, r3
 8000c18:	f240 8116 	bls.w	8000e48 <__udivmoddi4+0x288>
 8000c1c:	3e02      	subs	r6, #2
 8000c1e:	443b      	add	r3, r7
 8000c20:	1a5b      	subs	r3, r3, r1
 8000c22:	b2a4      	uxth	r4, r4
 8000c24:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c28:	fb08 3310 	mls	r3, r8, r0, r3
 8000c2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c34:	45a6      	cmp	lr, r4
 8000c36:	d909      	bls.n	8000c4c <__udivmoddi4+0x8c>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c3e:	f080 8105 	bcs.w	8000e4c <__udivmoddi4+0x28c>
 8000c42:	45a6      	cmp	lr, r4
 8000c44:	f240 8102 	bls.w	8000e4c <__udivmoddi4+0x28c>
 8000c48:	3802      	subs	r0, #2
 8000c4a:	443c      	add	r4, r7
 8000c4c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c50:	eba4 040e 	sub.w	r4, r4, lr
 8000c54:	2600      	movs	r6, #0
 8000c56:	b11d      	cbz	r5, 8000c60 <__udivmoddi4+0xa0>
 8000c58:	40d4      	lsrs	r4, r2
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c60:	4631      	mov	r1, r6
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	b902      	cbnz	r2, 8000c6a <__udivmoddi4+0xaa>
 8000c68:	deff      	udf	#255	; 0xff
 8000c6a:	fab2 f282 	clz	r2, r2
 8000c6e:	2a00      	cmp	r2, #0
 8000c70:	d150      	bne.n	8000d14 <__udivmoddi4+0x154>
 8000c72:	1bcb      	subs	r3, r1, r7
 8000c74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c78:	fa1f f887 	uxth.w	r8, r7
 8000c7c:	2601      	movs	r6, #1
 8000c7e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c82:	0c21      	lsrs	r1, r4, #16
 8000c84:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c8c:	fb08 f30c 	mul.w	r3, r8, ip
 8000c90:	428b      	cmp	r3, r1
 8000c92:	d907      	bls.n	8000ca4 <__udivmoddi4+0xe4>
 8000c94:	1879      	adds	r1, r7, r1
 8000c96:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0xe2>
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	f200 80e9 	bhi.w	8000e74 <__udivmoddi4+0x2b4>
 8000ca2:	4684      	mov	ip, r0
 8000ca4:	1ac9      	subs	r1, r1, r3
 8000ca6:	b2a3      	uxth	r3, r4
 8000ca8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cac:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cb0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cb4:	fb08 f800 	mul.w	r8, r8, r0
 8000cb8:	45a0      	cmp	r8, r4
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x10c>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x10a>
 8000cc4:	45a0      	cmp	r8, r4
 8000cc6:	f200 80d9 	bhi.w	8000e7c <__udivmoddi4+0x2bc>
 8000cca:	4618      	mov	r0, r3
 8000ccc:	eba4 0408 	sub.w	r4, r4, r8
 8000cd0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cd4:	e7bf      	b.n	8000c56 <__udivmoddi4+0x96>
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d909      	bls.n	8000cee <__udivmoddi4+0x12e>
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	f000 80b1 	beq.w	8000e42 <__udivmoddi4+0x282>
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce6:	4630      	mov	r0, r6
 8000ce8:	4631      	mov	r1, r6
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	fab3 f683 	clz	r6, r3
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d14a      	bne.n	8000d8c <__udivmoddi4+0x1cc>
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0x140>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 80b8 	bhi.w	8000e70 <__udivmoddi4+0x2b0>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb61 0103 	sbc.w	r1, r1, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	468c      	mov	ip, r1
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0a8      	beq.n	8000c60 <__udivmoddi4+0xa0>
 8000d0e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d12:	e7a5      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000d14:	f1c2 0320 	rsb	r3, r2, #32
 8000d18:	fa20 f603 	lsr.w	r6, r0, r3
 8000d1c:	4097      	lsls	r7, r2
 8000d1e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d22:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d26:	40d9      	lsrs	r1, r3
 8000d28:	4330      	orrs	r0, r6
 8000d2a:	0c03      	lsrs	r3, r0, #16
 8000d2c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3c:	fb06 f108 	mul.w	r1, r6, r8
 8000d40:	4299      	cmp	r1, r3
 8000d42:	fa04 f402 	lsl.w	r4, r4, r2
 8000d46:	d909      	bls.n	8000d5c <__udivmoddi4+0x19c>
 8000d48:	18fb      	adds	r3, r7, r3
 8000d4a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d4e:	f080 808d 	bcs.w	8000e6c <__udivmoddi4+0x2ac>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 808a 	bls.w	8000e6c <__udivmoddi4+0x2ac>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	443b      	add	r3, r7
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b281      	uxth	r1, r0
 8000d60:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d64:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d68:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6c:	fb00 f308 	mul.w	r3, r0, r8
 8000d70:	428b      	cmp	r3, r1
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x1c4>
 8000d74:	1879      	adds	r1, r7, r1
 8000d76:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d7a:	d273      	bcs.n	8000e64 <__udivmoddi4+0x2a4>
 8000d7c:	428b      	cmp	r3, r1
 8000d7e:	d971      	bls.n	8000e64 <__udivmoddi4+0x2a4>
 8000d80:	3802      	subs	r0, #2
 8000d82:	4439      	add	r1, r7
 8000d84:	1acb      	subs	r3, r1, r3
 8000d86:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d8a:	e778      	b.n	8000c7e <__udivmoddi4+0xbe>
 8000d8c:	f1c6 0c20 	rsb	ip, r6, #32
 8000d90:	fa03 f406 	lsl.w	r4, r3, r6
 8000d94:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d98:	431c      	orrs	r4, r3
 8000d9a:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d9e:	fa01 f306 	lsl.w	r3, r1, r6
 8000da2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000da6:	fa21 f10c 	lsr.w	r1, r1, ip
 8000daa:	431f      	orrs	r7, r3
 8000dac:	0c3b      	lsrs	r3, r7, #16
 8000dae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db2:	fa1f f884 	uxth.w	r8, r4
 8000db6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dbe:	fb09 fa08 	mul.w	sl, r9, r8
 8000dc2:	458a      	cmp	sl, r1
 8000dc4:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc8:	fa00 f306 	lsl.w	r3, r0, r6
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x220>
 8000dce:	1861      	adds	r1, r4, r1
 8000dd0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000dd4:	d248      	bcs.n	8000e68 <__udivmoddi4+0x2a8>
 8000dd6:	458a      	cmp	sl, r1
 8000dd8:	d946      	bls.n	8000e68 <__udivmoddi4+0x2a8>
 8000dda:	f1a9 0902 	sub.w	r9, r9, #2
 8000dde:	4421      	add	r1, r4
 8000de0:	eba1 010a 	sub.w	r1, r1, sl
 8000de4:	b2bf      	uxth	r7, r7
 8000de6:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dea:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000df2:	fb00 f808 	mul.w	r8, r0, r8
 8000df6:	45b8      	cmp	r8, r7
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x24a>
 8000dfa:	19e7      	adds	r7, r4, r7
 8000dfc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e00:	d22e      	bcs.n	8000e60 <__udivmoddi4+0x2a0>
 8000e02:	45b8      	cmp	r8, r7
 8000e04:	d92c      	bls.n	8000e60 <__udivmoddi4+0x2a0>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4427      	add	r7, r4
 8000e0a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e0e:	eba7 0708 	sub.w	r7, r7, r8
 8000e12:	fba0 8902 	umull	r8, r9, r0, r2
 8000e16:	454f      	cmp	r7, r9
 8000e18:	46c6      	mov	lr, r8
 8000e1a:	4649      	mov	r1, r9
 8000e1c:	d31a      	bcc.n	8000e54 <__udivmoddi4+0x294>
 8000e1e:	d017      	beq.n	8000e50 <__udivmoddi4+0x290>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x27a>
 8000e22:	ebb3 020e 	subs.w	r2, r3, lr
 8000e26:	eb67 0701 	sbc.w	r7, r7, r1
 8000e2a:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e2e:	40f2      	lsrs	r2, r6
 8000e30:	ea4c 0202 	orr.w	r2, ip, r2
 8000e34:	40f7      	lsrs	r7, r6
 8000e36:	e9c5 2700 	strd	r2, r7, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	462e      	mov	r6, r5
 8000e44:	4628      	mov	r0, r5
 8000e46:	e70b      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000e48:	4606      	mov	r6, r0
 8000e4a:	e6e9      	b.n	8000c20 <__udivmoddi4+0x60>
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	e6fd      	b.n	8000c4c <__udivmoddi4+0x8c>
 8000e50:	4543      	cmp	r3, r8
 8000e52:	d2e5      	bcs.n	8000e20 <__udivmoddi4+0x260>
 8000e54:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e58:	eb69 0104 	sbc.w	r1, r9, r4
 8000e5c:	3801      	subs	r0, #1
 8000e5e:	e7df      	b.n	8000e20 <__udivmoddi4+0x260>
 8000e60:	4608      	mov	r0, r1
 8000e62:	e7d2      	b.n	8000e0a <__udivmoddi4+0x24a>
 8000e64:	4660      	mov	r0, ip
 8000e66:	e78d      	b.n	8000d84 <__udivmoddi4+0x1c4>
 8000e68:	4681      	mov	r9, r0
 8000e6a:	e7b9      	b.n	8000de0 <__udivmoddi4+0x220>
 8000e6c:	4666      	mov	r6, ip
 8000e6e:	e775      	b.n	8000d5c <__udivmoddi4+0x19c>
 8000e70:	4630      	mov	r0, r6
 8000e72:	e74a      	b.n	8000d0a <__udivmoddi4+0x14a>
 8000e74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e78:	4439      	add	r1, r7
 8000e7a:	e713      	b.n	8000ca4 <__udivmoddi4+0xe4>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	443c      	add	r4, r7
 8000e80:	e724      	b.n	8000ccc <__udivmoddi4+0x10c>
 8000e82:	bf00      	nop

08000e84 <__aeabi_idiv0>:
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop

08000e88 <read_digits>:
#include <stdbool.h>


//----------------------------------------------------------------------------------------
void read_digits(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
	char digith = 0;;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	71fb      	strb	r3, [r7, #7]

	digith = read_one_digit_from_keyboard();
 8000e92:	f000 f853 	bl	8000f3c <read_one_digit_from_keyboard>
 8000e96:	4603      	mov	r3, r0
 8000e98:	71fb      	strb	r3, [r7, #7]
	if(digith == '#')						// Clean buffer
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	2b23      	cmp	r3, #35	; 0x23
 8000e9e:	d10a      	bne.n	8000eb6 <read_digits+0x2e>
	{
		memset(keyboard.keyboard_digits_buffer, '\0', sizeof(keyboard.keyboard_digits_buffer));
 8000ea0:	221e      	movs	r2, #30
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	4824      	ldr	r0, [pc, #144]	; (8000f38 <read_digits+0xb0>)
 8000ea6:	f00e ff93 	bl	800fdd0 <memset>
		keyboard.read_digits_position = 0;
 8000eaa:	4b23      	ldr	r3, [pc, #140]	; (8000f38 <read_digits+0xb0>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	625a      	str	r2, [r3, #36]	; 0x24
		keyboard.read_one_digit_status = false;
 8000eb0:	4b21      	ldr	r3, [pc, #132]	; (8000f38 <read_digits+0xb0>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	77da      	strb	r2, [r3, #31]
	}
	if(digith == '*')						// If pressed enter
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	2b2a      	cmp	r3, #42	; 0x2a
 8000eba:	d109      	bne.n	8000ed0 <read_digits+0x48>
	{
		keyboard.all_digits_was_read = true;
 8000ebc:	4b1e      	ldr	r3, [pc, #120]	; (8000f38 <read_digits+0xb0>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	f883 2020 	strb.w	r2, [r3, #32]
		keyboard.read_one_digit_status = false;
 8000ec4:	4b1c      	ldr	r3, [pc, #112]	; (8000f38 <read_digits+0xb0>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	77da      	strb	r2, [r3, #31]
		keyboard.read_digits_position = 0;
 8000eca:	4b1b      	ldr	r3, [pc, #108]	; (8000f38 <read_digits+0xb0>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if((digith != '\0') && (digith != '#')&& (digith != '*'))
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d028      	beq.n	8000f28 <read_digits+0xa0>
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	2b23      	cmp	r3, #35	; 0x23
 8000eda:	d025      	beq.n	8000f28 <read_digits+0xa0>
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	2b2a      	cmp	r3, #42	; 0x2a
 8000ee0:	d022      	beq.n	8000f28 <read_digits+0xa0>
	{
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 8000ee2:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <read_digits+0xb0>)
 8000ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee6:	4a14      	ldr	r2, [pc, #80]	; (8000f38 <read_digits+0xb0>)
 8000ee8:	7f92      	ldrb	r2, [r2, #30]
 8000eea:	4293      	cmp	r3, r2
 8000eec:	dc11      	bgt.n	8000f12 <read_digits+0x8a>
		{
			keyboard.keyboard_digits_buffer[keyboard.read_digits_position] = digith;
 8000eee:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <read_digits+0xb0>)
 8000ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef2:	4911      	ldr	r1, [pc, #68]	; (8000f38 <read_digits+0xb0>)
 8000ef4:	79fa      	ldrb	r2, [r7, #7]
 8000ef6:	54ca      	strb	r2, [r1, r3]
			keyboard.read_digits_position++;
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <read_digits+0xb0>)
 8000efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000efc:	3301      	adds	r3, #1
 8000efe:	4a0e      	ldr	r2, [pc, #56]	; (8000f38 <read_digits+0xb0>)
 8000f00:	6253      	str	r3, [r2, #36]	; 0x24
			keyboard.all_digits_was_read = false;
 8000f02:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <read_digits+0xb0>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	f883 2020 	strb.w	r2, [r3, #32]
			keyboard.read_one_digit_status = true;
 8000f0a:	4b0b      	ldr	r3, [pc, #44]	; (8000f38 <read_digits+0xb0>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	77da      	strb	r2, [r3, #31]
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 8000f10:	e00e      	b.n	8000f30 <read_digits+0xa8>
		}
		else								// If entered all digits
		{
			keyboard.all_digits_was_read = true;
 8000f12:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <read_digits+0xb0>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	f883 2020 	strb.w	r2, [r3, #32]
			keyboard.read_one_digit_status = false;
 8000f1a:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <read_digits+0xb0>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	77da      	strb	r2, [r3, #31]
			keyboard.read_digits_position = 0;
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <read_digits+0xb0>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	625a      	str	r2, [r3, #36]	; 0x24
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 8000f26:	e003      	b.n	8000f30 <read_digits+0xa8>
		}
	}
	else									// If didn't enter any key
	{
		keyboard.read_one_digit_status = false;
 8000f28:	4b03      	ldr	r3, [pc, #12]	; (8000f38 <read_digits+0xb0>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	77da      	strb	r2, [r3, #31]
	}
}
 8000f2e:	bf00      	nop
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000338 	.word	0x20000338

08000f3c <read_one_digit_from_keyboard>:

//----------------------------------------------------------------------------------------
char read_one_digit_from_keyboard(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
	char digit = '\0';
 8000f42:	2300      	movs	r3, #0
 8000f44:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f4c:	48cf      	ldr	r0, [pc, #828]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f4e:	f005 fd49 	bl	80069e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f58:	48cc      	ldr	r0, [pc, #816]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f5a:	f005 fd43 	bl	80069e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f64:	48c9      	ldr	r0, [pc, #804]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f66:	f005 fd3d 	bl	80069e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f70:	48c6      	ldr	r0, [pc, #792]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f72:	f005 fd37 	bl	80069e4 <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8000f76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f7a:	48c5      	ldr	r0, [pc, #788]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8000f7c:	f005 fd1a 	bl	80069b4 <HAL_GPIO_ReadPin>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d169      	bne.n	800105a <read_one_digit_from_keyboard+0x11e>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 8000f86:	2200      	movs	r2, #0
 8000f88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f8c:	48bf      	ldr	r0, [pc, #764]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f8e:	f005 fd29 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 8000f92:	2201      	movs	r2, #1
 8000f94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f98:	48bc      	ldr	r0, [pc, #752]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000f9a:	f005 fd23 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fa4:	48b9      	ldr	r0, [pc, #740]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000fa6:	f005 fd1d 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 8000faa:	2201      	movs	r2, #1
 8000fac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb0:	48b6      	ldr	r0, [pc, #728]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000fb2:	f005 fd17 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8000fb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fba:	48b5      	ldr	r0, [pc, #724]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8000fbc:	f005 fcfa 	bl	80069b4 <HAL_GPIO_ReadPin>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d101      	bne.n	8000fca <read_one_digit_from_keyboard+0x8e>
		{
			digit = '1';
 8000fc6:	2331      	movs	r3, #49	; 0x31
 8000fc8:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fd0:	48ae      	ldr	r0, [pc, #696]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000fd2:	f005 fd07 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fdc:	48ab      	ldr	r0, [pc, #684]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000fde:	f005 fd01 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8000fe2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fe6:	48aa      	ldr	r0, [pc, #680]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8000fe8:	f005 fce4 	bl	80069b4 <HAL_GPIO_ReadPin>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d101      	bne.n	8000ff6 <read_one_digit_from_keyboard+0xba>
		{
			digit = '4';
 8000ff2:	2334      	movs	r3, #52	; 0x34
 8000ff4:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ffc:	48a3      	ldr	r0, [pc, #652]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8000ffe:	f005 fcf1 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001002:	2200      	movs	r2, #0
 8001004:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001008:	48a0      	ldr	r0, [pc, #640]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800100a:	f005 fceb 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 800100e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001012:	489f      	ldr	r0, [pc, #636]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8001014:	f005 fcce 	bl	80069b4 <HAL_GPIO_ReadPin>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d101      	bne.n	8001022 <read_one_digit_from_keyboard+0xe6>
		{
			digit =  '7';
 800101e:	2337      	movs	r3, #55	; 0x37
 8001020:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 8001022:	2201      	movs	r2, #1
 8001024:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001028:	4898      	ldr	r0, [pc, #608]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800102a:	f005 fcdb 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001034:	4895      	ldr	r0, [pc, #596]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001036:	f005 fcd5 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 800103a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800103e:	4894      	ldr	r0, [pc, #592]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8001040:	f005 fcb8 	bl	80069b4 <HAL_GPIO_ReadPin>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d101      	bne.n	800104e <read_one_digit_from_keyboard+0x112>
		{
			digit =  '*';
 800104a:	232a      	movs	r3, #42	; 0x2a
 800104c:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 800104e:	2201      	movs	r2, #1
 8001050:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001054:	488d      	ldr	r0, [pc, #564]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001056:	f005 fcc5 	bl	80069e4 <HAL_GPIO_WritePin>
	}
	////////////////////////////////////////////////////////////////
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001060:	488a      	ldr	r0, [pc, #552]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001062:	f005 fcbf 	bl	80069e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800106c:	4887      	ldr	r0, [pc, #540]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800106e:	f005 fcb9 	bl	80069e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001078:	4884      	ldr	r0, [pc, #528]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800107a:	f005 fcb3 	bl	80069e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 800107e:	2200      	movs	r2, #0
 8001080:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001084:	4881      	ldr	r0, [pc, #516]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001086:	f005 fcad 	bl	80069e4 <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)	// Entered 2 or 5 or 8 or 0
 800108a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800108e:	4880      	ldr	r0, [pc, #512]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8001090:	f005 fc90 	bl	80069b4 <HAL_GPIO_ReadPin>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d169      	bne.n	800116e <read_one_digit_from_keyboard+0x232>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 800109a:	2200      	movs	r2, #0
 800109c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010a0:	487a      	ldr	r0, [pc, #488]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010a2:	f005 fc9f 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 80010a6:	2201      	movs	r2, #1
 80010a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010ac:	4877      	ldr	r0, [pc, #476]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010ae:	f005 fc99 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 80010b2:	2201      	movs	r2, #1
 80010b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010b8:	4874      	ldr	r0, [pc, #464]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010ba:	f005 fc93 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 80010be:	2201      	movs	r2, #1
 80010c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010c4:	4871      	ldr	r0, [pc, #452]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010c6:	f005 fc8d 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 80010ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ce:	4870      	ldr	r0, [pc, #448]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 80010d0:	f005 fc70 	bl	80069b4 <HAL_GPIO_ReadPin>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d101      	bne.n	80010de <read_one_digit_from_keyboard+0x1a2>
		{
			digit =  '2';
 80010da:	2332      	movs	r3, #50	; 0x32
 80010dc:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 80010de:	2201      	movs	r2, #1
 80010e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010e4:	4869      	ldr	r0, [pc, #420]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010e6:	f005 fc7d 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010f0:	4866      	ldr	r0, [pc, #408]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80010f2:	f005 fc77 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 80010f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010fa:	4865      	ldr	r0, [pc, #404]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 80010fc:	f005 fc5a 	bl	80069b4 <HAL_GPIO_ReadPin>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d101      	bne.n	800110a <read_one_digit_from_keyboard+0x1ce>
		{
			digit =  '5';
 8001106:	2335      	movs	r3, #53	; 0x35
 8001108:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 800110a:	2201      	movs	r2, #1
 800110c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001110:	485e      	ldr	r0, [pc, #376]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001112:	f005 fc67 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	f44f 7100 	mov.w	r1, #512	; 0x200
 800111c:	485b      	ldr	r0, [pc, #364]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800111e:	f005 fc61 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 8001122:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001126:	485a      	ldr	r0, [pc, #360]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8001128:	f005 fc44 	bl	80069b4 <HAL_GPIO_ReadPin>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d101      	bne.n	8001136 <read_one_digit_from_keyboard+0x1fa>
		{
			digit = '8';
 8001132:	2338      	movs	r3, #56	; 0x38
 8001134:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 8001136:	2201      	movs	r2, #1
 8001138:	f44f 7100 	mov.w	r1, #512	; 0x200
 800113c:	4853      	ldr	r0, [pc, #332]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800113e:	f005 fc51 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001148:	4850      	ldr	r0, [pc, #320]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800114a:	f005 fc4b 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 800114e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001152:	484f      	ldr	r0, [pc, #316]	; (8001290 <read_one_digit_from_keyboard+0x354>)
 8001154:	f005 fc2e 	bl	80069b4 <HAL_GPIO_ReadPin>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d101      	bne.n	8001162 <read_one_digit_from_keyboard+0x226>
		{
			digit = '0';
 800115e:	2330      	movs	r3, #48	; 0x30
 8001160:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 8001162:	2201      	movs	r2, #1
 8001164:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001168:	4848      	ldr	r0, [pc, #288]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800116a:	f005 fc3b 	bl	80069e4 <HAL_GPIO_WritePin>
	}

	////////////////////////////////////////////////////////////////
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001174:	4845      	ldr	r0, [pc, #276]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001176:	f005 fc35 	bl	80069e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001180:	4842      	ldr	r0, [pc, #264]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001182:	f005 fc2f 	bl	80069e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	f44f 7100 	mov.w	r1, #512	; 0x200
 800118c:	483f      	ldr	r0, [pc, #252]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800118e:	f005 fc29 	bl	80069e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001192:	2200      	movs	r2, #0
 8001194:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001198:	483c      	ldr	r0, [pc, #240]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800119a:	f005 fc23 	bl	80069e4 <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)	// Entered 3 or 6 or 9 or    // <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
 800119e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011a2:	483c      	ldr	r0, [pc, #240]	; (8001294 <read_one_digit_from_keyboard+0x358>)
 80011a4:	f005 fc06 	bl	80069b4 <HAL_GPIO_ReadPin>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d169      	bne.n	8001282 <read_one_digit_from_keyboard+0x346>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011b4:	4835      	ldr	r0, [pc, #212]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80011b6:	f005 fc15 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 80011ba:	2201      	movs	r2, #1
 80011bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011c0:	4832      	ldr	r0, [pc, #200]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80011c2:	f005 fc0f 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 80011c6:	2201      	movs	r2, #1
 80011c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011cc:	482f      	ldr	r0, [pc, #188]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80011ce:	f005 fc09 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 80011d2:	2201      	movs	r2, #1
 80011d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d8:	482c      	ldr	r0, [pc, #176]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80011da:	f005 fc03 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 80011de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011e2:	482c      	ldr	r0, [pc, #176]	; (8001294 <read_one_digit_from_keyboard+0x358>)
 80011e4:	f005 fbe6 	bl	80069b4 <HAL_GPIO_ReadPin>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d101      	bne.n	80011f2 <read_one_digit_from_keyboard+0x2b6>
		{
			digit = '3';
 80011ee:	2333      	movs	r3, #51	; 0x33
 80011f0:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 80011f2:	2201      	movs	r2, #1
 80011f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011f8:	4824      	ldr	r0, [pc, #144]	; (800128c <read_one_digit_from_keyboard+0x350>)
 80011fa:	f005 fbf3 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 80011fe:	2200      	movs	r2, #0
 8001200:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001204:	4821      	ldr	r0, [pc, #132]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001206:	f005 fbed 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 800120a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800120e:	4821      	ldr	r0, [pc, #132]	; (8001294 <read_one_digit_from_keyboard+0x358>)
 8001210:	f005 fbd0 	bl	80069b4 <HAL_GPIO_ReadPin>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d101      	bne.n	800121e <read_one_digit_from_keyboard+0x2e2>
		{
			digit = '6';
 800121a:	2336      	movs	r3, #54	; 0x36
 800121c:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 800121e:	2201      	movs	r2, #1
 8001220:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001224:	4819      	ldr	r0, [pc, #100]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001226:	f005 fbdd 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 800122a:	2200      	movs	r2, #0
 800122c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001230:	4816      	ldr	r0, [pc, #88]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001232:	f005 fbd7 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 8001236:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800123a:	4816      	ldr	r0, [pc, #88]	; (8001294 <read_one_digit_from_keyboard+0x358>)
 800123c:	f005 fbba 	bl	80069b4 <HAL_GPIO_ReadPin>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <read_one_digit_from_keyboard+0x30e>
		{
			digit = '9';
 8001246:	2339      	movs	r3, #57	; 0x39
 8001248:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 800124a:	2201      	movs	r2, #1
 800124c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001250:	480e      	ldr	r0, [pc, #56]	; (800128c <read_one_digit_from_keyboard+0x350>)
 8001252:	f005 fbc7 	bl	80069e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	f44f 7180 	mov.w	r1, #256	; 0x100
 800125c:	480b      	ldr	r0, [pc, #44]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800125e:	f005 fbc1 	bl	80069e4 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 8001262:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001266:	480b      	ldr	r0, [pc, #44]	; (8001294 <read_one_digit_from_keyboard+0x358>)
 8001268:	f005 fba4 	bl	80069b4 <HAL_GPIO_ReadPin>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d101      	bne.n	8001276 <read_one_digit_from_keyboard+0x33a>
		{
			digit = '#';
 8001272:	2323      	movs	r3, #35	; 0x23
 8001274:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 8001276:	2201      	movs	r2, #1
 8001278:	f44f 7180 	mov.w	r1, #256	; 0x100
 800127c:	4803      	ldr	r0, [pc, #12]	; (800128c <read_one_digit_from_keyboard+0x350>)
 800127e:	f005 fbb1 	bl	80069e4 <HAL_GPIO_WritePin>
	}
	return digit;
 8001282:	79fb      	ldrb	r3, [r7, #7]
}
 8001284:	4618      	mov	r0, r3
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40020c00 	.word	0x40020c00
 8001290:	40020400 	.word	0x40020400
 8001294:	40021000 	.word	0x40021000

08001298 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800129e:	f005 f845 	bl	800632c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012a2:	f000 f847 	bl	8001334 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a6:	f000 faf7 	bl	8001898 <MX_GPIO_Init>
  MX_SPI1_Init();
 80012aa:	f000 f96f 	bl	800158c <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80012ae:	f00e fa65 	bl	800f77c <MX_USB_HOST_Init>
  MX_TIM2_Init();
 80012b2:	f000 fa2f 	bl	8001714 <MX_TIM2_Init>
  MX_SPI2_Init();
 80012b6:	f000 f99f 	bl	80015f8 <MX_SPI2_Init>
  MX_RNG_Init();
 80012ba:	f000 f953 	bl	8001564 <MX_RNG_Init>
  MX_TIM3_Init();
 80012be:	f000 fa77 	bl	80017b0 <MX_TIM3_Init>
  MX_TIM1_Init();
 80012c2:	f000 f9cf 	bl	8001664 <MX_TIM1_Init>
  MX_I2C3_Init();
 80012c6:	f000 f8f1 	bl	80014ac <MX_I2C3_Init>
  MX_I2C2_Init();
 80012ca:	f000 f8c1 	bl	8001450 <MX_I2C2_Init>
  MX_I2S3_Init();
 80012ce:	f000 f91b 	bl	8001508 <MX_I2S3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80012d2:	f000 f8b1 	bl	8001438 <MX_NVIC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //int delay = 10;

  ILI9341_Init();
 80012d6:	f001 fa7b 	bl	80027d0 <ILI9341_Init>
  ILI9341_Fill_Screen(BLACK);
 80012da:	2000      	movs	r0, #0
 80012dc:	f001 fc1e 	bl	8002b1c <ILI9341_Fill_Screen>
  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);          // was  SCREEN_HORIZONTAL_2
 80012e0:	2003      	movs	r0, #3
 80012e2:	f001 fa17 	bl	8002714 <ILI9341_Set_Rotation>


  ILI9341_Fill_Screen(BLACK);
 80012e6:	2000      	movs	r0, #0
 80012e8:	f001 fc18 	bl	8002b1c <ILI9341_Fill_Screen>
  int number_of_tests = 100;
 80012ec:	2364      	movs	r3, #100	; 0x64
 80012ee:	607b      	str	r3, [r7, #4]
  speed_test_LCD(number_of_tests);
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f002 fa1b 	bl	800372c <speed_test_LCD>

  ILI9341_Fill_Screen(BLACK);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f001 fc10 	bl	8002b1c <ILI9341_Fill_Screen>

  // Start scan digits ///////////////////////////////
  HAL_TIM_Base_Start_IT(&htim3);			// Start read digits
 80012fc:	480b      	ldr	r0, [pc, #44]	; (800132c <main+0x94>)
 80012fe:	f00a fb03 	bl	800b908 <HAL_TIM_Base_Start_IT>
  HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 8001302:	2100      	movs	r1, #0
 8001304:	4809      	ldr	r0, [pc, #36]	; (800132c <main+0x94>)
 8001306:	f00a fb6f 	bl	800b9e8 <HAL_TIM_OC_Start_IT>
  keyboard.how_meny_digits_must_be_written = 10;
 800130a:	4b09      	ldr	r3, [pc, #36]	; (8001330 <main+0x98>)
 800130c:	220a      	movs	r2, #10
 800130e:	779a      	strb	r2, [r3, #30]
  // Encoder /////////////////////////////////////////
//  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
//  int32_t prevCounter = 0;
  ////////////////////////////////////////////////////

  detect_all_sensors_and_init();			// Detect all devices which connected to i2c2 and i2c3
 8001310:	f003 fcf0 	bl	8004cf4 <detect_all_sensors_and_init>
  measure_sensors();
 8001314:	f003 fd16 	bl	8004d44 <measure_sensors>
  HAL_Delay(1000);
 8001318:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800131c:	f005 f878 	bl	8006410 <HAL_Delay>
  {
	  /////////////////////////////////////////////////////////////////

	  //I2C_3_scaner();

	 menu();
 8001320:	f001 fd46 	bl	8002db0 <menu>
//	  HAL_TIM_Base_Stop_IT(&htim3);				// Stop timer measure
//	  ARR_REG = TIM3-> CNT;


    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001324:	f00e fa50 	bl	800f7c8 <MX_USB_HOST_Process>
	 menu();
 8001328:	e7fa      	b.n	8001320 <main+0x88>
 800132a:	bf00      	nop
 800132c:	20000460 	.word	0x20000460
 8001330:	20000338 	.word	0x20000338

08001334 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b098      	sub	sp, #96	; 0x60
 8001338:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800133a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800133e:	2230      	movs	r2, #48	; 0x30
 8001340:	2100      	movs	r1, #0
 8001342:	4618      	mov	r0, r3
 8001344:	f00e fd44 	bl	800fdd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001348:	f107 031c 	add.w	r3, r7, #28
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
 8001356:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001358:	f107 030c 	add.w	r3, r7, #12
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	60bb      	str	r3, [r7, #8]
 800136a:	4b31      	ldr	r3, [pc, #196]	; (8001430 <SystemClock_Config+0xfc>)
 800136c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136e:	4a30      	ldr	r2, [pc, #192]	; (8001430 <SystemClock_Config+0xfc>)
 8001370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001374:	6413      	str	r3, [r2, #64]	; 0x40
 8001376:	4b2e      	ldr	r3, [pc, #184]	; (8001430 <SystemClock_Config+0xfc>)
 8001378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800137e:	60bb      	str	r3, [r7, #8]
 8001380:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001382:	2300      	movs	r3, #0
 8001384:	607b      	str	r3, [r7, #4]
 8001386:	4b2b      	ldr	r3, [pc, #172]	; (8001434 <SystemClock_Config+0x100>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a2a      	ldr	r2, [pc, #168]	; (8001434 <SystemClock_Config+0x100>)
 800138c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001390:	6013      	str	r3, [r2, #0]
 8001392:	4b28      	ldr	r3, [pc, #160]	; (8001434 <SystemClock_Config+0x100>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800139e:	2301      	movs	r3, #1
 80013a0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013a8:	2302      	movs	r3, #2
 80013aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013b2:	2308      	movs	r3, #8
 80013b4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 80013b6:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80013ba:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013bc:	2302      	movs	r3, #2
 80013be:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80013c0:	2307      	movs	r3, #7
 80013c2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013c8:	4618      	mov	r0, r3
 80013ca:	f009 f98f 	bl	800a6ec <HAL_RCC_OscConfig>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80013d4:	f000 fc0c 	bl	8001bf0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d8:	230f      	movs	r3, #15
 80013da:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013dc:	2302      	movs	r3, #2
 80013de:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013e8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013f0:	f107 031c 	add.w	r3, r7, #28
 80013f4:	2105      	movs	r1, #5
 80013f6:	4618      	mov	r0, r3
 80013f8:	f009 fbf0 	bl	800abdc <HAL_RCC_ClockConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001402:	f000 fbf5 	bl	8001bf0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001406:	2301      	movs	r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800140a:	23c0      	movs	r3, #192	; 0xc0
 800140c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800140e:	2302      	movs	r3, #2
 8001410:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001412:	f107 030c 	add.w	r3, r7, #12
 8001416:	4618      	mov	r0, r3
 8001418:	f009 fdc8 	bl	800afac <HAL_RCCEx_PeriphCLKConfig>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001422:	f000 fbe5 	bl	8001bf0 <Error_Handler>
  }
}
 8001426:	bf00      	nop
 8001428:	3760      	adds	r7, #96	; 0x60
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40023800 	.word	0x40023800
 8001434:	40007000 	.word	0x40007000

08001438 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800143c:	2200      	movs	r2, #0
 800143e:	2100      	movs	r1, #0
 8001440:	201c      	movs	r0, #28
 8001442:	f005 f8e4 	bl	800660e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001446:	201c      	movs	r0, #28
 8001448:	f005 f8fd 	bl	8006646 <HAL_NVIC_EnableIRQ>
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}

08001450 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001454:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001456:	4a13      	ldr	r2, [pc, #76]	; (80014a4 <MX_I2C2_Init+0x54>)
 8001458:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800145a:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <MX_I2C2_Init+0x50>)
 800145c:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <MX_I2C2_Init+0x58>)
 800145e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001460:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001466:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001468:	2200      	movs	r2, #0
 800146a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800146c:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <MX_I2C2_Init+0x50>)
 800146e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001472:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001474:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001476:	2200      	movs	r2, #0
 8001478:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800147a:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <MX_I2C2_Init+0x50>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001480:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001482:	2200      	movs	r2, #0
 8001484:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001486:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001488:	2200      	movs	r2, #0
 800148a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800148c:	4804      	ldr	r0, [pc, #16]	; (80014a0 <MX_I2C2_Init+0x50>)
 800148e:	f007 f859 	bl	8008544 <HAL_I2C_Init>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001498:	f000 fbaa 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800149c:	bf00      	nop
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	2000040c 	.word	0x2000040c
 80014a4:	40005800 	.word	0x40005800
 80014a8:	000186a0 	.word	0x000186a0

080014ac <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <MX_I2C3_Init+0x50>)
 80014b2:	4a13      	ldr	r2, [pc, #76]	; (8001500 <MX_I2C3_Init+0x54>)
 80014b4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80014b6:	4b11      	ldr	r3, [pc, #68]	; (80014fc <MX_I2C3_Init+0x50>)
 80014b8:	4a12      	ldr	r2, [pc, #72]	; (8001504 <MX_I2C3_Init+0x58>)
 80014ba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014bc:	4b0f      	ldr	r3, [pc, #60]	; (80014fc <MX_I2C3_Init+0x50>)
 80014be:	2200      	movs	r2, #0
 80014c0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80014c2:	4b0e      	ldr	r3, [pc, #56]	; (80014fc <MX_I2C3_Init+0x50>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014c8:	4b0c      	ldr	r3, [pc, #48]	; (80014fc <MX_I2C3_Init+0x50>)
 80014ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014ce:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014d0:	4b0a      	ldr	r3, [pc, #40]	; (80014fc <MX_I2C3_Init+0x50>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80014d6:	4b09      	ldr	r3, [pc, #36]	; (80014fc <MX_I2C3_Init+0x50>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014dc:	4b07      	ldr	r3, [pc, #28]	; (80014fc <MX_I2C3_Init+0x50>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014e2:	4b06      	ldr	r3, [pc, #24]	; (80014fc <MX_I2C3_Init+0x50>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80014e8:	4804      	ldr	r0, [pc, #16]	; (80014fc <MX_I2C3_Init+0x50>)
 80014ea:	f007 f82b 	bl	8008544 <HAL_I2C_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80014f4:	f000 fb7c 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000360 	.word	0x20000360
 8001500:	40005c00 	.word	0x40005c00
 8001504:	000186a0 	.word	0x000186a0

08001508 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800150c:	4b13      	ldr	r3, [pc, #76]	; (800155c <MX_I2S3_Init+0x54>)
 800150e:	4a14      	ldr	r2, [pc, #80]	; (8001560 <MX_I2S3_Init+0x58>)
 8001510:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <MX_I2S3_Init+0x54>)
 8001514:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001518:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <MX_I2S3_Init+0x54>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001520:	4b0e      	ldr	r3, [pc, #56]	; (800155c <MX_I2S3_Init+0x54>)
 8001522:	2200      	movs	r2, #0
 8001524:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001526:	4b0d      	ldr	r3, [pc, #52]	; (800155c <MX_I2S3_Init+0x54>)
 8001528:	2200      	movs	r2, #0
 800152a:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 800152c:	4b0b      	ldr	r3, [pc, #44]	; (800155c <MX_I2S3_Init+0x54>)
 800152e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001532:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001534:	4b09      	ldr	r3, [pc, #36]	; (800155c <MX_I2S3_Init+0x54>)
 8001536:	2200      	movs	r2, #0
 8001538:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800153a:	4b08      	ldr	r3, [pc, #32]	; (800155c <MX_I2S3_Init+0x54>)
 800153c:	2200      	movs	r2, #0
 800153e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <MX_I2S3_Init+0x54>)
 8001542:	2201      	movs	r2, #1
 8001544:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001546:	4805      	ldr	r0, [pc, #20]	; (800155c <MX_I2S3_Init+0x54>)
 8001548:	f008 fc30 	bl	8009dac <HAL_I2S_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001552:	f000 fb4d 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	200005a0 	.word	0x200005a0
 8001560:	40003c00 	.word	0x40003c00

08001564 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001568:	4b06      	ldr	r3, [pc, #24]	; (8001584 <MX_RNG_Init+0x20>)
 800156a:	4a07      	ldr	r2, [pc, #28]	; (8001588 <MX_RNG_Init+0x24>)
 800156c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800156e:	4805      	ldr	r0, [pc, #20]	; (8001584 <MX_RNG_Init+0x20>)
 8001570:	f009 fe5c 	bl	800b22c <HAL_RNG_Init>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800157a:	f000 fb39 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	200004f0 	.word	0x200004f0
 8001588:	50060800 	.word	0x50060800

0800158c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001590:	4b17      	ldr	r3, [pc, #92]	; (80015f0 <MX_SPI1_Init+0x64>)
 8001592:	4a18      	ldr	r2, [pc, #96]	; (80015f4 <MX_SPI1_Init+0x68>)
 8001594:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001596:	4b16      	ldr	r3, [pc, #88]	; (80015f0 <MX_SPI1_Init+0x64>)
 8001598:	f44f 7282 	mov.w	r2, #260	; 0x104
 800159c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800159e:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015aa:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80015be:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015c0:	2228      	movs	r2, #40	; 0x28
 80015c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015c4:	4b0a      	ldr	r3, [pc, #40]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015ca:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015d0:	4b07      	ldr	r3, [pc, #28]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015d6:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015d8:	220a      	movs	r2, #10
 80015da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015dc:	4804      	ldr	r0, [pc, #16]	; (80015f0 <MX_SPI1_Init+0x64>)
 80015de:	f009 feb3 	bl	800b348 <HAL_SPI_Init>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80015e8:	f000 fb02 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000500 	.word	0x20000500
 80015f4:	40013000 	.word	0x40013000

080015f8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80015fc:	4b17      	ldr	r3, [pc, #92]	; (800165c <MX_SPI2_Init+0x64>)
 80015fe:	4a18      	ldr	r2, [pc, #96]	; (8001660 <MX_SPI2_Init+0x68>)
 8001600:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001602:	4b16      	ldr	r3, [pc, #88]	; (800165c <MX_SPI2_Init+0x64>)
 8001604:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001608:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800160a:	4b14      	ldr	r3, [pc, #80]	; (800165c <MX_SPI2_Init+0x64>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <MX_SPI2_Init+0x64>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001616:	4b11      	ldr	r3, [pc, #68]	; (800165c <MX_SPI2_Init+0x64>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800161c:	4b0f      	ldr	r3, [pc, #60]	; (800165c <MX_SPI2_Init+0x64>)
 800161e:	2200      	movs	r2, #0
 8001620:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001622:	4b0e      	ldr	r3, [pc, #56]	; (800165c <MX_SPI2_Init+0x64>)
 8001624:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001628:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800162a:	4b0c      	ldr	r3, [pc, #48]	; (800165c <MX_SPI2_Init+0x64>)
 800162c:	2200      	movs	r2, #0
 800162e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001630:	4b0a      	ldr	r3, [pc, #40]	; (800165c <MX_SPI2_Init+0x64>)
 8001632:	2200      	movs	r2, #0
 8001634:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001636:	4b09      	ldr	r3, [pc, #36]	; (800165c <MX_SPI2_Init+0x64>)
 8001638:	2200      	movs	r2, #0
 800163a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800163c:	4b07      	ldr	r3, [pc, #28]	; (800165c <MX_SPI2_Init+0x64>)
 800163e:	2200      	movs	r2, #0
 8001640:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001642:	4b06      	ldr	r3, [pc, #24]	; (800165c <MX_SPI2_Init+0x64>)
 8001644:	220a      	movs	r2, #10
 8001646:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001648:	4804      	ldr	r0, [pc, #16]	; (800165c <MX_SPI2_Init+0x64>)
 800164a:	f009 fe7d 	bl	800b348 <HAL_SPI_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001654:	f000 facc 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}
 800165c:	200003b4 	.word	0x200003b4
 8001660:	40003800 	.word	0x40003800

08001664 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08c      	sub	sp, #48	; 0x30
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800166a:	f107 030c 	add.w	r3, r7, #12
 800166e:	2224      	movs	r2, #36	; 0x24
 8001670:	2100      	movs	r1, #0
 8001672:	4618      	mov	r0, r3
 8001674:	f00e fbac 	bl	800fdd0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001678:	1d3b      	adds	r3, r7, #4
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001680:	4b22      	ldr	r3, [pc, #136]	; (800170c <MX_TIM1_Init+0xa8>)
 8001682:	4a23      	ldr	r2, [pc, #140]	; (8001710 <MX_TIM1_Init+0xac>)
 8001684:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001686:	4b21      	ldr	r3, [pc, #132]	; (800170c <MX_TIM1_Init+0xa8>)
 8001688:	2200      	movs	r2, #0
 800168a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800168c:	4b1f      	ldr	r3, [pc, #124]	; (800170c <MX_TIM1_Init+0xa8>)
 800168e:	2200      	movs	r2, #0
 8001690:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001692:	4b1e      	ldr	r3, [pc, #120]	; (800170c <MX_TIM1_Init+0xa8>)
 8001694:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001698:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800169a:	4b1c      	ldr	r3, [pc, #112]	; (800170c <MX_TIM1_Init+0xa8>)
 800169c:	2200      	movs	r2, #0
 800169e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016a0:	4b1a      	ldr	r3, [pc, #104]	; (800170c <MX_TIM1_Init+0xa8>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a6:	4b19      	ldr	r3, [pc, #100]	; (800170c <MX_TIM1_Init+0xa8>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80016ac:	2301      	movs	r3, #1
 80016ae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016b0:	2300      	movs	r3, #0
 80016b2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016b4:	2301      	movs	r3, #1
 80016b6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016c0:	2300      	movs	r3, #0
 80016c2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016c4:	2301      	movs	r3, #1
 80016c6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016c8:	2300      	movs	r3, #0
 80016ca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80016cc:	2300      	movs	r3, #0
 80016ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80016d0:	f107 030c 	add.w	r3, r7, #12
 80016d4:	4619      	mov	r1, r3
 80016d6:	480d      	ldr	r0, [pc, #52]	; (800170c <MX_TIM1_Init+0xa8>)
 80016d8:	f00a faed 	bl	800bcb6 <HAL_TIM_Encoder_Init>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80016e2:	f000 fa85 	bl	8001bf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e6:	2300      	movs	r3, #0
 80016e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ea:	2300      	movs	r3, #0
 80016ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	; (800170c <MX_TIM1_Init+0xa8>)
 80016f4:	f00b f952 	bl	800c99c <HAL_TIMEx_MasterConfigSynchronization>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80016fe:	f000 fa77 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	3730      	adds	r7, #48	; 0x30
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	200004a8 	.word	0x200004a8
 8001710:	40010000 	.word	0x40010000

08001714 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800171a:	f107 0308 	add.w	r3, r7, #8
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	609a      	str	r2, [r3, #8]
 8001726:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001728:	463b      	mov	r3, r7
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001730:	4b1e      	ldr	r3, [pc, #120]	; (80017ac <MX_TIM2_Init+0x98>)
 8001732:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001736:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 839;
 8001738:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <MX_TIM2_Init+0x98>)
 800173a:	f240 3247 	movw	r2, #839	; 0x347
 800173e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001740:	4b1a      	ldr	r3, [pc, #104]	; (80017ac <MX_TIM2_Init+0x98>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8001746:	4b19      	ldr	r3, [pc, #100]	; (80017ac <MX_TIM2_Init+0x98>)
 8001748:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800174c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174e:	4b17      	ldr	r3, [pc, #92]	; (80017ac <MX_TIM2_Init+0x98>)
 8001750:	2200      	movs	r2, #0
 8001752:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001754:	4b15      	ldr	r3, [pc, #84]	; (80017ac <MX_TIM2_Init+0x98>)
 8001756:	2280      	movs	r2, #128	; 0x80
 8001758:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800175a:	4814      	ldr	r0, [pc, #80]	; (80017ac <MX_TIM2_Init+0x98>)
 800175c:	f00a f884 	bl	800b868 <HAL_TIM_Base_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001766:	f000 fa43 	bl	8001bf0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800176e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001770:	f107 0308 	add.w	r3, r7, #8
 8001774:	4619      	mov	r1, r3
 8001776:	480d      	ldr	r0, [pc, #52]	; (80017ac <MX_TIM2_Init+0x98>)
 8001778:	f00a fd0a 	bl	800c190 <HAL_TIM_ConfigClockSource>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001782:	f000 fa35 	bl	8001bf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8001786:	2310      	movs	r3, #16
 8001788:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178a:	2300      	movs	r3, #0
 800178c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800178e:	463b      	mov	r3, r7
 8001790:	4619      	mov	r1, r3
 8001792:	4806      	ldr	r0, [pc, #24]	; (80017ac <MX_TIM2_Init+0x98>)
 8001794:	f00b f902 	bl	800c99c <HAL_TIMEx_MasterConfigSynchronization>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800179e:	f000 fa27 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017a2:	bf00      	nop
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000558 	.word	0x20000558

080017b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08e      	sub	sp, #56	; 0x38
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c4:	f107 0320 	add.w	r3, r7, #32
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
 80017dc:	615a      	str	r2, [r3, #20]
 80017de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017e0:	4b2b      	ldr	r3, [pc, #172]	; (8001890 <MX_TIM3_Init+0xe0>)
 80017e2:	4a2c      	ldr	r2, [pc, #176]	; (8001894 <MX_TIM3_Init+0xe4>)
 80017e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2099;
 80017e6:	4b2a      	ldr	r3, [pc, #168]	; (8001890 <MX_TIM3_Init+0xe0>)
 80017e8:	f640 0233 	movw	r2, #2099	; 0x833
 80017ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ee:	4b28      	ldr	r3, [pc, #160]	; (8001890 <MX_TIM3_Init+0xe0>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 80017f4:	4b26      	ldr	r3, [pc, #152]	; (8001890 <MX_TIM3_Init+0xe0>)
 80017f6:	f242 7210 	movw	r2, #10000	; 0x2710
 80017fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fc:	4b24      	ldr	r3, [pc, #144]	; (8001890 <MX_TIM3_Init+0xe0>)
 80017fe:	2200      	movs	r2, #0
 8001800:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001802:	4b23      	ldr	r3, [pc, #140]	; (8001890 <MX_TIM3_Init+0xe0>)
 8001804:	2280      	movs	r2, #128	; 0x80
 8001806:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001808:	4821      	ldr	r0, [pc, #132]	; (8001890 <MX_TIM3_Init+0xe0>)
 800180a:	f00a f82d 	bl	800b868 <HAL_TIM_Base_Init>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001814:	f000 f9ec 	bl	8001bf0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001818:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800181c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800181e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001822:	4619      	mov	r1, r3
 8001824:	481a      	ldr	r0, [pc, #104]	; (8001890 <MX_TIM3_Init+0xe0>)
 8001826:	f00a fcb3 	bl	800c190 <HAL_TIM_ConfigClockSource>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001830:	f000 f9de 	bl	8001bf0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001834:	4816      	ldr	r0, [pc, #88]	; (8001890 <MX_TIM3_Init+0xe0>)
 8001836:	f00a f9e5 	bl	800bc04 <HAL_TIM_PWM_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001840:	f000 f9d6 	bl	8001bf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001844:	2300      	movs	r3, #0
 8001846:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001848:	2300      	movs	r3, #0
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800184c:	f107 0320 	add.w	r3, r7, #32
 8001850:	4619      	mov	r1, r3
 8001852:	480f      	ldr	r0, [pc, #60]	; (8001890 <MX_TIM3_Init+0xe0>)
 8001854:	f00b f8a2 	bl	800c99c <HAL_TIMEx_MasterConfigSynchronization>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800185e:	f000 f9c7 	bl	8001bf0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001862:	2360      	movs	r3, #96	; 0x60
 8001864:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001866:	2300      	movs	r3, #0
 8001868:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	2200      	movs	r2, #0
 8001876:	4619      	mov	r1, r3
 8001878:	4805      	ldr	r0, [pc, #20]	; (8001890 <MX_TIM3_Init+0xe0>)
 800187a:	f00a fbcb 	bl	800c014 <HAL_TIM_PWM_ConfigChannel>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001884:	f000 f9b4 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001888:	bf00      	nop
 800188a:	3738      	adds	r7, #56	; 0x38
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000460 	.word	0x20000460
 8001894:	40000400 	.word	0x40000400

08001898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08c      	sub	sp, #48	; 0x30
 800189c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189e:	f107 031c 	add.w	r3, r7, #28
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]
 80018ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	61bb      	str	r3, [r7, #24]
 80018b2:	4bb6      	ldr	r3, [pc, #728]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	4ab5      	ldr	r2, [pc, #724]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 80018b8:	f043 0310 	orr.w	r3, r3, #16
 80018bc:	6313      	str	r3, [r2, #48]	; 0x30
 80018be:	4bb3      	ldr	r3, [pc, #716]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	f003 0310 	and.w	r3, r3, #16
 80018c6:	61bb      	str	r3, [r7, #24]
 80018c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	4baf      	ldr	r3, [pc, #700]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	4aae      	ldr	r2, [pc, #696]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 80018d4:	f043 0304 	orr.w	r3, r3, #4
 80018d8:	6313      	str	r3, [r2, #48]	; 0x30
 80018da:	4bac      	ldr	r3, [pc, #688]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	617b      	str	r3, [r7, #20]
 80018e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	4ba8      	ldr	r3, [pc, #672]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	4aa7      	ldr	r2, [pc, #668]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 80018f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018f4:	6313      	str	r3, [r2, #48]	; 0x30
 80018f6:	4ba5      	ldr	r3, [pc, #660]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	4ba1      	ldr	r3, [pc, #644]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	4aa0      	ldr	r2, [pc, #640]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6313      	str	r3, [r2, #48]	; 0x30
 8001912:	4b9e      	ldr	r3, [pc, #632]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	4b9a      	ldr	r3, [pc, #616]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a99      	ldr	r2, [pc, #612]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 8001928:	f043 0302 	orr.w	r3, r3, #2
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b97      	ldr	r3, [pc, #604]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	607b      	str	r3, [r7, #4]
 800193e:	4b93      	ldr	r3, [pc, #588]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a92      	ldr	r2, [pc, #584]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 8001944:	f043 0308 	orr.w	r3, r3, #8
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b90      	ldr	r3, [pc, #576]	; (8001b8c <MX_GPIO_Init+0x2f4>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0308 	and.w	r3, r3, #8
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_MOSI_Pin|CS_I2C_SPI_Pin|CS_LCD_Pin|RESET_LCD_Pin
 8001956:	2200      	movs	r2, #0
 8001958:	217c      	movs	r1, #124	; 0x7c
 800195a:	488d      	ldr	r0, [pc, #564]	; (8001b90 <MX_GPIO_Init+0x2f8>)
 800195c:	f005 f842 	bl	80069e4 <HAL_GPIO_WritePin>
                          |DC_LCD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OTG_FS_PowerSwitchOn_Pin|CSN_nrf_Pin, GPIO_PIN_SET);
 8001960:	2201      	movs	r2, #1
 8001962:	2111      	movs	r1, #17
 8001964:	488b      	ldr	r0, [pc, #556]	; (8001b94 <MX_GPIO_Init+0x2fc>)
 8001966:	f005 f83d 	bl	80069e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_nrf_GPIO_Port, CE_nrf_Pin, GPIO_PIN_RESET);
 800196a:	2200      	movs	r2, #0
 800196c:	2108      	movs	r1, #8
 800196e:	488a      	ldr	r0, [pc, #552]	; (8001b98 <MX_GPIO_Init+0x300>)
 8001970:	f005 f838 	bl	80069e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin|KEYBOARD_ROW_3_Pin|KEYBOARD_ROW_2_Pin|KEYBOARD_ROW_1_Pin
 8001974:	2200      	movs	r2, #0
 8001976:	f64f 7110 	movw	r1, #65296	; 0xff10
 800197a:	4888      	ldr	r0, [pc, #544]	; (8001b9c <MX_GPIO_Init+0x304>)
 800197c:	f005 f832 	bl	80069e4 <HAL_GPIO_WritePin>
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_mcroSD_Pin|CS_M25Q_Pin, GPIO_PIN_RESET);
 8001980:	2200      	movs	r2, #0
 8001982:	f44f 6104 	mov.w	r1, #2112	; 0x840
 8001986:	4883      	ldr	r0, [pc, #524]	; (8001b94 <MX_GPIO_Init+0x2fc>)
 8001988:	f005 f82c 	bl	80069e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|T_CLK_Pin|T_CS_Pin, GPIO_PIN_RESET);
 800198c:	2200      	movs	r2, #0
 800198e:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001992:	4883      	ldr	r0, [pc, #524]	; (8001ba0 <MX_GPIO_Init+0x308>)
 8001994:	f005 f826 	bl	80069e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : T_MOSI_Pin CS_LCD_Pin RESET_LCD_Pin DC_LCD_Pin */
  GPIO_InitStruct.Pin = T_MOSI_Pin|CS_LCD_Pin|RESET_LCD_Pin|DC_LCD_Pin;
 8001998:	2374      	movs	r3, #116	; 0x74
 800199a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800199c:	2301      	movs	r3, #1
 800199e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a4:	2303      	movs	r3, #3
 80019a6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019a8:	f107 031c 	add.w	r3, r7, #28
 80019ac:	4619      	mov	r1, r3
 80019ae:	4878      	ldr	r0, [pc, #480]	; (8001b90 <MX_GPIO_Init+0x2f8>)
 80019b0:	f004 fe64 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80019b4:	2308      	movs	r3, #8
 80019b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b8:	2301      	movs	r3, #1
 80019ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80019c4:	f107 031c 	add.w	r3, r7, #28
 80019c8:	4619      	mov	r1, r3
 80019ca:	4871      	ldr	r0, [pc, #452]	; (8001b90 <MX_GPIO_Init+0x2f8>)
 80019cc:	f004 fe56 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pins : T_IRQ_Pin AM2302_Pin IRQ_nrf_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|AM2302_Pin|IRQ_nrf_Pin;
 80019d0:	f242 0322 	movw	r3, #8226	; 0x2022
 80019d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d6:	2300      	movs	r3, #0
 80019d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019de:	f107 031c 	add.w	r3, r7, #28
 80019e2:	4619      	mov	r1, r3
 80019e4:	486b      	ldr	r0, [pc, #428]	; (8001b94 <MX_GPIO_Init+0x2fc>)
 80019e6:	f004 fe49 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin CS_mcroSD_Pin CS_M25Q_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|CS_mcroSD_Pin|CS_M25Q_Pin;
 80019ea:	f640 0341 	movw	r3, #2113	; 0x841
 80019ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f0:	2301      	movs	r3, #1
 80019f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f8:	2300      	movs	r3, #0
 80019fa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019fc:	f107 031c 	add.w	r3, r7, #28
 8001a00:	4619      	mov	r1, r3
 8001a02:	4864      	ldr	r0, [pc, #400]	; (8001b94 <MX_GPIO_Init+0x2fc>)
 8001a04:	f004 fe3a 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001a08:	2308      	movs	r3, #8
 8001a0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	2300      	movs	r3, #0
 8001a16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a18:	2305      	movs	r3, #5
 8001a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001a1c:	f107 031c 	add.w	r3, r7, #28
 8001a20:	4619      	mov	r1, r3
 8001a22:	485c      	ldr	r0, [pc, #368]	; (8001b94 <MX_GPIO_Init+0x2fc>)
 8001a24:	f004 fe2a 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : CE_nrf_Pin */
  GPIO_InitStruct.Pin = CE_nrf_Pin;
 8001a28:	2308      	movs	r3, #8
 8001a2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a34:	2303      	movs	r3, #3
 8001a36:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CE_nrf_GPIO_Port, &GPIO_InitStruct);
 8001a38:	f107 031c 	add.w	r3, r7, #28
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4856      	ldr	r0, [pc, #344]	; (8001b98 <MX_GPIO_Init+0x300>)
 8001a40:	f004 fe1c 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : CSN_nrf_Pin */
  GPIO_InitStruct.Pin = CSN_nrf_Pin;
 8001a44:	2310      	movs	r3, #16
 8001a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a50:	2303      	movs	r3, #3
 8001a52:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CSN_nrf_GPIO_Port, &GPIO_InitStruct);
 8001a54:	f107 031c 	add.w	r3, r7, #28
 8001a58:	4619      	mov	r1, r3
 8001a5a:	484e      	ldr	r0, [pc, #312]	; (8001b94 <MX_GPIO_Init+0x2fc>)
 8001a5c:	f004 fe0e 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001a60:	2304      	movs	r3, #4
 8001a62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a64:	2300      	movs	r3, #0
 8001a66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001a6c:	f107 031c 	add.w	r3, r7, #28
 8001a70:	4619      	mov	r1, r3
 8001a72:	484b      	ldr	r0, [pc, #300]	; (8001ba0 <MX_GPIO_Init+0x308>)
 8001a74:	f004 fe02 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTION_SENSOR_9960_Pin */
  GPIO_InitStruct.Pin = MOTION_SENSOR_9960_Pin;
 8001a78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a7e:	4b49      	ldr	r3, [pc, #292]	; (8001ba4 <MX_GPIO_Init+0x30c>)
 8001a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a82:	2301      	movs	r3, #1
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MOTION_SENSOR_9960_GPIO_Port, &GPIO_InitStruct);
 8001a86:	f107 031c 	add.w	r3, r7, #28
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4840      	ldr	r0, [pc, #256]	; (8001b90 <MX_GPIO_Init+0x2f8>)
 8001a8e:	f004 fdf5 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYBOARD_COLUMN_3_Pin encoder_button_Pin */
  GPIO_InitStruct.Pin = KEYBOARD_COLUMN_3_Pin|encoder_button_Pin;
 8001a92:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aa0:	f107 031c 	add.w	r3, r7, #28
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	483a      	ldr	r0, [pc, #232]	; (8001b90 <MX_GPIO_Init+0x2f8>)
 8001aa8:	f004 fde8 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYBOARD_COLUMN_2_Pin KEYBOARD_COLUMN_1_Pin */
  GPIO_InitStruct.Pin = KEYBOARD_COLUMN_2_Pin|KEYBOARD_COLUMN_1_Pin;
 8001aac:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8001ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aba:	f107 031c 	add.w	r3, r7, #28
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4837      	ldr	r0, [pc, #220]	; (8001ba0 <MX_GPIO_Init+0x308>)
 8001ac2:	f004 fddb 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYBOARD_ROW_4_Pin KEYBOARD_ROW_3_Pin KEYBOARD_ROW_2_Pin KEYBOARD_ROW_1_Pin
                           LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = KEYBOARD_ROW_4_Pin|KEYBOARD_ROW_3_Pin|KEYBOARD_ROW_2_Pin|KEYBOARD_ROW_1_Pin
 8001ac6:	f64f 7310 	movw	r3, #65296	; 0xff10
 8001aca:	61fb      	str	r3, [r7, #28]
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001acc:	2301      	movs	r3, #1
 8001ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ad8:	f107 031c 	add.w	r3, r7, #28
 8001adc:	4619      	mov	r1, r3
 8001ade:	482f      	ldr	r0, [pc, #188]	; (8001b9c <MX_GPIO_Init+0x304>)
 8001ae0:	f004 fdcc 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001ae4:	2320      	movs	r3, #32
 8001ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001af0:	f107 031c 	add.w	r3, r7, #28
 8001af4:	4619      	mov	r1, r3
 8001af6:	4829      	ldr	r0, [pc, #164]	; (8001b9c <MX_GPIO_Init+0x304>)
 8001af8:	f004 fdc0 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001afc:	2340      	movs	r3, #64	; 0x40
 8001afe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b00:	2301      	movs	r3, #1
 8001b02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b0c:	f107 031c 	add.w	r3, r7, #28
 8001b10:	4619      	mov	r1, r3
 8001b12:	4823      	ldr	r0, [pc, #140]	; (8001ba0 <MX_GPIO_Init+0x308>)
 8001b14:	f004 fdb2 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pins : T_CLK_Pin T_CS_Pin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_CS_Pin;
 8001b18:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001b1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b26:	2303      	movs	r3, #3
 8001b28:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2a:	f107 031c 	add.w	r3, r7, #28
 8001b2e:	4619      	mov	r1, r3
 8001b30:	481b      	ldr	r0, [pc, #108]	; (8001ba0 <MX_GPIO_Init+0x308>)
 8001b32:	f004 fda3 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SDA_Pin;
 8001b36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b3c:	2312      	movs	r3, #18
 8001b3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b40:	2301      	movs	r3, #1
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b44:	2300      	movs	r3, #0
 8001b46:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b48:	2304      	movs	r3, #4
 8001b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Audio_SDA_GPIO_Port, &GPIO_InitStruct);
 8001b4c:	f107 031c 	add.w	r3, r7, #28
 8001b50:	4619      	mov	r1, r3
 8001b52:	4813      	ldr	r0, [pc, #76]	; (8001ba0 <MX_GPIO_Init+0x308>)
 8001b54:	f004 fd92 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : T_MISO_Pin */
  GPIO_InitStruct.Pin = T_MISO_Pin;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_MISO_GPIO_Port, &GPIO_InitStruct);
 8001b64:	f107 031c 	add.w	r3, r7, #28
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4809      	ldr	r0, [pc, #36]	; (8001b90 <MX_GPIO_Init+0x2f8>)
 8001b6c:	f004 fd86 	bl	800667c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001b70:	2302      	movs	r3, #2
 8001b72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b74:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <MX_GPIO_Init+0x310>)
 8001b76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001b7c:	f107 031c 	add.w	r3, r7, #28
 8001b80:	4619      	mov	r1, r3
 8001b82:	4803      	ldr	r0, [pc, #12]	; (8001b90 <MX_GPIO_Init+0x2f8>)
 8001b84:	f004 fd7a 	bl	800667c <HAL_GPIO_Init>
 8001b88:	e010      	b.n	8001bac <MX_GPIO_Init+0x314>
 8001b8a:	bf00      	nop
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40021000 	.word	0x40021000
 8001b94:	40020800 	.word	0x40020800
 8001b98:	40020000 	.word	0x40020000
 8001b9c:	40020c00 	.word	0x40020c00
 8001ba0:	40020400 	.word	0x40020400
 8001ba4:	10110000 	.word	0x10110000
 8001ba8:	10120000 	.word	0x10120000

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001bac:	2200      	movs	r2, #0
 8001bae:	2100      	movs	r1, #0
 8001bb0:	2028      	movs	r0, #40	; 0x28
 8001bb2:	f004 fd2c 	bl	800660e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bb6:	2028      	movs	r0, #40	; 0x28
 8001bb8:	f004 fd45 	bl	8006646 <HAL_NVIC_EnableIRQ>

}
 8001bbc:	bf00      	nop
 8001bbe:	3730      	adds	r7, #48	; 0x30
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == MOTION_SENSOR_9960_Pin)
 8001bce:	88fb      	ldrh	r3, [r7, #6]
 8001bd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bd4:	d105      	bne.n	8001be2 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bdc:	4803      	ldr	r0, [pc, #12]	; (8001bec <HAL_GPIO_EXTI_Callback+0x28>)
 8001bde:	f004 ff01 	bl	80069e4 <HAL_GPIO_WritePin>
	}
}
 8001be2:	bf00      	nop
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40020c00 	.word	0x40020c00

08001bf0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf4:	b672      	cpsid	i
}
 8001bf6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bf8:	e7fe      	b.n	8001bf8 <Error_Handler+0x8>
	...

08001bfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	607b      	str	r3, [r7, #4]
 8001c06:	4b14      	ldr	r3, [pc, #80]	; (8001c58 <HAL_MspInit+0x5c>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0a:	4a13      	ldr	r2, [pc, #76]	; (8001c58 <HAL_MspInit+0x5c>)
 8001c0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c10:	6453      	str	r3, [r2, #68]	; 0x44
 8001c12:	4b11      	ldr	r3, [pc, #68]	; (8001c58 <HAL_MspInit+0x5c>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c1a:	607b      	str	r3, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	603b      	str	r3, [r7, #0]
 8001c22:	4b0d      	ldr	r3, [pc, #52]	; (8001c58 <HAL_MspInit+0x5c>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	4a0c      	ldr	r2, [pc, #48]	; (8001c58 <HAL_MspInit+0x5c>)
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	; (8001c58 <HAL_MspInit+0x5c>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	603b      	str	r3, [r7, #0]
 8001c38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c3a:	2007      	movs	r0, #7
 8001c3c:	f004 fcdc 	bl	80065f8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001c40:	2200      	movs	r2, #0
 8001c42:	2100      	movs	r1, #0
 8001c44:	2005      	movs	r0, #5
 8001c46:	f004 fce2 	bl	800660e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001c4a:	2005      	movs	r0, #5
 8001c4c:	f004 fcfb 	bl	8006646 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c50:	bf00      	nop
 8001c52:	3708      	adds	r7, #8
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	40023800 	.word	0x40023800

08001c5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08c      	sub	sp, #48	; 0x30
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 031c 	add.w	r3, r7, #28
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a42      	ldr	r2, [pc, #264]	; (8001d84 <HAL_I2C_MspInit+0x128>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d12d      	bne.n	8001cda <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61bb      	str	r3, [r7, #24]
 8001c82:	4b41      	ldr	r3, [pc, #260]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	4a40      	ldr	r2, [pc, #256]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001c88:	f043 0302 	orr.w	r3, r3, #2
 8001c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8e:	4b3e      	ldr	r3, [pc, #248]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	61bb      	str	r3, [r7, #24]
 8001c98:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c9a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ca0:	2312      	movs	r3, #18
 8001ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001cac:	2304      	movs	r3, #4
 8001cae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb0:	f107 031c 	add.w	r3, r7, #28
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4835      	ldr	r0, [pc, #212]	; (8001d8c <HAL_I2C_MspInit+0x130>)
 8001cb8:	f004 fce0 	bl	800667c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	4b31      	ldr	r3, [pc, #196]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc4:	4a30      	ldr	r2, [pc, #192]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001cc6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cca:	6413      	str	r3, [r2, #64]	; 0x40
 8001ccc:	4b2e      	ldr	r3, [pc, #184]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001cd8:	e050      	b.n	8001d7c <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a2c      	ldr	r2, [pc, #176]	; (8001d90 <HAL_I2C_MspInit+0x134>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d14b      	bne.n	8001d7c <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	613b      	str	r3, [r7, #16]
 8001ce8:	4b27      	ldr	r3, [pc, #156]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cec:	4a26      	ldr	r2, [pc, #152]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001cee:	f043 0304 	orr.w	r3, r3, #4
 8001cf2:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf4:	4b24      	ldr	r3, [pc, #144]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d00:	2300      	movs	r3, #0
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	4b20      	ldr	r3, [pc, #128]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d08:	4a1f      	ldr	r2, [pc, #124]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001d0a:	f043 0301 	orr.w	r3, r3, #1
 8001d0e:	6313      	str	r3, [r2, #48]	; 0x30
 8001d10:	4b1d      	ldr	r3, [pc, #116]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d14:	f003 0301 	and.w	r3, r3, #1
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d22:	2312      	movs	r3, #18
 8001d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d26:	2301      	movs	r3, #1
 8001d28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d2e:	2304      	movs	r3, #4
 8001d30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d32:	f107 031c 	add.w	r3, r7, #28
 8001d36:	4619      	mov	r1, r3
 8001d38:	4816      	ldr	r0, [pc, #88]	; (8001d94 <HAL_I2C_MspInit+0x138>)
 8001d3a:	f004 fc9f 	bl	800667c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d44:	2312      	movs	r3, #18
 8001d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d50:	2304      	movs	r3, #4
 8001d52:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d54:	f107 031c 	add.w	r3, r7, #28
 8001d58:	4619      	mov	r1, r3
 8001d5a:	480f      	ldr	r0, [pc, #60]	; (8001d98 <HAL_I2C_MspInit+0x13c>)
 8001d5c:	f004 fc8e 	bl	800667c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001d60:	2300      	movs	r3, #0
 8001d62:	60bb      	str	r3, [r7, #8]
 8001d64:	4b08      	ldr	r3, [pc, #32]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d68:	4a07      	ldr	r2, [pc, #28]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001d6a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d6e:	6413      	str	r3, [r2, #64]	; 0x40
 8001d70:	4b05      	ldr	r3, [pc, #20]	; (8001d88 <HAL_I2C_MspInit+0x12c>)
 8001d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d78:	60bb      	str	r3, [r7, #8]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
}
 8001d7c:	bf00      	nop
 8001d7e:	3730      	adds	r7, #48	; 0x30
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40005800 	.word	0x40005800
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	40020400 	.word	0x40020400
 8001d90:	40005c00 	.word	0x40005c00
 8001d94:	40020800 	.word	0x40020800
 8001d98:	40020000 	.word	0x40020000

08001d9c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b08c      	sub	sp, #48	; 0x30
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 031c 	add.w	r3, r7, #28
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a37      	ldr	r2, [pc, #220]	; (8001e98 <HAL_I2S_MspInit+0xfc>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d168      	bne.n	8001e90 <HAL_I2S_MspInit+0xf4>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61bb      	str	r3, [r7, #24]
 8001dc2:	4b36      	ldr	r3, [pc, #216]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc6:	4a35      	ldr	r2, [pc, #212]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001dc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dcc:	6413      	str	r3, [r2, #64]	; 0x40
 8001dce:	4b33      	ldr	r3, [pc, #204]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001dd6:	61bb      	str	r3, [r7, #24]
 8001dd8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	617b      	str	r3, [r7, #20]
 8001dde:	4b2f      	ldr	r3, [pc, #188]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de2:	4a2e      	ldr	r2, [pc, #184]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dea:	4b2c      	ldr	r3, [pc, #176]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	4b28      	ldr	r3, [pc, #160]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfe:	4a27      	ldr	r2, [pc, #156]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001e00:	f043 0304 	orr.w	r3, r3, #4
 8001e04:	6313      	str	r3, [r2, #48]	; 0x30
 8001e06:	4b25      	ldr	r3, [pc, #148]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	f003 0304 	and.w	r3, r3, #4
 8001e0e:	613b      	str	r3, [r7, #16]
 8001e10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	4b21      	ldr	r3, [pc, #132]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	4a20      	ldr	r2, [pc, #128]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001e1c:	f043 0302 	orr.w	r3, r3, #2
 8001e20:	6313      	str	r3, [r2, #48]	; 0x30
 8001e22:	4b1e      	ldr	r3, [pc, #120]	; (8001e9c <HAL_I2S_MspInit+0x100>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    PB4     ------> I2S3_ext_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001e2e:	2310      	movs	r3, #16
 8001e30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e32:	2302      	movs	r3, #2
 8001e34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e3e:	2306      	movs	r3, #6
 8001e40:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001e42:	f107 031c 	add.w	r3, r7, #28
 8001e46:	4619      	mov	r1, r3
 8001e48:	4815      	ldr	r0, [pc, #84]	; (8001ea0 <HAL_I2S_MspInit+0x104>)
 8001e4a:	f004 fc17 	bl	800667c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8001e4e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e54:	2302      	movs	r3, #2
 8001e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e60:	2306      	movs	r3, #6
 8001e62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e64:	f107 031c 	add.w	r3, r7, #28
 8001e68:	4619      	mov	r1, r3
 8001e6a:	480e      	ldr	r0, [pc, #56]	; (8001ea4 <HAL_I2S_MspInit+0x108>)
 8001e6c:	f004 fc06 	bl	800667c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e70:	2310      	movs	r3, #16
 8001e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e74:	2302      	movs	r3, #2
 8001e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_I2S3ext;
 8001e80:	2307      	movs	r3, #7
 8001e82:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e84:	f107 031c 	add.w	r3, r7, #28
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4807      	ldr	r0, [pc, #28]	; (8001ea8 <HAL_I2S_MspInit+0x10c>)
 8001e8c:	f004 fbf6 	bl	800667c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001e90:	bf00      	nop
 8001e92:	3730      	adds	r7, #48	; 0x30
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40003c00 	.word	0x40003c00
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020000 	.word	0x40020000
 8001ea4:	40020800 	.word	0x40020800
 8001ea8:	40020400 	.word	0x40020400

08001eac <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a0b      	ldr	r2, [pc, #44]	; (8001ee8 <HAL_RNG_MspInit+0x3c>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d10d      	bne.n	8001eda <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <HAL_RNG_MspInit+0x40>)
 8001ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ec6:	4a09      	ldr	r2, [pc, #36]	; (8001eec <HAL_RNG_MspInit+0x40>)
 8001ec8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ecc:	6353      	str	r3, [r2, #52]	; 0x34
 8001ece:	4b07      	ldr	r3, [pc, #28]	; (8001eec <HAL_RNG_MspInit+0x40>)
 8001ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8001eda:	bf00      	nop
 8001edc:	3714      	adds	r7, #20
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	50060800 	.word	0x50060800
 8001eec:	40023800 	.word	0x40023800

08001ef0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b08c      	sub	sp, #48	; 0x30
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef8:	f107 031c 	add.w	r3, r7, #28
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
 8001f00:	605a      	str	r2, [r3, #4]
 8001f02:	609a      	str	r2, [r3, #8]
 8001f04:	60da      	str	r2, [r3, #12]
 8001f06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a41      	ldr	r2, [pc, #260]	; (8002014 <HAL_SPI_MspInit+0x124>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d12c      	bne.n	8001f6c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	61bb      	str	r3, [r7, #24]
 8001f16:	4b40      	ldr	r3, [pc, #256]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1a:	4a3f      	ldr	r2, [pc, #252]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001f1c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f20:	6453      	str	r3, [r2, #68]	; 0x44
 8001f22:	4b3d      	ldr	r3, [pc, #244]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f2a:	61bb      	str	r3, [r7, #24]
 8001f2c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	4b39      	ldr	r3, [pc, #228]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f36:	4a38      	ldr	r2, [pc, #224]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f3e:	4b36      	ldr	r3, [pc, #216]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	617b      	str	r3, [r7, #20]
 8001f48:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001f4a:	23e0      	movs	r3, #224	; 0xe0
 8001f4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f52:	2300      	movs	r3, #0
 8001f54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f56:	2303      	movs	r3, #3
 8001f58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f5a:	2305      	movs	r3, #5
 8001f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f5e:	f107 031c 	add.w	r3, r7, #28
 8001f62:	4619      	mov	r1, r3
 8001f64:	482d      	ldr	r0, [pc, #180]	; (800201c <HAL_SPI_MspInit+0x12c>)
 8001f66:	f004 fb89 	bl	800667c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001f6a:	e04f      	b.n	800200c <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI2)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a2b      	ldr	r2, [pc, #172]	; (8002020 <HAL_SPI_MspInit+0x130>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d14a      	bne.n	800200c <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	613b      	str	r3, [r7, #16]
 8001f7a:	4b27      	ldr	r3, [pc, #156]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	4a26      	ldr	r2, [pc, #152]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f84:	6413      	str	r3, [r2, #64]	; 0x40
 8001f86:	4b24      	ldr	r3, [pc, #144]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f8e:	613b      	str	r3, [r7, #16]
 8001f90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	4b20      	ldr	r3, [pc, #128]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4a1f      	ldr	r2, [pc, #124]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001f9c:	f043 0304 	orr.w	r3, r3, #4
 8001fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa2:	4b1d      	ldr	r3, [pc, #116]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	f003 0304 	and.w	r3, r3, #4
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60bb      	str	r3, [r7, #8]
 8001fb2:	4b19      	ldr	r3, [pc, #100]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	4a18      	ldr	r2, [pc, #96]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001fb8:	f043 0302 	orr.w	r3, r3, #2
 8001fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fbe:	4b16      	ldr	r3, [pc, #88]	; (8002018 <HAL_SPI_MspInit+0x128>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	60bb      	str	r3, [r7, #8]
 8001fc8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001fca:	2304      	movs	r3, #4
 8001fcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fda:	2305      	movs	r3, #5
 8001fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fde:	f107 031c 	add.w	r3, r7, #28
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	480f      	ldr	r0, [pc, #60]	; (8002024 <HAL_SPI_MspInit+0x134>)
 8001fe6:	f004 fb49 	bl	800667c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001fea:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ffc:	2305      	movs	r3, #5
 8001ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	4619      	mov	r1, r3
 8002006:	4808      	ldr	r0, [pc, #32]	; (8002028 <HAL_SPI_MspInit+0x138>)
 8002008:	f004 fb38 	bl	800667c <HAL_GPIO_Init>
}
 800200c:	bf00      	nop
 800200e:	3730      	adds	r7, #48	; 0x30
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40013000 	.word	0x40013000
 8002018:	40023800 	.word	0x40023800
 800201c:	40020000 	.word	0x40020000
 8002020:	40003800 	.word	0x40003800
 8002024:	40020800 	.word	0x40020800
 8002028:	40020400 	.word	0x40020400

0800202c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b08a      	sub	sp, #40	; 0x28
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002034:	f107 0314 	add.w	r3, r7, #20
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]
 8002042:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a19      	ldr	r2, [pc, #100]	; (80020b0 <HAL_TIM_Encoder_MspInit+0x84>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d12c      	bne.n	80020a8 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	613b      	str	r3, [r7, #16]
 8002052:	4b18      	ldr	r3, [pc, #96]	; (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002056:	4a17      	ldr	r2, [pc, #92]	; (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002058:	f043 0301 	orr.w	r3, r3, #1
 800205c:	6453      	str	r3, [r2, #68]	; 0x44
 800205e:	4b15      	ldr	r3, [pc, #84]	; (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	60fb      	str	r3, [r7, #12]
 800206e:	4b11      	ldr	r3, [pc, #68]	; (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002072:	4a10      	ldr	r2, [pc, #64]	; (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002074:	f043 0310 	orr.w	r3, r3, #16
 8002078:	6313      	str	r3, [r2, #48]	; 0x30
 800207a:	4b0e      	ldr	r3, [pc, #56]	; (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	f003 0310 	and.w	r3, r3, #16
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002086:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800208a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208c:	2302      	movs	r3, #2
 800208e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002090:	2301      	movs	r3, #1
 8002092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002094:	2300      	movs	r3, #0
 8002096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002098:	2301      	movs	r3, #1
 800209a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800209c:	f107 0314 	add.w	r3, r7, #20
 80020a0:	4619      	mov	r1, r3
 80020a2:	4805      	ldr	r0, [pc, #20]	; (80020b8 <HAL_TIM_Encoder_MspInit+0x8c>)
 80020a4:	f004 faea 	bl	800667c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80020a8:	bf00      	nop
 80020aa:	3728      	adds	r7, #40	; 0x28
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40010000 	.word	0x40010000
 80020b4:	40023800 	.word	0x40023800
 80020b8:	40021000 	.word	0x40021000

080020bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020cc:	d10e      	bne.n	80020ec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	4b16      	ldr	r3, [pc, #88]	; (800212c <HAL_TIM_Base_MspInit+0x70>)
 80020d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d6:	4a15      	ldr	r2, [pc, #84]	; (800212c <HAL_TIM_Base_MspInit+0x70>)
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	6413      	str	r3, [r2, #64]	; 0x40
 80020de:	4b13      	ldr	r3, [pc, #76]	; (800212c <HAL_TIM_Base_MspInit+0x70>)
 80020e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80020ea:	e01a      	b.n	8002122 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a0f      	ldr	r2, [pc, #60]	; (8002130 <HAL_TIM_Base_MspInit+0x74>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d115      	bne.n	8002122 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	60bb      	str	r3, [r7, #8]
 80020fa:	4b0c      	ldr	r3, [pc, #48]	; (800212c <HAL_TIM_Base_MspInit+0x70>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	4a0b      	ldr	r2, [pc, #44]	; (800212c <HAL_TIM_Base_MspInit+0x70>)
 8002100:	f043 0302 	orr.w	r3, r3, #2
 8002104:	6413      	str	r3, [r2, #64]	; 0x40
 8002106:	4b09      	ldr	r3, [pc, #36]	; (800212c <HAL_TIM_Base_MspInit+0x70>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	60bb      	str	r3, [r7, #8]
 8002110:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002112:	2200      	movs	r2, #0
 8002114:	2100      	movs	r1, #0
 8002116:	201d      	movs	r0, #29
 8002118:	f004 fa79 	bl	800660e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800211c:	201d      	movs	r0, #29
 800211e:	f004 fa92 	bl	8006646 <HAL_NVIC_EnableIRQ>
}
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40023800 	.word	0x40023800
 8002130:	40000400 	.word	0x40000400

08002134 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002138:	e7fe      	b.n	8002138 <NMI_Handler+0x4>

0800213a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800213a:	b480      	push	{r7}
 800213c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800213e:	e7fe      	b.n	800213e <HardFault_Handler+0x4>

08002140 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002144:	e7fe      	b.n	8002144 <MemManage_Handler+0x4>

08002146 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002146:	b480      	push	{r7}
 8002148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800214a:	e7fe      	b.n	800214a <BusFault_Handler+0x4>

0800214c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002150:	e7fe      	b.n	8002150 <UsageFault_Handler+0x4>

08002152 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002152:	b480      	push	{r7}
 8002154:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002164:	bf00      	nop
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800216e:	b480      	push	{r7}
 8002170:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002180:	f004 f926 	bl	80063d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002184:	bf00      	nop
 8002186:	bd80      	pop	{r7, pc}

08002188 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800218c:	bf00      	nop
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
	...

08002198 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  //const int i = 0;
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);			// For
 800219c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021a0:	481b      	ldr	r0, [pc, #108]	; (8002210 <TIM2_IRQHandler+0x78>)
 80021a2:	f004 fc38 	bl	8006a16 <HAL_GPIO_TogglePin>
  // Changing duty cycle every interrupt. (Period = 0,01 sec)
  // Duty cycle from 0 to 100 and back
  if(movement == 0)			// Up
 80021a6:	4b1b      	ldr	r3, [pc, #108]	; (8002214 <TIM2_IRQHandler+0x7c>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d111      	bne.n	80021d2 <TIM2_IRQHandler+0x3a>
  {
	  if(i <= 200)
 80021ae:	4b1a      	ldr	r3, [pc, #104]	; (8002218 <TIM2_IRQHandler+0x80>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2bc8      	cmp	r3, #200	; 0xc8
 80021b4:	dc0a      	bgt.n	80021cc <TIM2_IRQHandler+0x34>
	  {
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, i);
 80021b6:	4b18      	ldr	r3, [pc, #96]	; (8002218 <TIM2_IRQHandler+0x80>)
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	4b18      	ldr	r3, [pc, #96]	; (800221c <TIM2_IRQHandler+0x84>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	635a      	str	r2, [r3, #52]	; 0x34
		  i++;
 80021c0:	4b15      	ldr	r3, [pc, #84]	; (8002218 <TIM2_IRQHandler+0x80>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	3301      	adds	r3, #1
 80021c6:	4a14      	ldr	r2, [pc, #80]	; (8002218 <TIM2_IRQHandler+0x80>)
 80021c8:	6013      	str	r3, [r2, #0]
 80021ca:	e002      	b.n	80021d2 <TIM2_IRQHandler+0x3a>
	  }
	  else
	  {
		  movement = 1;
 80021cc:	4b11      	ldr	r3, [pc, #68]	; (8002214 <TIM2_IRQHandler+0x7c>)
 80021ce:	2201      	movs	r2, #1
 80021d0:	601a      	str	r2, [r3, #0]
	  }
  }


  if(movement == 1)			// Down
 80021d2:	4b10      	ldr	r3, [pc, #64]	; (8002214 <TIM2_IRQHandler+0x7c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d114      	bne.n	8002204 <TIM2_IRQHandler+0x6c>
  {
	  if( i >= 100)
 80021da:	4b0f      	ldr	r3, [pc, #60]	; (8002218 <TIM2_IRQHandler+0x80>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2b63      	cmp	r3, #99	; 0x63
 80021e0:	dd0a      	ble.n	80021f8 <TIM2_IRQHandler+0x60>
	  {
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, i);
 80021e2:	4b0d      	ldr	r3, [pc, #52]	; (8002218 <TIM2_IRQHandler+0x80>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	4b0d      	ldr	r3, [pc, #52]	; (800221c <TIM2_IRQHandler+0x84>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	635a      	str	r2, [r3, #52]	; 0x34
		  i--;
 80021ec:	4b0a      	ldr	r3, [pc, #40]	; (8002218 <TIM2_IRQHandler+0x80>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	3b01      	subs	r3, #1
 80021f2:	4a09      	ldr	r2, [pc, #36]	; (8002218 <TIM2_IRQHandler+0x80>)
 80021f4:	6013      	str	r3, [r2, #0]
 80021f6:	e005      	b.n	8002204 <TIM2_IRQHandler+0x6c>
	  }
	  else
	  {
		  movement = 0;
 80021f8:	4b06      	ldr	r3, [pc, #24]	; (8002214 <TIM2_IRQHandler+0x7c>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
		  i = 100;
 80021fe:	4b06      	ldr	r3, [pc, #24]	; (8002218 <TIM2_IRQHandler+0x80>)
 8002200:	2264      	movs	r2, #100	; 0x64
 8002202:	601a      	str	r2, [r3, #0]
	  }
  }

 //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002204:	4805      	ldr	r0, [pc, #20]	; (800221c <TIM2_IRQHandler+0x84>)
 8002206:	f009 fdfc 	bl	800be02 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40020c00 	.word	0x40020c00
 8002214:	2000031c 	.word	0x2000031c
 8002218:	20000000 	.word	0x20000000
 800221c:	20000558 	.word	0x20000558

08002220 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8002224:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002228:	4804      	ldr	r0, [pc, #16]	; (800223c <TIM3_IRQHandler+0x1c>)
 800222a:	f004 fbf4 	bl	8006a16 <HAL_GPIO_TogglePin>
  read_digits();
 800222e:	f7fe fe2b 	bl	8000e88 <read_digits>

	//keyboard_test();
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002232:	4803      	ldr	r0, [pc, #12]	; (8002240 <TIM3_IRQHandler+0x20>)
 8002234:	f009 fde5 	bl	800be02 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}
 800223c:	40020c00 	.word	0x40020c00
 8002240:	20000460 	.word	0x20000460

08002244 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
//	{
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
//			// HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
//	}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002248:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800224c:	f004 fbfe 	bl	8006a4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002250:	bf00      	nop
 8002252:	bd80      	pop	{r7, pc}

08002254 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002258:	4802      	ldr	r0, [pc, #8]	; (8002264 <OTG_FS_IRQHandler+0x10>)
 800225a:	f004 fe79 	bl	8006f50 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000b08 	.word	0x20000b08

08002268 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002270:	4a14      	ldr	r2, [pc, #80]	; (80022c4 <_sbrk+0x5c>)
 8002272:	4b15      	ldr	r3, [pc, #84]	; (80022c8 <_sbrk+0x60>)
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800227c:	4b13      	ldr	r3, [pc, #76]	; (80022cc <_sbrk+0x64>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d102      	bne.n	800228a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002284:	4b11      	ldr	r3, [pc, #68]	; (80022cc <_sbrk+0x64>)
 8002286:	4a12      	ldr	r2, [pc, #72]	; (80022d0 <_sbrk+0x68>)
 8002288:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800228a:	4b10      	ldr	r3, [pc, #64]	; (80022cc <_sbrk+0x64>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4413      	add	r3, r2
 8002292:	693a      	ldr	r2, [r7, #16]
 8002294:	429a      	cmp	r2, r3
 8002296:	d207      	bcs.n	80022a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002298:	f00d fd52 	bl	800fd40 <__errno>
 800229c:	4603      	mov	r3, r0
 800229e:	220c      	movs	r2, #12
 80022a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022a6:	e009      	b.n	80022bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022a8:	4b08      	ldr	r3, [pc, #32]	; (80022cc <_sbrk+0x64>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ae:	4b07      	ldr	r3, [pc, #28]	; (80022cc <_sbrk+0x64>)
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4413      	add	r3, r2
 80022b6:	4a05      	ldr	r2, [pc, #20]	; (80022cc <_sbrk+0x64>)
 80022b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022ba:	68fb      	ldr	r3, [r7, #12]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3718      	adds	r7, #24
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20020000 	.word	0x20020000
 80022c8:	00000400 	.word	0x00000400
 80022cc:	20000320 	.word	0x20000320
 80022d0:	20000e20 	.word	0x20000e20

080022d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022d8:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <SystemInit+0x20>)
 80022da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022de:	4a05      	ldr	r2, [pc, #20]	; (80022f4 <SystemInit+0x20>)
 80022e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022e8:	bf00      	nop
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	e000ed00 	.word	0xe000ed00

080022f8 <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 80022f8:	b590      	push	{r4, r7, lr}
 80022fa:	b08b      	sub	sp, #44	; 0x2c
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	4604      	mov	r4, r0
 8002300:	4608      	mov	r0, r1
 8002302:	4611      	mov	r1, r2
 8002304:	461a      	mov	r2, r3
 8002306:	4623      	mov	r3, r4
 8002308:	80fb      	strh	r3, [r7, #6]
 800230a:	4603      	mov	r3, r0
 800230c:	80bb      	strh	r3, [r7, #4]
 800230e:	460b      	mov	r3, r1
 8002310:	807b      	strh	r3, [r7, #2]
 8002312:	4613      	mov	r3, r2
 8002314:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 8002316:	887b      	ldrh	r3, [r7, #2]
 8002318:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 800231a:	2300      	movs	r3, #0
 800231c:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 800231e:	887b      	ldrh	r3, [r7, #2]
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	f1c3 0301 	rsb	r3, r3, #1
 8002326:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 8002328:	2300      	movs	r3, #0
 800232a:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]

    while (x >= y)
 8002330:	e061      	b.n	80023f6 <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 8002332:	88fa      	ldrh	r2, [r7, #6]
 8002334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	e018      	b.n	800236e <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	b298      	uxth	r0, r3
 8002340:	6a3b      	ldr	r3, [r7, #32]
 8002342:	b29a      	uxth	r2, r3
 8002344:	88bb      	ldrh	r3, [r7, #4]
 8002346:	4413      	add	r3, r2
 8002348:	b29b      	uxth	r3, r3
 800234a:	883a      	ldrh	r2, [r7, #0]
 800234c:	4619      	mov	r1, r3
 800234e:	f000 fc0b 	bl	8002b68 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	b298      	uxth	r0, r3
 8002356:	6a3b      	ldr	r3, [r7, #32]
 8002358:	b29b      	uxth	r3, r3
 800235a:	88ba      	ldrh	r2, [r7, #4]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	b29b      	uxth	r3, r3
 8002360:	883a      	ldrh	r2, [r7, #0]
 8002362:	4619      	mov	r1, r3
 8002364:	f000 fc00 	bl	8002b68 <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	3301      	adds	r3, #1
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	88fa      	ldrh	r2, [r7, #6]
 8002370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002372:	4413      	add	r3, r2
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	429a      	cmp	r2, r3
 8002378:	dde0      	ble.n	800233c <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 800237a:	88fa      	ldrh	r2, [r7, #6]
 800237c:	6a3b      	ldr	r3, [r7, #32]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	e018      	b.n	80023b6 <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	b298      	uxth	r0, r3
 8002388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238a:	b29a      	uxth	r2, r3
 800238c:	88bb      	ldrh	r3, [r7, #4]
 800238e:	4413      	add	r3, r2
 8002390:	b29b      	uxth	r3, r3
 8002392:	883a      	ldrh	r2, [r7, #0]
 8002394:	4619      	mov	r1, r3
 8002396:	f000 fbe7 	bl	8002b68 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	b298      	uxth	r0, r3
 800239e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	88ba      	ldrh	r2, [r7, #4]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	883a      	ldrh	r2, [r7, #0]
 80023aa:	4619      	mov	r1, r3
 80023ac:	f000 fbdc 	bl	8002b68 <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	3301      	adds	r3, #1
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	88fa      	ldrh	r2, [r7, #6]
 80023b8:	6a3b      	ldr	r3, [r7, #32]
 80023ba:	4413      	add	r3, r2
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	429a      	cmp	r2, r3
 80023c0:	dde0      	ble.n	8002384 <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 80023c2:	6a3b      	ldr	r3, [r7, #32]
 80023c4:	3301      	adds	r3, #1
 80023c6:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	4413      	add	r3, r2
 80023ce:	617b      	str	r3, [r7, #20]
        yChange += 2;
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	3302      	adds	r3, #2
 80023d4:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	005a      	lsls	r2, r3, #1
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	4413      	add	r3, r2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	dd09      	ble.n	80023f6 <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 80023e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e4:	3b01      	subs	r3, #1
 80023e6:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 80023e8:	697a      	ldr	r2, [r7, #20]
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	4413      	add	r3, r2
 80023ee:	617b      	str	r3, [r7, #20]
            xChange += 2;
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	3302      	adds	r3, #2
 80023f4:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 80023f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023f8:	6a3b      	ldr	r3, [r7, #32]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	da99      	bge.n	8002332 <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 80023fe:	bf00      	nop
 8002400:	bf00      	nop
 8002402:	372c      	adds	r7, #44	; 0x2c
 8002404:	46bd      	mov	sp, r7
 8002406:	bd90      	pop	{r4, r7, pc}

08002408 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint16_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8002408:	b590      	push	{r4, r7, lr}
 800240a:	b089      	sub	sp, #36	; 0x24
 800240c:	af02      	add	r7, sp, #8
 800240e:	4604      	mov	r4, r0
 8002410:	4608      	mov	r0, r1
 8002412:	4611      	mov	r1, r2
 8002414:	461a      	mov	r2, r3
 8002416:	4623      	mov	r3, r4
 8002418:	71fb      	strb	r3, [r7, #7]
 800241a:	4603      	mov	r3, r0
 800241c:	80bb      	strh	r3, [r7, #4]
 800241e:	460b      	mov	r3, r1
 8002420:	71bb      	strb	r3, [r7, #6]
 8002422:	4613      	mov	r3, r2
 8002424:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8002426:	79fb      	ldrb	r3, [r7, #7]
 8002428:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 800242a:	7dfb      	ldrb	r3, [r7, #23]
 800242c:	2b1f      	cmp	r3, #31
 800242e:	d902      	bls.n	8002436 <ILI9341_Draw_Char+0x2e>
        //Character = 0;
    	//break;
    } else {
        function_char -= 32;
 8002430:	7dfb      	ldrb	r3, [r7, #23]
 8002432:	3b20      	subs	r3, #32
 8002434:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8002436:	2300      	movs	r3, #0
 8002438:	753b      	strb	r3, [r7, #20]
 800243a:	e012      	b.n	8002462 <ILI9341_Draw_Char+0x5a>
		{
		temp[k] = font[function_char][k];
 800243c:	7dfa      	ldrb	r2, [r7, #23]
 800243e:	7d38      	ldrb	r0, [r7, #20]
 8002440:	7d39      	ldrb	r1, [r7, #20]
 8002442:	4c3b      	ldr	r4, [pc, #236]	; (8002530 <ILI9341_Draw_Char+0x128>)
 8002444:	4613      	mov	r3, r2
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	4413      	add	r3, r2
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	4423      	add	r3, r4
 800244e:	4403      	add	r3, r0
 8002450:	781a      	ldrb	r2, [r3, #0]
 8002452:	f107 0318 	add.w	r3, r7, #24
 8002456:	440b      	add	r3, r1
 8002458:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800245c:	7d3b      	ldrb	r3, [r7, #20]
 800245e:	3301      	adds	r3, #1
 8002460:	753b      	strb	r3, [r7, #20]
 8002462:	7d3b      	ldrb	r3, [r7, #20]
 8002464:	2b05      	cmp	r3, #5
 8002466:	d9e9      	bls.n	800243c <ILI9341_Draw_Char+0x34>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8002468:	79bb      	ldrb	r3, [r7, #6]
 800246a:	b299      	uxth	r1, r3
 800246c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800246e:	461a      	mov	r2, r3
 8002470:	0052      	lsls	r2, r2, #1
 8002472:	4413      	add	r3, r2
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	b29a      	uxth	r2, r3
 8002478:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800247a:	00db      	lsls	r3, r3, #3
 800247c:	b29c      	uxth	r4, r3
 800247e:	88b8      	ldrh	r0, [r7, #4]
 8002480:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002482:	9300      	str	r3, [sp, #0]
 8002484:	4623      	mov	r3, r4
 8002486:	f000 fc37 	bl	8002cf8 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800248a:	2300      	movs	r3, #0
 800248c:	757b      	strb	r3, [r7, #21]
 800248e:	e046      	b.n	800251e <ILI9341_Draw_Char+0x116>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8002490:	2300      	movs	r3, #0
 8002492:	75bb      	strb	r3, [r7, #22]
 8002494:	e03d      	b.n	8002512 <ILI9341_Draw_Char+0x10a>
            if (temp[j] & (1<<i)) {			
 8002496:	7d7b      	ldrb	r3, [r7, #21]
 8002498:	f107 0218 	add.w	r2, r7, #24
 800249c:	4413      	add	r3, r2
 800249e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80024a2:	461a      	mov	r2, r3
 80024a4:	7dbb      	ldrb	r3, [r7, #22]
 80024a6:	fa42 f303 	asr.w	r3, r2, r3
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d02c      	beq.n	800250c <ILI9341_Draw_Char+0x104>
							if(Size == 1)
 80024b2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d10f      	bne.n	80024d8 <ILI9341_Draw_Char+0xd0>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 80024b8:	7d7b      	ldrb	r3, [r7, #21]
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	88bb      	ldrh	r3, [r7, #4]
 80024be:	4413      	add	r3, r2
 80024c0:	b298      	uxth	r0, r3
 80024c2:	79bb      	ldrb	r3, [r7, #6]
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	7dbb      	ldrb	r3, [r7, #22]
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	4413      	add	r3, r2
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	887a      	ldrh	r2, [r7, #2]
 80024d0:	4619      	mov	r1, r3
 80024d2:	f000 fb49 	bl	8002b68 <ILI9341_Draw_Pixel>
 80024d6:	e019      	b.n	800250c <ILI9341_Draw_Char+0x104>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80024d8:	7d7b      	ldrb	r3, [r7, #21]
 80024da:	b29b      	uxth	r3, r3
 80024dc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80024de:	fb12 f303 	smulbb	r3, r2, r3
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	88bb      	ldrh	r3, [r7, #4]
 80024e6:	4413      	add	r3, r2
 80024e8:	b298      	uxth	r0, r3
 80024ea:	79bb      	ldrb	r3, [r7, #6]
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	7dbb      	ldrb	r3, [r7, #22]
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80024f4:	fb11 f303 	smulbb	r3, r1, r3
 80024f8:	b29b      	uxth	r3, r3
 80024fa:	4413      	add	r3, r2
 80024fc:	b299      	uxth	r1, r3
 80024fe:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8002500:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002502:	887b      	ldrh	r3, [r7, #2]
 8002504:	9300      	str	r3, [sp, #0]
 8002506:	4623      	mov	r3, r4
 8002508:	f000 fbf6 	bl	8002cf8 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 800250c:	7dbb      	ldrb	r3, [r7, #22]
 800250e:	3301      	adds	r3, #1
 8002510:	75bb      	strb	r3, [r7, #22]
 8002512:	7dbb      	ldrb	r3, [r7, #22]
 8002514:	2b07      	cmp	r3, #7
 8002516:	d9be      	bls.n	8002496 <ILI9341_Draw_Char+0x8e>
    for (j=0; j<CHAR_WIDTH; j++) {
 8002518:	7d7b      	ldrb	r3, [r7, #21]
 800251a:	3301      	adds	r3, #1
 800251c:	757b      	strb	r3, [r7, #21]
 800251e:	7d7b      	ldrb	r3, [r7, #21]
 8002520:	2b05      	cmp	r3, #5
 8002522:	d9b5      	bls.n	8002490 <ILI9341_Draw_Char+0x88>
							}
            }						
        }
    }
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop
 8002528:	371c      	adds	r7, #28
 800252a:	46bd      	mov	sp, r7
 800252c:	bd90      	pop	{r4, r7, pc}
 800252e:	bf00      	nop
 8002530:	08010768 	.word	0x08010768

08002534 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8002534:	b590      	push	{r4, r7, lr}
 8002536:	b087      	sub	sp, #28
 8002538:	af02      	add	r7, sp, #8
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	4608      	mov	r0, r1
 800253e:	4611      	mov	r1, r2
 8002540:	461a      	mov	r2, r3
 8002542:	4603      	mov	r3, r0
 8002544:	817b      	strh	r3, [r7, #10]
 8002546:	460b      	mov	r3, r1
 8002548:	727b      	strb	r3, [r7, #9]
 800254a:	4613      	mov	r3, r2
 800254c:	80fb      	strh	r3, [r7, #6]
    while (*Text) {
 800254e:	e016      	b.n	800257e <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	1c5a      	adds	r2, r3, #1
 8002554:	60fa      	str	r2, [r7, #12]
 8002556:	7818      	ldrb	r0, [r3, #0]
 8002558:	88fc      	ldrh	r4, [r7, #6]
 800255a:	7a7a      	ldrb	r2, [r7, #9]
 800255c:	8979      	ldrh	r1, [r7, #10]
 800255e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002560:	9301      	str	r3, [sp, #4]
 8002562:	8c3b      	ldrh	r3, [r7, #32]
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	4623      	mov	r3, r4
 8002568:	f7ff ff4e 	bl	8002408 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 800256c:	8c3b      	ldrh	r3, [r7, #32]
 800256e:	461a      	mov	r2, r3
 8002570:	0052      	lsls	r2, r2, #1
 8002572:	4413      	add	r3, r2
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	b29a      	uxth	r2, r3
 8002578:	897b      	ldrh	r3, [r7, #10]
 800257a:	4413      	add	r3, r2
 800257c:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1e4      	bne.n	8002550 <ILI9341_Draw_Text+0x1c>
    }
}
 8002586:	bf00      	nop
 8002588:	bf00      	nop
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	bd90      	pop	{r4, r7, pc}

08002590 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8002594:	2200      	movs	r2, #0
 8002596:	2110      	movs	r1, #16
 8002598:	4802      	ldr	r0, [pc, #8]	; (80025a4 <ILI9341_SPI_Init+0x14>)
 800259a:	f004 fa23 	bl	80069e4 <HAL_GPIO_WritePin>
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40021000 	.word	0x40021000

080025a8 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80025b2:	1df9      	adds	r1, r7, #7
 80025b4:	2301      	movs	r3, #1
 80025b6:	2201      	movs	r2, #1
 80025b8:	4803      	ldr	r0, [pc, #12]	; (80025c8 <ILI9341_SPI_Send+0x20>)
 80025ba:	f008 ff4e 	bl	800b45a <HAL_SPI_Transmit>
}
 80025be:	bf00      	nop
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	200003b4 	.word	0x200003b4

080025cc <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80025d6:	2200      	movs	r2, #0
 80025d8:	2110      	movs	r1, #16
 80025da:	480a      	ldr	r0, [pc, #40]	; (8002604 <ILI9341_Write_Command+0x38>)
 80025dc:	f004 fa02 	bl	80069e4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80025e0:	2200      	movs	r2, #0
 80025e2:	2140      	movs	r1, #64	; 0x40
 80025e4:	4807      	ldr	r0, [pc, #28]	; (8002604 <ILI9341_Write_Command+0x38>)
 80025e6:	f004 f9fd 	bl	80069e4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff ffdb 	bl	80025a8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80025f2:	2201      	movs	r2, #1
 80025f4:	2110      	movs	r1, #16
 80025f6:	4803      	ldr	r0, [pc, #12]	; (8002604 <ILI9341_Write_Command+0x38>)
 80025f8:	f004 f9f4 	bl	80069e4 <HAL_GPIO_WritePin>
}
 80025fc:	bf00      	nop
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40021000 	.word	0x40021000

08002608 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8002612:	2201      	movs	r2, #1
 8002614:	2140      	movs	r1, #64	; 0x40
 8002616:	480a      	ldr	r0, [pc, #40]	; (8002640 <ILI9341_Write_Data+0x38>)
 8002618:	f004 f9e4 	bl	80069e4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800261c:	2200      	movs	r2, #0
 800261e:	2110      	movs	r1, #16
 8002620:	4807      	ldr	r0, [pc, #28]	; (8002640 <ILI9341_Write_Data+0x38>)
 8002622:	f004 f9df 	bl	80069e4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8002626:	79fb      	ldrb	r3, [r7, #7]
 8002628:	4618      	mov	r0, r3
 800262a:	f7ff ffbd 	bl	80025a8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800262e:	2201      	movs	r2, #1
 8002630:	2110      	movs	r1, #16
 8002632:	4803      	ldr	r0, [pc, #12]	; (8002640 <ILI9341_Write_Data+0x38>)
 8002634:	f004 f9d6 	bl	80069e4 <HAL_GPIO_WritePin>
}
 8002638:	bf00      	nop
 800263a:	3708      	adds	r7, #8
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40021000 	.word	0x40021000

08002644 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8002644:	b590      	push	{r4, r7, lr}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4604      	mov	r4, r0
 800264c:	4608      	mov	r0, r1
 800264e:	4611      	mov	r1, r2
 8002650:	461a      	mov	r2, r3
 8002652:	4623      	mov	r3, r4
 8002654:	80fb      	strh	r3, [r7, #6]
 8002656:	4603      	mov	r3, r0
 8002658:	80bb      	strh	r3, [r7, #4]
 800265a:	460b      	mov	r3, r1
 800265c:	807b      	strh	r3, [r7, #2]
 800265e:	4613      	mov	r3, r2
 8002660:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8002662:	202a      	movs	r0, #42	; 0x2a
 8002664:	f7ff ffb2 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	0a1b      	lsrs	r3, r3, #8
 800266c:	b29b      	uxth	r3, r3
 800266e:	b2db      	uxtb	r3, r3
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff ffc9 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8002676:	88fb      	ldrh	r3, [r7, #6]
 8002678:	b2db      	uxtb	r3, r3
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff ffc4 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8002680:	887b      	ldrh	r3, [r7, #2]
 8002682:	0a1b      	lsrs	r3, r3, #8
 8002684:	b29b      	uxth	r3, r3
 8002686:	b2db      	uxtb	r3, r3
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff ffbd 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 800268e:	887b      	ldrh	r3, [r7, #2]
 8002690:	b2db      	uxtb	r3, r3
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff ffb8 	bl	8002608 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8002698:	202b      	movs	r0, #43	; 0x2b
 800269a:	f7ff ff97 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 800269e:	88bb      	ldrh	r3, [r7, #4]
 80026a0:	0a1b      	lsrs	r3, r3, #8
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff ffae 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80026ac:	88bb      	ldrh	r3, [r7, #4]
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff ffa9 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80026b6:	883b      	ldrh	r3, [r7, #0]
 80026b8:	0a1b      	lsrs	r3, r3, #8
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff ffa2 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80026c4:	883b      	ldrh	r3, [r7, #0]
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff ff9d 	bl	8002608 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80026ce:	202c      	movs	r0, #44	; 0x2c
 80026d0:	f7ff ff7c 	bl	80025cc <ILI9341_Write_Command>
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd90      	pop	{r4, r7, pc}

080026dc <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80026e0:	2200      	movs	r2, #0
 80026e2:	2120      	movs	r1, #32
 80026e4:	480a      	ldr	r0, [pc, #40]	; (8002710 <ILI9341_Reset+0x34>)
 80026e6:	f004 f97d 	bl	80069e4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80026ea:	20c8      	movs	r0, #200	; 0xc8
 80026ec:	f003 fe90 	bl	8006410 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80026f0:	2200      	movs	r2, #0
 80026f2:	2110      	movs	r1, #16
 80026f4:	4806      	ldr	r0, [pc, #24]	; (8002710 <ILI9341_Reset+0x34>)
 80026f6:	f004 f975 	bl	80069e4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80026fa:	20c8      	movs	r0, #200	; 0xc8
 80026fc:	f003 fe88 	bl	8006410 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8002700:	2201      	movs	r2, #1
 8002702:	2120      	movs	r1, #32
 8002704:	4802      	ldr	r0, [pc, #8]	; (8002710 <ILI9341_Reset+0x34>)
 8002706:	f004 f96d 	bl	80069e4 <HAL_GPIO_WritePin>
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40021000 	.word	0x40021000

08002714 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 800271e:	79fb      	ldrb	r3, [r7, #7]
 8002720:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8002722:	2036      	movs	r0, #54	; 0x36
 8002724:	f7ff ff52 	bl	80025cc <ILI9341_Write_Command>
HAL_Delay(1);
 8002728:	2001      	movs	r0, #1
 800272a:	f003 fe71 	bl	8006410 <HAL_Delay>
	
switch(screen_rotation) 
 800272e:	7bfb      	ldrb	r3, [r7, #15]
 8002730:	2b03      	cmp	r3, #3
 8002732:	d837      	bhi.n	80027a4 <ILI9341_Set_Rotation+0x90>
 8002734:	a201      	add	r2, pc, #4	; (adr r2, 800273c <ILI9341_Set_Rotation+0x28>)
 8002736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800273a:	bf00      	nop
 800273c:	0800274d 	.word	0x0800274d
 8002740:	08002763 	.word	0x08002763
 8002744:	08002779 	.word	0x08002779
 8002748:	0800278f 	.word	0x0800278f
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 800274c:	2048      	movs	r0, #72	; 0x48
 800274e:	f7ff ff5b 	bl	8002608 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8002752:	4b17      	ldr	r3, [pc, #92]	; (80027b0 <ILI9341_Set_Rotation+0x9c>)
 8002754:	22f0      	movs	r2, #240	; 0xf0
 8002756:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8002758:	4b16      	ldr	r3, [pc, #88]	; (80027b4 <ILI9341_Set_Rotation+0xa0>)
 800275a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800275e:	801a      	strh	r2, [r3, #0]
			break;
 8002760:	e021      	b.n	80027a6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8002762:	2028      	movs	r0, #40	; 0x28
 8002764:	f7ff ff50 	bl	8002608 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8002768:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <ILI9341_Set_Rotation+0x9c>)
 800276a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800276e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8002770:	4b10      	ldr	r3, [pc, #64]	; (80027b4 <ILI9341_Set_Rotation+0xa0>)
 8002772:	22f0      	movs	r2, #240	; 0xf0
 8002774:	801a      	strh	r2, [r3, #0]
			break;
 8002776:	e016      	b.n	80027a6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8002778:	2088      	movs	r0, #136	; 0x88
 800277a:	f7ff ff45 	bl	8002608 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 800277e:	4b0c      	ldr	r3, [pc, #48]	; (80027b0 <ILI9341_Set_Rotation+0x9c>)
 8002780:	22f0      	movs	r2, #240	; 0xf0
 8002782:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8002784:	4b0b      	ldr	r3, [pc, #44]	; (80027b4 <ILI9341_Set_Rotation+0xa0>)
 8002786:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800278a:	801a      	strh	r2, [r3, #0]
			break;
 800278c:	e00b      	b.n	80027a6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 800278e:	20e8      	movs	r0, #232	; 0xe8
 8002790:	f7ff ff3a 	bl	8002608 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8002794:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <ILI9341_Set_Rotation+0x9c>)
 8002796:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800279a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800279c:	4b05      	ldr	r3, [pc, #20]	; (80027b4 <ILI9341_Set_Rotation+0xa0>)
 800279e:	22f0      	movs	r2, #240	; 0xf0
 80027a0:	801a      	strh	r2, [r3, #0]
			break;
 80027a2:	e000      	b.n	80027a6 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80027a4:	bf00      	nop
	}
}
 80027a6:	bf00      	nop
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	2000000a 	.word	0x2000000a
 80027b4:	20000008 	.word	0x20000008

080027b8 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80027bc:	2201      	movs	r2, #1
 80027be:	2120      	movs	r1, #32
 80027c0:	4802      	ldr	r0, [pc, #8]	; (80027cc <ILI9341_Enable+0x14>)
 80027c2:	f004 f90f 	bl	80069e4 <HAL_GPIO_WritePin>
}
 80027c6:	bf00      	nop
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	40021000 	.word	0x40021000

080027d0 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80027d4:	f7ff fff0 	bl	80027b8 <ILI9341_Enable>
ILI9341_SPI_Init();
 80027d8:	f7ff feda 	bl	8002590 <ILI9341_SPI_Init>
ILI9341_Reset();
 80027dc:	f7ff ff7e 	bl	80026dc <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 80027e0:	2001      	movs	r0, #1
 80027e2:	f7ff fef3 	bl	80025cc <ILI9341_Write_Command>
HAL_Delay(1000);
 80027e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027ea:	f003 fe11 	bl	8006410 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 80027ee:	20cb      	movs	r0, #203	; 0xcb
 80027f0:	f7ff feec 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 80027f4:	2039      	movs	r0, #57	; 0x39
 80027f6:	f7ff ff07 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 80027fa:	202c      	movs	r0, #44	; 0x2c
 80027fc:	f7ff ff04 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8002800:	2000      	movs	r0, #0
 8002802:	f7ff ff01 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8002806:	2034      	movs	r0, #52	; 0x34
 8002808:	f7ff fefe 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 800280c:	2002      	movs	r0, #2
 800280e:	f7ff fefb 	bl	8002608 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8002812:	20cf      	movs	r0, #207	; 0xcf
 8002814:	f7ff feda 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002818:	2000      	movs	r0, #0
 800281a:	f7ff fef5 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 800281e:	20c1      	movs	r0, #193	; 0xc1
 8002820:	f7ff fef2 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8002824:	2030      	movs	r0, #48	; 0x30
 8002826:	f7ff feef 	bl	8002608 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800282a:	20e8      	movs	r0, #232	; 0xe8
 800282c:	f7ff fece 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8002830:	2085      	movs	r0, #133	; 0x85
 8002832:	f7ff fee9 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8002836:	2000      	movs	r0, #0
 8002838:	f7ff fee6 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 800283c:	2078      	movs	r0, #120	; 0x78
 800283e:	f7ff fee3 	bl	8002608 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8002842:	20ea      	movs	r0, #234	; 0xea
 8002844:	f7ff fec2 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002848:	2000      	movs	r0, #0
 800284a:	f7ff fedd 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800284e:	2000      	movs	r0, #0
 8002850:	f7ff feda 	bl	8002608 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8002854:	20ed      	movs	r0, #237	; 0xed
 8002856:	f7ff feb9 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800285a:	2064      	movs	r0, #100	; 0x64
 800285c:	f7ff fed4 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002860:	2003      	movs	r0, #3
 8002862:	f7ff fed1 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8002866:	2012      	movs	r0, #18
 8002868:	f7ff fece 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 800286c:	2081      	movs	r0, #129	; 0x81
 800286e:	f7ff fecb 	bl	8002608 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8002872:	20f7      	movs	r0, #247	; 0xf7
 8002874:	f7ff feaa 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8002878:	2020      	movs	r0, #32
 800287a:	f7ff fec5 	bl	8002608 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 800287e:	20c0      	movs	r0, #192	; 0xc0
 8002880:	f7ff fea4 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8002884:	2023      	movs	r0, #35	; 0x23
 8002886:	f7ff febf 	bl	8002608 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 800288a:	20c1      	movs	r0, #193	; 0xc1
 800288c:	f7ff fe9e 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8002890:	2010      	movs	r0, #16
 8002892:	f7ff feb9 	bl	8002608 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8002896:	20c5      	movs	r0, #197	; 0xc5
 8002898:	f7ff fe98 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 800289c:	203e      	movs	r0, #62	; 0x3e
 800289e:	f7ff feb3 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80028a2:	2028      	movs	r0, #40	; 0x28
 80028a4:	f7ff feb0 	bl	8002608 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80028a8:	20c7      	movs	r0, #199	; 0xc7
 80028aa:	f7ff fe8f 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80028ae:	2086      	movs	r0, #134	; 0x86
 80028b0:	f7ff feaa 	bl	8002608 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80028b4:	2036      	movs	r0, #54	; 0x36
 80028b6:	f7ff fe89 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80028ba:	2048      	movs	r0, #72	; 0x48
 80028bc:	f7ff fea4 	bl	8002608 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80028c0:	203a      	movs	r0, #58	; 0x3a
 80028c2:	f7ff fe83 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80028c6:	2055      	movs	r0, #85	; 0x55
 80028c8:	f7ff fe9e 	bl	8002608 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80028cc:	20b1      	movs	r0, #177	; 0xb1
 80028ce:	f7ff fe7d 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80028d2:	2000      	movs	r0, #0
 80028d4:	f7ff fe98 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 80028d8:	2018      	movs	r0, #24
 80028da:	f7ff fe95 	bl	8002608 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 80028de:	20b6      	movs	r0, #182	; 0xb6
 80028e0:	f7ff fe74 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 80028e4:	2008      	movs	r0, #8
 80028e6:	f7ff fe8f 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 80028ea:	2082      	movs	r0, #130	; 0x82
 80028ec:	f7ff fe8c 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 80028f0:	2027      	movs	r0, #39	; 0x27
 80028f2:	f7ff fe89 	bl	8002608 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 80028f6:	20f2      	movs	r0, #242	; 0xf2
 80028f8:	f7ff fe68 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80028fc:	2000      	movs	r0, #0
 80028fe:	f7ff fe83 	bl	8002608 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8002902:	2026      	movs	r0, #38	; 0x26
 8002904:	f7ff fe62 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8002908:	2001      	movs	r0, #1
 800290a:	f7ff fe7d 	bl	8002608 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 800290e:	20e0      	movs	r0, #224	; 0xe0
 8002910:	f7ff fe5c 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8002914:	200f      	movs	r0, #15
 8002916:	f7ff fe77 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800291a:	2031      	movs	r0, #49	; 0x31
 800291c:	f7ff fe74 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8002920:	202b      	movs	r0, #43	; 0x2b
 8002922:	f7ff fe71 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8002926:	200c      	movs	r0, #12
 8002928:	f7ff fe6e 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800292c:	200e      	movs	r0, #14
 800292e:	f7ff fe6b 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8002932:	2008      	movs	r0, #8
 8002934:	f7ff fe68 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8002938:	204e      	movs	r0, #78	; 0x4e
 800293a:	f7ff fe65 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 800293e:	20f1      	movs	r0, #241	; 0xf1
 8002940:	f7ff fe62 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8002944:	2037      	movs	r0, #55	; 0x37
 8002946:	f7ff fe5f 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 800294a:	2007      	movs	r0, #7
 800294c:	f7ff fe5c 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8002950:	2010      	movs	r0, #16
 8002952:	f7ff fe59 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002956:	2003      	movs	r0, #3
 8002958:	f7ff fe56 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800295c:	200e      	movs	r0, #14
 800295e:	f7ff fe53 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8002962:	2009      	movs	r0, #9
 8002964:	f7ff fe50 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8002968:	2000      	movs	r0, #0
 800296a:	f7ff fe4d 	bl	8002608 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 800296e:	20e1      	movs	r0, #225	; 0xe1
 8002970:	f7ff fe2c 	bl	80025cc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002974:	2000      	movs	r0, #0
 8002976:	f7ff fe47 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800297a:	200e      	movs	r0, #14
 800297c:	f7ff fe44 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8002980:	2014      	movs	r0, #20
 8002982:	f7ff fe41 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002986:	2003      	movs	r0, #3
 8002988:	f7ff fe3e 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 800298c:	2011      	movs	r0, #17
 800298e:	f7ff fe3b 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8002992:	2007      	movs	r0, #7
 8002994:	f7ff fe38 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8002998:	2031      	movs	r0, #49	; 0x31
 800299a:	f7ff fe35 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 800299e:	20c1      	movs	r0, #193	; 0xc1
 80029a0:	f7ff fe32 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 80029a4:	2048      	movs	r0, #72	; 0x48
 80029a6:	f7ff fe2f 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80029aa:	2008      	movs	r0, #8
 80029ac:	f7ff fe2c 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80029b0:	200f      	movs	r0, #15
 80029b2:	f7ff fe29 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80029b6:	200c      	movs	r0, #12
 80029b8:	f7ff fe26 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80029bc:	2031      	movs	r0, #49	; 0x31
 80029be:	f7ff fe23 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 80029c2:	2036      	movs	r0, #54	; 0x36
 80029c4:	f7ff fe20 	bl	8002608 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80029c8:	200f      	movs	r0, #15
 80029ca:	f7ff fe1d 	bl	8002608 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 80029ce:	2011      	movs	r0, #17
 80029d0:	f7ff fdfc 	bl	80025cc <ILI9341_Write_Command>
HAL_Delay(120);
 80029d4:	2078      	movs	r0, #120	; 0x78
 80029d6:	f003 fd1b 	bl	8006410 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 80029da:	2029      	movs	r0, #41	; 0x29
 80029dc:	f7ff fdf6 	bl	80025cc <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 80029e0:	2003      	movs	r0, #3
 80029e2:	f7ff fe97 	bl	8002714 <ILI9341_Set_Rotation>

HAL_Delay(10);
 80029e6:	200a      	movs	r0, #10
 80029e8:	f003 fd12 	bl	8006410 <HAL_Delay>
//
}
 80029ec:	bf00      	nop
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 80029f0:	b5b0      	push	{r4, r5, r7, lr}
 80029f2:	b08c      	sub	sp, #48	; 0x30
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	4603      	mov	r3, r0
 80029f8:	6039      	str	r1, [r7, #0]
 80029fa:	80fb      	strh	r3, [r7, #6]
 80029fc:	466b      	mov	r3, sp
 80029fe:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8002a00:	2300      	movs	r3, #0
 8002a02:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a0c:	d202      	bcs.n	8002a14 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	627b      	str	r3, [r7, #36]	; 0x24
 8002a12:	e002      	b.n	8002a1a <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8002a14:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002a18:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	2140      	movs	r1, #64	; 0x40
 8002a1e:	483d      	ldr	r0, [pc, #244]	; (8002b14 <ILI9341_Draw_Colour_Burst+0x124>)
 8002a20:	f003 ffe0 	bl	80069e4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002a24:	2200      	movs	r2, #0
 8002a26:	2110      	movs	r1, #16
 8002a28:	483a      	ldr	r0, [pc, #232]	; (8002b14 <ILI9341_Draw_Colour_Burst+0x124>)
 8002a2a:	f003 ffdb 	bl	80069e4 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8002a2e:	88fb      	ldrh	r3, [r7, #6]
 8002a30:	0a1b      	lsrs	r3, r3, #8
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8002a38:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002a3a:	4623      	mov	r3, r4
 8002a3c:	3b01      	subs	r3, #1
 8002a3e:	61fb      	str	r3, [r7, #28]
 8002a40:	4620      	mov	r0, r4
 8002a42:	f04f 0100 	mov.w	r1, #0
 8002a46:	f04f 0200 	mov.w	r2, #0
 8002a4a:	f04f 0300 	mov.w	r3, #0
 8002a4e:	00cb      	lsls	r3, r1, #3
 8002a50:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002a54:	00c2      	lsls	r2, r0, #3
 8002a56:	4620      	mov	r0, r4
 8002a58:	f04f 0100 	mov.w	r1, #0
 8002a5c:	f04f 0200 	mov.w	r2, #0
 8002a60:	f04f 0300 	mov.w	r3, #0
 8002a64:	00cb      	lsls	r3, r1, #3
 8002a66:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002a6a:	00c2      	lsls	r2, r0, #3
 8002a6c:	1de3      	adds	r3, r4, #7
 8002a6e:	08db      	lsrs	r3, r3, #3
 8002a70:	00db      	lsls	r3, r3, #3
 8002a72:	ebad 0d03 	sub.w	sp, sp, r3
 8002a76:	466b      	mov	r3, sp
 8002a78:	3300      	adds	r3, #0
 8002a7a:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a80:	e00e      	b.n	8002aa0 <ILI9341_Draw_Colour_Burst+0xb0>
	{
		burst_buffer[j] = 	chifted;
 8002a82:	69ba      	ldr	r2, [r7, #24]
 8002a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a86:	4413      	add	r3, r2
 8002a88:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002a8c:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8002a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a90:	3301      	adds	r3, #1
 8002a92:	88fa      	ldrh	r2, [r7, #6]
 8002a94:	b2d1      	uxtb	r1, r2
 8002a96:	69ba      	ldr	r2, [r7, #24]
 8002a98:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8002a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a9c:	3302      	adds	r3, #2
 8002a9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aa0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d3ec      	bcc.n	8002a82 <ILI9341_Draw_Colour_Burst+0x92>
	}

uint32_t Sending_Size = Size*2;
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ab6:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002abc:	fbb3 f2f2 	udiv	r2, r3, r2
 8002ac0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ac2:	fb01 f202 	mul.w	r2, r1, r2
 8002ac6:	1a9b      	subs	r3, r3, r2
 8002ac8:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d010      	beq.n	8002af2 <ILI9341_Draw_Colour_Burst+0x102>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ad4:	e009      	b.n	8002aea <ILI9341_Draw_Colour_Burst+0xfa>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8002ad6:	69b9      	ldr	r1, [r7, #24]
 8002ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	230a      	movs	r3, #10
 8002ade:	480e      	ldr	r0, [pc, #56]	; (8002b18 <ILI9341_Draw_Colour_Burst+0x128>)
 8002ae0:	f008 fcbb 	bl	800b45a <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8002ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002aea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d3f1      	bcc.n	8002ad6 <ILI9341_Draw_Colour_Burst+0xe6>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8002af2:	69b9      	ldr	r1, [r7, #24]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	230a      	movs	r3, #10
 8002afa:	4807      	ldr	r0, [pc, #28]	; (8002b18 <ILI9341_Draw_Colour_Burst+0x128>)
 8002afc:	f008 fcad 	bl	800b45a <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002b00:	2201      	movs	r2, #1
 8002b02:	2110      	movs	r1, #16
 8002b04:	4803      	ldr	r0, [pc, #12]	; (8002b14 <ILI9341_Draw_Colour_Burst+0x124>)
 8002b06:	f003 ff6d 	bl	80069e4 <HAL_GPIO_WritePin>
 8002b0a:	46ad      	mov	sp, r5
}
 8002b0c:	bf00      	nop
 8002b0e:	3730      	adds	r7, #48	; 0x30
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bdb0      	pop	{r4, r5, r7, pc}
 8002b14:	40021000 	.word	0x40021000
 8002b18:	200003b4 	.word	0x200003b4

08002b1c <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8002b26:	4b0e      	ldr	r3, [pc, #56]	; (8002b60 <ILI9341_Fill_Screen+0x44>)
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	4b0d      	ldr	r3, [pc, #52]	; (8002b64 <ILI9341_Fill_Screen+0x48>)
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	2100      	movs	r1, #0
 8002b34:	2000      	movs	r0, #0
 8002b36:	f7ff fd85 	bl	8002644 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8002b3a:	4b09      	ldr	r3, [pc, #36]	; (8002b60 <ILI9341_Fill_Screen+0x44>)
 8002b3c:	881b      	ldrh	r3, [r3, #0]
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	461a      	mov	r2, r3
 8002b42:	4b08      	ldr	r3, [pc, #32]	; (8002b64 <ILI9341_Fill_Screen+0x48>)
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	fb03 f302 	mul.w	r3, r3, r2
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	88fb      	ldrh	r3, [r7, #6]
 8002b50:	4611      	mov	r1, r2
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7ff ff4c 	bl	80029f0 <ILI9341_Draw_Colour_Burst>
}
 8002b58:	bf00      	nop
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	2000000a 	.word	0x2000000a
 8002b64:	20000008 	.word	0x20000008

08002b68 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	80fb      	strh	r3, [r7, #6]
 8002b72:	460b      	mov	r3, r1
 8002b74:	80bb      	strh	r3, [r7, #4]
 8002b76:	4613      	mov	r3, r2
 8002b78:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8002b7a:	4b5b      	ldr	r3, [pc, #364]	; (8002ce8 <ILI9341_Draw_Pixel+0x180>)
 8002b7c:	881b      	ldrh	r3, [r3, #0]
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	88fa      	ldrh	r2, [r7, #6]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	f080 80ac 	bcs.w	8002ce0 <ILI9341_Draw_Pixel+0x178>
 8002b88:	4b58      	ldr	r3, [pc, #352]	; (8002cec <ILI9341_Draw_Pixel+0x184>)
 8002b8a:	881b      	ldrh	r3, [r3, #0]
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	88ba      	ldrh	r2, [r7, #4]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	f080 80a5 	bcs.w	8002ce0 <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002b96:	2200      	movs	r2, #0
 8002b98:	2140      	movs	r1, #64	; 0x40
 8002b9a:	4855      	ldr	r0, [pc, #340]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002b9c:	f003 ff22 	bl	80069e4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	2110      	movs	r1, #16
 8002ba4:	4852      	ldr	r0, [pc, #328]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002ba6:	f003 ff1d 	bl	80069e4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8002baa:	202a      	movs	r0, #42	; 0x2a
 8002bac:	f7ff fcfc 	bl	80025a8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	2140      	movs	r1, #64	; 0x40
 8002bb4:	484e      	ldr	r0, [pc, #312]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002bb6:	f003 ff15 	bl	80069e4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8002bba:	2201      	movs	r2, #1
 8002bbc:	2110      	movs	r1, #16
 8002bbe:	484c      	ldr	r0, [pc, #304]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002bc0:	f003 ff10 	bl	80069e4 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	2110      	movs	r1, #16
 8002bc8:	4849      	ldr	r0, [pc, #292]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002bca:	f003 ff0b 	bl	80069e4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8002bce:	88fb      	ldrh	r3, [r7, #6]
 8002bd0:	0a1b      	lsrs	r3, r3, #8
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	753b      	strb	r3, [r7, #20]
 8002bd8:	88fb      	ldrh	r3, [r7, #6]
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	757b      	strb	r3, [r7, #21]
 8002bde:	88fb      	ldrh	r3, [r7, #6]
 8002be0:	3301      	adds	r3, #1
 8002be2:	121b      	asrs	r3, r3, #8
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	75bb      	strb	r3, [r7, #22]
 8002be8:	88fb      	ldrh	r3, [r7, #6]
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	3301      	adds	r3, #1
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8002bf2:	f107 0114 	add.w	r1, r7, #20
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	2204      	movs	r2, #4
 8002bfa:	483e      	ldr	r0, [pc, #248]	; (8002cf4 <ILI9341_Draw_Pixel+0x18c>)
 8002bfc:	f008 fc2d 	bl	800b45a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002c00:	2201      	movs	r2, #1
 8002c02:	2110      	movs	r1, #16
 8002c04:	483a      	ldr	r0, [pc, #232]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002c06:	f003 feed 	bl	80069e4 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2140      	movs	r1, #64	; 0x40
 8002c0e:	4838      	ldr	r0, [pc, #224]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002c10:	f003 fee8 	bl	80069e4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002c14:	2200      	movs	r2, #0
 8002c16:	2110      	movs	r1, #16
 8002c18:	4835      	ldr	r0, [pc, #212]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002c1a:	f003 fee3 	bl	80069e4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8002c1e:	202b      	movs	r0, #43	; 0x2b
 8002c20:	f7ff fcc2 	bl	80025a8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8002c24:	2201      	movs	r2, #1
 8002c26:	2140      	movs	r1, #64	; 0x40
 8002c28:	4831      	ldr	r0, [pc, #196]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002c2a:	f003 fedb 	bl	80069e4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8002c2e:	2201      	movs	r2, #1
 8002c30:	2110      	movs	r1, #16
 8002c32:	482f      	ldr	r0, [pc, #188]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002c34:	f003 fed6 	bl	80069e4 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002c38:	2200      	movs	r2, #0
 8002c3a:	2110      	movs	r1, #16
 8002c3c:	482c      	ldr	r0, [pc, #176]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002c3e:	f003 fed1 	bl	80069e4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8002c42:	88bb      	ldrh	r3, [r7, #4]
 8002c44:	0a1b      	lsrs	r3, r3, #8
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	743b      	strb	r3, [r7, #16]
 8002c4c:	88bb      	ldrh	r3, [r7, #4]
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	747b      	strb	r3, [r7, #17]
 8002c52:	88bb      	ldrh	r3, [r7, #4]
 8002c54:	3301      	adds	r3, #1
 8002c56:	121b      	asrs	r3, r3, #8
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	74bb      	strb	r3, [r7, #18]
 8002c5c:	88bb      	ldrh	r3, [r7, #4]
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	3301      	adds	r3, #1
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8002c66:	f107 0110 	add.w	r1, r7, #16
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	2204      	movs	r2, #4
 8002c6e:	4821      	ldr	r0, [pc, #132]	; (8002cf4 <ILI9341_Draw_Pixel+0x18c>)
 8002c70:	f008 fbf3 	bl	800b45a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002c74:	2201      	movs	r2, #1
 8002c76:	2110      	movs	r1, #16
 8002c78:	481d      	ldr	r0, [pc, #116]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002c7a:	f003 feb3 	bl	80069e4 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002c7e:	2200      	movs	r2, #0
 8002c80:	2140      	movs	r1, #64	; 0x40
 8002c82:	481b      	ldr	r0, [pc, #108]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002c84:	f003 feae 	bl	80069e4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002c88:	2200      	movs	r2, #0
 8002c8a:	2110      	movs	r1, #16
 8002c8c:	4818      	ldr	r0, [pc, #96]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002c8e:	f003 fea9 	bl	80069e4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8002c92:	202c      	movs	r0, #44	; 0x2c
 8002c94:	f7ff fc88 	bl	80025a8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8002c98:	2201      	movs	r2, #1
 8002c9a:	2140      	movs	r1, #64	; 0x40
 8002c9c:	4814      	ldr	r0, [pc, #80]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002c9e:	f003 fea1 	bl	80069e4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	2110      	movs	r1, #16
 8002ca6:	4812      	ldr	r0, [pc, #72]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002ca8:	f003 fe9c 	bl	80069e4 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002cac:	2200      	movs	r2, #0
 8002cae:	2110      	movs	r1, #16
 8002cb0:	480f      	ldr	r0, [pc, #60]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002cb2:	f003 fe97 	bl	80069e4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8002cb6:	887b      	ldrh	r3, [r7, #2]
 8002cb8:	0a1b      	lsrs	r3, r3, #8
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	733b      	strb	r3, [r7, #12]
 8002cc0:	887b      	ldrh	r3, [r7, #2]
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8002cc6:	f107 010c 	add.w	r1, r7, #12
 8002cca:	2301      	movs	r3, #1
 8002ccc:	2202      	movs	r2, #2
 8002cce:	4809      	ldr	r0, [pc, #36]	; (8002cf4 <ILI9341_Draw_Pixel+0x18c>)
 8002cd0:	f008 fbc3 	bl	800b45a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	2110      	movs	r1, #16
 8002cd8:	4805      	ldr	r0, [pc, #20]	; (8002cf0 <ILI9341_Draw_Pixel+0x188>)
 8002cda:	f003 fe83 	bl	80069e4 <HAL_GPIO_WritePin>
 8002cde:	e000      	b.n	8002ce2 <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8002ce0:	bf00      	nop
	
}
 8002ce2:	3718      	adds	r7, #24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	2000000a 	.word	0x2000000a
 8002cec:	20000008 	.word	0x20000008
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	200003b4 	.word	0x200003b4

08002cf8 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8002cf8:	b590      	push	{r4, r7, lr}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4604      	mov	r4, r0
 8002d00:	4608      	mov	r0, r1
 8002d02:	4611      	mov	r1, r2
 8002d04:	461a      	mov	r2, r3
 8002d06:	4623      	mov	r3, r4
 8002d08:	80fb      	strh	r3, [r7, #6]
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	80bb      	strh	r3, [r7, #4]
 8002d0e:	460b      	mov	r3, r1
 8002d10:	807b      	strh	r3, [r7, #2]
 8002d12:	4613      	mov	r3, r2
 8002d14:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8002d16:	4b24      	ldr	r3, [pc, #144]	; (8002da8 <ILI9341_Draw_Rectangle+0xb0>)
 8002d18:	881b      	ldrh	r3, [r3, #0]
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	88fa      	ldrh	r2, [r7, #6]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d23d      	bcs.n	8002d9e <ILI9341_Draw_Rectangle+0xa6>
 8002d22:	4b22      	ldr	r3, [pc, #136]	; (8002dac <ILI9341_Draw_Rectangle+0xb4>)
 8002d24:	881b      	ldrh	r3, [r3, #0]
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	88ba      	ldrh	r2, [r7, #4]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d237      	bcs.n	8002d9e <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8002d2e:	88fa      	ldrh	r2, [r7, #6]
 8002d30:	887b      	ldrh	r3, [r7, #2]
 8002d32:	4413      	add	r3, r2
 8002d34:	4a1c      	ldr	r2, [pc, #112]	; (8002da8 <ILI9341_Draw_Rectangle+0xb0>)
 8002d36:	8812      	ldrh	r2, [r2, #0]
 8002d38:	b292      	uxth	r2, r2
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	dd05      	ble.n	8002d4a <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8002d3e:	4b1a      	ldr	r3, [pc, #104]	; (8002da8 <ILI9341_Draw_Rectangle+0xb0>)
 8002d40:	881b      	ldrh	r3, [r3, #0]
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	88fb      	ldrh	r3, [r7, #6]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8002d4a:	88ba      	ldrh	r2, [r7, #4]
 8002d4c:	883b      	ldrh	r3, [r7, #0]
 8002d4e:	4413      	add	r3, r2
 8002d50:	4a16      	ldr	r2, [pc, #88]	; (8002dac <ILI9341_Draw_Rectangle+0xb4>)
 8002d52:	8812      	ldrh	r2, [r2, #0]
 8002d54:	b292      	uxth	r2, r2
 8002d56:	4293      	cmp	r3, r2
 8002d58:	dd05      	ble.n	8002d66 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8002d5a:	4b14      	ldr	r3, [pc, #80]	; (8002dac <ILI9341_Draw_Rectangle+0xb4>)
 8002d5c:	881b      	ldrh	r3, [r3, #0]
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	88bb      	ldrh	r3, [r7, #4]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8002d66:	88fa      	ldrh	r2, [r7, #6]
 8002d68:	887b      	ldrh	r3, [r7, #2]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	b29c      	uxth	r4, r3
 8002d72:	88ba      	ldrh	r2, [r7, #4]
 8002d74:	883b      	ldrh	r3, [r7, #0]
 8002d76:	4413      	add	r3, r2
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	88b9      	ldrh	r1, [r7, #4]
 8002d80:	88f8      	ldrh	r0, [r7, #6]
 8002d82:	4622      	mov	r2, r4
 8002d84:	f7ff fc5e 	bl	8002644 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8002d88:	883b      	ldrh	r3, [r7, #0]
 8002d8a:	887a      	ldrh	r2, [r7, #2]
 8002d8c:	fb02 f303 	mul.w	r3, r2, r3
 8002d90:	461a      	mov	r2, r3
 8002d92:	8b3b      	ldrh	r3, [r7, #24]
 8002d94:	4611      	mov	r1, r2
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7ff fe2a 	bl	80029f0 <ILI9341_Draw_Colour_Burst>
 8002d9c:	e000      	b.n	8002da0 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8002d9e:	bf00      	nop
}
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd90      	pop	{r4, r7, pc}
 8002da6:	bf00      	nop
 8002da8:	2000000a 	.word	0x2000000a
 8002dac:	20000008 	.word	0x20000008

08002db0 <menu>:
MENU_ITEM(Menu_1_1_4, Menu_1_1_1, Menu_1_1_3, NULL_MENU, NULL_MENU, print_all_menu_1_1_menus, toggle_green_led, "Menu-1.1.4");


// -----------------------------------------------------------------------
void menu()
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
	//       
	Menu_SetGenericWriteCallback(Generic_Write);  //    Generic_Write   point in Menu_SetGenericWriteCallback
 8002db6:	4844      	ldr	r0, [pc, #272]	; (8002ec8 <menu+0x118>)
 8002db8:	f000 fc86 	bl	80036c8 <Menu_SetGenericWriteCallback>
	Menu_Navigate(&Menu_1);
 8002dbc:	4843      	ldr	r0, [pc, #268]	; (8002ecc <menu+0x11c>)
 8002dbe:	f000 fc55 	bl	800366c <Menu_Navigate>

	while (1)
	{
		uint8_t pressed_key = getPressKey();
 8002dc2:	f000 fb8b 	bl	80034dc <getPressKey>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	71fb      	strb	r3, [r7, #7]

		if (pressed_key != BUTTON_NOTHING && !flagPressed)
 8002dca:	79fb      	ldrb	r3, [r7, #7]
 8002dcc:	2bff      	cmp	r3, #255	; 0xff
 8002dce:	d06e      	beq.n	8002eae <menu+0xfe>
 8002dd0:	4b3f      	ldr	r3, [pc, #252]	; (8002ed0 <menu+0x120>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	f083 0301 	eor.w	r3, r3, #1
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d067      	beq.n	8002eae <menu+0xfe>
		{
			flagPressed = true;
 8002dde:	4b3c      	ldr	r3, [pc, #240]	; (8002ed0 <menu+0x120>)
 8002de0:	2201      	movs	r2, #1
 8002de2:	701a      	strb	r2, [r3, #0]
			switch(pressed_key)
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	2b04      	cmp	r3, #4
 8002de8:	d85f      	bhi.n	8002eaa <menu+0xfa>
 8002dea:	a201      	add	r2, pc, #4	; (adr r2, 8002df0 <menu+0x40>)
 8002dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df0:	08002e05 	.word	0x08002e05
 8002df4:	08002e15 	.word	0x08002e15
 8002df8:	08002e55 	.word	0x08002e55
 8002dfc:	08002e95 	.word	0x08002e95
 8002e00:	08002ea5 	.word	0x08002ea5
			{
				case BUTTON_LEFT:
					Menu_Navigate(MENU_PARENT);
 8002e04:	f000 fc26 	bl	8003654 <Menu_GetCurrentMenu>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f000 fc2d 	bl	800366c <Menu_Navigate>
					break;
 8002e12:	e04b      	b.n	8002eac <menu+0xfc>

				case BUTTON_UP:
					menu_level_0_position_pointer--;
 8002e14:	4b2f      	ldr	r3, [pc, #188]	; (8002ed4 <menu+0x124>)
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	b2da      	uxtb	r2, r3
 8002e1c:	4b2d      	ldr	r3, [pc, #180]	; (8002ed4 <menu+0x124>)
 8002e1e:	701a      	strb	r2, [r3, #0]
					menu_level_1_A_position_pointer--;
 8002e20:	4b2d      	ldr	r3, [pc, #180]	; (8002ed8 <menu+0x128>)
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b2da      	uxtb	r2, r3
 8002e28:	4b2b      	ldr	r3, [pc, #172]	; (8002ed8 <menu+0x128>)
 8002e2a:	701a      	strb	r2, [r3, #0]
					menu_level_1_B_position_pointer--;
 8002e2c:	4b2b      	ldr	r3, [pc, #172]	; (8002edc <menu+0x12c>)
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	3b01      	subs	r3, #1
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	4b29      	ldr	r3, [pc, #164]	; (8002edc <menu+0x12c>)
 8002e36:	701a      	strb	r2, [r3, #0]
					menu_level_1_C_position_pointer--;
 8002e38:	4b29      	ldr	r3, [pc, #164]	; (8002ee0 <menu+0x130>)
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	b2da      	uxtb	r2, r3
 8002e40:	4b27      	ldr	r3, [pc, #156]	; (8002ee0 <menu+0x130>)
 8002e42:	701a      	strb	r2, [r3, #0]
					Menu_Navigate(MENU_PREVIOUS);
 8002e44:	f000 fc06 	bl	8003654 <Menu_GetCurrentMenu>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 fc0d 	bl	800366c <Menu_Navigate>
					break;
 8002e52:	e02b      	b.n	8002eac <menu+0xfc>

				case BUTTON_DOWN:
					menu_level_0_position_pointer++;
 8002e54:	4b1f      	ldr	r3, [pc, #124]	; (8002ed4 <menu+0x124>)
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	3301      	adds	r3, #1
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	4b1d      	ldr	r3, [pc, #116]	; (8002ed4 <menu+0x124>)
 8002e5e:	701a      	strb	r2, [r3, #0]
					menu_level_1_A_position_pointer++;
 8002e60:	4b1d      	ldr	r3, [pc, #116]	; (8002ed8 <menu+0x128>)
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	3301      	adds	r3, #1
 8002e66:	b2da      	uxtb	r2, r3
 8002e68:	4b1b      	ldr	r3, [pc, #108]	; (8002ed8 <menu+0x128>)
 8002e6a:	701a      	strb	r2, [r3, #0]
					menu_level_1_B_position_pointer++;
 8002e6c:	4b1b      	ldr	r3, [pc, #108]	; (8002edc <menu+0x12c>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	3301      	adds	r3, #1
 8002e72:	b2da      	uxtb	r2, r3
 8002e74:	4b19      	ldr	r3, [pc, #100]	; (8002edc <menu+0x12c>)
 8002e76:	701a      	strb	r2, [r3, #0]
					menu_level_1_C_position_pointer++;
 8002e78:	4b19      	ldr	r3, [pc, #100]	; (8002ee0 <menu+0x130>)
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	b2da      	uxtb	r2, r3
 8002e80:	4b17      	ldr	r3, [pc, #92]	; (8002ee0 <menu+0x130>)
 8002e82:	701a      	strb	r2, [r3, #0]
					Menu_Navigate(MENU_NEXT);
 8002e84:	f000 fbe6 	bl	8003654 <Menu_GetCurrentMenu>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f000 fbed 	bl	800366c <Menu_Navigate>
					break;
 8002e92:	e00b      	b.n	8002eac <menu+0xfc>

				case BUTTON_RIGHT:
					Menu_Navigate(MENU_CHILD);
 8002e94:	f000 fbde 	bl	8003654 <Menu_GetCurrentMenu>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f000 fbe5 	bl	800366c <Menu_Navigate>
					break;
 8002ea2:	e003      	b.n	8002eac <menu+0xfc>

				case BUTTON_SELECT:
					Menu_EnterCurrentItem();
 8002ea4:	f000 fc24 	bl	80036f0 <Menu_EnterCurrentItem>
					break;
 8002ea8:	e000      	b.n	8002eac <menu+0xfc>

			 default:
			  break;
 8002eaa:	bf00      	nop
			switch(pressed_key)
 8002eac:	e00b      	b.n	8002ec6 <menu+0x116>
			}
	   }
	   else if (getPressKey() == BUTTON_NOTHING && flagPressed)
 8002eae:	f000 fb15 	bl	80034dc <getPressKey>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2bff      	cmp	r3, #255	; 0xff
 8002eb6:	d184      	bne.n	8002dc2 <menu+0x12>
 8002eb8:	4b05      	ldr	r3, [pc, #20]	; (8002ed0 <menu+0x120>)
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d080      	beq.n	8002dc2 <menu+0x12>
	   {
		   flagPressed = false;
 8002ec0:	4b03      	ldr	r3, [pc, #12]	; (8002ed0 <menu+0x120>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	701a      	strb	r2, [r3, #0]
	{
 8002ec6:	e77c      	b.n	8002dc2 <menu+0x12>
 8002ec8:	0800360d 	.word	0x0800360d
 8002ecc:	080109c0 	.word	0x080109c0
 8002ed0:	20000328 	.word	0x20000328
 8002ed4:	20000018 	.word	0x20000018
 8002ed8:	20000019 	.word	0x20000019
 8002edc:	2000001a 	.word	0x2000001a
 8002ee0:	2000001b 	.word	0x2000001b

08002ee4 <print_all_top_menu>:
// -----------------------------------------------------------------------
/*
 * Print top menu
 */
void print_all_top_menu(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af02      	add	r7, sp, #8
	menu_level_1_A = false;
 8002eea:	4b2c      	ldr	r3, [pc, #176]	; (8002f9c <print_all_top_menu+0xb8>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	701a      	strb	r2, [r3, #0]
	menu_level_1_B = false;
 8002ef0:	4b2b      	ldr	r3, [pc, #172]	; (8002fa0 <print_all_top_menu+0xbc>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	701a      	strb	r2, [r3, #0]
	menu_level_1_C = false;
 8002ef6:	4b2b      	ldr	r3, [pc, #172]	; (8002fa4 <print_all_top_menu+0xc0>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	701a      	strb	r2, [r3, #0]

	// For print all items menu one time
	if(menu_level_0 == false)
 8002efc:	4b2a      	ldr	r3, [pc, #168]	; (8002fa8 <print_all_top_menu+0xc4>)
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	f083 0301 	eor.w	r3, r3, #1
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d03e      	beq.n	8002f88 <print_all_top_menu+0xa4>
	{
		clean_all_lines_of_menu ();
 8002f0a:	f000 fa23 	bl	8003354 <clean_all_lines_of_menu>

		ILI9341_Draw_Text(main_menus[0], 30, 110, WHITE, 2, BLACK);
 8002f0e:	2300      	movs	r3, #0
 8002f10:	9301      	str	r3, [sp, #4]
 8002f12:	2302      	movs	r3, #2
 8002f14:	9300      	str	r3, [sp, #0]
 8002f16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f1a:	226e      	movs	r2, #110	; 0x6e
 8002f1c:	211e      	movs	r1, #30
 8002f1e:	4823      	ldr	r0, [pc, #140]	; (8002fac <print_all_top_menu+0xc8>)
 8002f20:	f7ff fb08 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(main_menus[1], 30, 130, WHITE, 2, BLACK);
 8002f24:	2300      	movs	r3, #0
 8002f26:	9301      	str	r3, [sp, #4]
 8002f28:	2302      	movs	r3, #2
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f30:	2282      	movs	r2, #130	; 0x82
 8002f32:	211e      	movs	r1, #30
 8002f34:	481e      	ldr	r0, [pc, #120]	; (8002fb0 <print_all_top_menu+0xcc>)
 8002f36:	f7ff fafd 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(main_menus[2], 30, 150, WHITE, 2, BLACK);
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	9301      	str	r3, [sp, #4]
 8002f3e:	2302      	movs	r3, #2
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f46:	2296      	movs	r2, #150	; 0x96
 8002f48:	211e      	movs	r1, #30
 8002f4a:	481a      	ldr	r0, [pc, #104]	; (8002fb4 <print_all_top_menu+0xd0>)
 8002f4c:	f7ff faf2 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(main_menus[3], 30, 170, WHITE, 2, BLACK);
 8002f50:	2300      	movs	r3, #0
 8002f52:	9301      	str	r3, [sp, #4]
 8002f54:	2302      	movs	r3, #2
 8002f56:	9300      	str	r3, [sp, #0]
 8002f58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f5c:	22aa      	movs	r2, #170	; 0xaa
 8002f5e:	211e      	movs	r1, #30
 8002f60:	4815      	ldr	r0, [pc, #84]	; (8002fb8 <print_all_top_menu+0xd4>)
 8002f62:	f7ff fae7 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(main_menus[4], 30, 190, WHITE, 2, BLACK);
 8002f66:	2300      	movs	r3, #0
 8002f68:	9301      	str	r3, [sp, #4]
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	9300      	str	r3, [sp, #0]
 8002f6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f72:	22be      	movs	r2, #190	; 0xbe
 8002f74:	211e      	movs	r1, #30
 8002f76:	4811      	ldr	r0, [pc, #68]	; (8002fbc <print_all_top_menu+0xd8>)
 8002f78:	f7ff fadc 	bl	8002534 <ILI9341_Draw_Text>

		menu_level_0 = true;					// Trigger variable
 8002f7c:	4b0a      	ldr	r3, [pc, #40]	; (8002fa8 <print_all_top_menu+0xc4>)
 8002f7e:	2201      	movs	r2, #1
 8002f80:	701a      	strb	r2, [r3, #0]
		menu_level_0_position_pointer = 1;		// Pointers on item menu always show on first item menu.
 8002f82:	4b0f      	ldr	r3, [pc, #60]	; (8002fc0 <print_all_top_menu+0xdc>)
 8002f84:	2201      	movs	r2, #1
 8002f86:	701a      	strb	r2, [r3, #0]
	}

	// Clear all pointers on menu
	clearn_all_pointers_on_menu();
 8002f88:	f000 fa0a 	bl	80033a0 <clearn_all_pointers_on_menu>
	show_pointer_on_menu_item(&menu_level_0_position_pointer, 5);
 8002f8c:	2105      	movs	r1, #5
 8002f8e:	480c      	ldr	r0, [pc, #48]	; (8002fc0 <print_all_top_menu+0xdc>)
 8002f90:	f000 fa2c 	bl	80033ec <show_pointer_on_menu_item>
}
 8002f94:	bf00      	nop
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	2000032a 	.word	0x2000032a
 8002fa0:	2000032b 	.word	0x2000032b
 8002fa4:	2000032c 	.word	0x2000032c
 8002fa8:	20000329 	.word	0x20000329
 8002fac:	20000020 	.word	0x20000020
 8002fb0:	20000034 	.word	0x20000034
 8002fb4:	20000048 	.word	0x20000048
 8002fb8:	2000005c 	.word	0x2000005c
 8002fbc:	20000070 	.word	0x20000070
 8002fc0:	20000018 	.word	0x20000018

08002fc4 <print_all_menu_level_1_a_communication>:
// -----------------------------------------------------------------------
void print_all_menu_level_1_a_communication(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af02      	add	r7, sp, #8
	menu_level_0 = false;
 8002fca:	4b26      	ldr	r3, [pc, #152]	; (8003064 <print_all_menu_level_1_a_communication+0xa0>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	701a      	strb	r2, [r3, #0]
	menu_level_1_B = false;
 8002fd0:	4b25      	ldr	r3, [pc, #148]	; (8003068 <print_all_menu_level_1_a_communication+0xa4>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	701a      	strb	r2, [r3, #0]
	menu_level_1_C = false;
 8002fd6:	4b25      	ldr	r3, [pc, #148]	; (800306c <print_all_menu_level_1_a_communication+0xa8>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	701a      	strb	r2, [r3, #0]

	// Clear all menu place
	// For print all items menu one time
	if(menu_level_1_A == false)
 8002fdc:	4b24      	ldr	r3, [pc, #144]	; (8003070 <print_all_menu_level_1_a_communication+0xac>)
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	f083 0301 	eor.w	r3, r3, #1
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d033      	beq.n	8003052 <print_all_menu_level_1_a_communication+0x8e>
	{
		clean_all_lines_of_menu ();
 8002fea:	f000 f9b3 	bl	8003354 <clean_all_lines_of_menu>

		ILI9341_Draw_Text(menu_level_1_a_str[0], 30, 110, WHITE, 2, BLACK);
 8002fee:	2300      	movs	r3, #0
 8002ff0:	9301      	str	r3, [sp, #4]
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ffa:	226e      	movs	r2, #110	; 0x6e
 8002ffc:	211e      	movs	r1, #30
 8002ffe:	481d      	ldr	r0, [pc, #116]	; (8003074 <print_all_menu_level_1_a_communication+0xb0>)
 8003000:	f7ff fa98 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(menu_level_1_a_str[1], 30, 130, WHITE, 2, BLACK);
 8003004:	2300      	movs	r3, #0
 8003006:	9301      	str	r3, [sp, #4]
 8003008:	2302      	movs	r3, #2
 800300a:	9300      	str	r3, [sp, #0]
 800300c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003010:	2282      	movs	r2, #130	; 0x82
 8003012:	211e      	movs	r1, #30
 8003014:	4818      	ldr	r0, [pc, #96]	; (8003078 <print_all_menu_level_1_a_communication+0xb4>)
 8003016:	f7ff fa8d 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(menu_level_1_a_str[2], 30, 150, WHITE, 2, BLACK);
 800301a:	2300      	movs	r3, #0
 800301c:	9301      	str	r3, [sp, #4]
 800301e:	2302      	movs	r3, #2
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003026:	2296      	movs	r2, #150	; 0x96
 8003028:	211e      	movs	r1, #30
 800302a:	4814      	ldr	r0, [pc, #80]	; (800307c <print_all_menu_level_1_a_communication+0xb8>)
 800302c:	f7ff fa82 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(menu_level_1_a_str[3], 30, 170, WHITE, 2, BLACK);
 8003030:	2300      	movs	r3, #0
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	2302      	movs	r3, #2
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800303c:	22aa      	movs	r2, #170	; 0xaa
 800303e:	211e      	movs	r1, #30
 8003040:	480f      	ldr	r0, [pc, #60]	; (8003080 <print_all_menu_level_1_a_communication+0xbc>)
 8003042:	f7ff fa77 	bl	8002534 <ILI9341_Draw_Text>

		menu_level_1_A_position_pointer = 1;
 8003046:	4b0f      	ldr	r3, [pc, #60]	; (8003084 <print_all_menu_level_1_a_communication+0xc0>)
 8003048:	2201      	movs	r2, #1
 800304a:	701a      	strb	r2, [r3, #0]
		menu_level_1_A = true;
 800304c:	4b08      	ldr	r3, [pc, #32]	; (8003070 <print_all_menu_level_1_a_communication+0xac>)
 800304e:	2201      	movs	r2, #1
 8003050:	701a      	strb	r2, [r3, #0]
	}

	// Clear all pointers on menu
	clearn_all_pointers_on_menu();
 8003052:	f000 f9a5 	bl	80033a0 <clearn_all_pointers_on_menu>
	show_pointer_on_menu_item(&menu_level_1_A_position_pointer, 4);
 8003056:	2104      	movs	r1, #4
 8003058:	480a      	ldr	r0, [pc, #40]	; (8003084 <print_all_menu_level_1_a_communication+0xc0>)
 800305a:	f000 f9c7 	bl	80033ec <show_pointer_on_menu_item>
}
 800305e:	bf00      	nop
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	20000329 	.word	0x20000329
 8003068:	2000032b 	.word	0x2000032b
 800306c:	2000032c 	.word	0x2000032c
 8003070:	2000032a 	.word	0x2000032a
 8003074:	20000084 	.word	0x20000084
 8003078:	20000098 	.word	0x20000098
 800307c:	200000ac 	.word	0x200000ac
 8003080:	200000c0 	.word	0x200000c0
 8003084:	20000019 	.word	0x20000019

08003088 <print_all_menu_level_1_b_sensors>:
// -----------------------------------------------------------------------
void print_all_menu_level_1_b_sensors(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af02      	add	r7, sp, #8

	menu_level_0 = false;
 800308e:	4b31      	ldr	r3, [pc, #196]	; (8003154 <print_all_menu_level_1_b_sensors+0xcc>)
 8003090:	2200      	movs	r2, #0
 8003092:	701a      	strb	r2, [r3, #0]
	menu_level_1_A = false;
 8003094:	4b30      	ldr	r3, [pc, #192]	; (8003158 <print_all_menu_level_1_b_sensors+0xd0>)
 8003096:	2200      	movs	r2, #0
 8003098:	701a      	strb	r2, [r3, #0]
	menu_level_1_C = false;
 800309a:	4b30      	ldr	r3, [pc, #192]	; (800315c <print_all_menu_level_1_b_sensors+0xd4>)
 800309c:	2200      	movs	r2, #0
 800309e:	701a      	strb	r2, [r3, #0]

	// For print all items menu one time
	if(menu_level_1_B == false)
 80030a0:	4b2f      	ldr	r3, [pc, #188]	; (8003160 <print_all_menu_level_1_b_sensors+0xd8>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	f083 0301 	eor.w	r3, r3, #1
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d049      	beq.n	8003142 <print_all_menu_level_1_b_sensors+0xba>
	{
		clean_all_lines_of_menu ();
 80030ae:	f000 f951 	bl	8003354 <clean_all_lines_of_menu>

		ILI9341_Draw_Text(menu_level_1_b_str[0], 30, 110, WHITE, 2, BLACK);
 80030b2:	2300      	movs	r3, #0
 80030b4:	9301      	str	r3, [sp, #4]
 80030b6:	2302      	movs	r3, #2
 80030b8:	9300      	str	r3, [sp, #0]
 80030ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030be:	226e      	movs	r2, #110	; 0x6e
 80030c0:	211e      	movs	r1, #30
 80030c2:	4828      	ldr	r0, [pc, #160]	; (8003164 <print_all_menu_level_1_b_sensors+0xdc>)
 80030c4:	f7ff fa36 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(menu_level_1_b_str[1], 30, 130, WHITE, 2, BLACK);
 80030c8:	2300      	movs	r3, #0
 80030ca:	9301      	str	r3, [sp, #4]
 80030cc:	2302      	movs	r3, #2
 80030ce:	9300      	str	r3, [sp, #0]
 80030d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030d4:	2282      	movs	r2, #130	; 0x82
 80030d6:	211e      	movs	r1, #30
 80030d8:	4823      	ldr	r0, [pc, #140]	; (8003168 <print_all_menu_level_1_b_sensors+0xe0>)
 80030da:	f7ff fa2b 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(menu_level_1_b_str[2], 30, 150, WHITE, 2, BLACK);
 80030de:	2300      	movs	r3, #0
 80030e0:	9301      	str	r3, [sp, #4]
 80030e2:	2302      	movs	r3, #2
 80030e4:	9300      	str	r3, [sp, #0]
 80030e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030ea:	2296      	movs	r2, #150	; 0x96
 80030ec:	211e      	movs	r1, #30
 80030ee:	481f      	ldr	r0, [pc, #124]	; (800316c <print_all_menu_level_1_b_sensors+0xe4>)
 80030f0:	f7ff fa20 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(menu_level_1_b_str[3], 30, 170, WHITE, 2, BLACK);
 80030f4:	2300      	movs	r3, #0
 80030f6:	9301      	str	r3, [sp, #4]
 80030f8:	2302      	movs	r3, #2
 80030fa:	9300      	str	r3, [sp, #0]
 80030fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003100:	22aa      	movs	r2, #170	; 0xaa
 8003102:	211e      	movs	r1, #30
 8003104:	481a      	ldr	r0, [pc, #104]	; (8003170 <print_all_menu_level_1_b_sensors+0xe8>)
 8003106:	f7ff fa15 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(menu_level_1_b_str[4], 30, 190, WHITE, 2, BLACK);
 800310a:	2300      	movs	r3, #0
 800310c:	9301      	str	r3, [sp, #4]
 800310e:	2302      	movs	r3, #2
 8003110:	9300      	str	r3, [sp, #0]
 8003112:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003116:	22be      	movs	r2, #190	; 0xbe
 8003118:	211e      	movs	r1, #30
 800311a:	4816      	ldr	r0, [pc, #88]	; (8003174 <print_all_menu_level_1_b_sensors+0xec>)
 800311c:	f7ff fa0a 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(menu_level_1_b_str[5], 30, 210, WHITE, 2, BLACK);
 8003120:	2300      	movs	r3, #0
 8003122:	9301      	str	r3, [sp, #4]
 8003124:	2302      	movs	r3, #2
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800312c:	22d2      	movs	r2, #210	; 0xd2
 800312e:	211e      	movs	r1, #30
 8003130:	4811      	ldr	r0, [pc, #68]	; (8003178 <print_all_menu_level_1_b_sensors+0xf0>)
 8003132:	f7ff f9ff 	bl	8002534 <ILI9341_Draw_Text>

		menu_level_1_B_position_pointer = 1;
 8003136:	4b11      	ldr	r3, [pc, #68]	; (800317c <print_all_menu_level_1_b_sensors+0xf4>)
 8003138:	2201      	movs	r2, #1
 800313a:	701a      	strb	r2, [r3, #0]
		menu_level_1_B = true;
 800313c:	4b08      	ldr	r3, [pc, #32]	; (8003160 <print_all_menu_level_1_b_sensors+0xd8>)
 800313e:	2201      	movs	r2, #1
 8003140:	701a      	strb	r2, [r3, #0]
	}

	// Clear all pointers on menu
	clearn_all_pointers_on_menu();
 8003142:	f000 f92d 	bl	80033a0 <clearn_all_pointers_on_menu>
	show_pointer_on_menu_item(&menu_level_1_B_position_pointer, 6);
 8003146:	2106      	movs	r1, #6
 8003148:	480c      	ldr	r0, [pc, #48]	; (800317c <print_all_menu_level_1_b_sensors+0xf4>)
 800314a:	f000 f94f 	bl	80033ec <show_pointer_on_menu_item>
}
 800314e:	bf00      	nop
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	20000329 	.word	0x20000329
 8003158:	2000032a 	.word	0x2000032a
 800315c:	2000032c 	.word	0x2000032c
 8003160:	2000032b 	.word	0x2000032b
 8003164:	200000d4 	.word	0x200000d4
 8003168:	200000e8 	.word	0x200000e8
 800316c:	200000fc 	.word	0x200000fc
 8003170:	20000110 	.word	0x20000110
 8003174:	20000124 	.word	0x20000124
 8003178:	20000138 	.word	0x20000138
 800317c:	2000001a 	.word	0x2000001a

08003180 <print_all_menu_level_1_c_sensors>:
// -----------------------------------------------------------------------
void print_all_menu_level_1_c_sensors(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af02      	add	r7, sp, #8

	menu_level_0 = false;
 8003186:	4b1b      	ldr	r3, [pc, #108]	; (80031f4 <print_all_menu_level_1_c_sensors+0x74>)
 8003188:	2200      	movs	r2, #0
 800318a:	701a      	strb	r2, [r3, #0]
	menu_level_1_A = false;
 800318c:	4b1a      	ldr	r3, [pc, #104]	; (80031f8 <print_all_menu_level_1_c_sensors+0x78>)
 800318e:	2200      	movs	r2, #0
 8003190:	701a      	strb	r2, [r3, #0]
	menu_level_1_B = false;
 8003192:	4b1a      	ldr	r3, [pc, #104]	; (80031fc <print_all_menu_level_1_c_sensors+0x7c>)
 8003194:	2200      	movs	r2, #0
 8003196:	701a      	strb	r2, [r3, #0]

	// For print all items menu one time
	if(menu_level_1_C == false)
 8003198:	4b19      	ldr	r3, [pc, #100]	; (8003200 <print_all_menu_level_1_c_sensors+0x80>)
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	f083 0301 	eor.w	r3, r3, #1
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d01d      	beq.n	80031e2 <print_all_menu_level_1_c_sensors+0x62>
	{
		clean_all_lines_of_menu ();
 80031a6:	f000 f8d5 	bl	8003354 <clean_all_lines_of_menu>

		ILI9341_Draw_Text(menu_level_1_c_str[0], 30, 110, WHITE, 2, BLACK);
 80031aa:	2300      	movs	r3, #0
 80031ac:	9301      	str	r3, [sp, #4]
 80031ae:	2302      	movs	r3, #2
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031b6:	226e      	movs	r2, #110	; 0x6e
 80031b8:	211e      	movs	r1, #30
 80031ba:	4812      	ldr	r0, [pc, #72]	; (8003204 <print_all_menu_level_1_c_sensors+0x84>)
 80031bc:	f7ff f9ba 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(menu_level_1_c_str[1], 30, 130, WHITE, 2, BLACK);
 80031c0:	2300      	movs	r3, #0
 80031c2:	9301      	str	r3, [sp, #4]
 80031c4:	2302      	movs	r3, #2
 80031c6:	9300      	str	r3, [sp, #0]
 80031c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031cc:	2282      	movs	r2, #130	; 0x82
 80031ce:	211e      	movs	r1, #30
 80031d0:	480d      	ldr	r0, [pc, #52]	; (8003208 <print_all_menu_level_1_c_sensors+0x88>)
 80031d2:	f7ff f9af 	bl	8002534 <ILI9341_Draw_Text>

		menu_level_1_C_position_pointer = 1;
 80031d6:	4b0d      	ldr	r3, [pc, #52]	; (800320c <print_all_menu_level_1_c_sensors+0x8c>)
 80031d8:	2201      	movs	r2, #1
 80031da:	701a      	strb	r2, [r3, #0]
		menu_level_1_C = true;
 80031dc:	4b08      	ldr	r3, [pc, #32]	; (8003200 <print_all_menu_level_1_c_sensors+0x80>)
 80031de:	2201      	movs	r2, #1
 80031e0:	701a      	strb	r2, [r3, #0]
	}

	// Clear all pointers on menu
	clearn_all_pointers_on_menu();
 80031e2:	f000 f8dd 	bl	80033a0 <clearn_all_pointers_on_menu>
	show_pointer_on_menu_item(&menu_level_1_C_position_pointer, 2);
 80031e6:	2102      	movs	r1, #2
 80031e8:	4808      	ldr	r0, [pc, #32]	; (800320c <print_all_menu_level_1_c_sensors+0x8c>)
 80031ea:	f000 f8ff 	bl	80033ec <show_pointer_on_menu_item>
}
 80031ee:	bf00      	nop
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	20000329 	.word	0x20000329
 80031f8:	2000032a 	.word	0x2000032a
 80031fc:	2000032b 	.word	0x2000032b
 8003200:	2000032c 	.word	0x2000032c
 8003204:	20000160 	.word	0x20000160
 8003208:	20000174 	.word	0x20000174
 800320c:	2000001b 	.word	0x2000001b

08003210 <print_all_menu_1_1_menus>:
// -----------------------------------------------------------------------
void print_all_menu_1_1_menus(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af02      	add	r7, sp, #8
	menu_level_0 = false;
 8003216:	4b42      	ldr	r3, [pc, #264]	; (8003320 <print_all_menu_1_1_menus+0x110>)
 8003218:	2200      	movs	r2, #0
 800321a:	701a      	strb	r2, [r3, #0]
	// Clean all menu place
	clean_all_lines_of_menu ();
 800321c:	f000 f89a 	bl	8003354 <clean_all_lines_of_menu>

	// Clear all pointers on menu
	clearn_all_pointers_on_menu();
 8003220:	f000 f8be 	bl	80033a0 <clearn_all_pointers_on_menu>

	ILI9341_Draw_Text(menu_1_1[0], 30, 110, WHITE, 2, BLACK);
 8003224:	2300      	movs	r3, #0
 8003226:	9301      	str	r3, [sp, #4]
 8003228:	2302      	movs	r3, #2
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003230:	226e      	movs	r2, #110	; 0x6e
 8003232:	211e      	movs	r1, #30
 8003234:	483b      	ldr	r0, [pc, #236]	; (8003324 <print_all_menu_1_1_menus+0x114>)
 8003236:	f7ff f97d 	bl	8002534 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1_1[1], 30, 130, WHITE, 2, BLACK);
 800323a:	2300      	movs	r3, #0
 800323c:	9301      	str	r3, [sp, #4]
 800323e:	2302      	movs	r3, #2
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003246:	2282      	movs	r2, #130	; 0x82
 8003248:	211e      	movs	r1, #30
 800324a:	4837      	ldr	r0, [pc, #220]	; (8003328 <print_all_menu_1_1_menus+0x118>)
 800324c:	f7ff f972 	bl	8002534 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1_1[2], 30, 150, WHITE, 2, BLACK);
 8003250:	2300      	movs	r3, #0
 8003252:	9301      	str	r3, [sp, #4]
 8003254:	2302      	movs	r3, #2
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800325c:	2296      	movs	r2, #150	; 0x96
 800325e:	211e      	movs	r1, #30
 8003260:	4832      	ldr	r0, [pc, #200]	; (800332c <print_all_menu_1_1_menus+0x11c>)
 8003262:	f7ff f967 	bl	8002534 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1_1[3], 30, 170, WHITE, 2, BLACK);
 8003266:	2300      	movs	r3, #0
 8003268:	9301      	str	r3, [sp, #4]
 800326a:	2302      	movs	r3, #2
 800326c:	9300      	str	r3, [sp, #0]
 800326e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003272:	22aa      	movs	r2, #170	; 0xaa
 8003274:	211e      	movs	r1, #30
 8003276:	482e      	ldr	r0, [pc, #184]	; (8003330 <print_all_menu_1_1_menus+0x120>)
 8003278:	f7ff f95c 	bl	8002534 <ILI9341_Draw_Text>

	if(pointer_on_selected_menu <= 0)
 800327c:	4b2d      	ldr	r3, [pc, #180]	; (8003334 <print_all_menu_1_1_menus+0x124>)
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d102      	bne.n	800328a <print_all_menu_1_1_menus+0x7a>
	{
		pointer_on_selected_menu = 4;
 8003284:	4b2b      	ldr	r3, [pc, #172]	; (8003334 <print_all_menu_1_1_menus+0x124>)
 8003286:	2204      	movs	r2, #4
 8003288:	701a      	strb	r2, [r3, #0]
	}
	if(pointer_on_selected_menu >= 5)
 800328a:	4b2a      	ldr	r3, [pc, #168]	; (8003334 <print_all_menu_1_1_menus+0x124>)
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	2b04      	cmp	r3, #4
 8003290:	d902      	bls.n	8003298 <print_all_menu_1_1_menus+0x88>
	{
		pointer_on_selected_menu = 1;
 8003292:	4b28      	ldr	r3, [pc, #160]	; (8003334 <print_all_menu_1_1_menus+0x124>)
 8003294:	2201      	movs	r2, #1
 8003296:	701a      	strb	r2, [r3, #0]
	}

	// Print pointer on LCD
	switch (pointer_on_selected_menu)
 8003298:	4b26      	ldr	r3, [pc, #152]	; (8003334 <print_all_menu_1_1_menus+0x124>)
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	3b01      	subs	r3, #1
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d83a      	bhi.n	8003318 <print_all_menu_1_1_menus+0x108>
 80032a2:	a201      	add	r2, pc, #4	; (adr r2, 80032a8 <print_all_menu_1_1_menus+0x98>)
 80032a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a8:	080032b9 	.word	0x080032b9
 80032ac:	080032d1 	.word	0x080032d1
 80032b0:	080032e9 	.word	0x080032e9
 80032b4:	08003301 	.word	0x08003301
	{
		case 1:
			ILI9341_Draw_Text( "->", 5, 110, RED, 2, BLACK);
 80032b8:	2300      	movs	r3, #0
 80032ba:	9301      	str	r3, [sp, #4]
 80032bc:	2302      	movs	r3, #2
 80032be:	9300      	str	r3, [sp, #0]
 80032c0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80032c4:	226e      	movs	r2, #110	; 0x6e
 80032c6:	2105      	movs	r1, #5
 80032c8:	481b      	ldr	r0, [pc, #108]	; (8003338 <print_all_menu_1_1_menus+0x128>)
 80032ca:	f7ff f933 	bl	8002534 <ILI9341_Draw_Text>
			break;
 80032ce:	e023      	b.n	8003318 <print_all_menu_1_1_menus+0x108>
		case 2:
			ILI9341_Draw_Text( "->", 5, 130, RED, 2, BLACK);
 80032d0:	2300      	movs	r3, #0
 80032d2:	9301      	str	r3, [sp, #4]
 80032d4:	2302      	movs	r3, #2
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80032dc:	2282      	movs	r2, #130	; 0x82
 80032de:	2105      	movs	r1, #5
 80032e0:	4815      	ldr	r0, [pc, #84]	; (8003338 <print_all_menu_1_1_menus+0x128>)
 80032e2:	f7ff f927 	bl	8002534 <ILI9341_Draw_Text>
			break;
 80032e6:	e017      	b.n	8003318 <print_all_menu_1_1_menus+0x108>
		case 3:
			ILI9341_Draw_Text( "->", 5, 150, RED, 2, BLACK);
 80032e8:	2300      	movs	r3, #0
 80032ea:	9301      	str	r3, [sp, #4]
 80032ec:	2302      	movs	r3, #2
 80032ee:	9300      	str	r3, [sp, #0]
 80032f0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80032f4:	2296      	movs	r2, #150	; 0x96
 80032f6:	2105      	movs	r1, #5
 80032f8:	480f      	ldr	r0, [pc, #60]	; (8003338 <print_all_menu_1_1_menus+0x128>)
 80032fa:	f7ff f91b 	bl	8002534 <ILI9341_Draw_Text>
			break;
 80032fe:	e00b      	b.n	8003318 <print_all_menu_1_1_menus+0x108>
		case 4:
			ILI9341_Draw_Text( "->", 5, 170, RED, 2, BLACK);
 8003300:	2300      	movs	r3, #0
 8003302:	9301      	str	r3, [sp, #4]
 8003304:	2302      	movs	r3, #2
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800330c:	22aa      	movs	r2, #170	; 0xaa
 800330e:	2105      	movs	r1, #5
 8003310:	4809      	ldr	r0, [pc, #36]	; (8003338 <print_all_menu_1_1_menus+0x128>)
 8003312:	f7ff f90f 	bl	8002534 <ILI9341_Draw_Text>
			break;
 8003316:	bf00      	nop
	}
}
 8003318:	bf00      	nop
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000329 	.word	0x20000329
 8003324:	20000188 	.word	0x20000188
 8003328:	2000019c 	.word	0x2000019c
 800332c:	200001b0 	.word	0x200001b0
 8003330:	200001c4 	.word	0x200001c4
 8003334:	2000001c 	.word	0x2000001c
 8003338:	08010670 	.word	0x08010670

0800333c <toggle_green_led>:
// -----------------------------------------------------------------------
void toggle_green_led(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin( GPIOD, GPIO_PIN_12);
 8003340:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003344:	4802      	ldr	r0, [pc, #8]	; (8003350 <toggle_green_led+0x14>)
 8003346:	f003 fb66 	bl	8006a16 <HAL_GPIO_TogglePin>
}
 800334a:	bf00      	nop
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	40020c00 	.word	0x40020c00

08003354 <clean_all_lines_of_menu>:
// -----------------------------------------------------------------------
void clean_all_lines_of_menu (void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af02      	add	r7, sp, #8
	for (int line = min_line_position; line <= max_line_position; line = line +20)
 800335a:	4b0e      	ldr	r3, [pc, #56]	; (8003394 <clean_all_lines_of_menu+0x40>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	607b      	str	r3, [r7, #4]
 8003360:	e00e      	b.n	8003380 <clean_all_lines_of_menu+0x2c>
	{
		ILI9341_Draw_Text( "                                   ", 30, line, RED, 2, BLACK);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	b2da      	uxtb	r2, r3
 8003366:	2300      	movs	r3, #0
 8003368:	9301      	str	r3, [sp, #4]
 800336a:	2302      	movs	r3, #2
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003372:	211e      	movs	r1, #30
 8003374:	4808      	ldr	r0, [pc, #32]	; (8003398 <clean_all_lines_of_menu+0x44>)
 8003376:	f7ff f8dd 	bl	8002534 <ILI9341_Draw_Text>
	for (int line = min_line_position; line <= max_line_position; line = line +20)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	3314      	adds	r3, #20
 800337e:	607b      	str	r3, [r7, #4]
 8003380:	4b06      	ldr	r3, [pc, #24]	; (800339c <clean_all_lines_of_menu+0x48>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	429a      	cmp	r2, r3
 8003388:	ddeb      	ble.n	8003362 <clean_all_lines_of_menu+0xe>
	}
}
 800338a:	bf00      	nop
 800338c:	bf00      	nop
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	20000010 	.word	0x20000010
 8003398:	08010674 	.word	0x08010674
 800339c:	20000014 	.word	0x20000014

080033a0 <clearn_all_pointers_on_menu>:
// -----------------------------------------------------------------------
// Clearn all pointers on menu (arrows)
void clearn_all_pointers_on_menu(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af02      	add	r7, sp, #8
	for (int line = min_line_position; line <= max_line_position; line = line +20)
 80033a6:	4b0e      	ldr	r3, [pc, #56]	; (80033e0 <clearn_all_pointers_on_menu+0x40>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	607b      	str	r3, [r7, #4]
 80033ac:	e00e      	b.n	80033cc <clearn_all_pointers_on_menu+0x2c>
	{
		ILI9341_Draw_Text( "  ", 5, line, WHITE, 2, BLACK);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	b2da      	uxtb	r2, r3
 80033b2:	2300      	movs	r3, #0
 80033b4:	9301      	str	r3, [sp, #4]
 80033b6:	2302      	movs	r3, #2
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033be:	2105      	movs	r1, #5
 80033c0:	4808      	ldr	r0, [pc, #32]	; (80033e4 <clearn_all_pointers_on_menu+0x44>)
 80033c2:	f7ff f8b7 	bl	8002534 <ILI9341_Draw_Text>
	for (int line = min_line_position; line <= max_line_position; line = line +20)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	3314      	adds	r3, #20
 80033ca:	607b      	str	r3, [r7, #4]
 80033cc:	4b06      	ldr	r3, [pc, #24]	; (80033e8 <clearn_all_pointers_on_menu+0x48>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	429a      	cmp	r2, r3
 80033d4:	ddeb      	ble.n	80033ae <clearn_all_pointers_on_menu+0xe>
	}
}
 80033d6:	bf00      	nop
 80033d8:	bf00      	nop
 80033da:	3708      	adds	r7, #8
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	20000010 	.word	0x20000010
 80033e4:	08010698 	.word	0x08010698
 80033e8:	20000014 	.word	0x20000014

080033ec <show_pointer_on_menu_item>:
// -----------------------------------------------------------------------
void show_pointer_on_menu_item(uint8_t *position_pointer_on_item_menu, uint8_t number_items_on_menu)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af02      	add	r7, sp, #8
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	460b      	mov	r3, r1
 80033f6:	70fb      	strb	r3, [r7, #3]
	if(*position_pointer_on_item_menu <= 0)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d102      	bne.n	8003406 <show_pointer_on_menu_item+0x1a>
	{
		*position_pointer_on_item_menu = number_items_on_menu;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	78fa      	ldrb	r2, [r7, #3]
 8003404:	701a      	strb	r2, [r3, #0]
	}
	if(*position_pointer_on_item_menu >= number_items_on_menu+1)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	78fa      	ldrb	r2, [r7, #3]
 800340c:	429a      	cmp	r2, r3
 800340e:	d202      	bcs.n	8003416 <show_pointer_on_menu_item+0x2a>
	{
		*position_pointer_on_item_menu = 1;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	701a      	strb	r2, [r3, #0]
	}

	// Point pointer on menu
	switch (*position_pointer_on_item_menu)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	3b01      	subs	r3, #1
 800341c:	2b05      	cmp	r3, #5
 800341e:	d857      	bhi.n	80034d0 <show_pointer_on_menu_item+0xe4>
 8003420:	a201      	add	r2, pc, #4	; (adr r2, 8003428 <show_pointer_on_menu_item+0x3c>)
 8003422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003426:	bf00      	nop
 8003428:	08003441 	.word	0x08003441
 800342c:	08003459 	.word	0x08003459
 8003430:	08003471 	.word	0x08003471
 8003434:	08003489 	.word	0x08003489
 8003438:	080034a1 	.word	0x080034a1
 800343c:	080034b9 	.word	0x080034b9
	{
		case 1:
			ILI9341_Draw_Text( "->", 5, 110, RED, 2, BLACK);
 8003440:	2300      	movs	r3, #0
 8003442:	9301      	str	r3, [sp, #4]
 8003444:	2302      	movs	r3, #2
 8003446:	9300      	str	r3, [sp, #0]
 8003448:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800344c:	226e      	movs	r2, #110	; 0x6e
 800344e:	2105      	movs	r1, #5
 8003450:	4821      	ldr	r0, [pc, #132]	; (80034d8 <show_pointer_on_menu_item+0xec>)
 8003452:	f7ff f86f 	bl	8002534 <ILI9341_Draw_Text>
			break;
 8003456:	e03b      	b.n	80034d0 <show_pointer_on_menu_item+0xe4>
		case 2:
			ILI9341_Draw_Text( "->", 5, 130, RED, 2, BLACK);
 8003458:	2300      	movs	r3, #0
 800345a:	9301      	str	r3, [sp, #4]
 800345c:	2302      	movs	r3, #2
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003464:	2282      	movs	r2, #130	; 0x82
 8003466:	2105      	movs	r1, #5
 8003468:	481b      	ldr	r0, [pc, #108]	; (80034d8 <show_pointer_on_menu_item+0xec>)
 800346a:	f7ff f863 	bl	8002534 <ILI9341_Draw_Text>
			break;
 800346e:	e02f      	b.n	80034d0 <show_pointer_on_menu_item+0xe4>
		case 3:
			ILI9341_Draw_Text( "->", 5, 150, RED, 2, BLACK);
 8003470:	2300      	movs	r3, #0
 8003472:	9301      	str	r3, [sp, #4]
 8003474:	2302      	movs	r3, #2
 8003476:	9300      	str	r3, [sp, #0]
 8003478:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800347c:	2296      	movs	r2, #150	; 0x96
 800347e:	2105      	movs	r1, #5
 8003480:	4815      	ldr	r0, [pc, #84]	; (80034d8 <show_pointer_on_menu_item+0xec>)
 8003482:	f7ff f857 	bl	8002534 <ILI9341_Draw_Text>
			break;
 8003486:	e023      	b.n	80034d0 <show_pointer_on_menu_item+0xe4>
		case 4:
			ILI9341_Draw_Text( "->", 5, 170, RED, 2, BLACK);
 8003488:	2300      	movs	r3, #0
 800348a:	9301      	str	r3, [sp, #4]
 800348c:	2302      	movs	r3, #2
 800348e:	9300      	str	r3, [sp, #0]
 8003490:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003494:	22aa      	movs	r2, #170	; 0xaa
 8003496:	2105      	movs	r1, #5
 8003498:	480f      	ldr	r0, [pc, #60]	; (80034d8 <show_pointer_on_menu_item+0xec>)
 800349a:	f7ff f84b 	bl	8002534 <ILI9341_Draw_Text>
			break;
 800349e:	e017      	b.n	80034d0 <show_pointer_on_menu_item+0xe4>
		case 5:
			ILI9341_Draw_Text( "->", 5, 190, RED, 2, BLACK);
 80034a0:	2300      	movs	r3, #0
 80034a2:	9301      	str	r3, [sp, #4]
 80034a4:	2302      	movs	r3, #2
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80034ac:	22be      	movs	r2, #190	; 0xbe
 80034ae:	2105      	movs	r1, #5
 80034b0:	4809      	ldr	r0, [pc, #36]	; (80034d8 <show_pointer_on_menu_item+0xec>)
 80034b2:	f7ff f83f 	bl	8002534 <ILI9341_Draw_Text>
			break;
 80034b6:	e00b      	b.n	80034d0 <show_pointer_on_menu_item+0xe4>
		case 6:
			ILI9341_Draw_Text( "->", 5, 210, RED, 2, BLACK);
 80034b8:	2300      	movs	r3, #0
 80034ba:	9301      	str	r3, [sp, #4]
 80034bc:	2302      	movs	r3, #2
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80034c4:	22d2      	movs	r2, #210	; 0xd2
 80034c6:	2105      	movs	r1, #5
 80034c8:	4803      	ldr	r0, [pc, #12]	; (80034d8 <show_pointer_on_menu_item+0xec>)
 80034ca:	f7ff f833 	bl	8002534 <ILI9341_Draw_Text>
			break;
 80034ce:	bf00      	nop
		}
}
 80034d0:	bf00      	nop
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	08010670 	.word	0x08010670

080034dc <getPressKey>:
 ILI9341_Draw_Text( "                           ", 10, 60, WHITE, 2, BLACK); // Cleaning one row LCD
 Menu_Navigate(&Menu_3);  // Back to menu 3
}
// -----------------------------------------------------------------------
static uint8_t getPressKey()		// 3x4 keyboard
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b088      	sub	sp, #32
 80034e0:	af02      	add	r7, sp, #8
	char digit = '\0';
 80034e2:	2300      	movs	r3, #0
 80034e4:	75fb      	strb	r3, [r7, #23]
	char buff_lcd[20] = "KEY: ";
 80034e6:	4a48      	ldr	r2, [pc, #288]	; (8003608 <getPressKey+0x12c>)
 80034e8:	463b      	mov	r3, r7
 80034ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80034ee:	6018      	str	r0, [r3, #0]
 80034f0:	3304      	adds	r3, #4
 80034f2:	8019      	strh	r1, [r3, #0]
 80034f4:	1dbb      	adds	r3, r7, #6
 80034f6:	2200      	movs	r2, #0
 80034f8:	601a      	str	r2, [r3, #0]
 80034fa:	605a      	str	r2, [r3, #4]
 80034fc:	609a      	str	r2, [r3, #8]
 80034fe:	819a      	strh	r2, [r3, #12]
	digit = read_one_digit_from_keyboard();
 8003500:	f7fd fd1c 	bl	8000f3c <read_one_digit_from_keyboard>
 8003504:	4603      	mov	r3, r0
 8003506:	75fb      	strb	r3, [r7, #23]
	switch(digit)
 8003508:	7dfb      	ldrb	r3, [r7, #23]
 800350a:	3b32      	subs	r3, #50	; 0x32
 800350c:	2b06      	cmp	r3, #6
 800350e:	d875      	bhi.n	80035fc <getPressKey+0x120>
 8003510:	a201      	add	r2, pc, #4	; (adr r2, 8003518 <getPressKey+0x3c>)
 8003512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003516:	bf00      	nop
 8003518:	0800355d 	.word	0x0800355d
 800351c:	080035fd 	.word	0x080035fd
 8003520:	08003535 	.word	0x08003535
 8003524:	080035d5 	.word	0x080035d5
 8003528:	080035ad 	.word	0x080035ad
 800352c:	080035fd 	.word	0x080035fd
 8003530:	08003585 	.word	0x08003585
	{
		case '4':
		{
			strncat(buff_lcd, &digit, 1);
 8003534:	f107 0117 	add.w	r1, r7, #23
 8003538:	463b      	mov	r3, r7
 800353a:	2201      	movs	r2, #1
 800353c:	4618      	mov	r0, r3
 800353e:	f00c fd09 	bl	800ff54 <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 8003542:	4638      	mov	r0, r7
 8003544:	2300      	movs	r3, #0
 8003546:	9301      	str	r3, [sp, #4]
 8003548:	2302      	movs	r3, #2
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003550:	2200      	movs	r2, #0
 8003552:	2100      	movs	r1, #0
 8003554:	f7fe ffee 	bl	8002534 <ILI9341_Draw_Text>
			return BUTTON_LEFT;
 8003558:	2300      	movs	r3, #0
 800355a:	e050      	b.n	80035fe <getPressKey+0x122>
		}
		case '2':
		{
			strncat(buff_lcd, &digit, 1);
 800355c:	f107 0117 	add.w	r1, r7, #23
 8003560:	463b      	mov	r3, r7
 8003562:	2201      	movs	r2, #1
 8003564:	4618      	mov	r0, r3
 8003566:	f00c fcf5 	bl	800ff54 <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 800356a:	4638      	mov	r0, r7
 800356c:	2300      	movs	r3, #0
 800356e:	9301      	str	r3, [sp, #4]
 8003570:	2302      	movs	r3, #2
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003578:	2200      	movs	r2, #0
 800357a:	2100      	movs	r1, #0
 800357c:	f7fe ffda 	bl	8002534 <ILI9341_Draw_Text>
			return BUTTON_UP;
 8003580:	2301      	movs	r3, #1
 8003582:	e03c      	b.n	80035fe <getPressKey+0x122>
		}
		case '8':
		{
			strncat(buff_lcd, &digit, 1);
 8003584:	f107 0117 	add.w	r1, r7, #23
 8003588:	463b      	mov	r3, r7
 800358a:	2201      	movs	r2, #1
 800358c:	4618      	mov	r0, r3
 800358e:	f00c fce1 	bl	800ff54 <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 8003592:	4638      	mov	r0, r7
 8003594:	2300      	movs	r3, #0
 8003596:	9301      	str	r3, [sp, #4]
 8003598:	2302      	movs	r3, #2
 800359a:	9300      	str	r3, [sp, #0]
 800359c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035a0:	2200      	movs	r2, #0
 80035a2:	2100      	movs	r1, #0
 80035a4:	f7fe ffc6 	bl	8002534 <ILI9341_Draw_Text>
			return BUTTON_DOWN;
 80035a8:	2302      	movs	r3, #2
 80035aa:	e028      	b.n	80035fe <getPressKey+0x122>
		}
		case '6':
		{
			strncat(buff_lcd, &digit, 1);
 80035ac:	f107 0117 	add.w	r1, r7, #23
 80035b0:	463b      	mov	r3, r7
 80035b2:	2201      	movs	r2, #1
 80035b4:	4618      	mov	r0, r3
 80035b6:	f00c fccd 	bl	800ff54 <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 80035ba:	4638      	mov	r0, r7
 80035bc:	2300      	movs	r3, #0
 80035be:	9301      	str	r3, [sp, #4]
 80035c0:	2302      	movs	r3, #2
 80035c2:	9300      	str	r3, [sp, #0]
 80035c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035c8:	2200      	movs	r2, #0
 80035ca:	2100      	movs	r1, #0
 80035cc:	f7fe ffb2 	bl	8002534 <ILI9341_Draw_Text>
			return BUTTON_RIGHT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e014      	b.n	80035fe <getPressKey+0x122>
		}
		case '5':
		{
			strncat(buff_lcd, &digit, 1);
 80035d4:	f107 0117 	add.w	r1, r7, #23
 80035d8:	463b      	mov	r3, r7
 80035da:	2201      	movs	r2, #1
 80035dc:	4618      	mov	r0, r3
 80035de:	f00c fcb9 	bl	800ff54 <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 80035e2:	4638      	mov	r0, r7
 80035e4:	2300      	movs	r3, #0
 80035e6:	9301      	str	r3, [sp, #4]
 80035e8:	2302      	movs	r3, #2
 80035ea:	9300      	str	r3, [sp, #0]
 80035ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035f0:	2200      	movs	r2, #0
 80035f2:	2100      	movs	r1, #0
 80035f4:	f7fe ff9e 	bl	8002534 <ILI9341_Draw_Text>
			return BUTTON_SELECT;
 80035f8:	2304      	movs	r3, #4
 80035fa:	e000      	b.n	80035fe <getPressKey+0x122>
		}
		default:
			return BUTTON_NOTHING;
 80035fc:	23ff      	movs	r3, #255	; 0xff
			break;


	}
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3718      	adds	r7, #24
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	080106e8 	.word	0x080106e8

0800360c <Generic_Write>:
// -----------------------------------------------------------------------
void Generic_Write(const char* Text)		// Print "Text" data on LCD
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af02      	add	r7, sp, #8
 8003612:	6078      	str	r0, [r7, #4]
	if (Text)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d015      	beq.n	8003646 <Generic_Write+0x3a>
	{
		ILI9341_Draw_Text( "                                 ", 10, 100, WHITE, 1, BLACK);
 800361a:	2300      	movs	r3, #0
 800361c:	9301      	str	r3, [sp, #4]
 800361e:	2301      	movs	r3, #1
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003626:	2264      	movs	r2, #100	; 0x64
 8003628:	210a      	movs	r1, #10
 800362a:	4809      	ldr	r0, [pc, #36]	; (8003650 <Generic_Write+0x44>)
 800362c:	f7fe ff82 	bl	8002534 <ILI9341_Draw_Text>
		ILI9341_Draw_Text( Text, 10, 100, WHITE, 1, BLACK);
 8003630:	2300      	movs	r3, #0
 8003632:	9301      	str	r3, [sp, #4]
 8003634:	2301      	movs	r3, #1
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800363c:	2264      	movs	r2, #100	; 0x64
 800363e:	210a      	movs	r1, #10
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f7fe ff77 	bl	8002534 <ILI9341_Draw_Text>
	}
}
 8003646:	bf00      	nop
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	080106fc 	.word	0x080106fc

08003654 <Menu_GetCurrentMenu>:
// -----------------------------------------------------------------------
Menu_Item_t* Menu_GetCurrentMenu(void)		//     
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
	return CurrentMenuItem;
 8003658:	4b03      	ldr	r3, [pc, #12]	; (8003668 <Menu_GetCurrentMenu+0x14>)
 800365a:	681b      	ldr	r3, [r3, #0]
}
 800365c:	4618      	mov	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	2000000c 	.word	0x2000000c

0800366c <Menu_Navigate>:
// -----------------------------------------------------------------------
//   
// in:     ,  
// MENU_PARENT, MENU_CHILD, MENU_NEXT   MENU_PREVIOUS
void Menu_Navigate(Menu_Item_t* const NewMenu)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
	if ((NewMenu == &NULL_MENU) || (NewMenu == NULL))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4a11      	ldr	r2, [pc, #68]	; (80036bc <Menu_Navigate+0x50>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d01a      	beq.n	80036b2 <Menu_Navigate+0x46>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d017      	beq.n	80036b2 <Menu_Navigate+0x46>
	{
		return;		// Exit
	}

	CurrentMenuItem = NewMenu;    //    
 8003682:	4a0f      	ldr	r2, [pc, #60]	; (80036c0 <Menu_Navigate+0x54>)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6013      	str	r3, [r2, #0]

	if (MenuWriteFunc)    // If   MenuWriteFunc  != NULL  ???????
 8003688:	4b0e      	ldr	r3, [pc, #56]	; (80036c4 <Menu_Navigate+0x58>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d006      	beq.n	800369e <Menu_Navigate+0x32>
	{
		MenuWriteFunc(CurrentMenuItem->Text);			// Print Text string on LCD
 8003690:	4b0c      	ldr	r3, [pc, #48]	; (80036c4 <Menu_Navigate+0x58>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a0a      	ldr	r2, [pc, #40]	; (80036c0 <Menu_Navigate+0x54>)
 8003696:	6812      	ldr	r2, [r2, #0]
 8003698:	3218      	adds	r2, #24
 800369a:	4610      	mov	r0, r2
 800369c:	4798      	blx	r3
	}

	//   void (*SelectCallback)(void) - Creating pointer on function
	// Write  CurrentMenuItem->SelectCallback in  void (*SelectCallback)(void) pinter
	void (*SelectCallback)(void) = CurrentMenuItem->SelectCallback;
 800369e:	4b08      	ldr	r3, [pc, #32]	; (80036c0 <Menu_Navigate+0x54>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	60fb      	str	r3, [r7, #12]

	if (SelectCallback)		// If SelectCallback != NULL
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d003      	beq.n	80036b4 <Menu_Navigate+0x48>
	{
		SelectCallback();   // It does - CurrentMenuItem->SelectCallback;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	4798      	blx	r3
 80036b0:	e000      	b.n	80036b4 <Menu_Navigate+0x48>
		return;		// Exit
 80036b2:	bf00      	nop
	}
}
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	080109a8 	.word	0x080109a8
 80036c0:	2000000c 	.word	0x2000000c
 80036c4:	20000324 	.word	0x20000324

080036c8 <Menu_SetGenericWriteCallback>:
  .        
       ,  
   ref MENU_ITEM_STORAGE '.. */
// In:           .
void Menu_SetGenericWriteCallback(void (*WriteFunc)(const char* Text))    //  What doing this function??????? <<<<<<<<<<<
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
	MenuWriteFunc = WriteFunc;  		//    WriteFunc 
 80036d0:	4a05      	ldr	r2, [pc, #20]	; (80036e8 <Menu_SetGenericWriteCallback+0x20>)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6013      	str	r3, [r2, #0]
	//       MenuWriteFunc
	Menu_Navigate(CurrentMenuItem);      //      Menu_Navigate
 80036d6:	4b05      	ldr	r3, [pc, #20]	; (80036ec <Menu_SetGenericWriteCallback+0x24>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4618      	mov	r0, r3
 80036dc:	f7ff ffc6 	bl	800366c <Menu_Navigate>
}
 80036e0:	bf00      	nop
 80036e2:	3708      	adds	r7, #8
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	20000324 	.word	0x20000324
 80036ec:	2000000c 	.word	0x2000000c

080036f0 <Menu_EnterCurrentItem>:
// -----------------------------------------------------------------------
/*         ,  
      (  ) */
void Menu_EnterCurrentItem(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
	if ((CurrentMenuItem == &NULL_MENU) || (CurrentMenuItem == NULL))
 80036f6:	4b0b      	ldr	r3, [pc, #44]	; (8003724 <Menu_EnterCurrentItem+0x34>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a0b      	ldr	r2, [pc, #44]	; (8003728 <Menu_EnterCurrentItem+0x38>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d00d      	beq.n	800371c <Menu_EnterCurrentItem+0x2c>
 8003700:	4b08      	ldr	r3, [pc, #32]	; (8003724 <Menu_EnterCurrentItem+0x34>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d009      	beq.n	800371c <Menu_EnterCurrentItem+0x2c>
	{
		return;
	}

	void (*EnterCallback)(void) = CurrentMenuItem->EnterCallback;
 8003708:	4b06      	ldr	r3, [pc, #24]	; (8003724 <Menu_EnterCurrentItem+0x34>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	607b      	str	r3, [r7, #4]
	if (EnterCallback)		// If EnterCallback != NULL
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <Menu_EnterCurrentItem+0x2e>
	{
		EnterCallback();
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4798      	blx	r3
 800371a:	e000      	b.n	800371e <Menu_EnterCurrentItem+0x2e>
		return;
 800371c:	bf00      	nop
	}

}// -----------------------------------------------------------------------
 800371e:	3708      	adds	r7, #8
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	2000000c 	.word	0x2000000c
 8003728:	080109a8 	.word	0x080109a8

0800372c <speed_test_LCD>:
//-------------------------------------------------------------------------------------------
/*
 * Random generate circles
 */
void speed_test_LCD(int number_of_tests)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
	int i =0;
 8003734:	2300      	movs	r3, #0
 8003736:	617b      	str	r3, [r7, #20]
	while(i <= number_of_tests)
 8003738:	e036      	b.n	80037a8 <speed_test_LCD+0x7c>
	{
		i ++;
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	3301      	adds	r3, #1
 800373e:	617b      	str	r3, [r7, #20]
		//ILI9341_Draw_Text("", i, 200, YELLOW, 4, BLACK);
		uint32_t random_num = 0;
 8003740:	2300      	movs	r3, #0
 8003742:	613b      	str	r3, [r7, #16]
		uint16_t xr = 0;
 8003744:	2300      	movs	r3, #0
 8003746:	81fb      	strh	r3, [r7, #14]
		uint16_t yr = 0;
 8003748:	2300      	movs	r3, #0
 800374a:	81bb      	strh	r3, [r7, #12]
		uint16_t radiusr = 0;
 800374c:	2300      	movs	r3, #0
 800374e:	817b      	strh	r3, [r7, #10]
		uint16_t colourr = 0;
 8003750:	2300      	movs	r3, #0
 8003752:	813b      	strh	r3, [r7, #8]

		random_num = HAL_RNG_GetRandomNumber(&hrng);
 8003754:	4819      	ldr	r0, [pc, #100]	; (80037bc <speed_test_LCD+0x90>)
 8003756:	f007 fde2 	bl	800b31e <HAL_RNG_GetRandomNumber>
 800375a:	6138      	str	r0, [r7, #16]
		xr = random_num;
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	81fb      	strh	r3, [r7, #14]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 8003760:	4816      	ldr	r0, [pc, #88]	; (80037bc <speed_test_LCD+0x90>)
 8003762:	f007 fddc 	bl	800b31e <HAL_RNG_GetRandomNumber>
 8003766:	6138      	str	r0, [r7, #16]
		yr = random_num;
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	81bb      	strh	r3, [r7, #12]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 800376c:	4813      	ldr	r0, [pc, #76]	; (80037bc <speed_test_LCD+0x90>)
 800376e:	f007 fdd6 	bl	800b31e <HAL_RNG_GetRandomNumber>
 8003772:	6138      	str	r0, [r7, #16]
		radiusr = random_num;
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	817b      	strh	r3, [r7, #10]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 8003778:	4810      	ldr	r0, [pc, #64]	; (80037bc <speed_test_LCD+0x90>)
 800377a:	f007 fdd0 	bl	800b31e <HAL_RNG_GetRandomNumber>
 800377e:	6138      	str	r0, [r7, #16]
		colourr = random_num;
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	813b      	strh	r3, [r7, #8]

		xr &= 0x01FF;
 8003784:	89fb      	ldrh	r3, [r7, #14]
 8003786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800378a:	81fb      	strh	r3, [r7, #14]
		yr &= 0x01FF;
 800378c:	89bb      	ldrh	r3, [r7, #12]
 800378e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003792:	81bb      	strh	r3, [r7, #12]
		radiusr &= 0x001F;
 8003794:	897b      	ldrh	r3, [r7, #10]
 8003796:	f003 031f 	and.w	r3, r3, #31
 800379a:	817b      	strh	r3, [r7, #10]
		colourr &= 0xFFFF;
		ILI9341_Draw_Filled_Circle(xr, yr, radiusr, colourr);
 800379c:	893b      	ldrh	r3, [r7, #8]
 800379e:	897a      	ldrh	r2, [r7, #10]
 80037a0:	89b9      	ldrh	r1, [r7, #12]
 80037a2:	89f8      	ldrh	r0, [r7, #14]
 80037a4:	f7fe fda8 	bl	80022f8 <ILI9341_Draw_Filled_Circle>
	while(i <= number_of_tests)
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	ddc4      	ble.n	800373a <speed_test_LCD+0xe>
		//ILI9341_Draw_Pixel(xr, yr, WHITE);
	}

}
 80037b0:	bf00      	nop
 80037b2:	bf00      	nop
 80037b4:	3718      	adds	r7, #24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	200004f0 	.word	0x200004f0

080037c0 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 80037c8:	2305      	movs	r3, #5
 80037ca:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 80037cc:	2300      	movs	r3, #0
 80037ce:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f001 f9ef 	bl	8004bb4 <null_ptr_check>
 80037d6:	4603      	mov	r3, r0
 80037d8:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 80037da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d133      	bne.n	800384a <bme280_init+0x8a>
		while (try_count) {
 80037e2:	e028      	b.n	8003836 <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 80037e4:	f107 010d 	add.w	r1, r7, #13
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	20d0      	movs	r0, #208	; 0xd0
 80037ee:	f000 f832 	bl	8003856 <bme280_get_regs>
 80037f2:	4603      	mov	r3, r0
 80037f4:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 80037f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d114      	bne.n	8003828 <bme280_init+0x68>
 80037fe:	7b7b      	ldrb	r3, [r7, #13]
 8003800:	2b60      	cmp	r3, #96	; 0x60
 8003802:	d111      	bne.n	8003828 <bme280_init+0x68>
				dev->chip_id = chip_id;
 8003804:	7b7a      	ldrb	r2, [r7, #13]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f000 f976 	bl	8003afc <bme280_soft_reset>
 8003810:	4603      	mov	r3, r0
 8003812:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8003814:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d110      	bne.n	800383e <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f001 f83f 	bl	80048a0 <get_calib_data>
 8003822:	4603      	mov	r3, r0
 8003824:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8003826:	e00a      	b.n	800383e <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	2001      	movs	r0, #1
 800382e:	4798      	blx	r3
			--try_count;
 8003830:	7bbb      	ldrb	r3, [r7, #14]
 8003832:	3b01      	subs	r3, #1
 8003834:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8003836:	7bbb      	ldrb	r3, [r7, #14]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d1d3      	bne.n	80037e4 <bme280_init+0x24>
 800383c:	e000      	b.n	8003840 <bme280_init+0x80>
				break;
 800383e:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8003840:	7bbb      	ldrb	r3, [r7, #14]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8003846:	23fe      	movs	r3, #254	; 0xfe
 8003848:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800384a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800384e:	4618      	mov	r0, r3
 8003850:	3710      	adds	r7, #16
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}

08003856 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 8003856:	b590      	push	{r4, r7, lr}
 8003858:	b087      	sub	sp, #28
 800385a:	af00      	add	r7, sp, #0
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607b      	str	r3, [r7, #4]
 8003860:	4603      	mov	r3, r0
 8003862:	73fb      	strb	r3, [r7, #15]
 8003864:	4613      	mov	r3, r2
 8003866:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f001 f9a3 	bl	8004bb4 <null_ptr_check>
 800386e:	4603      	mov	r3, r0
 8003870:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8003872:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d117      	bne.n	80038aa <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	789b      	ldrb	r3, [r3, #2]
 800387e:	2b01      	cmp	r3, #1
 8003880:	d003      	beq.n	800388a <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8003882:	7bfb      	ldrb	r3, [r7, #15]
 8003884:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003888:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685c      	ldr	r4, [r3, #4]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	7858      	ldrb	r0, [r3, #1]
 8003892:	89bb      	ldrh	r3, [r7, #12]
 8003894:	7bf9      	ldrb	r1, [r7, #15]
 8003896:	68ba      	ldr	r2, [r7, #8]
 8003898:	47a0      	blx	r4
 800389a:	4603      	mov	r3, r0
 800389c:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 800389e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 80038a6:	23fc      	movs	r3, #252	; 0xfc
 80038a8:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80038aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	371c      	adds	r7, #28
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd90      	pop	{r4, r7, pc}

080038b6 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 80038b6:	b590      	push	{r4, r7, lr}
 80038b8:	b08d      	sub	sp, #52	; 0x34
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	60f8      	str	r0, [r7, #12]
 80038be:	60b9      	str	r1, [r7, #8]
 80038c0:	603b      	str	r3, [r7, #0]
 80038c2:	4613      	mov	r3, r2
 80038c4:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 80038c6:	79fb      	ldrb	r3, [r7, #7]
 80038c8:	2b0a      	cmp	r3, #10
 80038ca:	d901      	bls.n	80038d0 <bme280_set_regs+0x1a>
		len = 10;
 80038cc:	230a      	movs	r3, #10
 80038ce:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80038d0:	6838      	ldr	r0, [r7, #0]
 80038d2:	f001 f96f 	bl	8004bb4 <null_ptr_check>
 80038d6:	4603      	mov	r3, r0
 80038d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 80038dc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d154      	bne.n	800398e <bme280_set_regs+0xd8>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d051      	beq.n	800398e <bme280_set_regs+0xd8>
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d04e      	beq.n	800398e <bme280_set_regs+0xd8>
		if (len != 0) {
 80038f0:	79fb      	ldrb	r3, [r7, #7]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d047      	beq.n	8003986 <bme280_set_regs+0xd0>
			temp_buff[0] = reg_data[0];
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	789b      	ldrb	r3, [r3, #2]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d01a      	beq.n	800393a <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8003904:	2300      	movs	r3, #0
 8003906:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800390a:	e011      	b.n	8003930 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 800390c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	4413      	add	r3, r2
 8003914:	781a      	ldrb	r2, [r3, #0]
 8003916:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800391a:	68f9      	ldr	r1, [r7, #12]
 800391c:	440b      	add	r3, r1
 800391e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003922:	b2d2      	uxtb	r2, r2
 8003924:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8003926:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800392a:	3301      	adds	r3, #1
 800392c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003930:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8003934:	79fb      	ldrb	r3, [r7, #7]
 8003936:	429a      	cmp	r2, r3
 8003938:	d3e8      	bcc.n	800390c <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 800393a:	79fb      	ldrb	r3, [r7, #7]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d90b      	bls.n	8003958 <bme280_set_regs+0xa2>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8003940:	79fb      	ldrb	r3, [r7, #7]
 8003942:	f107 0114 	add.w	r1, r7, #20
 8003946:	68ba      	ldr	r2, [r7, #8]
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f000 ffee 	bl	800492a <interleave_reg_addr>
				temp_len = len * 2;
 800394e:	79fb      	ldrb	r3, [r7, #7]
 8003950:	b29b      	uxth	r3, r3
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8003956:	e001      	b.n	800395c <bme280_set_regs+0xa6>
			} else {
				temp_len = len;
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	85bb      	strh	r3, [r7, #44]	; 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	689c      	ldr	r4, [r3, #8]
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	7858      	ldrb	r0, [r3, #1]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	7819      	ldrb	r1, [r3, #0]
 8003968:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800396a:	f107 0214 	add.w	r2, r7, #20
 800396e:	47a0      	blx	r4
 8003970:	4603      	mov	r3, r0
 8003972:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 8003976:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00b      	beq.n	8003996 <bme280_set_regs+0xe0>
				rslt = BME280_E_COMM_FAIL;
 800397e:	23fc      	movs	r3, #252	; 0xfc
 8003980:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8003984:	e007      	b.n	8003996 <bme280_set_regs+0xe0>
		} else {
			rslt = BME280_E_INVALID_LEN;
 8003986:	23fd      	movs	r3, #253	; 0xfd
 8003988:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 800398c:	e003      	b.n	8003996 <bme280_set_regs+0xe0>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 800398e:	23ff      	movs	r3, #255	; 0xff
 8003990:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003994:	e000      	b.n	8003998 <bme280_set_regs+0xe2>
		if (len != 0) {
 8003996:	bf00      	nop
	}


	return rslt;
 8003998:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800399c:	4618      	mov	r0, r3
 800399e:	3734      	adds	r7, #52	; 0x34
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd90      	pop	{r4, r7, pc}

080039a4 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	4603      	mov	r3, r0
 80039ac:	6039      	str	r1, [r7, #0]
 80039ae:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80039b0:	6838      	ldr	r0, [r7, #0]
 80039b2:	f001 f8ff 	bl	8004bb4 <null_ptr_check>
 80039b6:	4603      	mov	r3, r0
 80039b8:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80039ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d13f      	bne.n	8003a42 <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 80039c2:	f107 030e 	add.w	r3, r7, #14
 80039c6:	6839      	ldr	r1, [r7, #0]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f000 f874 	bl	8003ab6 <bme280_get_sensor_mode>
 80039ce:	4603      	mov	r3, r0
 80039d0:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 80039d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d107      	bne.n	80039ea <bme280_set_sensor_settings+0x46>
 80039da:	7bbb      	ldrb	r3, [r7, #14]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d004      	beq.n	80039ea <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 80039e0:	6838      	ldr	r0, [r7, #0]
 80039e2:	f000 fb4e 	bl	8004082 <put_device_to_sleep>
 80039e6:	4603      	mov	r3, r0
 80039e8:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 80039ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d127      	bne.n	8003a42 <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 80039f2:	79fb      	ldrb	r3, [r7, #7]
 80039f4:	4619      	mov	r1, r3
 80039f6:	2007      	movs	r0, #7
 80039f8:	f001 f8c0 	bl	8004b7c <are_settings_changed>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d009      	beq.n	8003a16 <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8003a08:	79fb      	ldrb	r3, [r7, #7]
 8003a0a:	683a      	ldr	r2, [r7, #0]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f000 f98a 	bl	8003d26 <set_osr_settings>
 8003a12:	4603      	mov	r3, r0
 8003a14:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8003a16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d111      	bne.n	8003a42 <bme280_set_sensor_settings+0x9e>
 8003a1e:	79fb      	ldrb	r3, [r7, #7]
 8003a20:	4619      	mov	r1, r3
 8003a22:	2018      	movs	r0, #24
 8003a24:	f001 f8aa 	bl	8004b7c <are_settings_changed>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d009      	beq.n	8003a42 <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8003a34:	79fb      	ldrb	r3, [r7, #7]
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f000 fa11 	bl	8003e60 <set_filter_standby_settings>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8003a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b084      	sub	sp, #16
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	4603      	mov	r3, r0
 8003a56:	6039      	str	r1, [r7, #0]
 8003a58:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003a5a:	6838      	ldr	r0, [r7, #0]
 8003a5c:	f001 f8aa 	bl	8004bb4 <null_ptr_check>
 8003a60:	4603      	mov	r3, r0
 8003a62:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8003a64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d11e      	bne.n	8003aaa <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8003a6c:	f107 030e 	add.w	r3, r7, #14
 8003a70:	6839      	ldr	r1, [r7, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f000 f81f 	bl	8003ab6 <bme280_get_sensor_mode>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8003a7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d107      	bne.n	8003a94 <bme280_set_sensor_mode+0x46>
 8003a84:	7bbb      	ldrb	r3, [r7, #14]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d004      	beq.n	8003a94 <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 8003a8a:	6838      	ldr	r0, [r7, #0]
 8003a8c:	f000 faf9 	bl	8004082 <put_device_to_sleep>
 8003a90:	4603      	mov	r3, r0
 8003a92:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 8003a94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d106      	bne.n	8003aaa <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8003a9c:	79fb      	ldrb	r3, [r7, #7]
 8003a9e:	6839      	ldr	r1, [r7, #0]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 fabb 	bl	800401c <write_power_mode>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8003aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3710      	adds	r7, #16
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b084      	sub	sp, #16
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
 8003abe:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003ac0:	6838      	ldr	r0, [r7, #0]
 8003ac2:	f001 f877 	bl	8004bb4 <null_ptr_check>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8003aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10e      	bne.n	8003af0 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	6879      	ldr	r1, [r7, #4]
 8003ad8:	20f4      	movs	r0, #244	; 0xf4
 8003ada:	f7ff febc 	bl	8003856 <bme280_get_regs>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	f003 0303 	and.w	r3, r3, #3
 8003aea:	b2da      	uxtb	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 8003af0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8003b04:	23e0      	movs	r3, #224	; 0xe0
 8003b06:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 8003b08:	23b6      	movs	r3, #182	; 0xb6
 8003b0a:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f001 f851 	bl	8004bb4 <null_ptr_check>
 8003b12:	4603      	mov	r3, r0
 8003b14:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8003b16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10d      	bne.n	8003b3a <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8003b1e:	f107 010d 	add.w	r1, r7, #13
 8003b22:	f107 000e 	add.w	r0, r7, #14
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	f7ff fec4 	bl	80038b6 <bme280_set_regs>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	2002      	movs	r0, #2
 8003b38:	4798      	blx	r3
	}

	return rslt;
 8003b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b08a      	sub	sp, #40	; 0x28
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	60b9      	str	r1, [r7, #8]
 8003b50:	607a      	str	r2, [r7, #4]
 8003b52:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 8003b54:	2300      	movs	r3, #0
 8003b56:	61fb      	str	r3, [r7, #28]
 8003b58:	2300      	movs	r3, #0
 8003b5a:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 8003b5c:	f107 0310 	add.w	r3, r7, #16
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	605a      	str	r2, [r3, #4]
 8003b66:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f001 f823 	bl	8004bb4 <null_ptr_check>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 8003b74:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d124      	bne.n	8003bc6 <bme280_get_sensor_data+0x80>
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d021      	beq.n	8003bc6 <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8003b82:	f107 011c 	add.w	r1, r7, #28
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2208      	movs	r2, #8
 8003b8a:	20f7      	movs	r0, #247	; 0xf7
 8003b8c:	f7ff fe63 	bl	8003856 <bme280_get_regs>
 8003b90:	4603      	mov	r3, r0
 8003b92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		if (rslt == BME280_OK) {
 8003b96:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d116      	bne.n	8003bcc <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8003b9e:	f107 0210 	add.w	r2, r7, #16
 8003ba2:	f107 031c 	add.w	r3, r7, #28
 8003ba6:	4611      	mov	r1, r2
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 f815 	bl	8003bd8 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	3310      	adds	r3, #16
 8003bb2:	f107 0110 	add.w	r1, r7, #16
 8003bb6:	7bf8      	ldrb	r0, [r7, #15]
 8003bb8:	68ba      	ldr	r2, [r7, #8]
 8003bba:	f000 f853 	bl	8003c64 <bme280_compensate_data>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8003bc4:	e002      	b.n	8003bcc <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8003bc6:	23ff      	movs	r3, #255	; 0xff
 8003bc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return rslt;
 8003bcc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3728      	adds	r7, #40	; 0x28
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b087      	sub	sp, #28
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	031b      	lsls	r3, r3, #12
 8003be8:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	3301      	adds	r3, #1
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	011b      	lsls	r3, r3, #4
 8003bf2:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	3302      	adds	r3, #2
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	091b      	lsrs	r3, r3, #4
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	431a      	orrs	r2, r3
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	3303      	adds	r3, #3
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	031b      	lsls	r3, r3, #12
 8003c16:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	011b      	lsls	r3, r3, #4
 8003c20:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	3305      	adds	r3, #5
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	091b      	lsrs	r3, r3, #4
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	431a      	orrs	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	431a      	orrs	r2, r3
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	3306      	adds	r3, #6
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	021b      	lsls	r3, r3, #8
 8003c44:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	3307      	adds	r3, #7
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 8003c4e:	697a      	ldr	r2, [r7, #20]
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	431a      	orrs	r2, r3
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	609a      	str	r2, [r3, #8]
}
 8003c58:	bf00      	nop
 8003c5a:	371c      	adds	r7, #28
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b086      	sub	sp, #24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60b9      	str	r1, [r7, #8]
 8003c6c:	607a      	str	r2, [r7, #4]
 8003c6e:	603b      	str	r3, [r7, #0]
 8003c70:	4603      	mov	r3, r0
 8003c72:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 8003c74:	2300      	movs	r3, #0
 8003c76:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d04b      	beq.n	8003d16 <bme280_compensate_data+0xb2>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d048      	beq.n	8003d16 <bme280_compensate_data+0xb2>
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d045      	beq.n	8003d16 <bme280_compensate_data+0xb2>
		/* Initialize to zero */
		comp_data->temperature = 0;
 8003c8a:	6879      	ldr	r1, [r7, #4]
 8003c8c:	f04f 0200 	mov.w	r2, #0
 8003c90:	f04f 0300 	mov.w	r3, #0
 8003c94:	e9c1 2302 	strd	r2, r3, [r1, #8]
		comp_data->pressure = 0;
 8003c98:	6879      	ldr	r1, [r7, #4]
 8003c9a:	f04f 0200 	mov.w	r2, #0
 8003c9e:	f04f 0300 	mov.w	r3, #0
 8003ca2:	e9c1 2300 	strd	r2, r3, [r1]
		comp_data->humidity = 0;
 8003ca6:	6879      	ldr	r1, [r7, #4]
 8003ca8:	f04f 0200 	mov.w	r2, #0
 8003cac:	f04f 0300 	mov.w	r3, #0
 8003cb0:	e9c1 2304 	strd	r2, r3, [r1, #16]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8003cb4:	7bfb      	ldrb	r3, [r7, #15]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d00a      	beq.n	8003cd4 <bme280_compensate_data+0x70>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8003cbe:	6839      	ldr	r1, [r7, #0]
 8003cc0:	68b8      	ldr	r0, [r7, #8]
 8003cc2:	f000 fa2b 	bl	800411c <compensate_temperature>
 8003cc6:	eeb0 7a40 	vmov.f32	s14, s0
 8003cca:	eef0 7a60 	vmov.f32	s15, s1
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	ed83 7b02 	vstr	d7, [r3, #8]
		}
		if (sensor_comp & BME280_PRESS) {
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00a      	beq.n	8003cf4 <bme280_compensate_data+0x90>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8003cde:	6839      	ldr	r1, [r7, #0]
 8003ce0:	68b8      	ldr	r0, [r7, #8]
 8003ce2:	f000 faed 	bl	80042c0 <compensate_pressure>
 8003ce6:	eeb0 7a40 	vmov.f32	s14, s0
 8003cea:	eef0 7a60 	vmov.f32	s15, s1
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	ed83 7b00 	vstr	d7, [r3]
		}
		if (sensor_comp & BME280_HUM) {
 8003cf4:	7bfb      	ldrb	r3, [r7, #15]
 8003cf6:	f003 0304 	and.w	r3, r3, #4
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00d      	beq.n	8003d1a <bme280_compensate_data+0xb6>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8003cfe:	6839      	ldr	r1, [r7, #0]
 8003d00:	68b8      	ldr	r0, [r7, #8]
 8003d02:	f000 fcad 	bl	8004660 <compensate_humidity>
 8003d06:	eeb0 7a40 	vmov.f32	s14, s0
 8003d0a:	eef0 7a60 	vmov.f32	s15, s1
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	ed83 7b04 	vstr	d7, [r3, #16]
		if (sensor_comp & BME280_HUM) {
 8003d14:	e001      	b.n	8003d1a <bme280_compensate_data+0xb6>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8003d16:	23ff      	movs	r3, #255	; 0xff
 8003d18:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8003d1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3718      	adds	r7, #24
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 8003d26:	b580      	push	{r7, lr}
 8003d28:	b086      	sub	sp, #24
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	60b9      	str	r1, [r7, #8]
 8003d30:	607a      	str	r2, [r7, #4]
 8003d32:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 8003d34:	2301      	movs	r3, #1
 8003d36:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 8003d38:	7bfb      	ldrb	r3, [r7, #15]
 8003d3a:	f003 0304 	and.w	r3, r3, #4
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d005      	beq.n	8003d4e <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 8003d42:	6879      	ldr	r1, [r7, #4]
 8003d44:	68b8      	ldr	r0, [r7, #8]
 8003d46:	f000 f815 	bl	8003d74 <set_osr_humidity_settings>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 8003d4e:	7bfb      	ldrb	r3, [r7, #15]
 8003d50:	f003 0303 	and.w	r3, r3, #3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d007      	beq.n	8003d68 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8003d58:	7bfb      	ldrb	r3, [r7, #15]
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	68b9      	ldr	r1, [r7, #8]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 f842 	bl	8003de8 <set_osr_press_temp_settings>
 8003d64:	4603      	mov	r3, r0
 8003d66:	75fb      	strb	r3, [r7, #23]

	return rslt;
 8003d68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3718      	adds	r7, #24
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8003d7e:	23f2      	movs	r3, #242	; 0xf2
 8003d80:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	789b      	ldrb	r3, [r3, #2]
 8003d86:	f003 0307 	and.w	r3, r3, #7
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8003d8e:	f107 010e 	add.w	r1, r7, #14
 8003d92:	f107 000c 	add.w	r0, r7, #12
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f7ff fd8c 	bl	80038b6 <bme280_set_regs>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 8003da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d118      	bne.n	8003ddc <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8003daa:	23f4      	movs	r3, #244	; 0xf4
 8003dac:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8003dae:	7b38      	ldrb	r0, [r7, #12]
 8003db0:	f107 010d 	add.w	r1, r7, #13
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f7ff fd4d 	bl	8003856 <bme280_get_regs>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 8003dc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d109      	bne.n	8003ddc <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8003dc8:	f107 010d 	add.w	r1, r7, #13
 8003dcc:	f107 000c 	add.w	r0, r7, #12
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f7ff fd6f 	bl	80038b6 <bme280_set_regs>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8003ddc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	4603      	mov	r3, r0
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
 8003df4:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8003df6:	23f4      	movs	r3, #244	; 0xf4
 8003df8:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8003dfa:	7db8      	ldrb	r0, [r7, #22]
 8003dfc:	f107 0115 	add.w	r1, r7, #21
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f7ff fd27 	bl	8003856 <bme280_get_regs>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8003e0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d11f      	bne.n	8003e54 <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d005      	beq.n	8003e2a <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 8003e1e:	f107 0315 	add.w	r3, r7, #21
 8003e22:	68b9      	ldr	r1, [r7, #8]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f000 f88e 	bl	8003f46 <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 8003e2a:	7bfb      	ldrb	r3, [r7, #15]
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d005      	beq.n	8003e40 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 8003e34:	f107 0315 	add.w	r3, r7, #21
 8003e38:	68b9      	ldr	r1, [r7, #8]
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f000 f8a0 	bl	8003f80 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8003e40:	f107 0115 	add.w	r1, r7, #21
 8003e44:	f107 0016 	add.w	r0, r7, #22
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f7ff fd33 	bl	80038b6 <bme280_set_regs>
 8003e50:	4603      	mov	r3, r0
 8003e52:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8003e54:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3718      	adds	r7, #24
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	4603      	mov	r3, r0
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
 8003e6c:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8003e6e:	23f5      	movs	r3, #245	; 0xf5
 8003e70:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8003e72:	7db8      	ldrb	r0, [r7, #22]
 8003e74:	f107 0115 	add.w	r1, r7, #21
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f7ff fceb 	bl	8003856 <bme280_get_regs>
 8003e80:	4603      	mov	r3, r0
 8003e82:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8003e84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d11f      	bne.n	8003ecc <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8003e8c:	7bfb      	ldrb	r3, [r7, #15]
 8003e8e:	f003 0308 	and.w	r3, r3, #8
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d005      	beq.n	8003ea2 <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 8003e96:	f107 0315 	add.w	r3, r7, #21
 8003e9a:	68b9      	ldr	r1, [r7, #8]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f000 f81b 	bl	8003ed8 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 8003ea2:	7bfb      	ldrb	r3, [r7, #15]
 8003ea4:	f003 0310 	and.w	r3, r3, #16
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d005      	beq.n	8003eb8 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8003eac:	f107 0315 	add.w	r3, r7, #21
 8003eb0:	68b9      	ldr	r1, [r7, #8]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f000 f82d 	bl	8003f12 <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8003eb8:	f107 0115 	add.w	r1, r7, #21
 8003ebc:	f107 0016 	add.w	r0, r7, #22
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f7ff fcf7 	bl	80038b6 <bme280_set_regs>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8003ecc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3718      	adds	r7, #24
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	b25b      	sxtb	r3, r3
 8003ee8:	f023 031c 	bic.w	r3, r3, #28
 8003eec:	b25a      	sxtb	r2, r3
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	78db      	ldrb	r3, [r3, #3]
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	b25b      	sxtb	r3, r3
 8003ef6:	f003 031c 	and.w	r3, r3, #28
 8003efa:	b25b      	sxtb	r3, r3
 8003efc:	4313      	orrs	r3, r2
 8003efe:	b25b      	sxtb	r3, r3
 8003f00:	b2da      	uxtb	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	701a      	strb	r2, [r3, #0]
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr

08003f12 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
 8003f1a:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	b25b      	sxtb	r3, r3
 8003f22:	f003 031f 	and.w	r3, r3, #31
 8003f26:	b25a      	sxtb	r2, r3
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	791b      	ldrb	r3, [r3, #4]
 8003f2c:	015b      	lsls	r3, r3, #5
 8003f2e:	b25b      	sxtb	r3, r3
 8003f30:	4313      	orrs	r3, r2
 8003f32:	b25b      	sxtb	r3, r3
 8003f34:	b2da      	uxtb	r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	701a      	strb	r2, [r3, #0]
}
 8003f3a:	bf00      	nop
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr

08003f46 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8003f46:	b480      	push	{r7}
 8003f48:	b083      	sub	sp, #12
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
 8003f4e:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	b25b      	sxtb	r3, r3
 8003f56:	f023 031c 	bic.w	r3, r3, #28
 8003f5a:	b25a      	sxtb	r2, r3
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	b25b      	sxtb	r3, r3
 8003f64:	f003 031c 	and.w	r3, r3, #28
 8003f68:	b25b      	sxtb	r3, r3
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	b25b      	sxtb	r3, r3
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	701a      	strb	r2, [r3, #0]
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	b25b      	sxtb	r3, r3
 8003f90:	f003 031f 	and.w	r3, r3, #31
 8003f94:	b25a      	sxtb	r2, r3
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	785b      	ldrb	r3, [r3, #1]
 8003f9a:	015b      	lsls	r3, r3, #5
 8003f9c:	b25b      	sxtb	r3, r3
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	b25b      	sxtb	r3, r3
 8003fa2:	b2da      	uxtb	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	701a      	strb	r2, [r3, #0]
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	f003 0307 	and.w	r3, r3, #7
 8003fc6:	b2da      	uxtb	r2, r3
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	3302      	adds	r3, #2
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	109b      	asrs	r3, r3, #2
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	b2da      	uxtb	r2, r3
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	3302      	adds	r3, #2
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	095b      	lsrs	r3, r3, #5
 8003fe8:	b2da      	uxtb	r2, r3
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	3303      	adds	r3, #3
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	109b      	asrs	r3, r3, #2
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	b2da      	uxtb	r2, r3
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	3303      	adds	r3, #3
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	095b      	lsrs	r3, r3, #5
 800400a:	b2da      	uxtb	r2, r3
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	711a      	strb	r2, [r3, #4]
}
 8004010:	bf00      	nop
 8004012:	370c      	adds	r7, #12
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr

0800401c <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	4603      	mov	r3, r0
 8004024:	6039      	str	r1, [r7, #0]
 8004026:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 8004028:	23f4      	movs	r3, #244	; 0xf4
 800402a:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 800402c:	7bb8      	ldrb	r0, [r7, #14]
 800402e:	f107 010d 	add.w	r1, r7, #13
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	2201      	movs	r2, #1
 8004036:	f7ff fc0e 	bl	8003856 <bme280_get_regs>
 800403a:	4603      	mov	r3, r0
 800403c:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 800403e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d117      	bne.n	8004076 <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 8004046:	7b7b      	ldrb	r3, [r7, #13]
 8004048:	b25b      	sxtb	r3, r3
 800404a:	f023 0303 	bic.w	r3, r3, #3
 800404e:	b25a      	sxtb	r2, r3
 8004050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004054:	f003 0303 	and.w	r3, r3, #3
 8004058:	b25b      	sxtb	r3, r3
 800405a:	4313      	orrs	r3, r2
 800405c:	b25b      	sxtb	r3, r3
 800405e:	b2db      	uxtb	r3, r3
 8004060:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 8004062:	f107 010d 	add.w	r1, r7, #13
 8004066:	f107 000e 	add.w	r0, r7, #14
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	2201      	movs	r2, #1
 800406e:	f7ff fc22 	bl	80038b6 <bme280_set_regs>
 8004072:	4603      	mov	r3, r0
 8004074:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8004076:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b086      	sub	sp, #24
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800408a:	f107 0110 	add.w	r1, r7, #16
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2204      	movs	r2, #4
 8004092:	20f2      	movs	r0, #242	; 0xf2
 8004094:	f7ff fbdf 	bl	8003856 <bme280_get_regs>
 8004098:	4603      	mov	r3, r0
 800409a:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 800409c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d118      	bne.n	80040d6 <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 80040a4:	f107 0208 	add.w	r2, r7, #8
 80040a8:	f107 0310 	add.w	r3, r7, #16
 80040ac:	4611      	mov	r1, r2
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7ff ff80 	bl	8003fb4 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7ff fd21 	bl	8003afc <bme280_soft_reset>
 80040ba:	4603      	mov	r3, r0
 80040bc:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 80040be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d107      	bne.n	80040d6 <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 80040c6:	f107 0308 	add.w	r3, r7, #8
 80040ca:	6879      	ldr	r1, [r7, #4]
 80040cc:	4618      	mov	r0, r3
 80040ce:	f000 f808 	bl	80040e2 <reload_device_settings>
 80040d2:	4603      	mov	r3, r0
 80040d4:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80040d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3718      	adds	r7, #24
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}

080040e2 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80040e2:	b580      	push	{r7, lr}
 80040e4:	b084      	sub	sp, #16
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
 80040ea:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80040ec:	683a      	ldr	r2, [r7, #0]
 80040ee:	6879      	ldr	r1, [r7, #4]
 80040f0:	201f      	movs	r0, #31
 80040f2:	f7ff fe18 	bl	8003d26 <set_osr_settings>
 80040f6:	4603      	mov	r3, r0
 80040f8:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 80040fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d106      	bne.n	8004110 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	6879      	ldr	r1, [r7, #4]
 8004106:	201f      	movs	r0, #31
 8004108:	f7ff feaa 	bl	8003e60 <set_filter_standby_settings>
 800410c:	4603      	mov	r3, r0
 800410e:	73fb      	strb	r3, [r7, #15]

	return rslt;
 8004110:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3710      	adds	r7, #16
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 800411c:	b5b0      	push	{r4, r5, r7, lr}
 800411e:	b08c      	sub	sp, #48	; 0x30
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double temperature;
	double temperature_min = -40;
 8004126:	f04f 0200 	mov.w	r2, #0
 800412a:	4b5f      	ldr	r3, [pc, #380]	; (80042a8 <compensate_temperature+0x18c>)
 800412c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double temperature_max = 85;
 8004130:	f04f 0200 	mov.w	r2, #0
 8004134:	4b5d      	ldr	r3, [pc, #372]	; (80042ac <compensate_temperature+0x190>)
 8004136:	e9c7 2306 	strd	r2, r3, [r7, #24]

	var1 = ((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_T1) / 1024.0;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	4618      	mov	r0, r3
 8004140:	f7fc f984 	bl	800044c <__aeabi_ui2d>
 8004144:	f04f 0200 	mov.w	r2, #0
 8004148:	4b59      	ldr	r3, [pc, #356]	; (80042b0 <compensate_temperature+0x194>)
 800414a:	f7fc fb23 	bl	8000794 <__aeabi_ddiv>
 800414e:	4602      	mov	r2, r0
 8004150:	460b      	mov	r3, r1
 8004152:	4614      	mov	r4, r2
 8004154:	461d      	mov	r5, r3
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	881b      	ldrh	r3, [r3, #0]
 800415a:	4618      	mov	r0, r3
 800415c:	f7fc f976 	bl	800044c <__aeabi_ui2d>
 8004160:	f04f 0200 	mov.w	r2, #0
 8004164:	4b53      	ldr	r3, [pc, #332]	; (80042b4 <compensate_temperature+0x198>)
 8004166:	f7fc fb15 	bl	8000794 <__aeabi_ddiv>
 800416a:	4602      	mov	r2, r0
 800416c:	460b      	mov	r3, r1
 800416e:	4620      	mov	r0, r4
 8004170:	4629      	mov	r1, r5
 8004172:	f7fc f82d 	bl	80001d0 <__aeabi_dsub>
 8004176:	4602      	mov	r2, r0
 8004178:	460b      	mov	r3, r1
 800417a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var1 = var1 * ((double)calib_data->dig_T2);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004184:	4618      	mov	r0, r3
 8004186:	f7fc f971 	bl	800046c <__aeabi_i2d>
 800418a:	4602      	mov	r2, r0
 800418c:	460b      	mov	r3, r1
 800418e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004192:	f7fc f9d5 	bl	8000540 <__aeabi_dmul>
 8004196:	4602      	mov	r2, r0
 8004198:	460b      	mov	r3, r1
 800419a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_T1) / 8192.0);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7fc f952 	bl	800044c <__aeabi_ui2d>
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 80041b0:	f7fc faf0 	bl	8000794 <__aeabi_ddiv>
 80041b4:	4602      	mov	r2, r0
 80041b6:	460b      	mov	r3, r1
 80041b8:	4614      	mov	r4, r2
 80041ba:	461d      	mov	r5, r3
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	881b      	ldrh	r3, [r3, #0]
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7fc f943 	bl	800044c <__aeabi_ui2d>
 80041c6:	f04f 0200 	mov.w	r2, #0
 80041ca:	4b3b      	ldr	r3, [pc, #236]	; (80042b8 <compensate_temperature+0x19c>)
 80041cc:	f7fc fae2 	bl	8000794 <__aeabi_ddiv>
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	4620      	mov	r0, r4
 80041d6:	4629      	mov	r1, r5
 80041d8:	f7fb fffa 	bl	80001d0 <__aeabi_dsub>
 80041dc:	4602      	mov	r2, r0
 80041de:	460b      	mov	r3, r1
 80041e0:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var2 = (var2 * var2) * ((double)calib_data->dig_T3);
 80041e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80041ec:	f7fc f9a8 	bl	8000540 <__aeabi_dmul>
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4614      	mov	r4, r2
 80041f6:	461d      	mov	r5, r3
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80041fe:	4618      	mov	r0, r3
 8004200:	f7fc f934 	bl	800046c <__aeabi_i2d>
 8004204:	4602      	mov	r2, r0
 8004206:	460b      	mov	r3, r1
 8004208:	4620      	mov	r0, r4
 800420a:	4629      	mov	r1, r5
 800420c:	f7fc f998 	bl	8000540 <__aeabi_dmul>
 8004210:	4602      	mov	r2, r0
 8004212:	460b      	mov	r3, r1
 8004214:	e9c7 2302 	strd	r2, r3, [r7, #8]
	calib_data->t_fine = (int32_t)(var1 + var2);
 8004218:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800421c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004220:	f7fb ffd8 	bl	80001d4 <__adddf3>
 8004224:	4602      	mov	r2, r0
 8004226:	460b      	mov	r3, r1
 8004228:	4610      	mov	r0, r2
 800422a:	4619      	mov	r1, r3
 800422c:	f7fc fc38 	bl	8000aa0 <__aeabi_d2iz>
 8004230:	4602      	mov	r2, r0
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	625a      	str	r2, [r3, #36]	; 0x24
	temperature = (var1 + var2) / 5120.0;
 8004236:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800423a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800423e:	f7fb ffc9 	bl	80001d4 <__adddf3>
 8004242:	4602      	mov	r2, r0
 8004244:	460b      	mov	r3, r1
 8004246:	4610      	mov	r0, r2
 8004248:	4619      	mov	r1, r3
 800424a:	f04f 0200 	mov.w	r2, #0
 800424e:	4b1b      	ldr	r3, [pc, #108]	; (80042bc <compensate_temperature+0x1a0>)
 8004250:	f7fc faa0 	bl	8000794 <__aeabi_ddiv>
 8004254:	4602      	mov	r2, r0
 8004256:	460b      	mov	r3, r1
 8004258:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (temperature < temperature_min)
 800425c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004260:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004264:	f7fc fbde 	bl	8000a24 <__aeabi_dcmplt>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d004      	beq.n	8004278 <compensate_temperature+0x15c>
		temperature = temperature_min;
 800426e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004272:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8004276:	e00c      	b.n	8004292 <compensate_temperature+0x176>
	else if (temperature > temperature_max)
 8004278:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800427c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004280:	f7fc fbee 	bl	8000a60 <__aeabi_dcmpgt>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d003      	beq.n	8004292 <compensate_temperature+0x176>
		temperature = temperature_max;
 800428a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800428e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	return temperature;
 8004292:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004296:	ec43 2b17 	vmov	d7, r2, r3
}
 800429a:	eeb0 0a47 	vmov.f32	s0, s14
 800429e:	eef0 0a67 	vmov.f32	s1, s15
 80042a2:	3730      	adds	r7, #48	; 0x30
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bdb0      	pop	{r4, r5, r7, pc}
 80042a8:	c0440000 	.word	0xc0440000
 80042ac:	40554000 	.word	0x40554000
 80042b0:	40d00000 	.word	0x40d00000
 80042b4:	40900000 	.word	0x40900000
 80042b8:	40c00000 	.word	0x40c00000
 80042bc:	40b40000 	.word	0x40b40000

080042c0 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80042c0:	b5b0      	push	{r4, r5, r7, lr}
 80042c2:	b08e      	sub	sp, #56	; 0x38
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double var3;
	double pressure;
	double pressure_min = 30000.0;
 80042ca:	a3d9      	add	r3, pc, #868	; (adr r3, 8004630 <compensate_pressure+0x370>)
 80042cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double pressure_max = 110000.0;
 80042d4:	a3d8      	add	r3, pc, #864	; (adr r3, 8004638 <compensate_pressure+0x378>)
 80042d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042da:	e9c7 2308 	strd	r2, r3, [r7, #32]

	var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7fc f8c2 	bl	800046c <__aeabi_i2d>
 80042e8:	f04f 0200 	mov.w	r2, #0
 80042ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80042f0:	f7fc fa50 	bl	8000794 <__aeabi_ddiv>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	4610      	mov	r0, r2
 80042fa:	4619      	mov	r1, r3
 80042fc:	f04f 0200 	mov.w	r2, #0
 8004300:	4bc1      	ldr	r3, [pc, #772]	; (8004608 <compensate_pressure+0x348>)
 8004302:	f7fb ff65 	bl	80001d0 <__aeabi_dsub>
 8004306:	4602      	mov	r2, r0
 8004308:	460b      	mov	r3, r1
 800430a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = var1 * var1 * ((double)calib_data->dig_P6) / 32768.0;
 800430e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004312:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004316:	f7fc f913 	bl	8000540 <__aeabi_dmul>
 800431a:	4602      	mov	r2, r0
 800431c:	460b      	mov	r3, r1
 800431e:	4614      	mov	r4, r2
 8004320:	461d      	mov	r5, r3
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8004328:	4618      	mov	r0, r3
 800432a:	f7fc f89f 	bl	800046c <__aeabi_i2d>
 800432e:	4602      	mov	r2, r0
 8004330:	460b      	mov	r3, r1
 8004332:	4620      	mov	r0, r4
 8004334:	4629      	mov	r1, r5
 8004336:	f7fc f903 	bl	8000540 <__aeabi_dmul>
 800433a:	4602      	mov	r2, r0
 800433c:	460b      	mov	r3, r1
 800433e:	4610      	mov	r0, r2
 8004340:	4619      	mov	r1, r3
 8004342:	f04f 0200 	mov.w	r2, #0
 8004346:	4bb1      	ldr	r3, [pc, #708]	; (800460c <compensate_pressure+0x34c>)
 8004348:	f7fc fa24 	bl	8000794 <__aeabi_ddiv>
 800434c:	4602      	mov	r2, r0
 800434e:	460b      	mov	r3, r1
 8004350:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = var2 + var1 * ((double)calib_data->dig_P5) * 2.0;
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800435a:	4618      	mov	r0, r3
 800435c:	f7fc f886 	bl	800046c <__aeabi_i2d>
 8004360:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004364:	f7fc f8ec 	bl	8000540 <__aeabi_dmul>
 8004368:	4602      	mov	r2, r0
 800436a:	460b      	mov	r3, r1
 800436c:	4610      	mov	r0, r2
 800436e:	4619      	mov	r1, r3
 8004370:	4602      	mov	r2, r0
 8004372:	460b      	mov	r3, r1
 8004374:	f7fb ff2e 	bl	80001d4 <__adddf3>
 8004378:	4602      	mov	r2, r0
 800437a:	460b      	mov	r3, r1
 800437c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004380:	f7fb ff28 	bl	80001d4 <__adddf3>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (var2 / 4.0) + (((double)calib_data->dig_P4) * 65536.0);
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	4b9f      	ldr	r3, [pc, #636]	; (8004610 <compensate_pressure+0x350>)
 8004392:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004396:	f7fc f9fd 	bl	8000794 <__aeabi_ddiv>
 800439a:	4602      	mov	r2, r0
 800439c:	460b      	mov	r3, r1
 800439e:	4614      	mov	r4, r2
 80043a0:	461d      	mov	r5, r3
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7fc f85f 	bl	800046c <__aeabi_i2d>
 80043ae:	f04f 0200 	mov.w	r2, #0
 80043b2:	4b98      	ldr	r3, [pc, #608]	; (8004614 <compensate_pressure+0x354>)
 80043b4:	f7fc f8c4 	bl	8000540 <__aeabi_dmul>
 80043b8:	4602      	mov	r2, r0
 80043ba:	460b      	mov	r3, r1
 80043bc:	4620      	mov	r0, r4
 80043be:	4629      	mov	r1, r5
 80043c0:	f7fb ff08 	bl	80001d4 <__adddf3>
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var3 = ((double)calib_data->dig_P3) * var1 * var1 / 524288.0;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7fc f84a 	bl	800046c <__aeabi_i2d>
 80043d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043dc:	f7fc f8b0 	bl	8000540 <__aeabi_dmul>
 80043e0:	4602      	mov	r2, r0
 80043e2:	460b      	mov	r3, r1
 80043e4:	4610      	mov	r0, r2
 80043e6:	4619      	mov	r1, r3
 80043e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043ec:	f7fc f8a8 	bl	8000540 <__aeabi_dmul>
 80043f0:	4602      	mov	r2, r0
 80043f2:	460b      	mov	r3, r1
 80043f4:	4610      	mov	r0, r2
 80043f6:	4619      	mov	r1, r3
 80043f8:	f04f 0200 	mov.w	r2, #0
 80043fc:	4b86      	ldr	r3, [pc, #536]	; (8004618 <compensate_pressure+0x358>)
 80043fe:	f7fc f9c9 	bl	8000794 <__aeabi_ddiv>
 8004402:	4602      	mov	r2, r0
 8004404:	460b      	mov	r3, r1
 8004406:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var1 = (var3 + ((double)calib_data->dig_P2) * var1) / 524288.0;
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004410:	4618      	mov	r0, r3
 8004412:	f7fc f82b 	bl	800046c <__aeabi_i2d>
 8004416:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800441a:	f7fc f891 	bl	8000540 <__aeabi_dmul>
 800441e:	4602      	mov	r2, r0
 8004420:	460b      	mov	r3, r1
 8004422:	4610      	mov	r0, r2
 8004424:	4619      	mov	r1, r3
 8004426:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800442a:	f7fb fed3 	bl	80001d4 <__adddf3>
 800442e:	4602      	mov	r2, r0
 8004430:	460b      	mov	r3, r1
 8004432:	4610      	mov	r0, r2
 8004434:	4619      	mov	r1, r3
 8004436:	f04f 0200 	mov.w	r2, #0
 800443a:	4b77      	ldr	r3, [pc, #476]	; (8004618 <compensate_pressure+0x358>)
 800443c:	f7fc f9aa 	bl	8000794 <__aeabi_ddiv>
 8004440:	4602      	mov	r2, r0
 8004442:	460b      	mov	r3, r1
 8004444:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_P1);
 8004448:	f04f 0200 	mov.w	r2, #0
 800444c:	4b6f      	ldr	r3, [pc, #444]	; (800460c <compensate_pressure+0x34c>)
 800444e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004452:	f7fc f99f 	bl	8000794 <__aeabi_ddiv>
 8004456:	4602      	mov	r2, r0
 8004458:	460b      	mov	r3, r1
 800445a:	4610      	mov	r0, r2
 800445c:	4619      	mov	r1, r3
 800445e:	f04f 0200 	mov.w	r2, #0
 8004462:	4b6e      	ldr	r3, [pc, #440]	; (800461c <compensate_pressure+0x35c>)
 8004464:	f7fb feb6 	bl	80001d4 <__adddf3>
 8004468:	4602      	mov	r2, r0
 800446a:	460b      	mov	r3, r1
 800446c:	4614      	mov	r4, r2
 800446e:	461d      	mov	r5, r3
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	88db      	ldrh	r3, [r3, #6]
 8004474:	4618      	mov	r0, r3
 8004476:	f7fb ffe9 	bl	800044c <__aeabi_ui2d>
 800447a:	4602      	mov	r2, r0
 800447c:	460b      	mov	r3, r1
 800447e:	4620      	mov	r0, r4
 8004480:	4629      	mov	r1, r5
 8004482:	f7fc f85d 	bl	8000540 <__aeabi_dmul>
 8004486:	4602      	mov	r2, r0
 8004488:	460b      	mov	r3, r1
 800448a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	/* avoid exception caused by division by zero */
	if (var1) {
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800449a:	f7fc fab9 	bl	8000a10 <__aeabi_dcmpeq>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f040 80cd 	bne.w	8004640 <compensate_pressure+0x380>
		pressure = 1048576.0 - (double) uncomp_data->pressure;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fb ffce 	bl	800044c <__aeabi_ui2d>
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	f04f 0000 	mov.w	r0, #0
 80044b8:	4959      	ldr	r1, [pc, #356]	; (8004620 <compensate_pressure+0x360>)
 80044ba:	f7fb fe89 	bl	80001d0 <__aeabi_dsub>
 80044be:	4602      	mov	r2, r0
 80044c0:	460b      	mov	r3, r1
 80044c2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 80044c6:	f04f 0200 	mov.w	r2, #0
 80044ca:	4b56      	ldr	r3, [pc, #344]	; (8004624 <compensate_pressure+0x364>)
 80044cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80044d0:	f7fc f960 	bl	8000794 <__aeabi_ddiv>
 80044d4:	4602      	mov	r2, r0
 80044d6:	460b      	mov	r3, r1
 80044d8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80044dc:	f7fb fe78 	bl	80001d0 <__aeabi_dsub>
 80044e0:	4602      	mov	r2, r0
 80044e2:	460b      	mov	r3, r1
 80044e4:	4610      	mov	r0, r2
 80044e6:	4619      	mov	r1, r3
 80044e8:	a345      	add	r3, pc, #276	; (adr r3, 8004600 <compensate_pressure+0x340>)
 80044ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ee:	f7fc f827 	bl	8000540 <__aeabi_dmul>
 80044f2:	4602      	mov	r2, r0
 80044f4:	460b      	mov	r3, r1
 80044f6:	4610      	mov	r0, r2
 80044f8:	4619      	mov	r1, r3
 80044fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044fe:	f7fc f949 	bl	8000794 <__aeabi_ddiv>
 8004502:	4602      	mov	r2, r0
 8004504:	460b      	mov	r3, r1
 8004506:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		var1 = ((double)calib_data->dig_P9) * pressure * pressure / 2147483648.0;
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8004510:	4618      	mov	r0, r3
 8004512:	f7fb ffab 	bl	800046c <__aeabi_i2d>
 8004516:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800451a:	f7fc f811 	bl	8000540 <__aeabi_dmul>
 800451e:	4602      	mov	r2, r0
 8004520:	460b      	mov	r3, r1
 8004522:	4610      	mov	r0, r2
 8004524:	4619      	mov	r1, r3
 8004526:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800452a:	f7fc f809 	bl	8000540 <__aeabi_dmul>
 800452e:	4602      	mov	r2, r0
 8004530:	460b      	mov	r3, r1
 8004532:	4610      	mov	r0, r2
 8004534:	4619      	mov	r1, r3
 8004536:	f04f 0200 	mov.w	r2, #0
 800453a:	4b3b      	ldr	r3, [pc, #236]	; (8004628 <compensate_pressure+0x368>)
 800453c:	f7fc f92a 	bl	8000794 <__aeabi_ddiv>
 8004540:	4602      	mov	r2, r0
 8004542:	460b      	mov	r3, r1
 8004544:	e9c7 2306 	strd	r2, r3, [r7, #24]
		var2 = pressure * ((double)calib_data->dig_P8) / 32768.0;
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800454e:	4618      	mov	r0, r3
 8004550:	f7fb ff8c 	bl	800046c <__aeabi_i2d>
 8004554:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004558:	f7fb fff2 	bl	8000540 <__aeabi_dmul>
 800455c:	4602      	mov	r2, r0
 800455e:	460b      	mov	r3, r1
 8004560:	4610      	mov	r0, r2
 8004562:	4619      	mov	r1, r3
 8004564:	f04f 0200 	mov.w	r2, #0
 8004568:	4b28      	ldr	r3, [pc, #160]	; (800460c <compensate_pressure+0x34c>)
 800456a:	f7fc f913 	bl	8000794 <__aeabi_ddiv>
 800456e:	4602      	mov	r2, r0
 8004570:	460b      	mov	r3, r1
 8004572:	e9c7 2304 	strd	r2, r3, [r7, #16]
		pressure = pressure + (var1 + var2 + ((double)calib_data->dig_P7)) / 16.0;
 8004576:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800457a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800457e:	f7fb fe29 	bl	80001d4 <__adddf3>
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	4614      	mov	r4, r2
 8004588:	461d      	mov	r5, r3
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8004590:	4618      	mov	r0, r3
 8004592:	f7fb ff6b 	bl	800046c <__aeabi_i2d>
 8004596:	4602      	mov	r2, r0
 8004598:	460b      	mov	r3, r1
 800459a:	4620      	mov	r0, r4
 800459c:	4629      	mov	r1, r5
 800459e:	f7fb fe19 	bl	80001d4 <__adddf3>
 80045a2:	4602      	mov	r2, r0
 80045a4:	460b      	mov	r3, r1
 80045a6:	4610      	mov	r0, r2
 80045a8:	4619      	mov	r1, r3
 80045aa:	f04f 0200 	mov.w	r2, #0
 80045ae:	4b1f      	ldr	r3, [pc, #124]	; (800462c <compensate_pressure+0x36c>)
 80045b0:	f7fc f8f0 	bl	8000794 <__aeabi_ddiv>
 80045b4:	4602      	mov	r2, r0
 80045b6:	460b      	mov	r3, r1
 80045b8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80045bc:	f7fb fe0a 	bl	80001d4 <__adddf3>
 80045c0:	4602      	mov	r2, r0
 80045c2:	460b      	mov	r3, r1
 80045c4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

		if (pressure < pressure_min)
 80045c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80045cc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80045d0:	f7fc fa28 	bl	8000a24 <__aeabi_dcmplt>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d004      	beq.n	80045e4 <compensate_pressure+0x324>
			pressure = pressure_min;
 80045da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80045de:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 80045e2:	e031      	b.n	8004648 <compensate_pressure+0x388>
		else if (pressure > pressure_max)
 80045e4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045e8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80045ec:	f7fc fa38 	bl	8000a60 <__aeabi_dcmpgt>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d028      	beq.n	8004648 <compensate_pressure+0x388>
			pressure = pressure_max;
 80045f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045fa:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 80045fe:	e023      	b.n	8004648 <compensate_pressure+0x388>
 8004600:	00000000 	.word	0x00000000
 8004604:	40b86a00 	.word	0x40b86a00
 8004608:	40ef4000 	.word	0x40ef4000
 800460c:	40e00000 	.word	0x40e00000
 8004610:	40100000 	.word	0x40100000
 8004614:	40f00000 	.word	0x40f00000
 8004618:	41200000 	.word	0x41200000
 800461c:	3ff00000 	.word	0x3ff00000
 8004620:	41300000 	.word	0x41300000
 8004624:	40b00000 	.word	0x40b00000
 8004628:	41e00000 	.word	0x41e00000
 800462c:	40300000 	.word	0x40300000
 8004630:	00000000 	.word	0x00000000
 8004634:	40dd4c00 	.word	0x40dd4c00
 8004638:	00000000 	.word	0x00000000
 800463c:	40fadb00 	.word	0x40fadb00
	} else { /* Invalid case */
		pressure = pressure_min;
 8004640:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004644:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	}

	return pressure;
 8004648:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800464c:	ec43 2b17 	vmov	d7, r2, r3
}
 8004650:	eeb0 0a47 	vmov.f32	s0, s14
 8004654:	eef0 0a67 	vmov.f32	s1, s15
 8004658:	3738      	adds	r7, #56	; 0x38
 800465a:	46bd      	mov	sp, r7
 800465c:	bdb0      	pop	{r4, r5, r7, pc}
 800465e:	bf00      	nop

08004660 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8004660:	b5b0      	push	{r4, r5, r7, lr}
 8004662:	b094      	sub	sp, #80	; 0x50
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
	double humidity;
	double humidity_min = 0.0;
 800466a:	f04f 0200 	mov.w	r2, #0
 800466e:	f04f 0300 	mov.w	r3, #0
 8004672:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double humidity_max = 100.0;
 8004676:	f04f 0200 	mov.w	r2, #0
 800467a:	4b81      	ldr	r3, [pc, #516]	; (8004880 <compensate_humidity+0x220>)
 800467c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double var3;
	double var4;
	double var5;
	double var6;

	var1 = ((double)calib_data->t_fine) - 76800.0;
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004684:	4618      	mov	r0, r3
 8004686:	f7fb fef1 	bl	800046c <__aeabi_i2d>
 800468a:	f04f 0200 	mov.w	r2, #0
 800468e:	4b7d      	ldr	r3, [pc, #500]	; (8004884 <compensate_humidity+0x224>)
 8004690:	f7fb fd9e 	bl	80001d0 <__aeabi_dsub>
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	var2 = (((double)calib_data->dig_H4) * 64.0 + (((double)calib_data->dig_H5) / 16384.0) * var1);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7fb fee2 	bl	800046c <__aeabi_i2d>
 80046a8:	f04f 0200 	mov.w	r2, #0
 80046ac:	4b76      	ldr	r3, [pc, #472]	; (8004888 <compensate_humidity+0x228>)
 80046ae:	f7fb ff47 	bl	8000540 <__aeabi_dmul>
 80046b2:	4602      	mov	r2, r0
 80046b4:	460b      	mov	r3, r1
 80046b6:	4614      	mov	r4, r2
 80046b8:	461d      	mov	r5, r3
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7fb fed3 	bl	800046c <__aeabi_i2d>
 80046c6:	f04f 0200 	mov.w	r2, #0
 80046ca:	4b70      	ldr	r3, [pc, #448]	; (800488c <compensate_humidity+0x22c>)
 80046cc:	f7fc f862 	bl	8000794 <__aeabi_ddiv>
 80046d0:	4602      	mov	r2, r0
 80046d2:	460b      	mov	r3, r1
 80046d4:	4610      	mov	r0, r2
 80046d6:	4619      	mov	r1, r3
 80046d8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80046dc:	f7fb ff30 	bl	8000540 <__aeabi_dmul>
 80046e0:	4602      	mov	r2, r0
 80046e2:	460b      	mov	r3, r1
 80046e4:	4620      	mov	r0, r4
 80046e6:	4629      	mov	r1, r5
 80046e8:	f7fb fd74 	bl	80001d4 <__adddf3>
 80046ec:	4602      	mov	r2, r0
 80046ee:	460b      	mov	r3, r1
 80046f0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	var3 = uncomp_data->humidity - var2;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7fb fea7 	bl	800044c <__aeabi_ui2d>
 80046fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004702:	f7fb fd65 	bl	80001d0 <__aeabi_dsub>
 8004706:	4602      	mov	r2, r0
 8004708:	460b      	mov	r3, r1
 800470a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	var4 = ((double)calib_data->dig_H2) / 65536.0;
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8004714:	4618      	mov	r0, r3
 8004716:	f7fb fea9 	bl	800046c <__aeabi_i2d>
 800471a:	f04f 0200 	mov.w	r2, #0
 800471e:	4b5c      	ldr	r3, [pc, #368]	; (8004890 <compensate_humidity+0x230>)
 8004720:	f7fc f838 	bl	8000794 <__aeabi_ddiv>
 8004724:	4602      	mov	r2, r0
 8004726:	460b      	mov	r3, r1
 8004728:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var5 = (1.0 + (((double)calib_data->dig_H3) / 67108864.0) * var1);
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	7f1b      	ldrb	r3, [r3, #28]
 8004730:	4618      	mov	r0, r3
 8004732:	f7fb fe8b 	bl	800044c <__aeabi_ui2d>
 8004736:	f04f 0200 	mov.w	r2, #0
 800473a:	4b56      	ldr	r3, [pc, #344]	; (8004894 <compensate_humidity+0x234>)
 800473c:	f7fc f82a 	bl	8000794 <__aeabi_ddiv>
 8004740:	4602      	mov	r2, r0
 8004742:	460b      	mov	r3, r1
 8004744:	4610      	mov	r0, r2
 8004746:	4619      	mov	r1, r3
 8004748:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800474c:	f7fb fef8 	bl	8000540 <__aeabi_dmul>
 8004750:	4602      	mov	r2, r0
 8004752:	460b      	mov	r3, r1
 8004754:	4610      	mov	r0, r2
 8004756:	4619      	mov	r1, r3
 8004758:	f04f 0200 	mov.w	r2, #0
 800475c:	4b4e      	ldr	r3, [pc, #312]	; (8004898 <compensate_humidity+0x238>)
 800475e:	f7fb fd39 	bl	80001d4 <__adddf3>
 8004762:	4602      	mov	r2, r0
 8004764:	460b      	mov	r3, r1
 8004766:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var6 = 1.0 + (((double)calib_data->dig_H6) / 67108864.0) * var1 * var5;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8004770:	4618      	mov	r0, r3
 8004772:	f7fb fe7b 	bl	800046c <__aeabi_i2d>
 8004776:	f04f 0200 	mov.w	r2, #0
 800477a:	4b46      	ldr	r3, [pc, #280]	; (8004894 <compensate_humidity+0x234>)
 800477c:	f7fc f80a 	bl	8000794 <__aeabi_ddiv>
 8004780:	4602      	mov	r2, r0
 8004782:	460b      	mov	r3, r1
 8004784:	4610      	mov	r0, r2
 8004786:	4619      	mov	r1, r3
 8004788:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800478c:	f7fb fed8 	bl	8000540 <__aeabi_dmul>
 8004790:	4602      	mov	r2, r0
 8004792:	460b      	mov	r3, r1
 8004794:	4610      	mov	r0, r2
 8004796:	4619      	mov	r1, r3
 8004798:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800479c:	f7fb fed0 	bl	8000540 <__aeabi_dmul>
 80047a0:	4602      	mov	r2, r0
 80047a2:	460b      	mov	r3, r1
 80047a4:	4610      	mov	r0, r2
 80047a6:	4619      	mov	r1, r3
 80047a8:	f04f 0200 	mov.w	r2, #0
 80047ac:	4b3a      	ldr	r3, [pc, #232]	; (8004898 <compensate_humidity+0x238>)
 80047ae:	f7fb fd11 	bl	80001d4 <__adddf3>
 80047b2:	4602      	mov	r2, r0
 80047b4:	460b      	mov	r3, r1
 80047b6:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var6 = var3 * var4 * (var5 * var6);
 80047ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047be:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80047c2:	f7fb febd 	bl	8000540 <__aeabi_dmul>
 80047c6:	4602      	mov	r2, r0
 80047c8:	460b      	mov	r3, r1
 80047ca:	4614      	mov	r4, r2
 80047cc:	461d      	mov	r5, r3
 80047ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80047d6:	f7fb feb3 	bl	8000540 <__aeabi_dmul>
 80047da:	4602      	mov	r2, r0
 80047dc:	460b      	mov	r3, r1
 80047de:	4620      	mov	r0, r4
 80047e0:	4629      	mov	r1, r5
 80047e2:	f7fb fead 	bl	8000540 <__aeabi_dmul>
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	e9c7 2302 	strd	r2, r3, [r7, #8]
	humidity = var6 * (1.0 - ((double)calib_data->dig_H1) * var6 / 524288.0);
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	7e1b      	ldrb	r3, [r3, #24]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7fb fe2a 	bl	800044c <__aeabi_ui2d>
 80047f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047fc:	f7fb fea0 	bl	8000540 <__aeabi_dmul>
 8004800:	4602      	mov	r2, r0
 8004802:	460b      	mov	r3, r1
 8004804:	4610      	mov	r0, r2
 8004806:	4619      	mov	r1, r3
 8004808:	f04f 0200 	mov.w	r2, #0
 800480c:	4b23      	ldr	r3, [pc, #140]	; (800489c <compensate_humidity+0x23c>)
 800480e:	f7fb ffc1 	bl	8000794 <__aeabi_ddiv>
 8004812:	4602      	mov	r2, r0
 8004814:	460b      	mov	r3, r1
 8004816:	f04f 0000 	mov.w	r0, #0
 800481a:	491f      	ldr	r1, [pc, #124]	; (8004898 <compensate_humidity+0x238>)
 800481c:	f7fb fcd8 	bl	80001d0 <__aeabi_dsub>
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004828:	f7fb fe8a 	bl	8000540 <__aeabi_dmul>
 800482c:	4602      	mov	r2, r0
 800482e:	460b      	mov	r3, r1
 8004830:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if (humidity > humidity_max)
 8004834:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004838:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800483c:	f7fc f910 	bl	8000a60 <__aeabi_dcmpgt>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d004      	beq.n	8004850 <compensate_humidity+0x1f0>
		humidity = humidity_max;
 8004846:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800484a:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 800484e:	e00c      	b.n	800486a <compensate_humidity+0x20a>
	else if (humidity < humidity_min)
 8004850:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004854:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004858:	f7fc f8e4 	bl	8000a24 <__aeabi_dcmplt>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d003      	beq.n	800486a <compensate_humidity+0x20a>
		humidity = humidity_min;
 8004862:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004866:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	return humidity;
 800486a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800486e:	ec43 2b17 	vmov	d7, r2, r3
}
 8004872:	eeb0 0a47 	vmov.f32	s0, s14
 8004876:	eef0 0a67 	vmov.f32	s1, s15
 800487a:	3750      	adds	r7, #80	; 0x50
 800487c:	46bd      	mov	sp, r7
 800487e:	bdb0      	pop	{r4, r5, r7, pc}
 8004880:	40590000 	.word	0x40590000
 8004884:	40f2c000 	.word	0x40f2c000
 8004888:	40500000 	.word	0x40500000
 800488c:	40d00000 	.word	0x40d00000
 8004890:	40f00000 	.word	0x40f00000
 8004894:	41900000 	.word	0x41900000
 8004898:	3ff00000 	.word	0x3ff00000
 800489c:	41200000 	.word	0x41200000

080048a0 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08a      	sub	sp, #40	; 0x28
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 80048a8:	2388      	movs	r3, #136	; 0x88
 80048aa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 80048ae:	2300      	movs	r3, #0
 80048b0:	60fb      	str	r3, [r7, #12]
 80048b2:	f107 0310 	add.w	r3, r7, #16
 80048b6:	2200      	movs	r2, #0
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	605a      	str	r2, [r3, #4]
 80048bc:	609a      	str	r2, [r3, #8]
 80048be:	60da      	str	r2, [r3, #12]
 80048c0:	611a      	str	r2, [r3, #16]
 80048c2:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 80048c4:	f107 010c 	add.w	r1, r7, #12
 80048c8:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	221a      	movs	r2, #26
 80048d0:	f7fe ffc1 	bl	8003856 <bme280_get_regs>
 80048d4:	4603      	mov	r3, r0
 80048d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (rslt == BME280_OK) {
 80048da:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d11d      	bne.n	800491e <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 80048e2:	f107 030c 	add.w	r3, r7, #12
 80048e6:	6879      	ldr	r1, [r7, #4]
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 f84a 	bl	8004982 <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 80048ee:	23e1      	movs	r3, #225	; 0xe1
 80048f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 80048f4:	f107 010c 	add.w	r1, r7, #12
 80048f8:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2207      	movs	r2, #7
 8004900:	f7fe ffa9 	bl	8003856 <bme280_get_regs>
 8004904:	4603      	mov	r3, r0
 8004906:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 800490a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800490e:	2b00      	cmp	r3, #0
 8004910:	d105      	bne.n	800491e <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 8004912:	f107 030c 	add.w	r3, r7, #12
 8004916:	6879      	ldr	r1, [r7, #4]
 8004918:	4618      	mov	r0, r3
 800491a:	f000 f8e1 	bl	8004ae0 <parse_humidity_calib_data>
		}
	}

	return rslt;
 800491e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8004922:	4618      	mov	r0, r3
 8004924:	3728      	adds	r7, #40	; 0x28
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}

0800492a <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 800492a:	b480      	push	{r7}
 800492c:	b087      	sub	sp, #28
 800492e:	af00      	add	r7, sp, #0
 8004930:	60f8      	str	r0, [r7, #12]
 8004932:	60b9      	str	r1, [r7, #8]
 8004934:	607a      	str	r2, [r7, #4]
 8004936:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 8004938:	2301      	movs	r3, #1
 800493a:	75fb      	strb	r3, [r7, #23]
 800493c:	e016      	b.n	800496c <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 800493e:	7dfb      	ldrb	r3, [r7, #23]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	441a      	add	r2, r3
 8004944:	7dfb      	ldrb	r3, [r7, #23]
 8004946:	005b      	lsls	r3, r3, #1
 8004948:	3b01      	subs	r3, #1
 800494a:	68b9      	ldr	r1, [r7, #8]
 800494c:	440b      	add	r3, r1
 800494e:	7812      	ldrb	r2, [r2, #0]
 8004950:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 8004952:	7dfb      	ldrb	r3, [r7, #23]
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	441a      	add	r2, r3
 8004958:	7dfb      	ldrb	r3, [r7, #23]
 800495a:	005b      	lsls	r3, r3, #1
 800495c:	4619      	mov	r1, r3
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	440b      	add	r3, r1
 8004962:	7812      	ldrb	r2, [r2, #0]
 8004964:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 8004966:	7dfb      	ldrb	r3, [r7, #23]
 8004968:	3301      	adds	r3, #1
 800496a:	75fb      	strb	r3, [r7, #23]
 800496c:	7dfa      	ldrb	r2, [r7, #23]
 800496e:	78fb      	ldrb	r3, [r7, #3]
 8004970:	429a      	cmp	r2, r3
 8004972:	d3e4      	bcc.n	800493e <interleave_reg_addr+0x14>
	}
}
 8004974:	bf00      	nop
 8004976:	bf00      	nop
 8004978:	371c      	adds	r7, #28
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr

08004982 <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8004982:	b480      	push	{r7}
 8004984:	b085      	sub	sp, #20
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
 800498a:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	3310      	adds	r3, #16
 8004990:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	3301      	adds	r3, #1
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	021b      	lsls	r3, r3, #8
 800499a:	b21a      	sxth	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	b21b      	sxth	r3, r3
 80049a2:	4313      	orrs	r3, r2
 80049a4:	b21b      	sxth	r3, r3
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	3303      	adds	r3, #3
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	021b      	lsls	r3, r3, #8
 80049b4:	b21a      	sxth	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	3302      	adds	r3, #2
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	b21b      	sxth	r3, r3
 80049be:	4313      	orrs	r3, r2
 80049c0:	b21a      	sxth	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	3305      	adds	r3, #5
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	021b      	lsls	r3, r3, #8
 80049ce:	b21a      	sxth	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	3304      	adds	r3, #4
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	b21b      	sxth	r3, r3
 80049d8:	4313      	orrs	r3, r2
 80049da:	b21a      	sxth	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	3307      	adds	r3, #7
 80049e4:	781b      	ldrb	r3, [r3, #0]
 80049e6:	021b      	lsls	r3, r3, #8
 80049e8:	b21a      	sxth	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	3306      	adds	r3, #6
 80049ee:	781b      	ldrb	r3, [r3, #0]
 80049f0:	b21b      	sxth	r3, r3
 80049f2:	4313      	orrs	r3, r2
 80049f4:	b21b      	sxth	r3, r3
 80049f6:	b29a      	uxth	r2, r3
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	3309      	adds	r3, #9
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	021b      	lsls	r3, r3, #8
 8004a04:	b21a      	sxth	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	3308      	adds	r3, #8
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	b21b      	sxth	r3, r3
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	b21a      	sxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	330b      	adds	r3, #11
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	021b      	lsls	r3, r3, #8
 8004a1e:	b21a      	sxth	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	330a      	adds	r3, #10
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	b21b      	sxth	r3, r3
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	b21a      	sxth	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	330d      	adds	r3, #13
 8004a34:	781b      	ldrb	r3, [r3, #0]
 8004a36:	021b      	lsls	r3, r3, #8
 8004a38:	b21a      	sxth	r2, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	330c      	adds	r3, #12
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	b21b      	sxth	r3, r3
 8004a42:	4313      	orrs	r3, r2
 8004a44:	b21a      	sxth	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	330f      	adds	r3, #15
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	021b      	lsls	r3, r3, #8
 8004a52:	b21a      	sxth	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	330e      	adds	r3, #14
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	b21b      	sxth	r3, r3
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	b21a      	sxth	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	3311      	adds	r3, #17
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	021b      	lsls	r3, r3, #8
 8004a6c:	b21a      	sxth	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	3310      	adds	r3, #16
 8004a72:	781b      	ldrb	r3, [r3, #0]
 8004a74:	b21b      	sxth	r3, r3
 8004a76:	4313      	orrs	r3, r2
 8004a78:	b21a      	sxth	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	3313      	adds	r3, #19
 8004a82:	781b      	ldrb	r3, [r3, #0]
 8004a84:	021b      	lsls	r3, r3, #8
 8004a86:	b21a      	sxth	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	3312      	adds	r3, #18
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	b21b      	sxth	r3, r3
 8004a90:	4313      	orrs	r3, r2
 8004a92:	b21a      	sxth	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	3315      	adds	r3, #21
 8004a9c:	781b      	ldrb	r3, [r3, #0]
 8004a9e:	021b      	lsls	r3, r3, #8
 8004aa0:	b21a      	sxth	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	3314      	adds	r3, #20
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	b21b      	sxth	r3, r3
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	b21a      	sxth	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	3317      	adds	r3, #23
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	021b      	lsls	r3, r3, #8
 8004aba:	b21a      	sxth	r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	3316      	adds	r3, #22
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	b21b      	sxth	r3, r3
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	b21a      	sxth	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	7e5a      	ldrb	r2, [r3, #25]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	761a      	strb	r2, [r3, #24]

}
 8004ad4:	bf00      	nop
 8004ad6:	3714      	adds	r7, #20
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b087      	sub	sp, #28
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	3310      	adds	r3, #16
 8004aee:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	3301      	adds	r3, #1
 8004af4:	781b      	ldrb	r3, [r3, #0]
 8004af6:	021b      	lsls	r3, r3, #8
 8004af8:	b21a      	sxth	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	b21b      	sxth	r3, r3
 8004b00:	4313      	orrs	r3, r2
 8004b02:	b21a      	sxth	r2, r3
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	789a      	ldrb	r2, [r3, #2]
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	3303      	adds	r3, #3
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	b25b      	sxtb	r3, r3
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	011b      	lsls	r3, r3, #4
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	3304      	adds	r3, #4
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	b21b      	sxth	r3, r3
 8004b28:	f003 030f 	and.w	r3, r3, #15
 8004b2c:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 8004b2e:	8a7a      	ldrh	r2, [r7, #18]
 8004b30:	8a3b      	ldrh	r3, [r7, #16]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	b21a      	sxth	r2, r3
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	3305      	adds	r3, #5
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	b25b      	sxtb	r3, r3
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	011b      	lsls	r3, r3, #4
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	3304      	adds	r3, #4
 8004b4e:	781b      	ldrb	r3, [r3, #0]
 8004b50:	091b      	lsrs	r3, r3, #4
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 8004b56:	89fa      	ldrh	r2, [r7, #14]
 8004b58:	89bb      	ldrh	r3, [r7, #12]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	b21a      	sxth	r2, r3
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	3306      	adds	r3, #6
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	b25a      	sxtb	r2, r3
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8004b70:	bf00      	nop
 8004b72:	371c      	adds	r7, #28
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	4603      	mov	r3, r0
 8004b84:	460a      	mov	r2, r1
 8004b86:	71fb      	strb	r3, [r7, #7]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 8004b90:	79fa      	ldrb	r2, [r7, #7]
 8004b92:	79bb      	ldrb	r3, [r7, #6]
 8004b94:	4013      	ands	r3, r2
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d002      	beq.n	8004ba2 <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	73fb      	strb	r3, [r7, #15]
 8004ba0:	e001      	b.n	8004ba6 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8004ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3714      	adds	r7, #20
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr

08004bb4 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00b      	beq.n	8004bda <null_ptr_check+0x26>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d007      	beq.n	8004bda <null_ptr_check+0x26>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d003      	beq.n	8004bda <null_ptr_check+0x26>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d102      	bne.n	8004be0 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8004bda:	23ff      	movs	r3, #255	; 0xff
 8004bdc:	73fb      	strb	r3, [r7, #15]
 8004bde:	e001      	b.n	8004be4 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 8004be0:	2300      	movs	r3, #0
 8004be2:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8004be4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3714      	adds	r7, #20
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <user_i2c_read>:
int8_t init_bme280(void);
void bme280_measure(void);

//----------------------------------------------------------------------------------------
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af02      	add	r7, sp, #8
 8004bfa:	603a      	str	r2, [r7, #0]
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	4603      	mov	r3, r0
 8004c00:	71fb      	strb	r3, [r7, #7]
 8004c02:	460b      	mov	r3, r1
 8004c04:	71bb      	strb	r3, [r7, #6]
 8004c06:	4613      	mov	r3, r2
 8004c08:	80bb      	strh	r3, [r7, #4]
  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 8004c0a:	79fb      	ldrb	r3, [r7, #7]
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	005b      	lsls	r3, r3, #1
 8004c10:	b299      	uxth	r1, r3
 8004c12:	1dba      	adds	r2, r7, #6
 8004c14:	230a      	movs	r3, #10
 8004c16:	9300      	str	r3, [sp, #0]
 8004c18:	2301      	movs	r3, #1
 8004c1a:	4811      	ldr	r0, [pc, #68]	; (8004c60 <user_i2c_read+0x6c>)
 8004c1c:	f003 fdd6 	bl	80087cc <HAL_I2C_Master_Transmit>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d002      	beq.n	8004c2c <user_i2c_read+0x38>
 8004c26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c2a:	e014      	b.n	8004c56 <user_i2c_read+0x62>
  if(HAL_I2C_Master_Receive(&hi2c3, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 8004c2c:	79fb      	ldrb	r3, [r7, #7]
 8004c2e:	005b      	lsls	r3, r3, #1
 8004c30:	b21b      	sxth	r3, r3
 8004c32:	f043 0301 	orr.w	r3, r3, #1
 8004c36:	b21b      	sxth	r3, r3
 8004c38:	b299      	uxth	r1, r3
 8004c3a:	88bb      	ldrh	r3, [r7, #4]
 8004c3c:	220a      	movs	r2, #10
 8004c3e:	9200      	str	r2, [sp, #0]
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	4807      	ldr	r0, [pc, #28]	; (8004c60 <user_i2c_read+0x6c>)
 8004c44:	f003 fec0 	bl	80089c8 <HAL_I2C_Master_Receive>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d002      	beq.n	8004c54 <user_i2c_read+0x60>
 8004c4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c52:	e000      	b.n	8004c56 <user_i2c_read+0x62>

  return 0;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3708      	adds	r7, #8
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	20000360 	.word	0x20000360

08004c64 <user_delay_ms>:
//----------------------------------------------------------------------------------------
void user_delay_ms(uint32_t period)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f001 fbcf 	bl	8006410 <HAL_Delay>
}
 8004c72:	bf00      	nop
 8004c74:	3708      	adds	r7, #8
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
	...

08004c7c <user_i2c_write>:
//----------------------------------------------------------------------------------------
int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b086      	sub	sp, #24
 8004c80:	af02      	add	r7, sp, #8
 8004c82:	603a      	str	r2, [r7, #0]
 8004c84:	461a      	mov	r2, r3
 8004c86:	4603      	mov	r3, r0
 8004c88:	71fb      	strb	r3, [r7, #7]
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	71bb      	strb	r3, [r7, #6]
 8004c8e:	4613      	mov	r3, r2
 8004c90:	80bb      	strh	r3, [r7, #4]
  int8_t *buf;
  buf = malloc(len +1);
 8004c92:	88bb      	ldrh	r3, [r7, #4]
 8004c94:	3301      	adds	r3, #1
 8004c96:	4618      	mov	r0, r3
 8004c98:	f00b f87c 	bl	800fd94 <malloc>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	60fb      	str	r3, [r7, #12]
  buf[0] = reg_addr;
 8004ca0:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	701a      	strb	r2, [r3, #0]
  memcpy(buf +1, data, len);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	3301      	adds	r3, #1
 8004cac:	88ba      	ldrh	r2, [r7, #4]
 8004cae:	6839      	ldr	r1, [r7, #0]
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f00b f87f 	bl	800fdb4 <memcpy>

  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 8004cb6:	79fb      	ldrb	r3, [r7, #7]
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	005b      	lsls	r3, r3, #1
 8004cbc:	b299      	uxth	r1, r3
 8004cbe:	88bb      	ldrh	r3, [r7, #4]
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cc8:	9200      	str	r2, [sp, #0]
 8004cca:	68fa      	ldr	r2, [r7, #12]
 8004ccc:	4808      	ldr	r0, [pc, #32]	; (8004cf0 <user_i2c_write+0x74>)
 8004cce:	f003 fd7d 	bl	80087cc <HAL_I2C_Master_Transmit>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d002      	beq.n	8004cde <user_i2c_write+0x62>
 8004cd8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004cdc:	e003      	b.n	8004ce6 <user_i2c_write+0x6a>

  free(buf);
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f00b f860 	bl	800fda4 <free>
  return 0;
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	20000360 	.word	0x20000360

08004cf4 <detect_all_sensors_and_init>:
}i2c_device;


//----------------------------------------------------------------------------------------
void detect_all_sensors_and_init(void)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	af00      	add	r7, sp, #0
	detect_bme280();
 8004cf8:	f000 fa64 	bl	80051c4 <detect_bme280>
	if(i2c_device.BME280_ready_status == true)
 8004cfc:	4b10      	ldr	r3, [pc, #64]	; (8004d40 <detect_all_sensors_and_init+0x4c>)
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <detect_all_sensors_and_init+0x14>
	{
		init_bme280();
 8004d04:	f000 f9dc 	bl	80050c0 <init_bme280>
	}

	detect_mpu6050();
 8004d08:	f000 fa92 	bl	8005230 <detect_mpu6050>
	if(i2c_device.MPU6050_ready_status == true)
 8004d0c:	4b0c      	ldr	r3, [pc, #48]	; (8004d40 <detect_all_sensors_and_init+0x4c>)
 8004d0e:	785b      	ldrb	r3, [r3, #1]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d001      	beq.n	8004d18 <detect_all_sensors_and_init+0x24>
	{
		init_mpu6050();
 8004d14:	f000 f98e 	bl	8005034 <init_mpu6050>
	}



	detect_ms5611();
 8004d18:	f000 fb3a 	bl	8005390 <detect_ms5611>
	if(i2c_device.MS5611_ready_status == true)
 8004d1c:	4b08      	ldr	r3, [pc, #32]	; (8004d40 <detect_all_sensors_and_init+0x4c>)
 8004d1e:	78db      	ldrb	r3, [r3, #3]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <detect_all_sensors_and_init+0x34>
	{
		init_ms5611();
 8004d24:	f000 f960 	bl	8004fe8 <init_ms5611>
	}

	init_am2302();			// Init AM2302 sensor
 8004d28:	f000 f846 	bl	8004db8 <init_am2302>

	//////////////////////////////////////////////////////////////
	// DON'T WORK
	denect_hmc5883l();								// Don't work
 8004d2c:	f000 fb02 	bl	8005334 <denect_hmc5883l>

	detect_apds9960();
 8004d30:	f000 fb5c 	bl	80053ec <detect_apds9960>
	if(i2c_device.APDS9960_ready_status == true)
	{
		//init_apds9960();
	}
	///////////////////////////////////////////////////////////////
	detect_oled_screen();
 8004d34:	f000 fb90 	bl	8005458 <detect_oled_screen>
	detect_ds3231();
 8004d38:	f000 fbb4 	bl	80054a4 <detect_ds3231>

}
 8004d3c:	bf00      	nop
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	200006a0 	.word	0x200006a0

08004d44 <measure_sensors>:
//---------------------------------------------------------------------------------------
// Measure one time
void measure_sensors(void)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0
//	while(1)
//	{

		bme280_measure();
 8004d4a:	f000 fa03 	bl	8005154 <bme280_measure>
		mpu6050_measure();
 8004d4e:	f000 f981 	bl	8005054 <mpu6050_measure>
		ms5611_measure();
 8004d52:	f000 f955 	bl	8005000 <ms5611_measure>

		bool am2302_measure_ok = true;
 8004d56:	2301      	movs	r3, #1
 8004d58:	71fb      	strb	r3, [r7, #7]
		if(am2302_measure_ok)
 8004d5a:	79fb      	ldrb	r3, [r7, #7]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d005      	beq.n	8004d6c <measure_sensors+0x28>
		{
			HAL_Delay(1000);
 8004d60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d64:	f001 fb54 	bl	8006410 <HAL_Delay>
			am2302_measure();	// Measure must be less than one time per 2-3 seconds
 8004d68:	f000 f84a 	bl	8004e00 <am2302_measure>
		//HAL_Delay(1000);
//	}



}
 8004d6c:	bf00      	nop
 8004d6e:	3708      	adds	r7, #8
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <DelayMicro>:
//----------------------------------------------------------------------------------------
/*
 * Function make us delay
 */
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b085      	sub	sp, #20
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
	uint32_t test_micros = SystemCoreClock;
 8004d7c:	4b0c      	ldr	r3, [pc, #48]	; (8004db0 <DelayMicro+0x3c>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	60fb      	str	r3, [r7, #12]
	micros *= (SystemCoreClock / 100000) /84;
 8004d82:	4b0b      	ldr	r3, [pc, #44]	; (8004db0 <DelayMicro+0x3c>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a0b      	ldr	r2, [pc, #44]	; (8004db4 <DelayMicro+0x40>)
 8004d88:	fba2 2303 	umull	r2, r3, r2, r3
 8004d8c:	0ddb      	lsrs	r3, r3, #23
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	fb02 f303 	mul.w	r3, r2, r3
 8004d94:	607b      	str	r3, [r7, #4]
	while (micros--);
 8004d96:	bf00      	nop
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	1e5a      	subs	r2, r3, #1
 8004d9c:	607a      	str	r2, [r7, #4]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1fa      	bne.n	8004d98 <DelayMicro+0x24>
}
 8004da2:	bf00      	nop
 8004da4:	bf00      	nop
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr
 8004db0:	20000004 	.word	0x20000004
 8004db4:	ffa71ee7 	.word	0xffa71ee7

08004db8 <init_am2302>:
//----------------------------------------------------------------------------------------
void init_am2302(void)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	af00      	add	r7, sp, #0
	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 8004dbc:	4b0f      	ldr	r3, [pc, #60]	; (8004dfc <init_am2302+0x44>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a0e      	ldr	r2, [pc, #56]	; (8004dfc <init_am2302+0x44>)
 8004dc2:	f043 0304 	orr.w	r3, r3, #4
 8004dc6:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 8004dc8:	4b0c      	ldr	r3, [pc, #48]	; (8004dfc <init_am2302+0x44>)
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	4a0b      	ldr	r2, [pc, #44]	; (8004dfc <init_am2302+0x44>)
 8004dce:	f023 0302 	bic.w	r3, r3, #2
 8004dd2:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 8004dd4:	4b09      	ldr	r3, [pc, #36]	; (8004dfc <init_am2302+0x44>)
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	4a08      	ldr	r2, [pc, #32]	; (8004dfc <init_am2302+0x44>)
 8004dda:	f043 0302 	orr.w	r3, r3, #2
 8004dde:	6093      	str	r3, [r2, #8]
	GPIOC->ODR ^= 0x02; 							// set GPIOC pin 1 on high
 8004de0:	4b06      	ldr	r3, [pc, #24]	; (8004dfc <init_am2302+0x44>)
 8004de2:	695b      	ldr	r3, [r3, #20]
 8004de4:	4a05      	ldr	r2, [pc, #20]	; (8004dfc <init_am2302+0x44>)
 8004de6:	f083 0302 	eor.w	r3, r3, #2
 8004dea:	6153      	str	r3, [r2, #20]
	HAL_Delay(2000); 							// First init must be 2 seconds delay
 8004dec:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004df0:	f001 fb0e 	bl	8006410 <HAL_Delay>
	am2302_measure(); 							// For fill in i2c_device.AM2302_ready_status
 8004df4:	f000 f804 	bl	8004e00 <am2302_measure>
}
 8004df8:	bf00      	nop
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	40020800 	.word	0x40020800

08004e00 <am2302_measure>:
//----------------------------------------------------------------------------------------
void am2302_measure(void)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b086      	sub	sp, #24
 8004e04:	af00      	add	r7, sp, #0
 * __                ________________________
 * 	 \			    /				         \
 * 	  \____________/			              \_
 */

	bool get_data_status = false;
 8004e06:	2300      	movs	r3, #0
 8004e08:	75fb      	strb	r3, [r7, #23]
	int j = 0;   							// Counter bytes
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	613b      	str	r3, [r7, #16]
	int i = 0;								// Counter bits
 8004e0e:	2300      	movs	r3, #0
 8004e10:	60fb      	str	r3, [r7, #12]
	uint8_t data[4] = {0};					// Buffer for incoming data from sensor
 8004e12:	2300      	movs	r3, #0
 8004e14:	603b      	str	r3, [r7, #0]
	float temper, hum;						// Buffer variables

	// Init GPIO like output
	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 8004e16:	4b72      	ldr	r3, [pc, #456]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a71      	ldr	r2, [pc, #452]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e1c:	f043 0304 	orr.w	r3, r3, #4
 8004e20:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 8004e22:	4b6f      	ldr	r3, [pc, #444]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	4a6e      	ldr	r2, [pc, #440]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e28:	f023 0302 	bic.w	r3, r3, #2
 8004e2c:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 8004e2e:	4b6c      	ldr	r3, [pc, #432]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	4a6b      	ldr	r2, [pc, #428]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e34:	f043 0302 	orr.w	r3, r3, #2
 8004e38:	6093      	str	r3, [r2, #8]

	// Make output pin C1
	GPIOC->ODR &= ~0x02;		// Low level
 8004e3a:	4b69      	ldr	r3, [pc, #420]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	4a68      	ldr	r2, [pc, #416]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e40:	f023 0302 	bic.w	r3, r3, #2
 8004e44:	6153      	str	r3, [r2, #20]
	DelayMicro(18000);
 8004e46:	f244 6050 	movw	r0, #18000	; 0x4650
 8004e4a:	f7ff ff93 	bl	8004d74 <DelayMicro>
	GPIOC->ODR ^= 0x02;			// High level
 8004e4e:	4b64      	ldr	r3, [pc, #400]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e50:	695b      	ldr	r3, [r3, #20]
 8004e52:	4a63      	ldr	r2, [pc, #396]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e54:	f083 0302 	eor.w	r3, r3, #2
 8004e58:	6153      	str	r3, [r2, #20]
	DelayMicro(39);
 8004e5a:	2027      	movs	r0, #39	; 0x27
 8004e5c:	f7ff ff8a 	bl	8004d74 <DelayMicro>

	// Make input pin C1
	GPIOC->MODER &= ~0x04;  	// Set Pin C1 Input   (MODER GPIOC_1 Must be 00)
 8004e60:	4b5f      	ldr	r3, [pc, #380]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a5e      	ldr	r2, [pc, #376]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e66:	f023 0304 	bic.w	r3, r3, #4
 8004e6a:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR &= ~0x04;		// Set Pin C1 Pull up
 8004e6c:	4b5c      	ldr	r3, [pc, #368]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	4a5b      	ldr	r2, [pc, #364]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e72:	f023 0304 	bic.w	r3, r3, #4
 8004e76:	60d3      	str	r3, [r2, #12]

	if(GPIOC->IDR & GPIO_IDR_ID1)		// Sensor must pull down
 8004e78:	4b59      	ldr	r3, [pc, #356]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e7a:	691b      	ldr	r3, [r3, #16]
 8004e7c:	f003 0302 	and.w	r3, r3, #2
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d002      	beq.n	8004e8a <am2302_measure+0x8a>
	{
		get_data_status = false; 					// Error. Sensor not response
 8004e84:	2300      	movs	r3, #0
 8004e86:	75fb      	strb	r3, [r7, #23]
 8004e88:	e001      	b.n	8004e8e <am2302_measure+0x8e>
	}
	else
	{
		get_data_status = true;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	75fb      	strb	r3, [r7, #23]
	}

	DelayMicro(80);
 8004e8e:	2050      	movs	r0, #80	; 0x50
 8004e90:	f7ff ff70 	bl	8004d74 <DelayMicro>
	if(!(GPIOC->IDR & GPIO_IDR_ID1))  	// Sensor must pull up
 8004e94:	4b52      	ldr	r3, [pc, #328]	; (8004fe0 <am2302_measure+0x1e0>)
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	f003 0302 	and.w	r3, r3, #2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d102      	bne.n	8004ea6 <am2302_measure+0xa6>
	{
		get_data_status = false; 					// Error. Sensor not response
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	75fb      	strb	r3, [r7, #23]
 8004ea4:	e001      	b.n	8004eaa <am2302_measure+0xaa>
	}
	else
	{
		get_data_status = true;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	75fb      	strb	r3, [r7, #23]
	}
	DelayMicro(80);
 8004eaa:	2050      	movs	r0, #80	; 0x50
 8004eac:	f7ff ff62 	bl	8004d74 <DelayMicro>

	if(get_data_status == true)
 8004eb0:	7dfb      	ldrb	r3, [r7, #23]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f000 808c 	beq.w	8004fd0 <am2302_measure+0x1d0>
	{
		for(j = 0; j <5; j++)							// Reading 5 bytes
 8004eb8:	2300      	movs	r3, #0
 8004eba:	613b      	str	r3, [r7, #16]
 8004ebc:	e048      	b.n	8004f50 <am2302_measure+0x150>
		{
			data[4-j] = 0;
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	f1c3 0304 	rsb	r3, r3, #4
 8004ec4:	f107 0218 	add.w	r2, r7, #24
 8004ec8:	4413      	add	r3, r2
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f803 2c18 	strb.w	r2, [r3, #-24]
			for(i = 0; i < 8; i++)						// Reading 8 bits
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	60fb      	str	r3, [r7, #12]
 8004ed4:	e034      	b.n	8004f40 <am2302_measure+0x140>
			{
				while(!(GPIOC->IDR & GPIO_IDR_ID1));	// While signal is "0"
 8004ed6:	bf00      	nop
 8004ed8:	4b41      	ldr	r3, [pc, #260]	; (8004fe0 <am2302_measure+0x1e0>)
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0f9      	beq.n	8004ed8 <am2302_measure+0xd8>
				DelayMicro(30);
 8004ee4:	201e      	movs	r0, #30
 8004ee6:	f7ff ff45 	bl	8004d74 <DelayMicro>
				if(GPIOC->IDR & GPIO_IDR_ID1)			// If signal is high when wrute "1" in buffer (data[])
 8004eea:	4b3d      	ldr	r3, [pc, #244]	; (8004fe0 <am2302_measure+0x1e0>)
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d01a      	beq.n	8004f2c <am2302_measure+0x12c>
				{
					data[4-j] |= (1 << (7 - i));        // Shift received bite
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	f1c3 0304 	rsb	r3, r3, #4
 8004efc:	f107 0218 	add.w	r2, r7, #24
 8004f00:	4413      	add	r3, r2
 8004f02:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004f06:	b25a      	sxtb	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f1c3 0307 	rsb	r3, r3, #7
 8004f0e:	2101      	movs	r1, #1
 8004f10:	fa01 f303 	lsl.w	r3, r1, r3
 8004f14:	b25b      	sxtb	r3, r3
 8004f16:	4313      	orrs	r3, r2
 8004f18:	b25a      	sxtb	r2, r3
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	f1c3 0304 	rsb	r3, r3, #4
 8004f20:	b2d2      	uxtb	r2, r2
 8004f22:	f107 0118 	add.w	r1, r7, #24
 8004f26:	440b      	add	r3, r1
 8004f28:	f803 2c18 	strb.w	r2, [r3, #-24]
				}
				while(GPIOC->IDR & GPIO_IDR_ID1);		// Wait end of "1" signal
 8004f2c:	bf00      	nop
 8004f2e:	4b2c      	ldr	r3, [pc, #176]	; (8004fe0 <am2302_measure+0x1e0>)
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1f9      	bne.n	8004f2e <am2302_measure+0x12e>
			for(i = 0; i < 8; i++)						// Reading 8 bits
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	3301      	adds	r3, #1
 8004f3e:	60fb      	str	r3, [r7, #12]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2b07      	cmp	r3, #7
 8004f44:	ddc7      	ble.n	8004ed6 <am2302_measure+0xd6>
			}
			get_data_status = true;										// Data was been written okay
 8004f46:	2301      	movs	r3, #1
 8004f48:	75fb      	strb	r3, [r7, #23]
		for(j = 0; j <5; j++)							// Reading 5 bytes
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	613b      	str	r3, [r7, #16]
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	ddb3      	ble.n	8004ebe <am2302_measure+0xbe>
		}

		temper = (float)((*(uint16_t*)(data+1)) & 0x3FFF) /10;
 8004f56:	463b      	mov	r3, r7
 8004f58:	3301      	adds	r3, #1
 8004f5a:	881b      	ldrh	r3, [r3, #0]
 8004f5c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004f60:	ee07 3a90 	vmov	s15, r3
 8004f64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f68:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004f6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004f70:	edc7 7a02 	vstr	s15, [r7, #8]
		if((*(uint16_t*)(data+1)) & 0x8000) temper  *= -1.0;
 8004f74:	463b      	mov	r3, r7
 8004f76:	3301      	adds	r3, #1
 8004f78:	881b      	ldrh	r3, [r3, #0]
 8004f7a:	b21b      	sxth	r3, r3
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	da0f      	bge.n	8004fa0 <am2302_measure+0x1a0>
 8004f80:	68b8      	ldr	r0, [r7, #8]
 8004f82:	f7fb fa85 	bl	8000490 <__aeabi_f2d>
 8004f86:	4602      	mov	r2, r0
 8004f88:	460b      	mov	r3, r1
 8004f8a:	4610      	mov	r0, r2
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	f7fb fdaf 	bl	8000af0 <__aeabi_d2f>
 8004f92:	4603      	mov	r3, r0
 8004f94:	ee07 3a90 	vmov	s15, r3
 8004f98:	eef1 7a67 	vneg.f32	s15, s15
 8004f9c:	edc7 7a02 	vstr	s15, [r7, #8]

		i2c_device.AM2302_temperature = temper;
 8004fa0:	4a10      	ldr	r2, [pc, #64]	; (8004fe4 <am2302_measure+0x1e4>)
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	6613      	str	r3, [r2, #96]	; 0x60

		hum = (float)(*(int16_t*)(data+3)) / 10;
 8004fa6:	463b      	mov	r3, r7
 8004fa8:	3303      	adds	r3, #3
 8004faa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004fae:	ee07 3a90 	vmov	s15, r3
 8004fb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004fb6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004fba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004fbe:	edc7 7a01 	vstr	s15, [r7, #4]
		i2c_device.AM2302_humidity = hum;
 8004fc2:	4a08      	ldr	r2, [pc, #32]	; (8004fe4 <am2302_measure+0x1e4>)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6653      	str	r3, [r2, #100]	; 0x64

		i2c_device.AM2302_ready_status = true;
 8004fc8:	4b06      	ldr	r3, [pc, #24]	; (8004fe4 <am2302_measure+0x1e4>)
 8004fca:	2201      	movs	r2, #1
 8004fcc:	715a      	strb	r2, [r3, #5]
	}
	else
	{
		i2c_device.AM2302_ready_status = false;
	}
}
 8004fce:	e002      	b.n	8004fd6 <am2302_measure+0x1d6>
		i2c_device.AM2302_ready_status = false;
 8004fd0:	4b04      	ldr	r3, [pc, #16]	; (8004fe4 <am2302_measure+0x1e4>)
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	715a      	strb	r2, [r3, #5]
}
 8004fd6:	bf00      	nop
 8004fd8:	3718      	adds	r7, #24
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	40020800 	.word	0x40020800
 8004fe4:	200006a0 	.word	0x200006a0

08004fe8 <init_ms5611>:
//----------------------------------------------------------------------------------------
void init_ms5611(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
	ms5611_set_i2c(&hi2c2);
 8004fec:	4803      	ldr	r0, [pc, #12]	; (8004ffc <init_ms5611+0x14>)
 8004fee:	f000 fe21 	bl	8005c34 <ms5611_set_i2c>
	ms5611_init();
 8004ff2:	f000 fe73 	bl	8005cdc <ms5611_init>
}
 8004ff6:	bf00      	nop
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	2000040c 	.word	0x2000040c

08005000 <ms5611_measure>:
//----------------------------------------------------------------------------------------
void ms5611_measure(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0
	ms5611_update();
 8005004:	f000 ff08 	bl	8005e18 <ms5611_update>

	i2c_device.MS5611_temperature = ms5611_get_temperature();
 8005008:	f000 ff0e 	bl	8005e28 <ms5611_get_temperature>
 800500c:	eeb0 7a40 	vmov.f32	s14, s0
 8005010:	eef0 7a60 	vmov.f32	s15, s1
 8005014:	4b06      	ldr	r3, [pc, #24]	; (8005030 <ms5611_measure+0x30>)
 8005016:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
	i2c_device.MS5611_pressure = ms5611_get_pressure();
 800501a:	f000 ff81 	bl	8005f20 <ms5611_get_pressure>
 800501e:	eeb0 7a40 	vmov.f32	s14, s0
 8005022:	eef0 7a60 	vmov.f32	s15, s1
 8005026:	4b02      	ldr	r3, [pc, #8]	; (8005030 <ms5611_measure+0x30>)
 8005028:	ed83 7b16 	vstr	d7, [r3, #88]	; 0x58
}
 800502c:	bf00      	nop
 800502e:	bd80      	pop	{r7, pc}
 8005030:	200006a0 	.word	0x200006a0

08005034 <init_mpu6050>:
//----------------------------------------------------------------------------------------
int8_t init_mpu6050(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	af00      	add	r7, sp, #0
	if(MPU6050_Init(&hi2c2) == 1)
 8005038:	4805      	ldr	r0, [pc, #20]	; (8005050 <init_mpu6050+0x1c>)
 800503a:	f000 fa61 	bl	8005500 <MPU6050_Init>
 800503e:	4603      	mov	r3, r0
 8005040:	2b01      	cmp	r3, #1
 8005042:	d101      	bne.n	8005048 <init_mpu6050+0x14>
	{
		return 0;
 8005044:	2300      	movs	r3, #0
 8005046:	e000      	b.n	800504a <init_mpu6050+0x16>
	}
	else
	{
		return 1;
 8005048:	2301      	movs	r3, #1
	}
}
 800504a:	4618      	mov	r0, r3
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	2000040c 	.word	0x2000040c

08005054 <mpu6050_measure>:
//----------------------------------------------------------------------------------------
void mpu6050_measure(void)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
	MPU6050_Read_All(&hi2c2, &MPU6050);
 8005058:	4916      	ldr	r1, [pc, #88]	; (80050b4 <mpu6050_measure+0x60>)
 800505a:	4817      	ldr	r0, [pc, #92]	; (80050b8 <mpu6050_measure+0x64>)
 800505c:	f000 faa8 	bl	80055b0 <MPU6050_Read_All>

	i2c_device.MPU6050_acceleration_Ax = MPU6050.Ax;
 8005060:	4b14      	ldr	r3, [pc, #80]	; (80050b4 <mpu6050_measure+0x60>)
 8005062:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005066:	4915      	ldr	r1, [pc, #84]	; (80050bc <mpu6050_measure+0x68>)
 8005068:	e9c1 2306 	strd	r2, r3, [r1, #24]
	i2c_device.MPU6050_acceleration_Ay = MPU6050.Ay;
 800506c:	4b11      	ldr	r3, [pc, #68]	; (80050b4 <mpu6050_measure+0x60>)
 800506e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005072:	4912      	ldr	r1, [pc, #72]	; (80050bc <mpu6050_measure+0x68>)
 8005074:	e9c1 2308 	strd	r2, r3, [r1, #32]
	i2c_device.MPU6050_acceleration_Az = MPU6050.Az;
 8005078:	4b0e      	ldr	r3, [pc, #56]	; (80050b4 <mpu6050_measure+0x60>)
 800507a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800507e:	490f      	ldr	r1, [pc, #60]	; (80050bc <mpu6050_measure+0x68>)
 8005080:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

	i2c_device.MPU6050_gyro_Gx = MPU6050.Gx;
 8005084:	4b0b      	ldr	r3, [pc, #44]	; (80050b4 <mpu6050_measure+0x60>)
 8005086:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800508a:	490c      	ldr	r1, [pc, #48]	; (80050bc <mpu6050_measure+0x68>)
 800508c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	i2c_device.MPU6050_gyro_Gy = MPU6050.Gy;
 8005090:	4b08      	ldr	r3, [pc, #32]	; (80050b4 <mpu6050_measure+0x60>)
 8005092:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8005096:	4909      	ldr	r1, [pc, #36]	; (80050bc <mpu6050_measure+0x68>)
 8005098:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	i2c_device.MPU6050_gyro_Gz = MPU6050.Gz;
 800509c:	4b05      	ldr	r3, [pc, #20]	; (80050b4 <mpu6050_measure+0x60>)
 800509e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80050a2:	4906      	ldr	r1, [pc, #24]	; (80050bc <mpu6050_measure+0x68>)
 80050a4:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

	i2c_device.MPU6050_temperature = MPU6050.Temperature;
 80050a8:	4b02      	ldr	r3, [pc, #8]	; (80050b4 <mpu6050_measure+0x60>)
 80050aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ac:	4a03      	ldr	r2, [pc, #12]	; (80050bc <mpu6050_measure+0x68>)
 80050ae:	6493      	str	r3, [r2, #72]	; 0x48
}
 80050b0:	bf00      	nop
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	20000648 	.word	0x20000648
 80050b8:	2000040c 	.word	0x2000040c
 80050bc:	200006a0 	.word	0x200006a0

080050c0 <init_bme280>:
//----------------------------------------------------------------------------------------
int8_t init_bme280(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	af00      	add	r7, sp, #0
	dev.dev_id = BME280_I2C_ADDR_PRIM;
 80050c4:	4b1e      	ldr	r3, [pc, #120]	; (8005140 <init_bme280+0x80>)
 80050c6:	2276      	movs	r2, #118	; 0x76
 80050c8:	705a      	strb	r2, [r3, #1]
	dev.intf = BME280_I2C_INTF;
 80050ca:	4b1d      	ldr	r3, [pc, #116]	; (8005140 <init_bme280+0x80>)
 80050cc:	2201      	movs	r2, #1
 80050ce:	709a      	strb	r2, [r3, #2]
	dev.read = user_i2c_read;
 80050d0:	4b1b      	ldr	r3, [pc, #108]	; (8005140 <init_bme280+0x80>)
 80050d2:	4a1c      	ldr	r2, [pc, #112]	; (8005144 <init_bme280+0x84>)
 80050d4:	605a      	str	r2, [r3, #4]
	dev.write = user_i2c_write;
 80050d6:	4b1a      	ldr	r3, [pc, #104]	; (8005140 <init_bme280+0x80>)
 80050d8:	4a1b      	ldr	r2, [pc, #108]	; (8005148 <init_bme280+0x88>)
 80050da:	609a      	str	r2, [r3, #8]
	dev.delay_ms = user_delay_ms;
 80050dc:	4b18      	ldr	r3, [pc, #96]	; (8005140 <init_bme280+0x80>)
 80050de:	4a1b      	ldr	r2, [pc, #108]	; (800514c <init_bme280+0x8c>)
 80050e0:	60da      	str	r2, [r3, #12]

	rslt = bme280_init(&dev);
 80050e2:	4817      	ldr	r0, [pc, #92]	; (8005140 <init_bme280+0x80>)
 80050e4:	f7fe fb6c 	bl	80037c0 <bme280_init>
 80050e8:	4603      	mov	r3, r0
 80050ea:	461a      	mov	r2, r3
 80050ec:	4b18      	ldr	r3, [pc, #96]	; (8005150 <init_bme280+0x90>)
 80050ee:	701a      	strb	r2, [r3, #0]

	dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 80050f0:	4b13      	ldr	r3, [pc, #76]	; (8005140 <init_bme280+0x80>)
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 80050f8:	4b11      	ldr	r3, [pc, #68]	; (8005140 <init_bme280+0x80>)
 80050fa:	2205      	movs	r2, #5
 80050fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8005100:	4b0f      	ldr	r3, [pc, #60]	; (8005140 <init_bme280+0x80>)
 8005102:	2202      	movs	r2, #2
 8005104:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dev.settings.filter = BME280_FILTER_COEFF_16;
 8005108:	4b0d      	ldr	r3, [pc, #52]	; (8005140 <init_bme280+0x80>)
 800510a:	2204      	movs	r2, #4
 800510c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 8005110:	490b      	ldr	r1, [pc, #44]	; (8005140 <init_bme280+0x80>)
 8005112:	200f      	movs	r0, #15
 8005114:	f7fe fc46 	bl	80039a4 <bme280_set_sensor_settings>
 8005118:	4603      	mov	r3, r0
 800511a:	461a      	mov	r2, r3
 800511c:	4b0c      	ldr	r3, [pc, #48]	; (8005150 <init_bme280+0x90>)
 800511e:	701a      	strb	r2, [r3, #0]

	//	  rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 8005120:	4907      	ldr	r1, [pc, #28]	; (8005140 <init_bme280+0x80>)
 8005122:	2003      	movs	r0, #3
 8005124:	f7fe fc93 	bl	8003a4e <bme280_set_sensor_mode>
 8005128:	4603      	mov	r3, r0
 800512a:	461a      	mov	r2, r3
 800512c:	4b08      	ldr	r3, [pc, #32]	; (8005150 <init_bme280+0x90>)
 800512e:	701a      	strb	r2, [r3, #0]

	dev.delay_ms(40);
 8005130:	4b03      	ldr	r3, [pc, #12]	; (8005140 <init_bme280+0x80>)
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	2028      	movs	r0, #40	; 0x28
 8005136:	4798      	blx	r3
}
 8005138:	bf00      	nop
 800513a:	4618      	mov	r0, r3
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	200005e8 	.word	0x200005e8
 8005144:	08004bf5 	.word	0x08004bf5
 8005148:	08004c7d 	.word	0x08004c7d
 800514c:	08004c65 	.word	0x08004c65
 8005150:	20000628 	.word	0x20000628

08005154 <bme280_measure>:
//----------------------------------------------------------------------------------------
void bme280_measure(void)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	af00      	add	r7, sp, #0
	rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8005158:	4a16      	ldr	r2, [pc, #88]	; (80051b4 <bme280_measure+0x60>)
 800515a:	4917      	ldr	r1, [pc, #92]	; (80051b8 <bme280_measure+0x64>)
 800515c:	2007      	movs	r0, #7
 800515e:	f7fe fcf2 	bl	8003b46 <bme280_get_sensor_data>
 8005162:	4603      	mov	r3, r0
 8005164:	461a      	mov	r2, r3
 8005166:	4b15      	ldr	r3, [pc, #84]	; (80051bc <bme280_measure+0x68>)
 8005168:	701a      	strb	r2, [r3, #0]

	if(rslt == BME280_OK)
 800516a:	4b14      	ldr	r3, [pc, #80]	; (80051bc <bme280_measure+0x68>)
 800516c:	f993 3000 	ldrsb.w	r3, [r3]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d11d      	bne.n	80051b0 <bme280_measure+0x5c>
	{
		// Save data in main structure
		i2c_device.BME280_temperature = comp_data.temperature;
 8005174:	4b10      	ldr	r3, [pc, #64]	; (80051b8 <bme280_measure+0x64>)
 8005176:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800517a:	4610      	mov	r0, r2
 800517c:	4619      	mov	r1, r3
 800517e:	f7fb fcb7 	bl	8000af0 <__aeabi_d2f>
 8005182:	4603      	mov	r3, r0
 8005184:	4a0e      	ldr	r2, [pc, #56]	; (80051c0 <bme280_measure+0x6c>)
 8005186:	6093      	str	r3, [r2, #8]
		i2c_device.BME280_humidity = comp_data.humidity;
 8005188:	4b0b      	ldr	r3, [pc, #44]	; (80051b8 <bme280_measure+0x64>)
 800518a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800518e:	4610      	mov	r0, r2
 8005190:	4619      	mov	r1, r3
 8005192:	f7fb fcad 	bl	8000af0 <__aeabi_d2f>
 8005196:	4603      	mov	r3, r0
 8005198:	4a09      	ldr	r2, [pc, #36]	; (80051c0 <bme280_measure+0x6c>)
 800519a:	60d3      	str	r3, [r2, #12]
		i2c_device.BME280_preasure = comp_data.pressure;
 800519c:	4b06      	ldr	r3, [pc, #24]	; (80051b8 <bme280_measure+0x64>)
 800519e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a2:	4610      	mov	r0, r2
 80051a4:	4619      	mov	r1, r3
 80051a6:	f7fb fca3 	bl	8000af0 <__aeabi_d2f>
 80051aa:	4603      	mov	r3, r0
 80051ac:	4a04      	ldr	r2, [pc, #16]	; (80051c0 <bme280_measure+0x6c>)
 80051ae:	6113      	str	r3, [r2, #16]
		//temperature = comp_data.temperature / 100.0;      /* C  */
		//humidity = comp_data.humidity / 1024.0;           /* %   */
		//pressure = comp_data.pressure / 10000.0;          /* hPa */
	}
}
 80051b0:	bf00      	nop
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	200005e8 	.word	0x200005e8
 80051b8:	20000630 	.word	0x20000630
 80051bc:	20000628 	.word	0x20000628
 80051c0:	200006a0 	.word	0x200006a0

080051c4 <detect_bme280>:

// Function for detect i2c devices ////////////////////////////////////////////////////////
//----------------------------------------------------------------------------------------
// Temperature, humidity and pressure sensor
void detect_bme280(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b086      	sub	sp, #24
 80051c8:	af04      	add	r7, sp, #16
	uint16_t STATUS=0;
 80051ca:	2300      	movs	r3, #0
 80051cc:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x76;  		 	// BME280
 80051ce:	2376      	movs	r3, #118	; 0x76
 80051d0:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0xD0;
 80051d2:	23d0      	movs	r3, #208	; 0xd0
 80051d4:	807b      	strh	r3, [r7, #2]
	uint8_t id = 96;							// in hex form
 80051d6:	2360      	movs	r3, #96	; 0x60
 80051d8:	707b      	strb	r3, [r7, #1]
	uint8_t buff=0;        						// Return 0x96 -> Dec 60
 80051da:	2300      	movs	r3, #0
 80051dc:	703b      	strb	r3, [r7, #0]

	STATUS = HAL_I2C_Mem_Read(&hi2c3, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 80051de:	88bb      	ldrh	r3, [r7, #4]
 80051e0:	005b      	lsls	r3, r3, #1
 80051e2:	b299      	uxth	r1, r3
 80051e4:	887a      	ldrh	r2, [r7, #2]
 80051e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80051ea:	9302      	str	r3, [sp, #8]
 80051ec:	2301      	movs	r3, #1
 80051ee:	9301      	str	r3, [sp, #4]
 80051f0:	463b      	mov	r3, r7
 80051f2:	9300      	str	r3, [sp, #0]
 80051f4:	2301      	movs	r3, #1
 80051f6:	480c      	ldr	r0, [pc, #48]	; (8005228 <detect_bme280+0x64>)
 80051f8:	f003 ff06 	bl	8009008 <HAL_I2C_Mem_Read>
 80051fc:	4603      	mov	r3, r0
 80051fe:	80fb      	strh	r3, [r7, #6]
	//HAL_OK == 0
	if((buff == id) && (STATUS == 0))
 8005200:	783b      	ldrb	r3, [r7, #0]
 8005202:	787a      	ldrb	r2, [r7, #1]
 8005204:	429a      	cmp	r2, r3
 8005206:	d106      	bne.n	8005216 <detect_bme280+0x52>
 8005208:	88fb      	ldrh	r3, [r7, #6]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d103      	bne.n	8005216 <detect_bme280+0x52>
	{
		i2c_device.BME280_ready_status = true;
 800520e:	4b07      	ldr	r3, [pc, #28]	; (800522c <detect_bme280+0x68>)
 8005210:	2201      	movs	r2, #1
 8005212:	701a      	strb	r2, [r3, #0]
 8005214:	e003      	b.n	800521e <detect_bme280+0x5a>
	}
	else
	{
		i2c_device.BME280_ready_status = false;
 8005216:	4b05      	ldr	r3, [pc, #20]	; (800522c <detect_bme280+0x68>)
 8005218:	2200      	movs	r2, #0
 800521a:	701a      	strb	r2, [r3, #0]
	}
}
 800521c:	bf00      	nop
 800521e:	bf00      	nop
 8005220:	3708      	adds	r7, #8
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	20000360 	.word	0x20000360
 800522c:	200006a0 	.word	0x200006a0

08005230 <detect_mpu6050>:
//----------------------------------------------------------------------------------------
// 1. IMU Module. Measure Acceleration X, Y, Z and Gyroscope X, Y, Z.
// 2. Turn on ability work with  hmc5883l ( Magnetometer  sensor ).
void detect_mpu6050(void)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b088      	sub	sp, #32
 8005234:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 8005236:	2300      	movs	r3, #0
 8005238:	81fb      	strh	r3, [r7, #14]
	uint16_t addres_device = 0xD0;
 800523a:	23d0      	movs	r3, #208	; 0xd0
 800523c:	81bb      	strh	r3, [r7, #12]
	uint16_t id_addr = 0x75;
 800523e:	2375      	movs	r3, #117	; 0x75
 8005240:	817b      	strh	r3, [r7, #10]
	uint8_t id = 104;							// in hex form
 8005242:	2368      	movs	r3, #104	; 0x68
 8005244:	727b      	strb	r3, [r7, #9]
	uint8_t buff = 0;
 8005246:	2300      	movs	r3, #0
 8005248:	723b      	strb	r3, [r7, #8]

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device, id_addr, 1, &buff, 1, 1000);
 800524a:	897a      	ldrh	r2, [r7, #10]
 800524c:	89b9      	ldrh	r1, [r7, #12]
 800524e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005252:	9302      	str	r3, [sp, #8]
 8005254:	2301      	movs	r3, #1
 8005256:	9301      	str	r3, [sp, #4]
 8005258:	f107 0308 	add.w	r3, r7, #8
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	2301      	movs	r3, #1
 8005260:	4832      	ldr	r0, [pc, #200]	; (800532c <detect_mpu6050+0xfc>)
 8005262:	f003 fed1 	bl	8009008 <HAL_I2C_Mem_Read>
 8005266:	4603      	mov	r3, r0
 8005268:	81fb      	strh	r3, [r7, #14]

	if((buff == id) && (STATUS == 0))
 800526a:	7a3b      	ldrb	r3, [r7, #8]
 800526c:	7a7a      	ldrb	r2, [r7, #9]
 800526e:	429a      	cmp	r2, r3
 8005270:	d106      	bne.n	8005280 <detect_mpu6050+0x50>
 8005272:	89fb      	ldrh	r3, [r7, #14]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d103      	bne.n	8005280 <detect_mpu6050+0x50>
	{
		i2c_device.MPU6050_ready_status = true;
 8005278:	4b2d      	ldr	r3, [pc, #180]	; (8005330 <detect_mpu6050+0x100>)
 800527a:	2201      	movs	r2, #1
 800527c:	705a      	strb	r2, [r3, #1]
 800527e:	e002      	b.n	8005286 <detect_mpu6050+0x56>
	}
	else
	{
		i2c_device.MPU6050_ready_status = false;
 8005280:	4b2b      	ldr	r3, [pc, #172]	; (8005330 <detect_mpu6050+0x100>)
 8005282:	2200      	movs	r2, #0
 8005284:	705a      	strb	r2, [r3, #1]
	}

	// turn on direct i2c communication with hmc5883l
	if(i2c_device.MPU6050_ready_status == true)
 8005286:	4b2a      	ldr	r3, [pc, #168]	; (8005330 <detect_mpu6050+0x100>)
 8005288:	785b      	ldrb	r3, [r3, #1]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d04a      	beq.n	8005324 <detect_mpu6050+0xf4>
	{
		uint8_t data = 0x00;
 800528e:	2300      	movs	r3, #0
 8005290:	71fb      	strb	r3, [r7, #7]
		STATUS = HAL_I2C_Mem_Write(&hi2c2, addres_device, 0x6A, 1, &data, 1, 1000);		// Disable i2c master mode
 8005292:	89b9      	ldrh	r1, [r7, #12]
 8005294:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005298:	9302      	str	r3, [sp, #8]
 800529a:	2301      	movs	r3, #1
 800529c:	9301      	str	r3, [sp, #4]
 800529e:	1dfb      	adds	r3, r7, #7
 80052a0:	9300      	str	r3, [sp, #0]
 80052a2:	2301      	movs	r3, #1
 80052a4:	226a      	movs	r2, #106	; 0x6a
 80052a6:	4821      	ldr	r0, [pc, #132]	; (800532c <detect_mpu6050+0xfc>)
 80052a8:	f003 fdb4 	bl	8008e14 <HAL_I2C_Mem_Write>
 80052ac:	4603      	mov	r3, r0
 80052ae:	81fb      	strh	r3, [r7, #14]
		data = 0x02;
 80052b0:	2302      	movs	r3, #2
 80052b2:	71fb      	strb	r3, [r7, #7]
		STATUS = HAL_I2C_Mem_Write(&hi2c2, addres_device, 0x37, 1, &data, 1, 1000);		// Enable i2c master bypass mode
 80052b4:	89b9      	ldrh	r1, [r7, #12]
 80052b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052ba:	9302      	str	r3, [sp, #8]
 80052bc:	2301      	movs	r3, #1
 80052be:	9301      	str	r3, [sp, #4]
 80052c0:	1dfb      	adds	r3, r7, #7
 80052c2:	9300      	str	r3, [sp, #0]
 80052c4:	2301      	movs	r3, #1
 80052c6:	2237      	movs	r2, #55	; 0x37
 80052c8:	4818      	ldr	r0, [pc, #96]	; (800532c <detect_mpu6050+0xfc>)
 80052ca:	f003 fda3 	bl	8008e14 <HAL_I2C_Mem_Write>
 80052ce:	4603      	mov	r3, r0
 80052d0:	81fb      	strh	r3, [r7, #14]

		// Check waited registers
		buff = 0;
 80052d2:	2300      	movs	r3, #0
 80052d4:	723b      	strb	r3, [r7, #8]
		STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device, 0x6A, 1, &buff, 1, 1000);
 80052d6:	89b9      	ldrh	r1, [r7, #12]
 80052d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052dc:	9302      	str	r3, [sp, #8]
 80052de:	2301      	movs	r3, #1
 80052e0:	9301      	str	r3, [sp, #4]
 80052e2:	f107 0308 	add.w	r3, r7, #8
 80052e6:	9300      	str	r3, [sp, #0]
 80052e8:	2301      	movs	r3, #1
 80052ea:	226a      	movs	r2, #106	; 0x6a
 80052ec:	480f      	ldr	r0, [pc, #60]	; (800532c <detect_mpu6050+0xfc>)
 80052ee:	f003 fe8b 	bl	8009008 <HAL_I2C_Mem_Read>
 80052f2:	4603      	mov	r3, r0
 80052f4:	81fb      	strh	r3, [r7, #14]
		buff = 0;
 80052f6:	2300      	movs	r3, #0
 80052f8:	723b      	strb	r3, [r7, #8]
		STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device, 0x37, 1, &buff, 1, 1000);
 80052fa:	89b9      	ldrh	r1, [r7, #12]
 80052fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005300:	9302      	str	r3, [sp, #8]
 8005302:	2301      	movs	r3, #1
 8005304:	9301      	str	r3, [sp, #4]
 8005306:	f107 0308 	add.w	r3, r7, #8
 800530a:	9300      	str	r3, [sp, #0]
 800530c:	2301      	movs	r3, #1
 800530e:	2237      	movs	r2, #55	; 0x37
 8005310:	4806      	ldr	r0, [pc, #24]	; (800532c <detect_mpu6050+0xfc>)
 8005312:	f003 fe79 	bl	8009008 <HAL_I2C_Mem_Read>
 8005316:	4603      	mov	r3, r0
 8005318:	81fb      	strh	r3, [r7, #14]

		if(STATUS == 0)
 800531a:	89fb      	ldrh	r3, [r7, #14]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <detect_mpu6050+0xf4>
		{
			denect_hmc5883l();     // Don't work  !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
 8005320:	f000 f808 	bl	8005334 <denect_hmc5883l>
		}
	}
}
 8005324:	bf00      	nop
 8005326:	3710      	adds	r7, #16
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	2000040c 	.word	0x2000040c
 8005330:	200006a0 	.word	0x200006a0

08005334 <denect_hmc5883l>:
//----------------------------------------------------------------------------------------
void denect_hmc5883l(void)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 800533a:	2300      	movs	r3, #0
 800533c:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x1E;       //0x1E                		 ///// 0x3C
 800533e:	231e      	movs	r3, #30
 8005340:	80bb      	strh	r3, [r7, #4]
	uint16_t addr = 0x0A;				// HMC5883L_REG_IDENT_A      ///// 0xA0
 8005342:	230a      	movs	r3, #10
 8005344:	807b      	strh	r3, [r7, #2]
	//uint8_t id = 0xa8;							// in hex form
	uint8_t buff = 0;
 8005346:	2300      	movs	r3, #0
 8005348:	707b      	strb	r3, [r7, #1]

	//STATUS = HAL_I2C_Mem_Write(&hi2c2, addres_device, 0x37, 1, &data, 1, 1000);

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device<<1 , addr, 1, &buff, 1, 1000);
 800534a:	88bb      	ldrh	r3, [r7, #4]
 800534c:	005b      	lsls	r3, r3, #1
 800534e:	b299      	uxth	r1, r3
 8005350:	887a      	ldrh	r2, [r7, #2]
 8005352:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005356:	9302      	str	r3, [sp, #8]
 8005358:	2301      	movs	r3, #1
 800535a:	9301      	str	r3, [sp, #4]
 800535c:	1c7b      	adds	r3, r7, #1
 800535e:	9300      	str	r3, [sp, #0]
 8005360:	2301      	movs	r3, #1
 8005362:	4809      	ldr	r0, [pc, #36]	; (8005388 <denect_hmc5883l+0x54>)
 8005364:	f003 fe50 	bl	8009008 <HAL_I2C_Mem_Read>
 8005368:	4603      	mov	r3, r0
 800536a:	80fb      	strh	r3, [r7, #6]
	if(STATUS == 0)
 800536c:	88fb      	ldrh	r3, [r7, #6]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d103      	bne.n	800537a <denect_hmc5883l+0x46>
	{
		i2c_device.HMC5883L_ready_status = true;
 8005372:	4b06      	ldr	r3, [pc, #24]	; (800538c <denect_hmc5883l+0x58>)
 8005374:	2201      	movs	r2, #1
 8005376:	709a      	strb	r2, [r3, #2]
//	HMC5883L_setDataRate(HMC5883L_DATARATE_15HZ);
//	HMC5883L_setSamples(HMC5883L_SAMPLES_1); HMC5883L_setOffset(0, 0);
//
//	Vector mag = HMC5883L_readRaw();

}
 8005378:	e002      	b.n	8005380 <denect_hmc5883l+0x4c>
		i2c_device.HMC5883L_ready_status = false;
 800537a:	4b04      	ldr	r3, [pc, #16]	; (800538c <denect_hmc5883l+0x58>)
 800537c:	2200      	movs	r2, #0
 800537e:	709a      	strb	r2, [r3, #2]
}
 8005380:	bf00      	nop
 8005382:	3708      	adds	r7, #8
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}
 8005388:	2000040c 	.word	0x2000040c
 800538c:	200006a0 	.word	0x200006a0

08005390 <detect_ms5611>:
//----------------------------------------------------------------------------------------
void detect_ms5611(void)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b086      	sub	sp, #24
 8005394:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 8005396:	2300      	movs	r3, #0
 8005398:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x77;
 800539a:	2377      	movs	r3, #119	; 0x77
 800539c:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0x00 ;
 800539e:	2300      	movs	r3, #0
 80053a0:	807b      	strh	r3, [r7, #2]
	uint8_t buff = 0;
 80053a2:	2300      	movs	r3, #0
 80053a4:	707b      	strb	r3, [r7, #1]

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 80053a6:	88bb      	ldrh	r3, [r7, #4]
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	b299      	uxth	r1, r3
 80053ac:	887a      	ldrh	r2, [r7, #2]
 80053ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80053b2:	9302      	str	r3, [sp, #8]
 80053b4:	2301      	movs	r3, #1
 80053b6:	9301      	str	r3, [sp, #4]
 80053b8:	1c7b      	adds	r3, r7, #1
 80053ba:	9300      	str	r3, [sp, #0]
 80053bc:	2301      	movs	r3, #1
 80053be:	4809      	ldr	r0, [pc, #36]	; (80053e4 <detect_ms5611+0x54>)
 80053c0:	f003 fe22 	bl	8009008 <HAL_I2C_Mem_Read>
 80053c4:	4603      	mov	r3, r0
 80053c6:	80fb      	strh	r3, [r7, #6]

	if(STATUS == 0)
 80053c8:	88fb      	ldrh	r3, [r7, #6]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d103      	bne.n	80053d6 <detect_ms5611+0x46>
	{
		i2c_device.MS5611_ready_status = true;
 80053ce:	4b06      	ldr	r3, [pc, #24]	; (80053e8 <detect_ms5611+0x58>)
 80053d0:	2201      	movs	r2, #1
 80053d2:	70da      	strb	r2, [r3, #3]
	}
	else
	{
		i2c_device.MS5611_ready_status = false;
	}
}
 80053d4:	e002      	b.n	80053dc <detect_ms5611+0x4c>
		i2c_device.MS5611_ready_status = false;
 80053d6:	4b04      	ldr	r3, [pc, #16]	; (80053e8 <detect_ms5611+0x58>)
 80053d8:	2200      	movs	r2, #0
 80053da:	70da      	strb	r2, [r3, #3]
}
 80053dc:	bf00      	nop
 80053de:	3708      	adds	r7, #8
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	2000040c 	.word	0x2000040c
 80053e8:	200006a0 	.word	0x200006a0

080053ec <detect_apds9960>:
//----------------------------------------------------------------------------------------
void detect_apds9960(void)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b086      	sub	sp, #24
 80053f0:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 80053f2:	2300      	movs	r3, #0
 80053f4:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x39;
 80053f6:	2339      	movs	r3, #57	; 0x39
 80053f8:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0x92;
 80053fa:	2392      	movs	r3, #146	; 0x92
 80053fc:	807b      	strh	r3, [r7, #2]
	uint8_t id = 0xa8;							// in hex form
 80053fe:	23a8      	movs	r3, #168	; 0xa8
 8005400:	707b      	strb	r3, [r7, #1]
	uint8_t buff = 0;
 8005402:	2300      	movs	r3, #0
 8005404:	703b      	strb	r3, [r7, #0]

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 8005406:	88bb      	ldrh	r3, [r7, #4]
 8005408:	005b      	lsls	r3, r3, #1
 800540a:	b299      	uxth	r1, r3
 800540c:	887a      	ldrh	r2, [r7, #2]
 800540e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005412:	9302      	str	r3, [sp, #8]
 8005414:	2301      	movs	r3, #1
 8005416:	9301      	str	r3, [sp, #4]
 8005418:	463b      	mov	r3, r7
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	2301      	movs	r3, #1
 800541e:	480c      	ldr	r0, [pc, #48]	; (8005450 <detect_apds9960+0x64>)
 8005420:	f003 fdf2 	bl	8009008 <HAL_I2C_Mem_Read>
 8005424:	4603      	mov	r3, r0
 8005426:	80fb      	strh	r3, [r7, #6]

	if((buff == id) && (STATUS == 0))
 8005428:	783b      	ldrb	r3, [r7, #0]
 800542a:	787a      	ldrb	r2, [r7, #1]
 800542c:	429a      	cmp	r2, r3
 800542e:	d106      	bne.n	800543e <detect_apds9960+0x52>
 8005430:	88fb      	ldrh	r3, [r7, #6]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d103      	bne.n	800543e <detect_apds9960+0x52>
	{
		i2c_device.APDS9960_ready_status = true;
 8005436:	4b07      	ldr	r3, [pc, #28]	; (8005454 <detect_apds9960+0x68>)
 8005438:	2201      	movs	r2, #1
 800543a:	711a      	strb	r2, [r3, #4]
 800543c:	e003      	b.n	8005446 <detect_apds9960+0x5a>
	}
	else
	{
		i2c_device.APDS9960_ready_status = false;
 800543e:	4b05      	ldr	r3, [pc, #20]	; (8005454 <detect_apds9960+0x68>)
 8005440:	2200      	movs	r2, #0
 8005442:	711a      	strb	r2, [r3, #4]
	}
}
 8005444:	bf00      	nop
 8005446:	bf00      	nop
 8005448:	3708      	adds	r7, #8
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	2000040c 	.word	0x2000040c
 8005454:	200006a0 	.word	0x200006a0

08005458 <detect_oled_screen>:
//----------------------------------------------------------------------------------------
void detect_oled_screen(void)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af02      	add	r7, sp, #8
	uint16_t STATUS = 0;
 800545e:	2300      	movs	r3, #0
 8005460:	80fb      	strh	r3, [r7, #6]
	uint8_t buffer[2];
	buffer[0] = 0x00;
 8005462:	2300      	movs	r3, #0
 8005464:	713b      	strb	r3, [r7, #4]
	buffer[1] = 0xAE;
 8005466:	23ae      	movs	r3, #174	; 0xae
 8005468:	717b      	strb	r3, [r7, #5]

	STATUS = HAL_I2C_Master_Transmit(&hi2c3, 0x78,buffer, 2, 1000);
 800546a:	1d3a      	adds	r2, r7, #4
 800546c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005470:	9300      	str	r3, [sp, #0]
 8005472:	2302      	movs	r3, #2
 8005474:	2178      	movs	r1, #120	; 0x78
 8005476:	4809      	ldr	r0, [pc, #36]	; (800549c <detect_oled_screen+0x44>)
 8005478:	f003 f9a8 	bl	80087cc <HAL_I2C_Master_Transmit>
 800547c:	4603      	mov	r3, r0
 800547e:	80fb      	strh	r3, [r7, #6]

	if(STATUS == 0)
 8005480:	88fb      	ldrh	r3, [r7, #6]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d103      	bne.n	800548e <detect_oled_screen+0x36>
	{
		i2c_device.OLED_ready_status = true;
 8005486:	4b06      	ldr	r3, [pc, #24]	; (80054a0 <detect_oled_screen+0x48>)
 8005488:	2201      	movs	r2, #1
 800548a:	719a      	strb	r2, [r3, #6]
	}
	else
	{
		i2c_device.OLED_ready_status = false;
	}
}
 800548c:	e002      	b.n	8005494 <detect_oled_screen+0x3c>
		i2c_device.OLED_ready_status = false;
 800548e:	4b04      	ldr	r3, [pc, #16]	; (80054a0 <detect_oled_screen+0x48>)
 8005490:	2200      	movs	r2, #0
 8005492:	719a      	strb	r2, [r3, #6]
}
 8005494:	bf00      	nop
 8005496:	3708      	adds	r7, #8
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	20000360 	.word	0x20000360
 80054a0:	200006a0 	.word	0x200006a0

080054a4 <detect_ds3231>:
//----------------------------------------------------------------------------------------
void detect_ds3231(void)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b086      	sub	sp, #24
 80054a8:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 80054aa:	2300      	movs	r3, #0
 80054ac:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x68;
 80054ae:	2368      	movs	r3, #104	; 0x68
 80054b0:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0x00;						// Read seconds
 80054b2:	2300      	movs	r3, #0
 80054b4:	807b      	strh	r3, [r7, #2]
	uint8_t buff = 0;
 80054b6:	2300      	movs	r3, #0
 80054b8:	707b      	strb	r3, [r7, #1]

	STATUS = HAL_I2C_Mem_Read(&hi2c3, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 80054ba:	88bb      	ldrh	r3, [r7, #4]
 80054bc:	005b      	lsls	r3, r3, #1
 80054be:	b299      	uxth	r1, r3
 80054c0:	887a      	ldrh	r2, [r7, #2]
 80054c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054c6:	9302      	str	r3, [sp, #8]
 80054c8:	2301      	movs	r3, #1
 80054ca:	9301      	str	r3, [sp, #4]
 80054cc:	1c7b      	adds	r3, r7, #1
 80054ce:	9300      	str	r3, [sp, #0]
 80054d0:	2301      	movs	r3, #1
 80054d2:	4809      	ldr	r0, [pc, #36]	; (80054f8 <detect_ds3231+0x54>)
 80054d4:	f003 fd98 	bl	8009008 <HAL_I2C_Mem_Read>
 80054d8:	4603      	mov	r3, r0
 80054da:	80fb      	strh	r3, [r7, #6]

	if(STATUS == 0)
 80054dc:	88fb      	ldrh	r3, [r7, #6]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d103      	bne.n	80054ea <detect_ds3231+0x46>
	{
		i2c_device.DS3231_ready_status = true;
 80054e2:	4b06      	ldr	r3, [pc, #24]	; (80054fc <detect_ds3231+0x58>)
 80054e4:	2201      	movs	r2, #1
 80054e6:	71da      	strb	r2, [r3, #7]
	}
	else
	{
		i2c_device.DS3231_ready_status = false;
	}
}
 80054e8:	e002      	b.n	80054f0 <detect_ds3231+0x4c>
		i2c_device.DS3231_ready_status = false;
 80054ea:	4b04      	ldr	r3, [pc, #16]	; (80054fc <detect_ds3231+0x58>)
 80054ec:	2200      	movs	r2, #0
 80054ee:	71da      	strb	r2, [r3, #7]
}
 80054f0:	bf00      	nop
 80054f2:	3708      	adds	r7, #8
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	20000360 	.word	0x20000360
 80054fc:	200006a0 	.word	0x200006a0

08005500 <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8005500:	b580      	push	{r7, lr}
 8005502:	b088      	sub	sp, #32
 8005504:	af04      	add	r7, sp, #16
 8005506:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8005508:	2364      	movs	r3, #100	; 0x64
 800550a:	9302      	str	r3, [sp, #8]
 800550c:	2301      	movs	r3, #1
 800550e:	9301      	str	r3, [sp, #4]
 8005510:	f107 030f 	add.w	r3, r7, #15
 8005514:	9300      	str	r3, [sp, #0]
 8005516:	2301      	movs	r3, #1
 8005518:	2275      	movs	r2, #117	; 0x75
 800551a:	21d0      	movs	r1, #208	; 0xd0
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f003 fd73 	bl	8009008 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8005522:	7bfb      	ldrb	r3, [r7, #15]
 8005524:	2b68      	cmp	r3, #104	; 0x68
 8005526:	d13d      	bne.n	80055a4 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8005528:	2300      	movs	r3, #0
 800552a:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 800552c:	2364      	movs	r3, #100	; 0x64
 800552e:	9302      	str	r3, [sp, #8]
 8005530:	2301      	movs	r3, #1
 8005532:	9301      	str	r3, [sp, #4]
 8005534:	f107 030e 	add.w	r3, r7, #14
 8005538:	9300      	str	r3, [sp, #0]
 800553a:	2301      	movs	r3, #1
 800553c:	226b      	movs	r2, #107	; 0x6b
 800553e:	21d0      	movs	r1, #208	; 0xd0
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f003 fc67 	bl	8008e14 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8005546:	2307      	movs	r3, #7
 8005548:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 800554a:	2364      	movs	r3, #100	; 0x64
 800554c:	9302      	str	r3, [sp, #8]
 800554e:	2301      	movs	r3, #1
 8005550:	9301      	str	r3, [sp, #4]
 8005552:	f107 030e 	add.w	r3, r7, #14
 8005556:	9300      	str	r3, [sp, #0]
 8005558:	2301      	movs	r3, #1
 800555a:	2219      	movs	r2, #25
 800555c:	21d0      	movs	r1, #208	; 0xd0
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f003 fc58 	bl	8008e14 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8005564:	2300      	movs	r3, #0
 8005566:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8005568:	2364      	movs	r3, #100	; 0x64
 800556a:	9302      	str	r3, [sp, #8]
 800556c:	2301      	movs	r3, #1
 800556e:	9301      	str	r3, [sp, #4]
 8005570:	f107 030e 	add.w	r3, r7, #14
 8005574:	9300      	str	r3, [sp, #0]
 8005576:	2301      	movs	r3, #1
 8005578:	221c      	movs	r2, #28
 800557a:	21d0      	movs	r1, #208	; 0xd0
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f003 fc49 	bl	8008e14 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8005582:	2300      	movs	r3, #0
 8005584:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8005586:	2364      	movs	r3, #100	; 0x64
 8005588:	9302      	str	r3, [sp, #8]
 800558a:	2301      	movs	r3, #1
 800558c:	9301      	str	r3, [sp, #4]
 800558e:	f107 030e 	add.w	r3, r7, #14
 8005592:	9300      	str	r3, [sp, #0]
 8005594:	2301      	movs	r3, #1
 8005596:	221b      	movs	r2, #27
 8005598:	21d0      	movs	r1, #208	; 0xd0
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f003 fc3a 	bl	8008e14 <HAL_I2C_Mem_Write>
        return 0;
 80055a0:	2300      	movs	r3, #0
 80055a2:	e000      	b.n	80055a6 <MPU6050_Init+0xa6>
    }
    return 1;
 80055a4:	2301      	movs	r3, #1
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
	...

080055b0 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 80055b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055b4:	b094      	sub	sp, #80	; 0x50
 80055b6:	af04      	add	r7, sp, #16
 80055b8:	6078      	str	r0, [r7, #4]
 80055ba:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 80055bc:	2364      	movs	r3, #100	; 0x64
 80055be:	9302      	str	r3, [sp, #8]
 80055c0:	230e      	movs	r3, #14
 80055c2:	9301      	str	r3, [sp, #4]
 80055c4:	f107 0308 	add.w	r3, r7, #8
 80055c8:	9300      	str	r3, [sp, #0]
 80055ca:	2301      	movs	r3, #1
 80055cc:	223b      	movs	r2, #59	; 0x3b
 80055ce:	21d0      	movs	r1, #208	; 0xd0
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f003 fd19 	bl	8009008 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 80055d6:	7a3b      	ldrb	r3, [r7, #8]
 80055d8:	021b      	lsls	r3, r3, #8
 80055da:	b21a      	sxth	r2, r3
 80055dc:	7a7b      	ldrb	r3, [r7, #9]
 80055de:	b21b      	sxth	r3, r3
 80055e0:	4313      	orrs	r3, r2
 80055e2:	b21a      	sxth	r2, r3
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 80055e8:	7abb      	ldrb	r3, [r7, #10]
 80055ea:	021b      	lsls	r3, r3, #8
 80055ec:	b21a      	sxth	r2, r3
 80055ee:	7afb      	ldrb	r3, [r7, #11]
 80055f0:	b21b      	sxth	r3, r3
 80055f2:	4313      	orrs	r3, r2
 80055f4:	b21a      	sxth	r2, r3
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 80055fa:	7b3b      	ldrb	r3, [r7, #12]
 80055fc:	021b      	lsls	r3, r3, #8
 80055fe:	b21a      	sxth	r2, r3
 8005600:	7b7b      	ldrb	r3, [r7, #13]
 8005602:	b21b      	sxth	r3, r3
 8005604:	4313      	orrs	r3, r2
 8005606:	b21a      	sxth	r2, r3
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 800560c:	7bbb      	ldrb	r3, [r7, #14]
 800560e:	021b      	lsls	r3, r3, #8
 8005610:	b21a      	sxth	r2, r3
 8005612:	7bfb      	ldrb	r3, [r7, #15]
 8005614:	b21b      	sxth	r3, r3
 8005616:	4313      	orrs	r3, r2
 8005618:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 800561a:	7c3b      	ldrb	r3, [r7, #16]
 800561c:	021b      	lsls	r3, r3, #8
 800561e:	b21a      	sxth	r2, r3
 8005620:	7c7b      	ldrb	r3, [r7, #17]
 8005622:	b21b      	sxth	r3, r3
 8005624:	4313      	orrs	r3, r2
 8005626:	b21a      	sxth	r2, r3
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 800562c:	7cbb      	ldrb	r3, [r7, #18]
 800562e:	021b      	lsls	r3, r3, #8
 8005630:	b21a      	sxth	r2, r3
 8005632:	7cfb      	ldrb	r3, [r7, #19]
 8005634:	b21b      	sxth	r3, r3
 8005636:	4313      	orrs	r3, r2
 8005638:	b21a      	sxth	r2, r3
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 800563e:	7d3b      	ldrb	r3, [r7, #20]
 8005640:	021b      	lsls	r3, r3, #8
 8005642:	b21a      	sxth	r2, r3
 8005644:	7d7b      	ldrb	r3, [r7, #21]
 8005646:	b21b      	sxth	r3, r3
 8005648:	4313      	orrs	r3, r2
 800564a:	b21a      	sxth	r2, r3
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005656:	4618      	mov	r0, r3
 8005658:	f7fa ff08 	bl	800046c <__aeabi_i2d>
 800565c:	f04f 0200 	mov.w	r2, #0
 8005660:	4bbd      	ldr	r3, [pc, #756]	; (8005958 <MPU6050_Read_All+0x3a8>)
 8005662:	f7fb f897 	bl	8000794 <__aeabi_ddiv>
 8005666:	4602      	mov	r2, r0
 8005668:	460b      	mov	r3, r1
 800566a:	6839      	ldr	r1, [r7, #0]
 800566c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005676:	4618      	mov	r0, r3
 8005678:	f7fa fef8 	bl	800046c <__aeabi_i2d>
 800567c:	f04f 0200 	mov.w	r2, #0
 8005680:	4bb5      	ldr	r3, [pc, #724]	; (8005958 <MPU6050_Read_All+0x3a8>)
 8005682:	f7fb f887 	bl	8000794 <__aeabi_ddiv>
 8005686:	4602      	mov	r2, r0
 8005688:	460b      	mov	r3, r1
 800568a:	6839      	ldr	r1, [r7, #0]
 800568c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005696:	4618      	mov	r0, r3
 8005698:	f7fa fee8 	bl	800046c <__aeabi_i2d>
 800569c:	a3a8      	add	r3, pc, #672	; (adr r3, 8005940 <MPU6050_Read_All+0x390>)
 800569e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a2:	f7fb f877 	bl	8000794 <__aeabi_ddiv>
 80056a6:	4602      	mov	r2, r0
 80056a8:	460b      	mov	r3, r1
 80056aa:	6839      	ldr	r1, [r7, #0]
 80056ac:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 80056b0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80056b4:	ee07 3a90 	vmov	s15, r3
 80056b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80056bc:	eddf 6aa7 	vldr	s13, [pc, #668]	; 800595c <MPU6050_Read_All+0x3ac>
 80056c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80056c4:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8005960 <MPU6050_Read_All+0x3b0>
 80056c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80056d8:	4618      	mov	r0, r3
 80056da:	f7fa fec7 	bl	800046c <__aeabi_i2d>
 80056de:	a39a      	add	r3, pc, #616	; (adr r3, 8005948 <MPU6050_Read_All+0x398>)
 80056e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e4:	f7fb f856 	bl	8000794 <__aeabi_ddiv>
 80056e8:	4602      	mov	r2, r0
 80056ea:	460b      	mov	r3, r1
 80056ec:	6839      	ldr	r1, [r7, #0]
 80056ee:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7fa feb7 	bl	800046c <__aeabi_i2d>
 80056fe:	a392      	add	r3, pc, #584	; (adr r3, 8005948 <MPU6050_Read_All+0x398>)
 8005700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005704:	f7fb f846 	bl	8000794 <__aeabi_ddiv>
 8005708:	4602      	mov	r2, r0
 800570a:	460b      	mov	r3, r1
 800570c:	6839      	ldr	r1, [r7, #0]
 800570e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8005718:	4618      	mov	r0, r3
 800571a:	f7fa fea7 	bl	800046c <__aeabi_i2d>
 800571e:	a38a      	add	r3, pc, #552	; (adr r3, 8005948 <MPU6050_Read_All+0x398>)
 8005720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005724:	f7fb f836 	bl	8000794 <__aeabi_ddiv>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	6839      	ldr	r1, [r7, #0]
 800572e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 8005732:	f000 fe61 	bl	80063f8 <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	4b8a      	ldr	r3, [pc, #552]	; (8005964 <MPU6050_Read_All+0x3b4>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	4618      	mov	r0, r3
 8005740:	f7fa fe84 	bl	800044c <__aeabi_ui2d>
 8005744:	f04f 0200 	mov.w	r2, #0
 8005748:	4b87      	ldr	r3, [pc, #540]	; (8005968 <MPU6050_Read_All+0x3b8>)
 800574a:	f7fb f823 	bl	8000794 <__aeabi_ddiv>
 800574e:	4602      	mov	r2, r0
 8005750:	460b      	mov	r3, r1
 8005752:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8005756:	f000 fe4f 	bl	80063f8 <HAL_GetTick>
 800575a:	4603      	mov	r3, r0
 800575c:	4a81      	ldr	r2, [pc, #516]	; (8005964 <MPU6050_Read_All+0x3b4>)
 800575e:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005766:	461a      	mov	r2, r3
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800576e:	fb03 f202 	mul.w	r2, r3, r2
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005778:	4619      	mov	r1, r3
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005780:	fb03 f301 	mul.w	r3, r3, r1
 8005784:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8005786:	4618      	mov	r0, r3
 8005788:	f7fa fe70 	bl	800046c <__aeabi_i2d>
 800578c:	4602      	mov	r2, r0
 800578e:	460b      	mov	r3, r1
 8005790:	ec43 2b10 	vmov	d0, r2, r3
 8005794:	f00a fdac 	bl	80102f0 <sqrt>
 8005798:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 800579c:	f04f 0200 	mov.w	r2, #0
 80057a0:	f04f 0300 	mov.w	r3, #0
 80057a4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80057a8:	f7fb f932 	bl	8000a10 <__aeabi_dcmpeq>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d11f      	bne.n	80057f2 <MPU6050_Read_All+0x242>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80057b8:	4618      	mov	r0, r3
 80057ba:	f7fa fe57 	bl	800046c <__aeabi_i2d>
 80057be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80057c2:	f7fa ffe7 	bl	8000794 <__aeabi_ddiv>
 80057c6:	4602      	mov	r2, r0
 80057c8:	460b      	mov	r3, r1
 80057ca:	ec43 2b17 	vmov	d7, r2, r3
 80057ce:	eeb0 0a47 	vmov.f32	s0, s14
 80057d2:	eef0 0a67 	vmov.f32	s1, s15
 80057d6:	f00a fbdf 	bl	800ff98 <atan>
 80057da:	ec51 0b10 	vmov	r0, r1, d0
 80057de:	a35c      	add	r3, pc, #368	; (adr r3, 8005950 <MPU6050_Read_All+0x3a0>)
 80057e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e4:	f7fa feac 	bl	8000540 <__aeabi_dmul>
 80057e8:	4602      	mov	r2, r0
 80057ea:	460b      	mov	r3, r1
 80057ec:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 80057f0:	e005      	b.n	80057fe <MPU6050_Read_All+0x24e>
    } else {
        roll = 0.0;
 80057f2:	f04f 0200 	mov.w	r2, #0
 80057f6:	f04f 0300 	mov.w	r3, #0
 80057fa:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005804:	425b      	negs	r3, r3
 8005806:	4618      	mov	r0, r3
 8005808:	f7fa fe30 	bl	800046c <__aeabi_i2d>
 800580c:	4682      	mov	sl, r0
 800580e:	468b      	mov	fp, r1
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005816:	4618      	mov	r0, r3
 8005818:	f7fa fe28 	bl	800046c <__aeabi_i2d>
 800581c:	4602      	mov	r2, r0
 800581e:	460b      	mov	r3, r1
 8005820:	ec43 2b11 	vmov	d1, r2, r3
 8005824:	ec4b ab10 	vmov	d0, sl, fp
 8005828:	f00a fd5f 	bl	80102ea <atan2>
 800582c:	ec51 0b10 	vmov	r0, r1, d0
 8005830:	a347      	add	r3, pc, #284	; (adr r3, 8005950 <MPU6050_Read_All+0x3a0>)
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	f7fa fe83 	bl	8000540 <__aeabi_dmul>
 800583a:	4602      	mov	r2, r0
 800583c:	460b      	mov	r3, r1
 800583e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 8005842:	f04f 0200 	mov.w	r2, #0
 8005846:	4b49      	ldr	r3, [pc, #292]	; (800596c <MPU6050_Read_All+0x3bc>)
 8005848:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800584c:	f7fb f8ea 	bl	8000a24 <__aeabi_dcmplt>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00a      	beq.n	800586c <MPU6050_Read_All+0x2bc>
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800585c:	f04f 0200 	mov.w	r2, #0
 8005860:	4b43      	ldr	r3, [pc, #268]	; (8005970 <MPU6050_Read_All+0x3c0>)
 8005862:	f7fb f8fd 	bl	8000a60 <__aeabi_dcmpgt>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d114      	bne.n	8005896 <MPU6050_Read_All+0x2e6>
 800586c:	f04f 0200 	mov.w	r2, #0
 8005870:	4b3f      	ldr	r3, [pc, #252]	; (8005970 <MPU6050_Read_All+0x3c0>)
 8005872:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005876:	f7fb f8f3 	bl	8000a60 <__aeabi_dcmpgt>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d015      	beq.n	80058ac <MPU6050_Read_All+0x2fc>
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8005886:	f04f 0200 	mov.w	r2, #0
 800588a:	4b38      	ldr	r3, [pc, #224]	; (800596c <MPU6050_Read_All+0x3bc>)
 800588c:	f7fb f8ca 	bl	8000a24 <__aeabi_dcmplt>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00a      	beq.n	80058ac <MPU6050_Read_All+0x2fc>
        KalmanY.angle = pitch;
 8005896:	4937      	ldr	r1, [pc, #220]	; (8005974 <MPU6050_Read_All+0x3c4>)
 8005898:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800589c:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 80058a0:	6839      	ldr	r1, [r7, #0]
 80058a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058a6:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80058aa:	e014      	b.n	80058d6 <MPU6050_Read_All+0x326>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 80058b2:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 80058b6:	eeb0 1a47 	vmov.f32	s2, s14
 80058ba:	eef0 1a67 	vmov.f32	s3, s15
 80058be:	ed97 0b06 	vldr	d0, [r7, #24]
 80058c2:	482c      	ldr	r0, [pc, #176]	; (8005974 <MPU6050_Read_All+0x3c4>)
 80058c4:	f000 f85a 	bl	800597c <Kalman_getAngle>
 80058c8:	eeb0 7a40 	vmov.f32	s14, s0
 80058cc:	eef0 7a60 	vmov.f32	s15, s1
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80058dc:	4690      	mov	r8, r2
 80058de:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80058e2:	f04f 0200 	mov.w	r2, #0
 80058e6:	4b22      	ldr	r3, [pc, #136]	; (8005970 <MPU6050_Read_All+0x3c0>)
 80058e8:	4640      	mov	r0, r8
 80058ea:	4649      	mov	r1, r9
 80058ec:	f7fb f8b8 	bl	8000a60 <__aeabi_dcmpgt>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d008      	beq.n	8005908 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80058fc:	4614      	mov	r4, r2
 80058fe:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 800590e:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8005912:	eeb0 1a47 	vmov.f32	s2, s14
 8005916:	eef0 1a67 	vmov.f32	s3, s15
 800591a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 800591e:	4816      	ldr	r0, [pc, #88]	; (8005978 <MPU6050_Read_All+0x3c8>)
 8005920:	f000 f82c 	bl	800597c <Kalman_getAngle>
 8005924:	eeb0 7a40 	vmov.f32	s14, s0
 8005928:	eef0 7a60 	vmov.f32	s15, s1
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48

}
 8005932:	bf00      	nop
 8005934:	3740      	adds	r7, #64	; 0x40
 8005936:	46bd      	mov	sp, r7
 8005938:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800593c:	f3af 8000 	nop.w
 8005940:	00000000 	.word	0x00000000
 8005944:	40cc2900 	.word	0x40cc2900
 8005948:	00000000 	.word	0x00000000
 800594c:	40606000 	.word	0x40606000
 8005950:	1a63c1f8 	.word	0x1a63c1f8
 8005954:	404ca5dc 	.word	0x404ca5dc
 8005958:	40d00000 	.word	0x40d00000
 800595c:	43aa0000 	.word	0x43aa0000
 8005960:	42121eb8 	.word	0x42121eb8
 8005964:	20000714 	.word	0x20000714
 8005968:	408f4000 	.word	0x408f4000
 800596c:	c0568000 	.word	0xc0568000
 8005970:	40568000 	.word	0x40568000
 8005974:	20000220 	.word	0x20000220
 8005978:	200001d8 	.word	0x200001d8

0800597c <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 800597c:	b5b0      	push	{r4, r5, r7, lr}
 800597e:	b096      	sub	sp, #88	; 0x58
 8005980:	af00      	add	r7, sp, #0
 8005982:	61f8      	str	r0, [r7, #28]
 8005984:	ed87 0b04 	vstr	d0, [r7, #16]
 8005988:	ed87 1b02 	vstr	d1, [r7, #8]
 800598c:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8005990:	69fb      	ldr	r3, [r7, #28]
 8005992:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005996:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800599a:	f7fa fc19 	bl	80001d0 <__aeabi_dsub>
 800599e:	4602      	mov	r2, r0
 80059a0:	460b      	mov	r3, r1
 80059a2:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80059ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80059b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80059b4:	f7fa fdc4 	bl	8000540 <__aeabi_dmul>
 80059b8:	4602      	mov	r2, r0
 80059ba:	460b      	mov	r3, r1
 80059bc:	4620      	mov	r0, r4
 80059be:	4629      	mov	r1, r5
 80059c0:	f7fa fc08 	bl	80001d4 <__adddf3>
 80059c4:	4602      	mov	r2, r0
 80059c6:	460b      	mov	r3, r1
 80059c8:	69f9      	ldr	r1, [r7, #28]
 80059ca:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80059da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059de:	f7fa fdaf 	bl	8000540 <__aeabi_dmul>
 80059e2:	4602      	mov	r2, r0
 80059e4:	460b      	mov	r3, r1
 80059e6:	4610      	mov	r0, r2
 80059e8:	4619      	mov	r1, r3
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80059f0:	f7fa fbee 	bl	80001d0 <__aeabi_dsub>
 80059f4:	4602      	mov	r2, r0
 80059f6:	460b      	mov	r3, r1
 80059f8:	4610      	mov	r0, r2
 80059fa:	4619      	mov	r1, r3
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8005a02:	f7fa fbe5 	bl	80001d0 <__aeabi_dsub>
 8005a06:	4602      	mov	r2, r0
 8005a08:	460b      	mov	r3, r1
 8005a0a:	4610      	mov	r0, r2
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a14:	f7fa fbde 	bl	80001d4 <__adddf3>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	4610      	mov	r0, r2
 8005a1e:	4619      	mov	r1, r3
 8005a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a24:	f7fa fd8c 	bl	8000540 <__aeabi_dmul>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	4620      	mov	r0, r4
 8005a2e:	4629      	mov	r1, r5
 8005a30:	f7fa fbd0 	bl	80001d4 <__adddf3>
 8005a34:	4602      	mov	r2, r0
 8005a36:	460b      	mov	r3, r1
 8005a38:	69f9      	ldr	r1, [r7, #28]
 8005a3a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8005a4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a4e:	f7fa fd77 	bl	8000540 <__aeabi_dmul>
 8005a52:	4602      	mov	r2, r0
 8005a54:	460b      	mov	r3, r1
 8005a56:	4620      	mov	r0, r4
 8005a58:	4629      	mov	r1, r5
 8005a5a:	f7fa fbb9 	bl	80001d0 <__aeabi_dsub>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	460b      	mov	r3, r1
 8005a62:	69f9      	ldr	r1, [r7, #28]
 8005a64:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8005a74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a78:	f7fa fd62 	bl	8000540 <__aeabi_dmul>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	460b      	mov	r3, r1
 8005a80:	4620      	mov	r0, r4
 8005a82:	4629      	mov	r1, r5
 8005a84:	f7fa fba4 	bl	80001d0 <__aeabi_dsub>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	460b      	mov	r3, r1
 8005a8c:	69f9      	ldr	r1, [r7, #28]
 8005a8e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005a9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aa2:	f7fa fd4d 	bl	8000540 <__aeabi_dmul>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	4620      	mov	r0, r4
 8005aac:	4629      	mov	r1, r5
 8005aae:	f7fa fb91 	bl	80001d4 <__adddf3>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	69f9      	ldr	r1, [r7, #28]
 8005ab8:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005ac8:	f7fa fb84 	bl	80001d4 <__adddf3>
 8005acc:	4602      	mov	r2, r0
 8005ace:	460b      	mov	r3, r1
 8005ad0:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8005ada:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005ade:	f7fa fe59 	bl	8000794 <__aeabi_ddiv>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8005aea:	69fb      	ldr	r3, [r7, #28]
 8005aec:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8005af0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005af4:	f7fa fe4e 	bl	8000794 <__aeabi_ddiv>
 8005af8:	4602      	mov	r2, r0
 8005afa:	460b      	mov	r3, r1
 8005afc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8005b06:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005b0a:	f7fa fb61 	bl	80001d0 <__aeabi_dsub>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	460b      	mov	r3, r1
 8005b12:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8005b1c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005b20:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005b24:	f7fa fd0c 	bl	8000540 <__aeabi_dmul>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	4620      	mov	r0, r4
 8005b2e:	4629      	mov	r1, r5
 8005b30:	f7fa fb50 	bl	80001d4 <__adddf3>
 8005b34:	4602      	mov	r2, r0
 8005b36:	460b      	mov	r3, r1
 8005b38:	69f9      	ldr	r1, [r7, #28]
 8005b3a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8005b44:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005b48:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005b4c:	f7fa fcf8 	bl	8000540 <__aeabi_dmul>
 8005b50:	4602      	mov	r2, r0
 8005b52:	460b      	mov	r3, r1
 8005b54:	4620      	mov	r0, r4
 8005b56:	4629      	mov	r1, r5
 8005b58:	f7fa fb3c 	bl	80001d4 <__adddf3>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	460b      	mov	r3, r1
 8005b60:	69f9      	ldr	r1, [r7, #28]
 8005b62:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8005b6c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8005b76:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8005b80:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005b84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005b88:	f7fa fcda 	bl	8000540 <__aeabi_dmul>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	460b      	mov	r3, r1
 8005b90:	4620      	mov	r0, r4
 8005b92:	4629      	mov	r1, r5
 8005b94:	f7fa fb1c 	bl	80001d0 <__aeabi_dsub>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	69f9      	ldr	r1, [r7, #28]
 8005b9e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8005ba8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005bac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005bb0:	f7fa fcc6 	bl	8000540 <__aeabi_dmul>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	4620      	mov	r0, r4
 8005bba:	4629      	mov	r1, r5
 8005bbc:	f7fa fb08 	bl	80001d0 <__aeabi_dsub>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	69f9      	ldr	r1, [r7, #28]
 8005bc6:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8005bd0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005bd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005bd8:	f7fa fcb2 	bl	8000540 <__aeabi_dmul>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	460b      	mov	r3, r1
 8005be0:	4620      	mov	r0, r4
 8005be2:	4629      	mov	r1, r5
 8005be4:	f7fa faf4 	bl	80001d0 <__aeabi_dsub>
 8005be8:	4602      	mov	r2, r0
 8005bea:	460b      	mov	r3, r1
 8005bec:	69f9      	ldr	r1, [r7, #28]
 8005bee:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8005bf8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005bfc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005c00:	f7fa fc9e 	bl	8000540 <__aeabi_dmul>
 8005c04:	4602      	mov	r2, r0
 8005c06:	460b      	mov	r3, r1
 8005c08:	4620      	mov	r0, r4
 8005c0a:	4629      	mov	r1, r5
 8005c0c:	f7fa fae0 	bl	80001d0 <__aeabi_dsub>
 8005c10:	4602      	mov	r2, r0
 8005c12:	460b      	mov	r3, r1
 8005c14:	69f9      	ldr	r1, [r7, #28]
 8005c16:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8005c20:	ec43 2b17 	vmov	d7, r2, r3
};
 8005c24:	eeb0 0a47 	vmov.f32	s0, s14
 8005c28:	eef0 0a67 	vmov.f32	s1, s15
 8005c2c:	3758      	adds	r7, #88	; 0x58
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005c34 <ms5611_set_i2c>:

/**
 * select a hal I2C to talk to MS5611
 * @param i2cx The i2c port to talk to MS5611
 */
void ms5611_set_i2c(I2C_HandleTypeDef* i2cx){
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
	ms5611_i2cx = i2cx;
 8005c3c:	4a04      	ldr	r2, [pc, #16]	; (8005c50 <ms5611_set_i2c+0x1c>)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6013      	str	r3, [r2, #0]
}
 8005c42:	bf00      	nop
 8005c44:	370c      	adds	r7, #12
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	20000710 	.word	0x20000710

08005c54 <ms5611_read_i2c>:
 * @param length length of bytes to request from MS5611
 * @param output output data
 * @return HAL_STATUS, 0(HAL_OK) = success
 */
uint8_t ms5611_read_i2c(uint8_t register_address,uint8_t length,uint8_t* output)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b088      	sub	sp, #32
 8005c58:	af04      	add	r7, sp, #16
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	603a      	str	r2, [r7, #0]
 8005c5e:	71fb      	strb	r3, [r7, #7]
 8005c60:	460b      	mov	r3, r1
 8005c62:	71bb      	strb	r3, [r7, #6]
	//return I2C_read(ms5611_i2cx,MS5611_I2C_ADDR,register_address,length,output);
	uint8_t STATUS = 0;
 8005c64:	2300      	movs	r3, #0
 8005c66:	73fb      	strb	r3, [r7, #15]
	STATUS = HAL_I2C_Mem_Read(&hi2c2, MS5611_I2C_ADDR<<1, register_address, 1, output, length, 1000);
 8005c68:	79fb      	ldrb	r3, [r7, #7]
 8005c6a:	b29a      	uxth	r2, r3
 8005c6c:	79bb      	ldrb	r3, [r7, #6]
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005c74:	9102      	str	r1, [sp, #8]
 8005c76:	9301      	str	r3, [sp, #4]
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	9300      	str	r3, [sp, #0]
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	21ee      	movs	r1, #238	; 0xee
 8005c80:	4804      	ldr	r0, [pc, #16]	; (8005c94 <ms5611_read_i2c+0x40>)
 8005c82:	f003 f9c1 	bl	8009008 <HAL_I2C_Mem_Read>
 8005c86:	4603      	mov	r3, r0
 8005c88:	73fb      	strb	r3, [r7, #15]
	return STATUS;
 8005c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3710      	adds	r7, #16
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}
 8005c94:	2000040c 	.word	0x2000040c

08005c98 <ms5611_write_i2c>:
 * @param length length of bytes to write to MS5611
 * @param output buffer to hold data to be sent
 * @return HAL_STATUS, 0(HAL_OK) = success
 */
uint8_t ms5611_write_i2c(uint8_t register_address,uint8_t length,uint8_t* input)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b088      	sub	sp, #32
 8005c9c:	af04      	add	r7, sp, #16
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	603a      	str	r2, [r7, #0]
 8005ca2:	71fb      	strb	r3, [r7, #7]
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	71bb      	strb	r3, [r7, #6]
	//STATUS = I2C_write(ms5611_i2cx,MS5611_I2C_ADDR,register_address,length,input);
	uint8_t STATUS = 0;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	73fb      	strb	r3, [r7, #15]
	STATUS = HAL_I2C_Mem_Read(&hi2c2, MS5611_I2C_ADDR<<1, register_address, 1, input, length, 1000);
 8005cac:	79fb      	ldrb	r3, [r7, #7]
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	79bb      	ldrb	r3, [r7, #6]
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005cb8:	9102      	str	r1, [sp, #8]
 8005cba:	9301      	str	r3, [sp, #4]
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	21ee      	movs	r1, #238	; 0xee
 8005cc4:	4804      	ldr	r0, [pc, #16]	; (8005cd8 <ms5611_write_i2c+0x40>)
 8005cc6:	f003 f99f 	bl	8009008 <HAL_I2C_Mem_Read>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	73fb      	strb	r3, [r7, #15]
	return STATUS;
 8005cce:	7bfb      	ldrb	r3, [r7, #15]

}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3710      	adds	r7, #16
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	2000040c 	.word	0x2000040c

08005cdc <ms5611_init>:
}

/**
 * Initialize MS5611: read and store factory calibration data.
 */
void ms5611_init(){
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
	//read 6 factory calibration data
	for (int i = 0; i < NUM_CALIBRATION_DATA; i++){
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	607b      	str	r3, [r7, #4]
 8005ce6:	e01c      	b.n	8005d22 <ms5611_init+0x46>
		uint8_t reg_addr = MS5611_CMD_READ_PROM + (i << 1);//interval 2
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	005b      	lsls	r3, r3, #1
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	3b5e      	subs	r3, #94	; 0x5e
 8005cf2:	70fb      	strb	r3, [r7, #3]
		uint8_t buffer[2] = {0};
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	803b      	strh	r3, [r7, #0]
		ms5611_read_i2c(reg_addr,2,buffer);
 8005cf8:	463a      	mov	r2, r7
 8005cfa:	78fb      	ldrb	r3, [r7, #3]
 8005cfc:	2102      	movs	r1, #2
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7ff ffa8 	bl	8005c54 <ms5611_read_i2c>

		fc[i] = (uint16_t)(buffer[0] << 8 | buffer[1]);
 8005d04:	783b      	ldrb	r3, [r7, #0]
 8005d06:	021b      	lsls	r3, r3, #8
 8005d08:	b21a      	sxth	r2, r3
 8005d0a:	787b      	ldrb	r3, [r7, #1]
 8005d0c:	b21b      	sxth	r3, r3
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	b21b      	sxth	r3, r3
 8005d12:	b299      	uxth	r1, r3
 8005d14:	4a07      	ldr	r2, [pc, #28]	; (8005d34 <ms5611_init+0x58>)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < NUM_CALIBRATION_DATA; i++){
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	3301      	adds	r3, #1
 8005d20:	607b      	str	r3, [r7, #4]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2b05      	cmp	r3, #5
 8005d26:	dddf      	ble.n	8005ce8 <ms5611_init+0xc>
	}
}
 8005d28:	bf00      	nop
 8005d2a:	bf00      	nop
 8005d2c:	3708      	adds	r7, #8
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	2000071c 	.word	0x2000071c

08005d38 <ms5611_update_pressure>:

/**
 * Read raw pressure from MS5611.
 */
void ms5611_update_pressure(){
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
	uint8_t buffer[3] = {0x00,0x00,0x00};
 8005d3e:	4a17      	ldr	r2, [pc, #92]	; (8005d9c <ms5611_update_pressure+0x64>)
 8005d40:	463b      	mov	r3, r7
 8005d42:	6812      	ldr	r2, [r2, #0]
 8005d44:	4611      	mov	r1, r2
 8005d46:	8019      	strh	r1, [r3, #0]
 8005d48:	3302      	adds	r3, #2
 8005d4a:	0c12      	lsrs	r2, r2, #16
 8005d4c:	701a      	strb	r2, [r3, #0]
	int state;
	state = ms5611_write_i2c(MS5611_CMD_CONVERT_D1 | (selected_osr << 1),0,buffer);
 8005d4e:	4b14      	ldr	r3, [pc, #80]	; (8005da0 <ms5611_update_pressure+0x68>)
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	005b      	lsls	r3, r3, #1
 8005d54:	b25b      	sxtb	r3, r3
 8005d56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d5a:	b25b      	sxtb	r3, r3
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	463a      	mov	r2, r7
 8005d60:	2100      	movs	r1, #0
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7ff ff98 	bl	8005c98 <ms5611_write_i2c>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	607b      	str	r3, [r7, #4]

	HAL_Delay(12);//time delay necessary for ADC to convert, must be >= 9.02ms
 8005d6c:	200c      	movs	r0, #12
 8005d6e:	f000 fb4f 	bl	8006410 <HAL_Delay>

	state = ms5611_read_i2c(MS5611_CMD_ADC_READ,3,buffer);
 8005d72:	463b      	mov	r3, r7
 8005d74:	461a      	mov	r2, r3
 8005d76:	2103      	movs	r1, #3
 8005d78:	2000      	movs	r0, #0
 8005d7a:	f7ff ff6b 	bl	8005c54 <ms5611_read_i2c>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	607b      	str	r3, [r7, #4]
	raw_pressure = ((uint32_t)buffer[0] << 16) | ((uint32_t)buffer[1] << 8) | ((uint32_t)buffer[2]);
 8005d82:	783b      	ldrb	r3, [r7, #0]
 8005d84:	041a      	lsls	r2, r3, #16
 8005d86:	787b      	ldrb	r3, [r7, #1]
 8005d88:	021b      	lsls	r3, r3, #8
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	78ba      	ldrb	r2, [r7, #2]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	4a04      	ldr	r2, [pc, #16]	; (8005da4 <ms5611_update_pressure+0x6c>)
 8005d92:	6013      	str	r3, [r2, #0]

}
 8005d94:	bf00      	nop
 8005d96:	3708      	adds	r7, #8
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	08010748 	.word	0x08010748
 8005da0:	20000268 	.word	0x20000268
 8005da4:	20000718 	.word	0x20000718

08005da8 <ms5611_update_temperature>:

/**
 * Read raw temperature from MS5611.
 */
void ms5611_update_temperature(){
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b082      	sub	sp, #8
 8005dac:	af00      	add	r7, sp, #0
	uint8_t buffer[3] = {0x00,0x00,0x00};
 8005dae:	4a17      	ldr	r2, [pc, #92]	; (8005e0c <ms5611_update_temperature+0x64>)
 8005db0:	463b      	mov	r3, r7
 8005db2:	6812      	ldr	r2, [r2, #0]
 8005db4:	4611      	mov	r1, r2
 8005db6:	8019      	strh	r1, [r3, #0]
 8005db8:	3302      	adds	r3, #2
 8005dba:	0c12      	lsrs	r2, r2, #16
 8005dbc:	701a      	strb	r2, [r3, #0]
	int state;
	state = ms5611_write_i2c(MS5611_CMD_CONVERT_D2 | (selected_osr << 1),0,buffer);
 8005dbe:	4b14      	ldr	r3, [pc, #80]	; (8005e10 <ms5611_update_temperature+0x68>)
 8005dc0:	781b      	ldrb	r3, [r3, #0]
 8005dc2:	005b      	lsls	r3, r3, #1
 8005dc4:	b25b      	sxtb	r3, r3
 8005dc6:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8005dca:	b25b      	sxtb	r3, r3
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	463a      	mov	r2, r7
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f7ff ff60 	bl	8005c98 <ms5611_write_i2c>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	607b      	str	r3, [r7, #4]

	HAL_Delay(12);//time delay necessary for ADC to convert, must be >= 9.02ms
 8005ddc:	200c      	movs	r0, #12
 8005dde:	f000 fb17 	bl	8006410 <HAL_Delay>

	state = ms5611_read_i2c(MS5611_CMD_ADC_READ,3,buffer);
 8005de2:	463b      	mov	r3, r7
 8005de4:	461a      	mov	r2, r3
 8005de6:	2103      	movs	r1, #3
 8005de8:	2000      	movs	r0, #0
 8005dea:	f7ff ff33 	bl	8005c54 <ms5611_read_i2c>
 8005dee:	4603      	mov	r3, r0
 8005df0:	607b      	str	r3, [r7, #4]
	raw_temperature = ((uint32_t)buffer[0] << 16) | ((uint32_t)buffer[1] << 8) | ((uint32_t)buffer[2]);
 8005df2:	783b      	ldrb	r3, [r7, #0]
 8005df4:	041a      	lsls	r2, r3, #16
 8005df6:	787b      	ldrb	r3, [r7, #1]
 8005df8:	021b      	lsls	r3, r3, #8
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	78ba      	ldrb	r2, [r7, #2]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	4a04      	ldr	r2, [pc, #16]	; (8005e14 <ms5611_update_temperature+0x6c>)
 8005e02:	6013      	str	r3, [r2, #0]
}
 8005e04:	bf00      	nop
 8005e06:	3708      	adds	r7, #8
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}
 8005e0c:	08010748 	.word	0x08010748
 8005e10:	20000268 	.word	0x20000268
 8005e14:	20000728 	.word	0x20000728

08005e18 <ms5611_update>:

/**
 *	Read raw temperature and pressure from MS5611
 */
void ms5611_update(){
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	af00      	add	r7, sp, #0
	ms5611_update_temperature();
 8005e1c:	f7ff ffc4 	bl	8005da8 <ms5611_update_temperature>
	ms5611_update_pressure();
 8005e20:	f7ff ff8a 	bl	8005d38 <ms5611_update_pressure>
}
 8005e24:	bf00      	nop
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <ms5611_get_temperature>:

/**
 * Get calibrated temperature, unit: Celsius degrees
 * @return calibrated temperature
 */
double ms5611_get_temperature(){
 8005e28:	b5b0      	push	{r4, r5, r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af00      	add	r7, sp, #0
	uint32_t dT = raw_temperature - ((uint32_t)fc[4] * 256);
 8005e2e:	4b36      	ldr	r3, [pc, #216]	; (8005f08 <ms5611_get_temperature+0xe0>)
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	4b36      	ldr	r3, [pc, #216]	; (8005f0c <ms5611_get_temperature+0xe4>)
 8005e34:	891b      	ldrh	r3, [r3, #8]
 8005e36:	021b      	lsls	r3, r3, #8
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	60fb      	str	r3, [r7, #12]
	double TEMP = 2000.0 + dT * (fc[5] / (8388608.0));//unit 0.01 C
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f7fa fb05 	bl	800044c <__aeabi_ui2d>
 8005e42:	4604      	mov	r4, r0
 8005e44:	460d      	mov	r5, r1
 8005e46:	4b31      	ldr	r3, [pc, #196]	; (8005f0c <ms5611_get_temperature+0xe4>)
 8005e48:	895b      	ldrh	r3, [r3, #10]
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f7fa fb0e 	bl	800046c <__aeabi_i2d>
 8005e50:	f04f 0200 	mov.w	r2, #0
 8005e54:	4b2e      	ldr	r3, [pc, #184]	; (8005f10 <ms5611_get_temperature+0xe8>)
 8005e56:	f7fa fc9d 	bl	8000794 <__aeabi_ddiv>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	4620      	mov	r0, r4
 8005e60:	4629      	mov	r1, r5
 8005e62:	f7fa fb6d 	bl	8000540 <__aeabi_dmul>
 8005e66:	4602      	mov	r2, r0
 8005e68:	460b      	mov	r3, r1
 8005e6a:	4610      	mov	r0, r2
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	f04f 0200 	mov.w	r2, #0
 8005e72:	4b28      	ldr	r3, [pc, #160]	; (8005f14 <ms5611_get_temperature+0xec>)
 8005e74:	f7fa f9ae 	bl	80001d4 <__adddf3>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	e9c7 2300 	strd	r2, r3, [r7]

	double T2=0;
 8005e80:	f04f 0200 	mov.w	r2, #0
 8005e84:	f04f 0300 	mov.w	r3, #0
 8005e88:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if (TEMP < 2000){
 8005e8c:	f04f 0200 	mov.w	r2, #0
 8005e90:	4b20      	ldr	r3, [pc, #128]	; (8005f14 <ms5611_get_temperature+0xec>)
 8005e92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e96:	f7fa fdc5 	bl	8000a24 <__aeabi_dcmplt>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d016      	beq.n	8005ece <ms5611_get_temperature+0xa6>
		//temperature < 20 Celsius
		T2 = dT * (dT / (2147483648.0));
 8005ea0:	68f8      	ldr	r0, [r7, #12]
 8005ea2:	f7fa fad3 	bl	800044c <__aeabi_ui2d>
 8005ea6:	4604      	mov	r4, r0
 8005ea8:	460d      	mov	r5, r1
 8005eaa:	68f8      	ldr	r0, [r7, #12]
 8005eac:	f7fa face 	bl	800044c <__aeabi_ui2d>
 8005eb0:	f04f 0200 	mov.w	r2, #0
 8005eb4:	4b18      	ldr	r3, [pc, #96]	; (8005f18 <ms5611_get_temperature+0xf0>)
 8005eb6:	f7fa fc6d 	bl	8000794 <__aeabi_ddiv>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	4629      	mov	r1, r5
 8005ec2:	f7fa fb3d 	bl	8000540 <__aeabi_dmul>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	460b      	mov	r3, r1
 8005eca:	e9c7 2304 	strd	r2, r3, [r7, #16]
	}

	TEMP = TEMP - T2;
 8005ece:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005ed2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ed6:	f7fa f97b 	bl	80001d0 <__aeabi_dsub>
 8005eda:	4602      	mov	r2, r0
 8005edc:	460b      	mov	r3, r1
 8005ede:	e9c7 2300 	strd	r2, r3, [r7]
	return TEMP / 100;
 8005ee2:	f04f 0200 	mov.w	r2, #0
 8005ee6:	4b0d      	ldr	r3, [pc, #52]	; (8005f1c <ms5611_get_temperature+0xf4>)
 8005ee8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005eec:	f7fa fc52 	bl	8000794 <__aeabi_ddiv>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	ec43 2b17 	vmov	d7, r2, r3
}
 8005ef8:	eeb0 0a47 	vmov.f32	s0, s14
 8005efc:	eef0 0a67 	vmov.f32	s1, s15
 8005f00:	3718      	adds	r7, #24
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bdb0      	pop	{r4, r5, r7, pc}
 8005f06:	bf00      	nop
 8005f08:	20000728 	.word	0x20000728
 8005f0c:	2000071c 	.word	0x2000071c
 8005f10:	41600000 	.word	0x41600000
 8005f14:	409f4000 	.word	0x409f4000
 8005f18:	41e00000 	.word	0x41e00000
 8005f1c:	40590000 	.word	0x40590000

08005f20 <ms5611_get_pressure>:

/**
 * Get calibrated pressure, unit: mBar
 * @return calibrated pressure
 */
double ms5611_get_pressure(){
 8005f20:	b5b0      	push	{r4, r5, r7, lr}
 8005f22:	b090      	sub	sp, #64	; 0x40
 8005f24:	af00      	add	r7, sp, #0

	uint32_t dT = raw_temperature - ((uint32_t)fc[4] * 256);
 8005f26:	4bc4      	ldr	r3, [pc, #784]	; (8006238 <ms5611_get_pressure+0x318>)
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	4bc4      	ldr	r3, [pc, #784]	; (800623c <ms5611_get_pressure+0x31c>)
 8005f2c:	891b      	ldrh	r3, [r3, #8]
 8005f2e:	021b      	lsls	r3, r3, #8
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	627b      	str	r3, [r7, #36]	; 0x24
	double TEMP = 2000.0 + dT * (fc[5] / (8388608.0));//unit 0.01 C
 8005f34:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005f36:	f7fa fa89 	bl	800044c <__aeabi_ui2d>
 8005f3a:	4604      	mov	r4, r0
 8005f3c:	460d      	mov	r5, r1
 8005f3e:	4bbf      	ldr	r3, [pc, #764]	; (800623c <ms5611_get_pressure+0x31c>)
 8005f40:	895b      	ldrh	r3, [r3, #10]
 8005f42:	4618      	mov	r0, r3
 8005f44:	f7fa fa92 	bl	800046c <__aeabi_i2d>
 8005f48:	f04f 0200 	mov.w	r2, #0
 8005f4c:	4bbc      	ldr	r3, [pc, #752]	; (8006240 <ms5611_get_pressure+0x320>)
 8005f4e:	f7fa fc21 	bl	8000794 <__aeabi_ddiv>
 8005f52:	4602      	mov	r2, r0
 8005f54:	460b      	mov	r3, r1
 8005f56:	4620      	mov	r0, r4
 8005f58:	4629      	mov	r1, r5
 8005f5a:	f7fa faf1 	bl	8000540 <__aeabi_dmul>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	460b      	mov	r3, r1
 8005f62:	4610      	mov	r0, r2
 8005f64:	4619      	mov	r1, r3
 8005f66:	f04f 0200 	mov.w	r2, #0
 8005f6a:	4bb6      	ldr	r3, [pc, #728]	; (8006244 <ms5611_get_pressure+0x324>)
 8005f6c:	f7fa f932 	bl	80001d4 <__adddf3>
 8005f70:	4602      	mov	r2, r0
 8005f72:	460b      	mov	r3, r1
 8005f74:	e9c7 2306 	strd	r2, r3, [r7, #24]

	double OFF = fc[1] * (65536) + fc[3] * dT / (128);
 8005f78:	4bb0      	ldr	r3, [pc, #704]	; (800623c <ms5611_get_pressure+0x31c>)
 8005f7a:	885b      	ldrh	r3, [r3, #2]
 8005f7c:	041b      	lsls	r3, r3, #16
 8005f7e:	461a      	mov	r2, r3
 8005f80:	4bae      	ldr	r3, [pc, #696]	; (800623c <ms5611_get_pressure+0x31c>)
 8005f82:	88db      	ldrh	r3, [r3, #6]
 8005f84:	4619      	mov	r1, r3
 8005f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f88:	fb03 f301 	mul.w	r3, r3, r1
 8005f8c:	09db      	lsrs	r3, r3, #7
 8005f8e:	4413      	add	r3, r2
 8005f90:	4618      	mov	r0, r3
 8005f92:	f7fa fa5b 	bl	800044c <__aeabi_ui2d>
 8005f96:	4602      	mov	r2, r0
 8005f98:	460b      	mov	r3, r1
 8005f9a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double SENS = fc[0] * (32768) + fc[2] * dT / (256);
 8005f9e:	4ba7      	ldr	r3, [pc, #668]	; (800623c <ms5611_get_pressure+0x31c>)
 8005fa0:	881b      	ldrh	r3, [r3, #0]
 8005fa2:	03db      	lsls	r3, r3, #15
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	4ba5      	ldr	r3, [pc, #660]	; (800623c <ms5611_get_pressure+0x31c>)
 8005fa8:	889b      	ldrh	r3, [r3, #4]
 8005faa:	4619      	mov	r1, r3
 8005fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fae:	fb03 f301 	mul.w	r3, r3, r1
 8005fb2:	0a1b      	lsrs	r3, r3, #8
 8005fb4:	4413      	add	r3, r2
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7fa fa48 	bl	800044c <__aeabi_ui2d>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	460b      	mov	r3, r1
 8005fc0:	e9c7 2302 	strd	r2, r3, [r7, #8]

	double P = (raw_pressure * SENS / (2097152.0) - OFF) / (32768);//unit 0.01mbar
 8005fc4:	4ba0      	ldr	r3, [pc, #640]	; (8006248 <ms5611_get_pressure+0x328>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f7fa fa3f 	bl	800044c <__aeabi_ui2d>
 8005fce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fd2:	f7fa fab5 	bl	8000540 <__aeabi_dmul>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	460b      	mov	r3, r1
 8005fda:	4610      	mov	r0, r2
 8005fdc:	4619      	mov	r1, r3
 8005fde:	f04f 0200 	mov.w	r2, #0
 8005fe2:	4b9a      	ldr	r3, [pc, #616]	; (800624c <ms5611_get_pressure+0x32c>)
 8005fe4:	f7fa fbd6 	bl	8000794 <__aeabi_ddiv>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	460b      	mov	r3, r1
 8005fec:	4610      	mov	r0, r2
 8005fee:	4619      	mov	r1, r3
 8005ff0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005ff4:	f7fa f8ec 	bl	80001d0 <__aeabi_dsub>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	4610      	mov	r0, r2
 8005ffe:	4619      	mov	r1, r3
 8006000:	f04f 0200 	mov.w	r2, #0
 8006004:	4b92      	ldr	r3, [pc, #584]	; (8006250 <ms5611_get_pressure+0x330>)
 8006006:	f7fa fbc5 	bl	8000794 <__aeabi_ddiv>
 800600a:	4602      	mov	r2, r0
 800600c:	460b      	mov	r3, r1
 800600e:	e9c7 2300 	strd	r2, r3, [r7]

	double T2=0, OFF2=0, SENS2=0;
 8006012:	f04f 0200 	mov.w	r2, #0
 8006016:	f04f 0300 	mov.w	r3, #0
 800601a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800601e:	f04f 0200 	mov.w	r2, #0
 8006022:	f04f 0300 	mov.w	r3, #0
 8006026:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 800602a:	f04f 0200 	mov.w	r2, #0
 800602e:	f04f 0300 	mov.w	r3, #0
 8006032:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	if (TEMP < 2000){
 8006036:	f04f 0200 	mov.w	r2, #0
 800603a:	4b82      	ldr	r3, [pc, #520]	; (8006244 <ms5611_get_pressure+0x324>)
 800603c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006040:	f7fa fcf0 	bl	8000a24 <__aeabi_dcmplt>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	f000 80cc 	beq.w	80061e4 <ms5611_get_pressure+0x2c4>
		//temperature < 20 Celsius
		T2 = dT * dT / (2147483648);
 800604c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800604e:	fb03 f303 	mul.w	r3, r3, r3
 8006052:	0fdb      	lsrs	r3, r3, #31
 8006054:	461a      	mov	r2, r3
 8006056:	f04f 0300 	mov.w	r3, #0
 800605a:	4610      	mov	r0, r2
 800605c:	4619      	mov	r1, r3
 800605e:	f7fa fa41 	bl	80004e4 <__aeabi_l2d>
 8006062:	4602      	mov	r2, r0
 8006064:	460b      	mov	r3, r1
 8006066:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		OFF2 = 5 * (TEMP-2000) * (TEMP-2000) / 2;
 800606a:	f04f 0200 	mov.w	r2, #0
 800606e:	4b75      	ldr	r3, [pc, #468]	; (8006244 <ms5611_get_pressure+0x324>)
 8006070:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006074:	f7fa f8ac 	bl	80001d0 <__aeabi_dsub>
 8006078:	4602      	mov	r2, r0
 800607a:	460b      	mov	r3, r1
 800607c:	4610      	mov	r0, r2
 800607e:	4619      	mov	r1, r3
 8006080:	f04f 0200 	mov.w	r2, #0
 8006084:	4b73      	ldr	r3, [pc, #460]	; (8006254 <ms5611_get_pressure+0x334>)
 8006086:	f7fa fa5b 	bl	8000540 <__aeabi_dmul>
 800608a:	4602      	mov	r2, r0
 800608c:	460b      	mov	r3, r1
 800608e:	4614      	mov	r4, r2
 8006090:	461d      	mov	r5, r3
 8006092:	f04f 0200 	mov.w	r2, #0
 8006096:	4b6b      	ldr	r3, [pc, #428]	; (8006244 <ms5611_get_pressure+0x324>)
 8006098:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800609c:	f7fa f898 	bl	80001d0 <__aeabi_dsub>
 80060a0:	4602      	mov	r2, r0
 80060a2:	460b      	mov	r3, r1
 80060a4:	4620      	mov	r0, r4
 80060a6:	4629      	mov	r1, r5
 80060a8:	f7fa fa4a 	bl	8000540 <__aeabi_dmul>
 80060ac:	4602      	mov	r2, r0
 80060ae:	460b      	mov	r3, r1
 80060b0:	4610      	mov	r0, r2
 80060b2:	4619      	mov	r1, r3
 80060b4:	f04f 0200 	mov.w	r2, #0
 80060b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80060bc:	f7fa fb6a 	bl	8000794 <__aeabi_ddiv>
 80060c0:	4602      	mov	r2, r0
 80060c2:	460b      	mov	r3, r1
 80060c4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		SENS2 = 5 * (TEMP-2000) * (TEMP-2000) / 4;
 80060c8:	f04f 0200 	mov.w	r2, #0
 80060cc:	4b5d      	ldr	r3, [pc, #372]	; (8006244 <ms5611_get_pressure+0x324>)
 80060ce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80060d2:	f7fa f87d 	bl	80001d0 <__aeabi_dsub>
 80060d6:	4602      	mov	r2, r0
 80060d8:	460b      	mov	r3, r1
 80060da:	4610      	mov	r0, r2
 80060dc:	4619      	mov	r1, r3
 80060de:	f04f 0200 	mov.w	r2, #0
 80060e2:	4b5c      	ldr	r3, [pc, #368]	; (8006254 <ms5611_get_pressure+0x334>)
 80060e4:	f7fa fa2c 	bl	8000540 <__aeabi_dmul>
 80060e8:	4602      	mov	r2, r0
 80060ea:	460b      	mov	r3, r1
 80060ec:	4614      	mov	r4, r2
 80060ee:	461d      	mov	r5, r3
 80060f0:	f04f 0200 	mov.w	r2, #0
 80060f4:	4b53      	ldr	r3, [pc, #332]	; (8006244 <ms5611_get_pressure+0x324>)
 80060f6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80060fa:	f7fa f869 	bl	80001d0 <__aeabi_dsub>
 80060fe:	4602      	mov	r2, r0
 8006100:	460b      	mov	r3, r1
 8006102:	4620      	mov	r0, r4
 8006104:	4629      	mov	r1, r5
 8006106:	f7fa fa1b 	bl	8000540 <__aeabi_dmul>
 800610a:	4602      	mov	r2, r0
 800610c:	460b      	mov	r3, r1
 800610e:	4610      	mov	r0, r2
 8006110:	4619      	mov	r1, r3
 8006112:	f04f 0200 	mov.w	r2, #0
 8006116:	4b50      	ldr	r3, [pc, #320]	; (8006258 <ms5611_get_pressure+0x338>)
 8006118:	f7fa fb3c 	bl	8000794 <__aeabi_ddiv>
 800611c:	4602      	mov	r2, r0
 800611e:	460b      	mov	r3, r1
 8006120:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		if (TEMP < -1500){
 8006124:	a340      	add	r3, pc, #256	; (adr r3, 8006228 <ms5611_get_pressure+0x308>)
 8006126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800612e:	f7fa fc79 	bl	8000a24 <__aeabi_dcmplt>
 8006132:	4603      	mov	r3, r0
 8006134:	2b00      	cmp	r3, #0
 8006136:	d055      	beq.n	80061e4 <ms5611_get_pressure+0x2c4>
			//temperature < -15 Celsius
			OFF2 = OFF2 + 7 * (TEMP + 1500) * (TEMP + 1500);
 8006138:	a33d      	add	r3, pc, #244	; (adr r3, 8006230 <ms5611_get_pressure+0x310>)
 800613a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800613e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006142:	f7fa f847 	bl	80001d4 <__adddf3>
 8006146:	4602      	mov	r2, r0
 8006148:	460b      	mov	r3, r1
 800614a:	4610      	mov	r0, r2
 800614c:	4619      	mov	r1, r3
 800614e:	f04f 0200 	mov.w	r2, #0
 8006152:	4b42      	ldr	r3, [pc, #264]	; (800625c <ms5611_get_pressure+0x33c>)
 8006154:	f7fa f9f4 	bl	8000540 <__aeabi_dmul>
 8006158:	4602      	mov	r2, r0
 800615a:	460b      	mov	r3, r1
 800615c:	4614      	mov	r4, r2
 800615e:	461d      	mov	r5, r3
 8006160:	a333      	add	r3, pc, #204	; (adr r3, 8006230 <ms5611_get_pressure+0x310>)
 8006162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006166:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800616a:	f7fa f833 	bl	80001d4 <__adddf3>
 800616e:	4602      	mov	r2, r0
 8006170:	460b      	mov	r3, r1
 8006172:	4620      	mov	r0, r4
 8006174:	4629      	mov	r1, r5
 8006176:	f7fa f9e3 	bl	8000540 <__aeabi_dmul>
 800617a:	4602      	mov	r2, r0
 800617c:	460b      	mov	r3, r1
 800617e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006182:	f7fa f827 	bl	80001d4 <__adddf3>
 8006186:	4602      	mov	r2, r0
 8006188:	460b      	mov	r3, r1
 800618a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			SENS2 = SENS2 + 11/2 * (TEMP + 1500) * (TEMP + 1500);
 800618e:	a328      	add	r3, pc, #160	; (adr r3, 8006230 <ms5611_get_pressure+0x310>)
 8006190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006194:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006198:	f7fa f81c 	bl	80001d4 <__adddf3>
 800619c:	4602      	mov	r2, r0
 800619e:	460b      	mov	r3, r1
 80061a0:	4610      	mov	r0, r2
 80061a2:	4619      	mov	r1, r3
 80061a4:	f04f 0200 	mov.w	r2, #0
 80061a8:	4b2a      	ldr	r3, [pc, #168]	; (8006254 <ms5611_get_pressure+0x334>)
 80061aa:	f7fa f9c9 	bl	8000540 <__aeabi_dmul>
 80061ae:	4602      	mov	r2, r0
 80061b0:	460b      	mov	r3, r1
 80061b2:	4614      	mov	r4, r2
 80061b4:	461d      	mov	r5, r3
 80061b6:	a31e      	add	r3, pc, #120	; (adr r3, 8006230 <ms5611_get_pressure+0x310>)
 80061b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061bc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80061c0:	f7fa f808 	bl	80001d4 <__adddf3>
 80061c4:	4602      	mov	r2, r0
 80061c6:	460b      	mov	r3, r1
 80061c8:	4620      	mov	r0, r4
 80061ca:	4629      	mov	r1, r5
 80061cc:	f7fa f9b8 	bl	8000540 <__aeabi_dmul>
 80061d0:	4602      	mov	r2, r0
 80061d2:	460b      	mov	r3, r1
 80061d4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80061d8:	f7f9 fffc 	bl	80001d4 <__adddf3>
 80061dc:	4602      	mov	r2, r0
 80061de:	460b      	mov	r3, r1
 80061e0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
	}

	TEMP = TEMP - T2;
 80061e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80061e8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80061ec:	f7f9 fff0 	bl	80001d0 <__aeabi_dsub>
 80061f0:	4602      	mov	r2, r0
 80061f2:	460b      	mov	r3, r1
 80061f4:	e9c7 2306 	strd	r2, r3, [r7, #24]
	OFF = OFF - OFF2;
 80061f8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80061fc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006200:	f7f9 ffe6 	bl	80001d0 <__aeabi_dsub>
 8006204:	4602      	mov	r2, r0
 8006206:	460b      	mov	r3, r1
 8006208:	e9c7 2304 	strd	r2, r3, [r7, #16]
	SENS = SENS - SENS2;
 800620c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006210:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006214:	f7f9 ffdc 	bl	80001d0 <__aeabi_dsub>
 8006218:	4602      	mov	r2, r0
 800621a:	460b      	mov	r3, r1
 800621c:	e9c7 2302 	strd	r2, r3, [r7, #8]

	P = (raw_pressure * SENS / (2097152.0) - OFF) / (32768);//unit mbar
 8006220:	4b09      	ldr	r3, [pc, #36]	; (8006248 <ms5611_get_pressure+0x328>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4618      	mov	r0, r3
 8006226:	e01b      	b.n	8006260 <ms5611_get_pressure+0x340>
 8006228:	00000000 	.word	0x00000000
 800622c:	c0977000 	.word	0xc0977000
 8006230:	00000000 	.word	0x00000000
 8006234:	40977000 	.word	0x40977000
 8006238:	20000728 	.word	0x20000728
 800623c:	2000071c 	.word	0x2000071c
 8006240:	41600000 	.word	0x41600000
 8006244:	409f4000 	.word	0x409f4000
 8006248:	20000718 	.word	0x20000718
 800624c:	41400000 	.word	0x41400000
 8006250:	40e00000 	.word	0x40e00000
 8006254:	40140000 	.word	0x40140000
 8006258:	40100000 	.word	0x40100000
 800625c:	401c0000 	.word	0x401c0000
 8006260:	f7fa f8f4 	bl	800044c <__aeabi_ui2d>
 8006264:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006268:	f7fa f96a 	bl	8000540 <__aeabi_dmul>
 800626c:	4602      	mov	r2, r0
 800626e:	460b      	mov	r3, r1
 8006270:	4610      	mov	r0, r2
 8006272:	4619      	mov	r1, r3
 8006274:	f04f 0200 	mov.w	r2, #0
 8006278:	4b14      	ldr	r3, [pc, #80]	; (80062cc <ms5611_get_pressure+0x3ac>)
 800627a:	f7fa fa8b 	bl	8000794 <__aeabi_ddiv>
 800627e:	4602      	mov	r2, r0
 8006280:	460b      	mov	r3, r1
 8006282:	4610      	mov	r0, r2
 8006284:	4619      	mov	r1, r3
 8006286:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800628a:	f7f9 ffa1 	bl	80001d0 <__aeabi_dsub>
 800628e:	4602      	mov	r2, r0
 8006290:	460b      	mov	r3, r1
 8006292:	4610      	mov	r0, r2
 8006294:	4619      	mov	r1, r3
 8006296:	f04f 0200 	mov.w	r2, #0
 800629a:	4b0d      	ldr	r3, [pc, #52]	; (80062d0 <ms5611_get_pressure+0x3b0>)
 800629c:	f7fa fa7a 	bl	8000794 <__aeabi_ddiv>
 80062a0:	4602      	mov	r2, r0
 80062a2:	460b      	mov	r3, r1
 80062a4:	e9c7 2300 	strd	r2, r3, [r7]
	return P / 100;//unit mbar
 80062a8:	f04f 0200 	mov.w	r2, #0
 80062ac:	4b09      	ldr	r3, [pc, #36]	; (80062d4 <ms5611_get_pressure+0x3b4>)
 80062ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80062b2:	f7fa fa6f 	bl	8000794 <__aeabi_ddiv>
 80062b6:	4602      	mov	r2, r0
 80062b8:	460b      	mov	r3, r1
 80062ba:	ec43 2b17 	vmov	d7, r2, r3
}
 80062be:	eeb0 0a47 	vmov.f32	s0, s14
 80062c2:	eef0 0a67 	vmov.f32	s1, s15
 80062c6:	3740      	adds	r7, #64	; 0x40
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bdb0      	pop	{r4, r5, r7, pc}
 80062cc:	41400000 	.word	0x41400000
 80062d0:	40e00000 	.word	0x40e00000
 80062d4:	40590000 	.word	0x40590000

080062d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80062d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006310 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80062dc:	480d      	ldr	r0, [pc, #52]	; (8006314 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80062de:	490e      	ldr	r1, [pc, #56]	; (8006318 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80062e0:	4a0e      	ldr	r2, [pc, #56]	; (800631c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80062e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80062e4:	e002      	b.n	80062ec <LoopCopyDataInit>

080062e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80062e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80062e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80062ea:	3304      	adds	r3, #4

080062ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80062ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80062ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80062f0:	d3f9      	bcc.n	80062e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80062f2:	4a0b      	ldr	r2, [pc, #44]	; (8006320 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80062f4:	4c0b      	ldr	r4, [pc, #44]	; (8006324 <LoopFillZerobss+0x26>)
  movs r3, #0
 80062f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80062f8:	e001      	b.n	80062fe <LoopFillZerobss>

080062fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80062fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80062fc:	3204      	adds	r2, #4

080062fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80062fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006300:	d3fb      	bcc.n	80062fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006302:	f7fb ffe7 	bl	80022d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006306:	f009 fd21 	bl	800fd4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800630a:	f7fa ffc5 	bl	8001298 <main>
  bx  lr    
 800630e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006310:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006314:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006318:	200002fc 	.word	0x200002fc
  ldr r2, =_sidata
 800631c:	08010d30 	.word	0x08010d30
  ldr r2, =_sbss
 8006320:	20000300 	.word	0x20000300
  ldr r4, =_ebss
 8006324:	20000e1c 	.word	0x20000e1c

08006328 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006328:	e7fe      	b.n	8006328 <ADC_IRQHandler>
	...

0800632c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006330:	4b0e      	ldr	r3, [pc, #56]	; (800636c <HAL_Init+0x40>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a0d      	ldr	r2, [pc, #52]	; (800636c <HAL_Init+0x40>)
 8006336:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800633a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800633c:	4b0b      	ldr	r3, [pc, #44]	; (800636c <HAL_Init+0x40>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a0a      	ldr	r2, [pc, #40]	; (800636c <HAL_Init+0x40>)
 8006342:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006346:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006348:	4b08      	ldr	r3, [pc, #32]	; (800636c <HAL_Init+0x40>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a07      	ldr	r2, [pc, #28]	; (800636c <HAL_Init+0x40>)
 800634e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006352:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006354:	2003      	movs	r0, #3
 8006356:	f000 f94f 	bl	80065f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800635a:	2000      	movs	r0, #0
 800635c:	f000 f808 	bl	8006370 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006360:	f7fb fc4c 	bl	8001bfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006364:	2300      	movs	r3, #0
}
 8006366:	4618      	mov	r0, r3
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	40023c00 	.word	0x40023c00

08006370 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006378:	4b12      	ldr	r3, [pc, #72]	; (80063c4 <HAL_InitTick+0x54>)
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	4b12      	ldr	r3, [pc, #72]	; (80063c8 <HAL_InitTick+0x58>)
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	4619      	mov	r1, r3
 8006382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006386:	fbb3 f3f1 	udiv	r3, r3, r1
 800638a:	fbb2 f3f3 	udiv	r3, r2, r3
 800638e:	4618      	mov	r0, r3
 8006390:	f000 f967 	bl	8006662 <HAL_SYSTICK_Config>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	d001      	beq.n	800639e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e00e      	b.n	80063bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2b0f      	cmp	r3, #15
 80063a2:	d80a      	bhi.n	80063ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80063a4:	2200      	movs	r2, #0
 80063a6:	6879      	ldr	r1, [r7, #4]
 80063a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063ac:	f000 f92f 	bl	800660e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80063b0:	4a06      	ldr	r2, [pc, #24]	; (80063cc <HAL_InitTick+0x5c>)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80063b6:	2300      	movs	r3, #0
 80063b8:	e000      	b.n	80063bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3708      	adds	r7, #8
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	20000004 	.word	0x20000004
 80063c8:	20000270 	.word	0x20000270
 80063cc:	2000026c 	.word	0x2000026c

080063d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80063d0:	b480      	push	{r7}
 80063d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80063d4:	4b06      	ldr	r3, [pc, #24]	; (80063f0 <HAL_IncTick+0x20>)
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	461a      	mov	r2, r3
 80063da:	4b06      	ldr	r3, [pc, #24]	; (80063f4 <HAL_IncTick+0x24>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4413      	add	r3, r2
 80063e0:	4a04      	ldr	r2, [pc, #16]	; (80063f4 <HAL_IncTick+0x24>)
 80063e2:	6013      	str	r3, [r2, #0]
}
 80063e4:	bf00      	nop
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	20000270 	.word	0x20000270
 80063f4:	2000072c 	.word	0x2000072c

080063f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80063f8:	b480      	push	{r7}
 80063fa:	af00      	add	r7, sp, #0
  return uwTick;
 80063fc:	4b03      	ldr	r3, [pc, #12]	; (800640c <HAL_GetTick+0x14>)
 80063fe:	681b      	ldr	r3, [r3, #0]
}
 8006400:	4618      	mov	r0, r3
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	2000072c 	.word	0x2000072c

08006410 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b084      	sub	sp, #16
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006418:	f7ff ffee 	bl	80063f8 <HAL_GetTick>
 800641c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006428:	d005      	beq.n	8006436 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800642a:	4b0a      	ldr	r3, [pc, #40]	; (8006454 <HAL_Delay+0x44>)
 800642c:	781b      	ldrb	r3, [r3, #0]
 800642e:	461a      	mov	r2, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	4413      	add	r3, r2
 8006434:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006436:	bf00      	nop
 8006438:	f7ff ffde 	bl	80063f8 <HAL_GetTick>
 800643c:	4602      	mov	r2, r0
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	1ad3      	subs	r3, r2, r3
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	429a      	cmp	r2, r3
 8006446:	d8f7      	bhi.n	8006438 <HAL_Delay+0x28>
  {
  }
}
 8006448:	bf00      	nop
 800644a:	bf00      	nop
 800644c:	3710      	adds	r7, #16
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	20000270 	.word	0x20000270

08006458 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006458:	b480      	push	{r7}
 800645a:	b085      	sub	sp, #20
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f003 0307 	and.w	r3, r3, #7
 8006466:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006468:	4b0c      	ldr	r3, [pc, #48]	; (800649c <__NVIC_SetPriorityGrouping+0x44>)
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800646e:	68ba      	ldr	r2, [r7, #8]
 8006470:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006474:	4013      	ands	r3, r2
 8006476:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006480:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800648a:	4a04      	ldr	r2, [pc, #16]	; (800649c <__NVIC_SetPriorityGrouping+0x44>)
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	60d3      	str	r3, [r2, #12]
}
 8006490:	bf00      	nop
 8006492:	3714      	adds	r7, #20
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr
 800649c:	e000ed00 	.word	0xe000ed00

080064a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80064a0:	b480      	push	{r7}
 80064a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80064a4:	4b04      	ldr	r3, [pc, #16]	; (80064b8 <__NVIC_GetPriorityGrouping+0x18>)
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	0a1b      	lsrs	r3, r3, #8
 80064aa:	f003 0307 	and.w	r3, r3, #7
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	46bd      	mov	sp, r7
 80064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b6:	4770      	bx	lr
 80064b8:	e000ed00 	.word	0xe000ed00

080064bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	4603      	mov	r3, r0
 80064c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	db0b      	blt.n	80064e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80064ce:	79fb      	ldrb	r3, [r7, #7]
 80064d0:	f003 021f 	and.w	r2, r3, #31
 80064d4:	4907      	ldr	r1, [pc, #28]	; (80064f4 <__NVIC_EnableIRQ+0x38>)
 80064d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064da:	095b      	lsrs	r3, r3, #5
 80064dc:	2001      	movs	r0, #1
 80064de:	fa00 f202 	lsl.w	r2, r0, r2
 80064e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80064e6:	bf00      	nop
 80064e8:	370c      	adds	r7, #12
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr
 80064f2:	bf00      	nop
 80064f4:	e000e100 	.word	0xe000e100

080064f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	4603      	mov	r3, r0
 8006500:	6039      	str	r1, [r7, #0]
 8006502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006508:	2b00      	cmp	r3, #0
 800650a:	db0a      	blt.n	8006522 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	b2da      	uxtb	r2, r3
 8006510:	490c      	ldr	r1, [pc, #48]	; (8006544 <__NVIC_SetPriority+0x4c>)
 8006512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006516:	0112      	lsls	r2, r2, #4
 8006518:	b2d2      	uxtb	r2, r2
 800651a:	440b      	add	r3, r1
 800651c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006520:	e00a      	b.n	8006538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	b2da      	uxtb	r2, r3
 8006526:	4908      	ldr	r1, [pc, #32]	; (8006548 <__NVIC_SetPriority+0x50>)
 8006528:	79fb      	ldrb	r3, [r7, #7]
 800652a:	f003 030f 	and.w	r3, r3, #15
 800652e:	3b04      	subs	r3, #4
 8006530:	0112      	lsls	r2, r2, #4
 8006532:	b2d2      	uxtb	r2, r2
 8006534:	440b      	add	r3, r1
 8006536:	761a      	strb	r2, [r3, #24]
}
 8006538:	bf00      	nop
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr
 8006544:	e000e100 	.word	0xe000e100
 8006548:	e000ed00 	.word	0xe000ed00

0800654c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800654c:	b480      	push	{r7}
 800654e:	b089      	sub	sp, #36	; 0x24
 8006550:	af00      	add	r7, sp, #0
 8006552:	60f8      	str	r0, [r7, #12]
 8006554:	60b9      	str	r1, [r7, #8]
 8006556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f003 0307 	and.w	r3, r3, #7
 800655e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	f1c3 0307 	rsb	r3, r3, #7
 8006566:	2b04      	cmp	r3, #4
 8006568:	bf28      	it	cs
 800656a:	2304      	movcs	r3, #4
 800656c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	3304      	adds	r3, #4
 8006572:	2b06      	cmp	r3, #6
 8006574:	d902      	bls.n	800657c <NVIC_EncodePriority+0x30>
 8006576:	69fb      	ldr	r3, [r7, #28]
 8006578:	3b03      	subs	r3, #3
 800657a:	e000      	b.n	800657e <NVIC_EncodePriority+0x32>
 800657c:	2300      	movs	r3, #0
 800657e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006580:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	fa02 f303 	lsl.w	r3, r2, r3
 800658a:	43da      	mvns	r2, r3
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	401a      	ands	r2, r3
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006594:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	fa01 f303 	lsl.w	r3, r1, r3
 800659e:	43d9      	mvns	r1, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065a4:	4313      	orrs	r3, r2
         );
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3724      	adds	r7, #36	; 0x24
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
	...

080065b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	3b01      	subs	r3, #1
 80065c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80065c4:	d301      	bcc.n	80065ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80065c6:	2301      	movs	r3, #1
 80065c8:	e00f      	b.n	80065ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80065ca:	4a0a      	ldr	r2, [pc, #40]	; (80065f4 <SysTick_Config+0x40>)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	3b01      	subs	r3, #1
 80065d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80065d2:	210f      	movs	r1, #15
 80065d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065d8:	f7ff ff8e 	bl	80064f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80065dc:	4b05      	ldr	r3, [pc, #20]	; (80065f4 <SysTick_Config+0x40>)
 80065de:	2200      	movs	r2, #0
 80065e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80065e2:	4b04      	ldr	r3, [pc, #16]	; (80065f4 <SysTick_Config+0x40>)
 80065e4:	2207      	movs	r2, #7
 80065e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80065e8:	2300      	movs	r3, #0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3708      	adds	r7, #8
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	e000e010 	.word	0xe000e010

080065f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f7ff ff29 	bl	8006458 <__NVIC_SetPriorityGrouping>
}
 8006606:	bf00      	nop
 8006608:	3708      	adds	r7, #8
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800660e:	b580      	push	{r7, lr}
 8006610:	b086      	sub	sp, #24
 8006612:	af00      	add	r7, sp, #0
 8006614:	4603      	mov	r3, r0
 8006616:	60b9      	str	r1, [r7, #8]
 8006618:	607a      	str	r2, [r7, #4]
 800661a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800661c:	2300      	movs	r3, #0
 800661e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006620:	f7ff ff3e 	bl	80064a0 <__NVIC_GetPriorityGrouping>
 8006624:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	68b9      	ldr	r1, [r7, #8]
 800662a:	6978      	ldr	r0, [r7, #20]
 800662c:	f7ff ff8e 	bl	800654c <NVIC_EncodePriority>
 8006630:	4602      	mov	r2, r0
 8006632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006636:	4611      	mov	r1, r2
 8006638:	4618      	mov	r0, r3
 800663a:	f7ff ff5d 	bl	80064f8 <__NVIC_SetPriority>
}
 800663e:	bf00      	nop
 8006640:	3718      	adds	r7, #24
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}

08006646 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006646:	b580      	push	{r7, lr}
 8006648:	b082      	sub	sp, #8
 800664a:	af00      	add	r7, sp, #0
 800664c:	4603      	mov	r3, r0
 800664e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006654:	4618      	mov	r0, r3
 8006656:	f7ff ff31 	bl	80064bc <__NVIC_EnableIRQ>
}
 800665a:	bf00      	nop
 800665c:	3708      	adds	r7, #8
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}

08006662 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b082      	sub	sp, #8
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f7ff ffa2 	bl	80065b4 <SysTick_Config>
 8006670:	4603      	mov	r3, r0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3708      	adds	r7, #8
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
	...

0800667c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800667c:	b480      	push	{r7}
 800667e:	b089      	sub	sp, #36	; 0x24
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006686:	2300      	movs	r3, #0
 8006688:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800668a:	2300      	movs	r3, #0
 800668c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800668e:	2300      	movs	r3, #0
 8006690:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006692:	2300      	movs	r3, #0
 8006694:	61fb      	str	r3, [r7, #28]
 8006696:	e16b      	b.n	8006970 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006698:	2201      	movs	r2, #1
 800669a:	69fb      	ldr	r3, [r7, #28]
 800669c:	fa02 f303 	lsl.w	r3, r2, r3
 80066a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	4013      	ands	r3, r2
 80066aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	f040 815a 	bne.w	800696a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	f003 0303 	and.w	r3, r3, #3
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d005      	beq.n	80066ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d130      	bne.n	8006730 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	005b      	lsls	r3, r3, #1
 80066d8:	2203      	movs	r2, #3
 80066da:	fa02 f303 	lsl.w	r3, r2, r3
 80066de:	43db      	mvns	r3, r3
 80066e0:	69ba      	ldr	r2, [r7, #24]
 80066e2:	4013      	ands	r3, r2
 80066e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	68da      	ldr	r2, [r3, #12]
 80066ea:	69fb      	ldr	r3, [r7, #28]
 80066ec:	005b      	lsls	r3, r3, #1
 80066ee:	fa02 f303 	lsl.w	r3, r2, r3
 80066f2:	69ba      	ldr	r2, [r7, #24]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	69ba      	ldr	r2, [r7, #24]
 80066fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006704:	2201      	movs	r2, #1
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	fa02 f303 	lsl.w	r3, r2, r3
 800670c:	43db      	mvns	r3, r3
 800670e:	69ba      	ldr	r2, [r7, #24]
 8006710:	4013      	ands	r3, r2
 8006712:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	091b      	lsrs	r3, r3, #4
 800671a:	f003 0201 	and.w	r2, r3, #1
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	fa02 f303 	lsl.w	r3, r2, r3
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	4313      	orrs	r3, r2
 8006728:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	69ba      	ldr	r2, [r7, #24]
 800672e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	f003 0303 	and.w	r3, r3, #3
 8006738:	2b03      	cmp	r3, #3
 800673a:	d017      	beq.n	800676c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006742:	69fb      	ldr	r3, [r7, #28]
 8006744:	005b      	lsls	r3, r3, #1
 8006746:	2203      	movs	r2, #3
 8006748:	fa02 f303 	lsl.w	r3, r2, r3
 800674c:	43db      	mvns	r3, r3
 800674e:	69ba      	ldr	r2, [r7, #24]
 8006750:	4013      	ands	r3, r2
 8006752:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	689a      	ldr	r2, [r3, #8]
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	005b      	lsls	r3, r3, #1
 800675c:	fa02 f303 	lsl.w	r3, r2, r3
 8006760:	69ba      	ldr	r2, [r7, #24]
 8006762:	4313      	orrs	r3, r2
 8006764:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	69ba      	ldr	r2, [r7, #24]
 800676a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	f003 0303 	and.w	r3, r3, #3
 8006774:	2b02      	cmp	r3, #2
 8006776:	d123      	bne.n	80067c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	08da      	lsrs	r2, r3, #3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	3208      	adds	r2, #8
 8006780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006784:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006786:	69fb      	ldr	r3, [r7, #28]
 8006788:	f003 0307 	and.w	r3, r3, #7
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	220f      	movs	r2, #15
 8006790:	fa02 f303 	lsl.w	r3, r2, r3
 8006794:	43db      	mvns	r3, r3
 8006796:	69ba      	ldr	r2, [r7, #24]
 8006798:	4013      	ands	r3, r2
 800679a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	691a      	ldr	r2, [r3, #16]
 80067a0:	69fb      	ldr	r3, [r7, #28]
 80067a2:	f003 0307 	and.w	r3, r3, #7
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	fa02 f303 	lsl.w	r3, r2, r3
 80067ac:	69ba      	ldr	r2, [r7, #24]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80067b2:	69fb      	ldr	r3, [r7, #28]
 80067b4:	08da      	lsrs	r2, r3, #3
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	3208      	adds	r2, #8
 80067ba:	69b9      	ldr	r1, [r7, #24]
 80067bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	005b      	lsls	r3, r3, #1
 80067ca:	2203      	movs	r2, #3
 80067cc:	fa02 f303 	lsl.w	r3, r2, r3
 80067d0:	43db      	mvns	r3, r3
 80067d2:	69ba      	ldr	r2, [r7, #24]
 80067d4:	4013      	ands	r3, r2
 80067d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	f003 0203 	and.w	r2, r3, #3
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	005b      	lsls	r3, r3, #1
 80067e4:	fa02 f303 	lsl.w	r3, r2, r3
 80067e8:	69ba      	ldr	r2, [r7, #24]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	69ba      	ldr	r2, [r7, #24]
 80067f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f000 80b4 	beq.w	800696a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006802:	2300      	movs	r3, #0
 8006804:	60fb      	str	r3, [r7, #12]
 8006806:	4b60      	ldr	r3, [pc, #384]	; (8006988 <HAL_GPIO_Init+0x30c>)
 8006808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800680a:	4a5f      	ldr	r2, [pc, #380]	; (8006988 <HAL_GPIO_Init+0x30c>)
 800680c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006810:	6453      	str	r3, [r2, #68]	; 0x44
 8006812:	4b5d      	ldr	r3, [pc, #372]	; (8006988 <HAL_GPIO_Init+0x30c>)
 8006814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006816:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800681a:	60fb      	str	r3, [r7, #12]
 800681c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800681e:	4a5b      	ldr	r2, [pc, #364]	; (800698c <HAL_GPIO_Init+0x310>)
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	089b      	lsrs	r3, r3, #2
 8006824:	3302      	adds	r3, #2
 8006826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800682a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	f003 0303 	and.w	r3, r3, #3
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	220f      	movs	r2, #15
 8006836:	fa02 f303 	lsl.w	r3, r2, r3
 800683a:	43db      	mvns	r3, r3
 800683c:	69ba      	ldr	r2, [r7, #24]
 800683e:	4013      	ands	r3, r2
 8006840:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a52      	ldr	r2, [pc, #328]	; (8006990 <HAL_GPIO_Init+0x314>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d02b      	beq.n	80068a2 <HAL_GPIO_Init+0x226>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a51      	ldr	r2, [pc, #324]	; (8006994 <HAL_GPIO_Init+0x318>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d025      	beq.n	800689e <HAL_GPIO_Init+0x222>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a50      	ldr	r2, [pc, #320]	; (8006998 <HAL_GPIO_Init+0x31c>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d01f      	beq.n	800689a <HAL_GPIO_Init+0x21e>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a4f      	ldr	r2, [pc, #316]	; (800699c <HAL_GPIO_Init+0x320>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d019      	beq.n	8006896 <HAL_GPIO_Init+0x21a>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a4e      	ldr	r2, [pc, #312]	; (80069a0 <HAL_GPIO_Init+0x324>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d013      	beq.n	8006892 <HAL_GPIO_Init+0x216>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a4d      	ldr	r2, [pc, #308]	; (80069a4 <HAL_GPIO_Init+0x328>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d00d      	beq.n	800688e <HAL_GPIO_Init+0x212>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4a4c      	ldr	r2, [pc, #304]	; (80069a8 <HAL_GPIO_Init+0x32c>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d007      	beq.n	800688a <HAL_GPIO_Init+0x20e>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a4b      	ldr	r2, [pc, #300]	; (80069ac <HAL_GPIO_Init+0x330>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d101      	bne.n	8006886 <HAL_GPIO_Init+0x20a>
 8006882:	2307      	movs	r3, #7
 8006884:	e00e      	b.n	80068a4 <HAL_GPIO_Init+0x228>
 8006886:	2308      	movs	r3, #8
 8006888:	e00c      	b.n	80068a4 <HAL_GPIO_Init+0x228>
 800688a:	2306      	movs	r3, #6
 800688c:	e00a      	b.n	80068a4 <HAL_GPIO_Init+0x228>
 800688e:	2305      	movs	r3, #5
 8006890:	e008      	b.n	80068a4 <HAL_GPIO_Init+0x228>
 8006892:	2304      	movs	r3, #4
 8006894:	e006      	b.n	80068a4 <HAL_GPIO_Init+0x228>
 8006896:	2303      	movs	r3, #3
 8006898:	e004      	b.n	80068a4 <HAL_GPIO_Init+0x228>
 800689a:	2302      	movs	r3, #2
 800689c:	e002      	b.n	80068a4 <HAL_GPIO_Init+0x228>
 800689e:	2301      	movs	r3, #1
 80068a0:	e000      	b.n	80068a4 <HAL_GPIO_Init+0x228>
 80068a2:	2300      	movs	r3, #0
 80068a4:	69fa      	ldr	r2, [r7, #28]
 80068a6:	f002 0203 	and.w	r2, r2, #3
 80068aa:	0092      	lsls	r2, r2, #2
 80068ac:	4093      	lsls	r3, r2
 80068ae:	69ba      	ldr	r2, [r7, #24]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80068b4:	4935      	ldr	r1, [pc, #212]	; (800698c <HAL_GPIO_Init+0x310>)
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	089b      	lsrs	r3, r3, #2
 80068ba:	3302      	adds	r3, #2
 80068bc:	69ba      	ldr	r2, [r7, #24]
 80068be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80068c2:	4b3b      	ldr	r3, [pc, #236]	; (80069b0 <HAL_GPIO_Init+0x334>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	43db      	mvns	r3, r3
 80068cc:	69ba      	ldr	r2, [r7, #24]
 80068ce:	4013      	ands	r3, r2
 80068d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d003      	beq.n	80068e6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80068de:	69ba      	ldr	r2, [r7, #24]
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80068e6:	4a32      	ldr	r2, [pc, #200]	; (80069b0 <HAL_GPIO_Init+0x334>)
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80068ec:	4b30      	ldr	r3, [pc, #192]	; (80069b0 <HAL_GPIO_Init+0x334>)
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	43db      	mvns	r3, r3
 80068f6:	69ba      	ldr	r2, [r7, #24]
 80068f8:	4013      	ands	r3, r2
 80068fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006904:	2b00      	cmp	r3, #0
 8006906:	d003      	beq.n	8006910 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006908:	69ba      	ldr	r2, [r7, #24]
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	4313      	orrs	r3, r2
 800690e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006910:	4a27      	ldr	r2, [pc, #156]	; (80069b0 <HAL_GPIO_Init+0x334>)
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006916:	4b26      	ldr	r3, [pc, #152]	; (80069b0 <HAL_GPIO_Init+0x334>)
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	43db      	mvns	r3, r3
 8006920:	69ba      	ldr	r2, [r7, #24]
 8006922:	4013      	ands	r3, r2
 8006924:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800692e:	2b00      	cmp	r3, #0
 8006930:	d003      	beq.n	800693a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006932:	69ba      	ldr	r2, [r7, #24]
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	4313      	orrs	r3, r2
 8006938:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800693a:	4a1d      	ldr	r2, [pc, #116]	; (80069b0 <HAL_GPIO_Init+0x334>)
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006940:	4b1b      	ldr	r3, [pc, #108]	; (80069b0 <HAL_GPIO_Init+0x334>)
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	43db      	mvns	r3, r3
 800694a:	69ba      	ldr	r2, [r7, #24]
 800694c:	4013      	ands	r3, r2
 800694e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006958:	2b00      	cmp	r3, #0
 800695a:	d003      	beq.n	8006964 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800695c:	69ba      	ldr	r2, [r7, #24]
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	4313      	orrs	r3, r2
 8006962:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006964:	4a12      	ldr	r2, [pc, #72]	; (80069b0 <HAL_GPIO_Init+0x334>)
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	3301      	adds	r3, #1
 800696e:	61fb      	str	r3, [r7, #28]
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	2b0f      	cmp	r3, #15
 8006974:	f67f ae90 	bls.w	8006698 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006978:	bf00      	nop
 800697a:	bf00      	nop
 800697c:	3724      	adds	r7, #36	; 0x24
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop
 8006988:	40023800 	.word	0x40023800
 800698c:	40013800 	.word	0x40013800
 8006990:	40020000 	.word	0x40020000
 8006994:	40020400 	.word	0x40020400
 8006998:	40020800 	.word	0x40020800
 800699c:	40020c00 	.word	0x40020c00
 80069a0:	40021000 	.word	0x40021000
 80069a4:	40021400 	.word	0x40021400
 80069a8:	40021800 	.word	0x40021800
 80069ac:	40021c00 	.word	0x40021c00
 80069b0:	40013c00 	.word	0x40013c00

080069b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b085      	sub	sp, #20
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	460b      	mov	r3, r1
 80069be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	691a      	ldr	r2, [r3, #16]
 80069c4:	887b      	ldrh	r3, [r7, #2]
 80069c6:	4013      	ands	r3, r2
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d002      	beq.n	80069d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80069cc:	2301      	movs	r3, #1
 80069ce:	73fb      	strb	r3, [r7, #15]
 80069d0:	e001      	b.n	80069d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80069d2:	2300      	movs	r3, #0
 80069d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80069d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3714      	adds	r7, #20
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	460b      	mov	r3, r1
 80069ee:	807b      	strh	r3, [r7, #2]
 80069f0:	4613      	mov	r3, r2
 80069f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80069f4:	787b      	ldrb	r3, [r7, #1]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d003      	beq.n	8006a02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80069fa:	887a      	ldrh	r2, [r7, #2]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006a00:	e003      	b.n	8006a0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006a02:	887b      	ldrh	r3, [r7, #2]
 8006a04:	041a      	lsls	r2, r3, #16
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	619a      	str	r2, [r3, #24]
}
 8006a0a:	bf00      	nop
 8006a0c:	370c      	adds	r7, #12
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr

08006a16 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006a16:	b480      	push	{r7}
 8006a18:	b085      	sub	sp, #20
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
 8006a1e:	460b      	mov	r3, r1
 8006a20:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006a28:	887a      	ldrh	r2, [r7, #2]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	041a      	lsls	r2, r3, #16
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	43d9      	mvns	r1, r3
 8006a34:	887b      	ldrh	r3, [r7, #2]
 8006a36:	400b      	ands	r3, r1
 8006a38:	431a      	orrs	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	619a      	str	r2, [r3, #24]
}
 8006a3e:	bf00      	nop
 8006a40:	3714      	adds	r7, #20
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
	...

08006a4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b082      	sub	sp, #8
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	4603      	mov	r3, r0
 8006a54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006a56:	4b08      	ldr	r3, [pc, #32]	; (8006a78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a58:	695a      	ldr	r2, [r3, #20]
 8006a5a:	88fb      	ldrh	r3, [r7, #6]
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d006      	beq.n	8006a70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006a62:	4a05      	ldr	r2, [pc, #20]	; (8006a78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a64:	88fb      	ldrh	r3, [r7, #6]
 8006a66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006a68:	88fb      	ldrh	r3, [r7, #6]
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7fb f8aa 	bl	8001bc4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006a70:	bf00      	nop
 8006a72:	3708      	adds	r7, #8
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	40013c00 	.word	0x40013c00

08006a7c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8006a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a7e:	b08f      	sub	sp, #60	; 0x3c
 8006a80:	af0a      	add	r7, sp, #40	; 0x28
 8006a82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d101      	bne.n	8006a8e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e054      	b.n	8006b38 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d106      	bne.n	8006aae <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f008 fec5 	bl	800f838 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2203      	movs	r2, #3
 8006ab2:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d102      	bne.n	8006ac8 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4618      	mov	r0, r3
 8006ace:	f006 f867 	bl	800cba0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	603b      	str	r3, [r7, #0]
 8006ad8:	687e      	ldr	r6, [r7, #4]
 8006ada:	466d      	mov	r5, sp
 8006adc:	f106 0410 	add.w	r4, r6, #16
 8006ae0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006ae2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006ae4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006ae6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006ae8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006aec:	e885 0003 	stmia.w	r5, {r0, r1}
 8006af0:	1d33      	adds	r3, r6, #4
 8006af2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006af4:	6838      	ldr	r0, [r7, #0]
 8006af6:	f005 ffe1 	bl	800cabc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2101      	movs	r1, #1
 8006b00:	4618      	mov	r0, r3
 8006b02:	f006 f85e 	bl	800cbc2 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	603b      	str	r3, [r7, #0]
 8006b0c:	687e      	ldr	r6, [r7, #4]
 8006b0e:	466d      	mov	r5, sp
 8006b10:	f106 0410 	add.w	r4, r6, #16
 8006b14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006b16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006b18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006b1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006b1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006b20:	e885 0003 	stmia.w	r5, {r0, r1}
 8006b24:	1d33      	adds	r3, r6, #4
 8006b26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b28:	6838      	ldr	r0, [r7, #0]
 8006b2a:	f006 f971 	bl	800ce10 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8006b36:	2300      	movs	r3, #0
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3714      	adds	r7, #20
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006b40 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8006b40:	b590      	push	{r4, r7, lr}
 8006b42:	b089      	sub	sp, #36	; 0x24
 8006b44:	af04      	add	r7, sp, #16
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	4608      	mov	r0, r1
 8006b4a:	4611      	mov	r1, r2
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	4603      	mov	r3, r0
 8006b50:	70fb      	strb	r3, [r7, #3]
 8006b52:	460b      	mov	r3, r1
 8006b54:	70bb      	strb	r3, [r7, #2]
 8006b56:	4613      	mov	r3, r2
 8006b58:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d101      	bne.n	8006b68 <HAL_HCD_HC_Init+0x28>
 8006b64:	2302      	movs	r3, #2
 8006b66:	e076      	b.n	8006c56 <HAL_HCD_HC_Init+0x116>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8006b70:	78fb      	ldrb	r3, [r7, #3]
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	212c      	movs	r1, #44	; 0x2c
 8006b76:	fb01 f303 	mul.w	r3, r1, r3
 8006b7a:	4413      	add	r3, r2
 8006b7c:	333d      	adds	r3, #61	; 0x3d
 8006b7e:	2200      	movs	r2, #0
 8006b80:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8006b82:	78fb      	ldrb	r3, [r7, #3]
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	212c      	movs	r1, #44	; 0x2c
 8006b88:	fb01 f303 	mul.w	r3, r1, r3
 8006b8c:	4413      	add	r3, r2
 8006b8e:	3338      	adds	r3, #56	; 0x38
 8006b90:	787a      	ldrb	r2, [r7, #1]
 8006b92:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8006b94:	78fb      	ldrb	r3, [r7, #3]
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	212c      	movs	r1, #44	; 0x2c
 8006b9a:	fb01 f303 	mul.w	r3, r1, r3
 8006b9e:	4413      	add	r3, r2
 8006ba0:	3340      	adds	r3, #64	; 0x40
 8006ba2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8006ba4:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8006ba6:	78fb      	ldrb	r3, [r7, #3]
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	212c      	movs	r1, #44	; 0x2c
 8006bac:	fb01 f303 	mul.w	r3, r1, r3
 8006bb0:	4413      	add	r3, r2
 8006bb2:	3339      	adds	r3, #57	; 0x39
 8006bb4:	78fa      	ldrb	r2, [r7, #3]
 8006bb6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8006bb8:	78fb      	ldrb	r3, [r7, #3]
 8006bba:	687a      	ldr	r2, [r7, #4]
 8006bbc:	212c      	movs	r1, #44	; 0x2c
 8006bbe:	fb01 f303 	mul.w	r3, r1, r3
 8006bc2:	4413      	add	r3, r2
 8006bc4:	333f      	adds	r3, #63	; 0x3f
 8006bc6:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8006bca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8006bcc:	78fb      	ldrb	r3, [r7, #3]
 8006bce:	78ba      	ldrb	r2, [r7, #2]
 8006bd0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006bd4:	b2d0      	uxtb	r0, r2
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	212c      	movs	r1, #44	; 0x2c
 8006bda:	fb01 f303 	mul.w	r3, r1, r3
 8006bde:	4413      	add	r3, r2
 8006be0:	333a      	adds	r3, #58	; 0x3a
 8006be2:	4602      	mov	r2, r0
 8006be4:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8006be6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	da09      	bge.n	8006c02 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8006bee:	78fb      	ldrb	r3, [r7, #3]
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	212c      	movs	r1, #44	; 0x2c
 8006bf4:	fb01 f303 	mul.w	r3, r1, r3
 8006bf8:	4413      	add	r3, r2
 8006bfa:	333b      	adds	r3, #59	; 0x3b
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	701a      	strb	r2, [r3, #0]
 8006c00:	e008      	b.n	8006c14 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8006c02:	78fb      	ldrb	r3, [r7, #3]
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	212c      	movs	r1, #44	; 0x2c
 8006c08:	fb01 f303 	mul.w	r3, r1, r3
 8006c0c:	4413      	add	r3, r2
 8006c0e:	333b      	adds	r3, #59	; 0x3b
 8006c10:	2200      	movs	r2, #0
 8006c12:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8006c14:	78fb      	ldrb	r3, [r7, #3]
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	212c      	movs	r1, #44	; 0x2c
 8006c1a:	fb01 f303 	mul.w	r3, r1, r3
 8006c1e:	4413      	add	r3, r2
 8006c20:	333c      	adds	r3, #60	; 0x3c
 8006c22:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006c26:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6818      	ldr	r0, [r3, #0]
 8006c2c:	787c      	ldrb	r4, [r7, #1]
 8006c2e:	78ba      	ldrb	r2, [r7, #2]
 8006c30:	78f9      	ldrb	r1, [r7, #3]
 8006c32:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006c34:	9302      	str	r3, [sp, #8]
 8006c36:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006c3a:	9301      	str	r3, [sp, #4]
 8006c3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006c40:	9300      	str	r3, [sp, #0]
 8006c42:	4623      	mov	r3, r4
 8006c44:	f006 fa66 	bl	800d114 <USB_HC_Init>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8006c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3714      	adds	r7, #20
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd90      	pop	{r4, r7, pc}

08006c5e <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8006c5e:	b580      	push	{r7, lr}
 8006c60:	b084      	sub	sp, #16
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
 8006c66:	460b      	mov	r3, r1
 8006c68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d101      	bne.n	8006c7c <HAL_HCD_HC_Halt+0x1e>
 8006c78:	2302      	movs	r3, #2
 8006c7a:	e00f      	b.n	8006c9c <HAL_HCD_HC_Halt+0x3e>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	78fa      	ldrb	r2, [r7, #3]
 8006c8a:	4611      	mov	r1, r2
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f006 fca2 	bl	800d5d6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8006c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3710      	adds	r7, #16
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	4608      	mov	r0, r1
 8006cae:	4611      	mov	r1, r2
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	70fb      	strb	r3, [r7, #3]
 8006cb6:	460b      	mov	r3, r1
 8006cb8:	70bb      	strb	r3, [r7, #2]
 8006cba:	4613      	mov	r3, r2
 8006cbc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8006cbe:	78fb      	ldrb	r3, [r7, #3]
 8006cc0:	687a      	ldr	r2, [r7, #4]
 8006cc2:	212c      	movs	r1, #44	; 0x2c
 8006cc4:	fb01 f303 	mul.w	r3, r1, r3
 8006cc8:	4413      	add	r3, r2
 8006cca:	333b      	adds	r3, #59	; 0x3b
 8006ccc:	78ba      	ldrb	r2, [r7, #2]
 8006cce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8006cd0:	78fb      	ldrb	r3, [r7, #3]
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	212c      	movs	r1, #44	; 0x2c
 8006cd6:	fb01 f303 	mul.w	r3, r1, r3
 8006cda:	4413      	add	r3, r2
 8006cdc:	333f      	adds	r3, #63	; 0x3f
 8006cde:	787a      	ldrb	r2, [r7, #1]
 8006ce0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8006ce2:	7c3b      	ldrb	r3, [r7, #16]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d112      	bne.n	8006d0e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8006ce8:	78fb      	ldrb	r3, [r7, #3]
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	212c      	movs	r1, #44	; 0x2c
 8006cee:	fb01 f303 	mul.w	r3, r1, r3
 8006cf2:	4413      	add	r3, r2
 8006cf4:	3342      	adds	r3, #66	; 0x42
 8006cf6:	2203      	movs	r2, #3
 8006cf8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8006cfa:	78fb      	ldrb	r3, [r7, #3]
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	212c      	movs	r1, #44	; 0x2c
 8006d00:	fb01 f303 	mul.w	r3, r1, r3
 8006d04:	4413      	add	r3, r2
 8006d06:	333d      	adds	r3, #61	; 0x3d
 8006d08:	7f3a      	ldrb	r2, [r7, #28]
 8006d0a:	701a      	strb	r2, [r3, #0]
 8006d0c:	e008      	b.n	8006d20 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006d0e:	78fb      	ldrb	r3, [r7, #3]
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	212c      	movs	r1, #44	; 0x2c
 8006d14:	fb01 f303 	mul.w	r3, r1, r3
 8006d18:	4413      	add	r3, r2
 8006d1a:	3342      	adds	r3, #66	; 0x42
 8006d1c:	2202      	movs	r2, #2
 8006d1e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8006d20:	787b      	ldrb	r3, [r7, #1]
 8006d22:	2b03      	cmp	r3, #3
 8006d24:	f200 80c6 	bhi.w	8006eb4 <HAL_HCD_HC_SubmitRequest+0x210>
 8006d28:	a201      	add	r2, pc, #4	; (adr r2, 8006d30 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8006d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d2e:	bf00      	nop
 8006d30:	08006d41 	.word	0x08006d41
 8006d34:	08006ea1 	.word	0x08006ea1
 8006d38:	08006da5 	.word	0x08006da5
 8006d3c:	08006e23 	.word	0x08006e23
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8006d40:	7c3b      	ldrb	r3, [r7, #16]
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	f040 80b8 	bne.w	8006eb8 <HAL_HCD_HC_SubmitRequest+0x214>
 8006d48:	78bb      	ldrb	r3, [r7, #2]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f040 80b4 	bne.w	8006eb8 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8006d50:	8b3b      	ldrh	r3, [r7, #24]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d108      	bne.n	8006d68 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8006d56:	78fb      	ldrb	r3, [r7, #3]
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	212c      	movs	r1, #44	; 0x2c
 8006d5c:	fb01 f303 	mul.w	r3, r1, r3
 8006d60:	4413      	add	r3, r2
 8006d62:	3355      	adds	r3, #85	; 0x55
 8006d64:	2201      	movs	r2, #1
 8006d66:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006d68:	78fb      	ldrb	r3, [r7, #3]
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	212c      	movs	r1, #44	; 0x2c
 8006d6e:	fb01 f303 	mul.w	r3, r1, r3
 8006d72:	4413      	add	r3, r2
 8006d74:	3355      	adds	r3, #85	; 0x55
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d109      	bne.n	8006d90 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006d7c:	78fb      	ldrb	r3, [r7, #3]
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	212c      	movs	r1, #44	; 0x2c
 8006d82:	fb01 f303 	mul.w	r3, r1, r3
 8006d86:	4413      	add	r3, r2
 8006d88:	3342      	adds	r3, #66	; 0x42
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8006d8e:	e093      	b.n	8006eb8 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006d90:	78fb      	ldrb	r3, [r7, #3]
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	212c      	movs	r1, #44	; 0x2c
 8006d96:	fb01 f303 	mul.w	r3, r1, r3
 8006d9a:	4413      	add	r3, r2
 8006d9c:	3342      	adds	r3, #66	; 0x42
 8006d9e:	2202      	movs	r2, #2
 8006da0:	701a      	strb	r2, [r3, #0]
      break;
 8006da2:	e089      	b.n	8006eb8 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8006da4:	78bb      	ldrb	r3, [r7, #2]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d11d      	bne.n	8006de6 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006daa:	78fb      	ldrb	r3, [r7, #3]
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	212c      	movs	r1, #44	; 0x2c
 8006db0:	fb01 f303 	mul.w	r3, r1, r3
 8006db4:	4413      	add	r3, r2
 8006db6:	3355      	adds	r3, #85	; 0x55
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d109      	bne.n	8006dd2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006dbe:	78fb      	ldrb	r3, [r7, #3]
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	212c      	movs	r1, #44	; 0x2c
 8006dc4:	fb01 f303 	mul.w	r3, r1, r3
 8006dc8:	4413      	add	r3, r2
 8006dca:	3342      	adds	r3, #66	; 0x42
 8006dcc:	2200      	movs	r2, #0
 8006dce:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8006dd0:	e073      	b.n	8006eba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006dd2:	78fb      	ldrb	r3, [r7, #3]
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	212c      	movs	r1, #44	; 0x2c
 8006dd8:	fb01 f303 	mul.w	r3, r1, r3
 8006ddc:	4413      	add	r3, r2
 8006dde:	3342      	adds	r3, #66	; 0x42
 8006de0:	2202      	movs	r2, #2
 8006de2:	701a      	strb	r2, [r3, #0]
      break;
 8006de4:	e069      	b.n	8006eba <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006de6:	78fb      	ldrb	r3, [r7, #3]
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	212c      	movs	r1, #44	; 0x2c
 8006dec:	fb01 f303 	mul.w	r3, r1, r3
 8006df0:	4413      	add	r3, r2
 8006df2:	3354      	adds	r3, #84	; 0x54
 8006df4:	781b      	ldrb	r3, [r3, #0]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d109      	bne.n	8006e0e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006dfa:	78fb      	ldrb	r3, [r7, #3]
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	212c      	movs	r1, #44	; 0x2c
 8006e00:	fb01 f303 	mul.w	r3, r1, r3
 8006e04:	4413      	add	r3, r2
 8006e06:	3342      	adds	r3, #66	; 0x42
 8006e08:	2200      	movs	r2, #0
 8006e0a:	701a      	strb	r2, [r3, #0]
      break;
 8006e0c:	e055      	b.n	8006eba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006e0e:	78fb      	ldrb	r3, [r7, #3]
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	212c      	movs	r1, #44	; 0x2c
 8006e14:	fb01 f303 	mul.w	r3, r1, r3
 8006e18:	4413      	add	r3, r2
 8006e1a:	3342      	adds	r3, #66	; 0x42
 8006e1c:	2202      	movs	r2, #2
 8006e1e:	701a      	strb	r2, [r3, #0]
      break;
 8006e20:	e04b      	b.n	8006eba <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8006e22:	78bb      	ldrb	r3, [r7, #2]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d11d      	bne.n	8006e64 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006e28:	78fb      	ldrb	r3, [r7, #3]
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	212c      	movs	r1, #44	; 0x2c
 8006e2e:	fb01 f303 	mul.w	r3, r1, r3
 8006e32:	4413      	add	r3, r2
 8006e34:	3355      	adds	r3, #85	; 0x55
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d109      	bne.n	8006e50 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006e3c:	78fb      	ldrb	r3, [r7, #3]
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	212c      	movs	r1, #44	; 0x2c
 8006e42:	fb01 f303 	mul.w	r3, r1, r3
 8006e46:	4413      	add	r3, r2
 8006e48:	3342      	adds	r3, #66	; 0x42
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8006e4e:	e034      	b.n	8006eba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006e50:	78fb      	ldrb	r3, [r7, #3]
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	212c      	movs	r1, #44	; 0x2c
 8006e56:	fb01 f303 	mul.w	r3, r1, r3
 8006e5a:	4413      	add	r3, r2
 8006e5c:	3342      	adds	r3, #66	; 0x42
 8006e5e:	2202      	movs	r2, #2
 8006e60:	701a      	strb	r2, [r3, #0]
      break;
 8006e62:	e02a      	b.n	8006eba <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006e64:	78fb      	ldrb	r3, [r7, #3]
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	212c      	movs	r1, #44	; 0x2c
 8006e6a:	fb01 f303 	mul.w	r3, r1, r3
 8006e6e:	4413      	add	r3, r2
 8006e70:	3354      	adds	r3, #84	; 0x54
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d109      	bne.n	8006e8c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006e78:	78fb      	ldrb	r3, [r7, #3]
 8006e7a:	687a      	ldr	r2, [r7, #4]
 8006e7c:	212c      	movs	r1, #44	; 0x2c
 8006e7e:	fb01 f303 	mul.w	r3, r1, r3
 8006e82:	4413      	add	r3, r2
 8006e84:	3342      	adds	r3, #66	; 0x42
 8006e86:	2200      	movs	r2, #0
 8006e88:	701a      	strb	r2, [r3, #0]
      break;
 8006e8a:	e016      	b.n	8006eba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006e8c:	78fb      	ldrb	r3, [r7, #3]
 8006e8e:	687a      	ldr	r2, [r7, #4]
 8006e90:	212c      	movs	r1, #44	; 0x2c
 8006e92:	fb01 f303 	mul.w	r3, r1, r3
 8006e96:	4413      	add	r3, r2
 8006e98:	3342      	adds	r3, #66	; 0x42
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	701a      	strb	r2, [r3, #0]
      break;
 8006e9e:	e00c      	b.n	8006eba <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006ea0:	78fb      	ldrb	r3, [r7, #3]
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	212c      	movs	r1, #44	; 0x2c
 8006ea6:	fb01 f303 	mul.w	r3, r1, r3
 8006eaa:	4413      	add	r3, r2
 8006eac:	3342      	adds	r3, #66	; 0x42
 8006eae:	2200      	movs	r2, #0
 8006eb0:	701a      	strb	r2, [r3, #0]
      break;
 8006eb2:	e002      	b.n	8006eba <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8006eb4:	bf00      	nop
 8006eb6:	e000      	b.n	8006eba <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8006eb8:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8006eba:	78fb      	ldrb	r3, [r7, #3]
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	212c      	movs	r1, #44	; 0x2c
 8006ec0:	fb01 f303 	mul.w	r3, r1, r3
 8006ec4:	4413      	add	r3, r2
 8006ec6:	3344      	adds	r3, #68	; 0x44
 8006ec8:	697a      	ldr	r2, [r7, #20]
 8006eca:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8006ecc:	78fb      	ldrb	r3, [r7, #3]
 8006ece:	8b3a      	ldrh	r2, [r7, #24]
 8006ed0:	6879      	ldr	r1, [r7, #4]
 8006ed2:	202c      	movs	r0, #44	; 0x2c
 8006ed4:	fb00 f303 	mul.w	r3, r0, r3
 8006ed8:	440b      	add	r3, r1
 8006eda:	334c      	adds	r3, #76	; 0x4c
 8006edc:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8006ede:	78fb      	ldrb	r3, [r7, #3]
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	212c      	movs	r1, #44	; 0x2c
 8006ee4:	fb01 f303 	mul.w	r3, r1, r3
 8006ee8:	4413      	add	r3, r2
 8006eea:	3360      	adds	r3, #96	; 0x60
 8006eec:	2200      	movs	r2, #0
 8006eee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8006ef0:	78fb      	ldrb	r3, [r7, #3]
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	212c      	movs	r1, #44	; 0x2c
 8006ef6:	fb01 f303 	mul.w	r3, r1, r3
 8006efa:	4413      	add	r3, r2
 8006efc:	3350      	adds	r3, #80	; 0x50
 8006efe:	2200      	movs	r2, #0
 8006f00:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8006f02:	78fb      	ldrb	r3, [r7, #3]
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	212c      	movs	r1, #44	; 0x2c
 8006f08:	fb01 f303 	mul.w	r3, r1, r3
 8006f0c:	4413      	add	r3, r2
 8006f0e:	3339      	adds	r3, #57	; 0x39
 8006f10:	78fa      	ldrb	r2, [r7, #3]
 8006f12:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8006f14:	78fb      	ldrb	r3, [r7, #3]
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	212c      	movs	r1, #44	; 0x2c
 8006f1a:	fb01 f303 	mul.w	r3, r1, r3
 8006f1e:	4413      	add	r3, r2
 8006f20:	3361      	adds	r3, #97	; 0x61
 8006f22:	2200      	movs	r2, #0
 8006f24:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6818      	ldr	r0, [r3, #0]
 8006f2a:	78fb      	ldrb	r3, [r7, #3]
 8006f2c:	222c      	movs	r2, #44	; 0x2c
 8006f2e:	fb02 f303 	mul.w	r3, r2, r3
 8006f32:	3338      	adds	r3, #56	; 0x38
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	18d1      	adds	r1, r2, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	461a      	mov	r2, r3
 8006f40:	f006 f9f6 	bl	800d330 <USB_HC_StartXfer>
 8006f44:	4603      	mov	r3, r0
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3708      	adds	r7, #8
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop

08006f50 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b086      	sub	sp, #24
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4618      	mov	r0, r3
 8006f68:	f005 ff0f 	bl	800cd8a <USB_GetMode>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	f040 80ef 	bne.w	8007152 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f005 fef3 	bl	800cd64 <USB_ReadInterrupts>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f000 80e5 	beq.w	8007150 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f005 feea 	bl	800cd64 <USB_ReadInterrupts>
 8006f90:	4603      	mov	r3, r0
 8006f92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f96:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f9a:	d104      	bne.n	8006fa6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006fa4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4618      	mov	r0, r3
 8006fac:	f005 feda 	bl	800cd64 <USB_ReadInterrupts>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006fb6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fba:	d104      	bne.n	8006fc6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006fc4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f005 feca 	bl	800cd64 <USB_ReadInterrupts>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006fd6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006fda:	d104      	bne.n	8006fe6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006fe4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4618      	mov	r0, r3
 8006fec:	f005 feba 	bl	800cd64 <USB_ReadInterrupts>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	f003 0302 	and.w	r3, r3, #2
 8006ff6:	2b02      	cmp	r3, #2
 8006ff8:	d103      	bne.n	8007002 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2202      	movs	r2, #2
 8007000:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4618      	mov	r0, r3
 8007008:	f005 feac 	bl	800cd64 <USB_ReadInterrupts>
 800700c:	4603      	mov	r3, r0
 800700e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007012:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007016:	d115      	bne.n	8007044 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8007020:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 0301 	and.w	r3, r3, #1
 800702e:	2b00      	cmp	r3, #0
 8007030:	d108      	bne.n	8007044 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f008 fc7e 	bl	800f934 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2101      	movs	r1, #1
 800703e:	4618      	mov	r0, r3
 8007040:	f005 ffa2 	bl	800cf88 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4618      	mov	r0, r3
 800704a:	f005 fe8b 	bl	800cd64 <USB_ReadInterrupts>
 800704e:	4603      	mov	r3, r0
 8007050:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007054:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007058:	d102      	bne.n	8007060 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f001 f9ff 	bl	800845e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4618      	mov	r0, r3
 8007066:	f005 fe7d 	bl	800cd64 <USB_ReadInterrupts>
 800706a:	4603      	mov	r3, r0
 800706c:	f003 0308 	and.w	r3, r3, #8
 8007070:	2b08      	cmp	r3, #8
 8007072:	d106      	bne.n	8007082 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f008 fc41 	bl	800f8fc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	2208      	movs	r2, #8
 8007080:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4618      	mov	r0, r3
 8007088:	f005 fe6c 	bl	800cd64 <USB_ReadInterrupts>
 800708c:	4603      	mov	r3, r0
 800708e:	f003 0310 	and.w	r3, r3, #16
 8007092:	2b10      	cmp	r3, #16
 8007094:	d101      	bne.n	800709a <HAL_HCD_IRQHandler+0x14a>
 8007096:	2301      	movs	r3, #1
 8007098:	e000      	b.n	800709c <HAL_HCD_IRQHandler+0x14c>
 800709a:	2300      	movs	r3, #0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d012      	beq.n	80070c6 <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	699a      	ldr	r2, [r3, #24]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f022 0210 	bic.w	r2, r2, #16
 80070ae:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80070b0:	6878      	ldr	r0, [r7, #4]
 80070b2:	f001 f902 	bl	80082ba <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	699a      	ldr	r2, [r3, #24]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f042 0210 	orr.w	r2, r2, #16
 80070c4:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4618      	mov	r0, r3
 80070cc:	f005 fe4a 	bl	800cd64 <USB_ReadInterrupts>
 80070d0:	4603      	mov	r3, r0
 80070d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80070da:	d13a      	bne.n	8007152 <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4618      	mov	r0, r3
 80070e2:	f006 fa67 	bl	800d5b4 <USB_HC_ReadInterrupt>
 80070e6:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80070e8:	2300      	movs	r3, #0
 80070ea:	617b      	str	r3, [r7, #20]
 80070ec:	e025      	b.n	800713a <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	f003 030f 	and.w	r3, r3, #15
 80070f4:	68ba      	ldr	r2, [r7, #8]
 80070f6:	fa22 f303 	lsr.w	r3, r2, r3
 80070fa:	f003 0301 	and.w	r3, r3, #1
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d018      	beq.n	8007134 <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	015a      	lsls	r2, r3, #5
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	4413      	add	r3, r2
 800710a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007114:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007118:	d106      	bne.n	8007128 <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	b2db      	uxtb	r3, r3
 800711e:	4619      	mov	r1, r3
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f000 f8ab 	bl	800727c <HCD_HC_IN_IRQHandler>
 8007126:	e005      	b.n	8007134 <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	b2db      	uxtb	r3, r3
 800712c:	4619      	mov	r1, r3
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 fcc6 	bl	8007ac0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	3301      	adds	r3, #1
 8007138:	617b      	str	r3, [r7, #20]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	697a      	ldr	r2, [r7, #20]
 8007140:	429a      	cmp	r2, r3
 8007142:	d3d4      	bcc.n	80070ee <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800714c:	615a      	str	r2, [r3, #20]
 800714e:	e000      	b.n	8007152 <HAL_HCD_IRQHandler+0x202>
      return;
 8007150:	bf00      	nop
    }
  }
}
 8007152:	3718      	adds	r7, #24
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8007166:	2b01      	cmp	r3, #1
 8007168:	d101      	bne.n	800716e <HAL_HCD_Start+0x16>
 800716a:	2302      	movs	r3, #2
 800716c:	e013      	b.n	8007196 <HAL_HCD_Start+0x3e>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2201      	movs	r2, #1
 8007172:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  __HAL_HCD_ENABLE(hhcd);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4618      	mov	r0, r3
 800717c:	f005 fcff 	bl	800cb7e <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2101      	movs	r1, #1
 8007186:	4618      	mov	r0, r3
 8007188:	f005 ff62 	bl	800d050 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8007194:	2300      	movs	r3, #0
}
 8007196:	4618      	mov	r0, r3
 8007198:	3708      	adds	r7, #8
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b082      	sub	sp, #8
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d101      	bne.n	80071b4 <HAL_HCD_Stop+0x16>
 80071b0:	2302      	movs	r3, #2
 80071b2:	e00d      	b.n	80071d0 <HAL_HCD_Stop+0x32>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4618      	mov	r0, r3
 80071c2:	f006 fb61 	bl	800d888 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3708      	adds	r7, #8
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b082      	sub	sp, #8
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4618      	mov	r0, r3
 80071e6:	f005 ff09 	bl	800cffc <USB_ResetPort>
 80071ea:	4603      	mov	r3, r0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3708      	adds	r7, #8
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b083      	sub	sp, #12
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	460b      	mov	r3, r1
 80071fe:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8007200:	78fb      	ldrb	r3, [r7, #3]
 8007202:	687a      	ldr	r2, [r7, #4]
 8007204:	212c      	movs	r1, #44	; 0x2c
 8007206:	fb01 f303 	mul.w	r3, r1, r3
 800720a:	4413      	add	r3, r2
 800720c:	3360      	adds	r3, #96	; 0x60
 800720e:	781b      	ldrb	r3, [r3, #0]
}
 8007210:	4618      	mov	r0, r3
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	460b      	mov	r3, r1
 8007226:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8007228:	78fb      	ldrb	r3, [r7, #3]
 800722a:	687a      	ldr	r2, [r7, #4]
 800722c:	212c      	movs	r1, #44	; 0x2c
 800722e:	fb01 f303 	mul.w	r3, r1, r3
 8007232:	4413      	add	r3, r2
 8007234:	3350      	adds	r3, #80	; 0x50
 8007236:	681b      	ldr	r3, [r3, #0]
}
 8007238:	4618      	mov	r0, r3
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b082      	sub	sp, #8
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4618      	mov	r0, r3
 8007252:	f005 ff4d 	bl	800d0f0 <USB_GetCurrentFrame>
 8007256:	4603      	mov	r3, r0
}
 8007258:	4618      	mov	r0, r3
 800725a:	3708      	adds	r7, #8
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}

08007260 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4618      	mov	r0, r3
 800726e:	f005 ff28 	bl	800d0c2 <USB_GetHostSpeed>
 8007272:	4603      	mov	r3, r0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3708      	adds	r7, #8
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	460b      	mov	r3, r1
 8007286:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8007292:	78fb      	ldrb	r3, [r7, #3]
 8007294:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	015a      	lsls	r2, r3, #5
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	4413      	add	r3, r2
 800729e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072a2:	689b      	ldr	r3, [r3, #8]
 80072a4:	f003 0304 	and.w	r3, r3, #4
 80072a8:	2b04      	cmp	r3, #4
 80072aa:	d119      	bne.n	80072e0 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	015a      	lsls	r2, r3, #5
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	4413      	add	r3, r2
 80072b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072b8:	461a      	mov	r2, r3
 80072ba:	2304      	movs	r3, #4
 80072bc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	015a      	lsls	r2, r3, #5
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	4413      	add	r3, r2
 80072c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	0151      	lsls	r1, r2, #5
 80072d0:	693a      	ldr	r2, [r7, #16]
 80072d2:	440a      	add	r2, r1
 80072d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80072d8:	f043 0302 	orr.w	r3, r3, #2
 80072dc:	60d3      	str	r3, [r2, #12]
 80072de:	e101      	b.n	80074e4 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	015a      	lsls	r2, r3, #5
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	4413      	add	r3, r2
 80072e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072f6:	d12b      	bne.n	8007350 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	015a      	lsls	r2, r3, #5
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	4413      	add	r3, r2
 8007300:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007304:	461a      	mov	r2, r3
 8007306:	f44f 7380 	mov.w	r3, #256	; 0x100
 800730a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	212c      	movs	r1, #44	; 0x2c
 8007312:	fb01 f303 	mul.w	r3, r1, r3
 8007316:	4413      	add	r3, r2
 8007318:	3361      	adds	r3, #97	; 0x61
 800731a:	2207      	movs	r2, #7
 800731c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	015a      	lsls	r2, r3, #5
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	4413      	add	r3, r2
 8007326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800732a:	68db      	ldr	r3, [r3, #12]
 800732c:	68fa      	ldr	r2, [r7, #12]
 800732e:	0151      	lsls	r1, r2, #5
 8007330:	693a      	ldr	r2, [r7, #16]
 8007332:	440a      	add	r2, r1
 8007334:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007338:	f043 0302 	orr.w	r3, r3, #2
 800733c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68fa      	ldr	r2, [r7, #12]
 8007344:	b2d2      	uxtb	r2, r2
 8007346:	4611      	mov	r1, r2
 8007348:	4618      	mov	r0, r3
 800734a:	f006 f944 	bl	800d5d6 <USB_HC_Halt>
 800734e:	e0c9      	b.n	80074e4 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	015a      	lsls	r2, r3, #5
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	4413      	add	r3, r2
 8007358:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800735c:	689b      	ldr	r3, [r3, #8]
 800735e:	f003 0320 	and.w	r3, r3, #32
 8007362:	2b20      	cmp	r3, #32
 8007364:	d109      	bne.n	800737a <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	015a      	lsls	r2, r3, #5
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	4413      	add	r3, r2
 800736e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007372:	461a      	mov	r2, r3
 8007374:	2320      	movs	r3, #32
 8007376:	6093      	str	r3, [r2, #8]
 8007378:	e0b4      	b.n	80074e4 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	015a      	lsls	r2, r3, #5
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	4413      	add	r3, r2
 8007382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	f003 0308 	and.w	r3, r3, #8
 800738c:	2b08      	cmp	r3, #8
 800738e:	d133      	bne.n	80073f8 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	015a      	lsls	r2, r3, #5
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	4413      	add	r3, r2
 8007398:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800739c:	68db      	ldr	r3, [r3, #12]
 800739e:	68fa      	ldr	r2, [r7, #12]
 80073a0:	0151      	lsls	r1, r2, #5
 80073a2:	693a      	ldr	r2, [r7, #16]
 80073a4:	440a      	add	r2, r1
 80073a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80073aa:	f043 0302 	orr.w	r3, r3, #2
 80073ae:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80073b0:	687a      	ldr	r2, [r7, #4]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	212c      	movs	r1, #44	; 0x2c
 80073b6:	fb01 f303 	mul.w	r3, r1, r3
 80073ba:	4413      	add	r3, r2
 80073bc:	3361      	adds	r3, #97	; 0x61
 80073be:	2205      	movs	r2, #5
 80073c0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	015a      	lsls	r2, r3, #5
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	4413      	add	r3, r2
 80073ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073ce:	461a      	mov	r2, r3
 80073d0:	2310      	movs	r3, #16
 80073d2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	015a      	lsls	r2, r3, #5
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	4413      	add	r3, r2
 80073dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073e0:	461a      	mov	r2, r3
 80073e2:	2308      	movs	r3, #8
 80073e4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68fa      	ldr	r2, [r7, #12]
 80073ec:	b2d2      	uxtb	r2, r2
 80073ee:	4611      	mov	r1, r2
 80073f0:	4618      	mov	r0, r3
 80073f2:	f006 f8f0 	bl	800d5d6 <USB_HC_Halt>
 80073f6:	e075      	b.n	80074e4 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	015a      	lsls	r2, r3, #5
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	4413      	add	r3, r2
 8007400:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800740a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800740e:	d134      	bne.n	800747a <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	015a      	lsls	r2, r3, #5
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	4413      	add	r3, r2
 8007418:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	68fa      	ldr	r2, [r7, #12]
 8007420:	0151      	lsls	r1, r2, #5
 8007422:	693a      	ldr	r2, [r7, #16]
 8007424:	440a      	add	r2, r1
 8007426:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800742a:	f043 0302 	orr.w	r3, r3, #2
 800742e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	212c      	movs	r1, #44	; 0x2c
 8007436:	fb01 f303 	mul.w	r3, r1, r3
 800743a:	4413      	add	r3, r2
 800743c:	3361      	adds	r3, #97	; 0x61
 800743e:	2208      	movs	r2, #8
 8007440:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	015a      	lsls	r2, r3, #5
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	4413      	add	r3, r2
 800744a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800744e:	461a      	mov	r2, r3
 8007450:	2310      	movs	r3, #16
 8007452:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	015a      	lsls	r2, r3, #5
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	4413      	add	r3, r2
 800745c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007460:	461a      	mov	r2, r3
 8007462:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007466:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68fa      	ldr	r2, [r7, #12]
 800746e:	b2d2      	uxtb	r2, r2
 8007470:	4611      	mov	r1, r2
 8007472:	4618      	mov	r0, r3
 8007474:	f006 f8af 	bl	800d5d6 <USB_HC_Halt>
 8007478:	e034      	b.n	80074e4 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	015a      	lsls	r2, r3, #5
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	4413      	add	r3, r2
 8007482:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800748c:	2b80      	cmp	r3, #128	; 0x80
 800748e:	d129      	bne.n	80074e4 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	015a      	lsls	r2, r3, #5
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	4413      	add	r3, r2
 8007498:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	68fa      	ldr	r2, [r7, #12]
 80074a0:	0151      	lsls	r1, r2, #5
 80074a2:	693a      	ldr	r2, [r7, #16]
 80074a4:	440a      	add	r2, r1
 80074a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80074aa:	f043 0302 	orr.w	r3, r3, #2
 80074ae:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	212c      	movs	r1, #44	; 0x2c
 80074b6:	fb01 f303 	mul.w	r3, r1, r3
 80074ba:	4413      	add	r3, r2
 80074bc:	3361      	adds	r3, #97	; 0x61
 80074be:	2206      	movs	r2, #6
 80074c0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68fa      	ldr	r2, [r7, #12]
 80074c8:	b2d2      	uxtb	r2, r2
 80074ca:	4611      	mov	r1, r2
 80074cc:	4618      	mov	r0, r3
 80074ce:	f006 f882 	bl	800d5d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	015a      	lsls	r2, r3, #5
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	4413      	add	r3, r2
 80074da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074de:	461a      	mov	r2, r3
 80074e0:	2380      	movs	r3, #128	; 0x80
 80074e2:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	015a      	lsls	r2, r3, #5
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	4413      	add	r3, r2
 80074ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80074f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074fa:	d122      	bne.n	8007542 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	015a      	lsls	r2, r3, #5
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	4413      	add	r3, r2
 8007504:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007508:	68db      	ldr	r3, [r3, #12]
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	0151      	lsls	r1, r2, #5
 800750e:	693a      	ldr	r2, [r7, #16]
 8007510:	440a      	add	r2, r1
 8007512:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007516:	f043 0302 	orr.w	r3, r3, #2
 800751a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68fa      	ldr	r2, [r7, #12]
 8007522:	b2d2      	uxtb	r2, r2
 8007524:	4611      	mov	r1, r2
 8007526:	4618      	mov	r0, r3
 8007528:	f006 f855 	bl	800d5d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	015a      	lsls	r2, r3, #5
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	4413      	add	r3, r2
 8007534:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007538:	461a      	mov	r2, r3
 800753a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800753e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8007540:	e2ba      	b.n	8007ab8 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	015a      	lsls	r2, r3, #5
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	4413      	add	r3, r2
 800754a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	f003 0301 	and.w	r3, r3, #1
 8007554:	2b01      	cmp	r3, #1
 8007556:	f040 811b 	bne.w	8007790 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	691b      	ldr	r3, [r3, #16]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d019      	beq.n	8007596 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	212c      	movs	r1, #44	; 0x2c
 8007568:	fb01 f303 	mul.w	r3, r1, r3
 800756c:	4413      	add	r3, r2
 800756e:	3348      	adds	r3, #72	; 0x48
 8007570:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	0159      	lsls	r1, r3, #5
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	440b      	add	r3, r1
 800757a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800757e:	691b      	ldr	r3, [r3, #16]
 8007580:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8007584:	1ad2      	subs	r2, r2, r3
 8007586:	6879      	ldr	r1, [r7, #4]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	202c      	movs	r0, #44	; 0x2c
 800758c:	fb00 f303 	mul.w	r3, r0, r3
 8007590:	440b      	add	r3, r1
 8007592:	3350      	adds	r3, #80	; 0x50
 8007594:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	212c      	movs	r1, #44	; 0x2c
 800759c:	fb01 f303 	mul.w	r3, r1, r3
 80075a0:	4413      	add	r3, r2
 80075a2:	3361      	adds	r3, #97	; 0x61
 80075a4:	2201      	movs	r2, #1
 80075a6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	212c      	movs	r1, #44	; 0x2c
 80075ae:	fb01 f303 	mul.w	r3, r1, r3
 80075b2:	4413      	add	r3, r2
 80075b4:	335c      	adds	r3, #92	; 0x5c
 80075b6:	2200      	movs	r2, #0
 80075b8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	015a      	lsls	r2, r3, #5
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	4413      	add	r3, r2
 80075c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075c6:	461a      	mov	r2, r3
 80075c8:	2301      	movs	r3, #1
 80075ca:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80075cc:	687a      	ldr	r2, [r7, #4]
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	212c      	movs	r1, #44	; 0x2c
 80075d2:	fb01 f303 	mul.w	r3, r1, r3
 80075d6:	4413      	add	r3, r2
 80075d8:	333f      	adds	r3, #63	; 0x3f
 80075da:	781b      	ldrb	r3, [r3, #0]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d009      	beq.n	80075f4 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	212c      	movs	r1, #44	; 0x2c
 80075e6:	fb01 f303 	mul.w	r3, r1, r3
 80075ea:	4413      	add	r3, r2
 80075ec:	333f      	adds	r3, #63	; 0x3f
 80075ee:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80075f0:	2b02      	cmp	r3, #2
 80075f2:	d121      	bne.n	8007638 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	015a      	lsls	r2, r3, #5
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	4413      	add	r3, r2
 80075fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007600:	68db      	ldr	r3, [r3, #12]
 8007602:	68fa      	ldr	r2, [r7, #12]
 8007604:	0151      	lsls	r1, r2, #5
 8007606:	693a      	ldr	r2, [r7, #16]
 8007608:	440a      	add	r2, r1
 800760a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800760e:	f043 0302 	orr.w	r3, r3, #2
 8007612:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	68fa      	ldr	r2, [r7, #12]
 800761a:	b2d2      	uxtb	r2, r2
 800761c:	4611      	mov	r1, r2
 800761e:	4618      	mov	r0, r3
 8007620:	f005 ffd9 	bl	800d5d6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	015a      	lsls	r2, r3, #5
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	4413      	add	r3, r2
 800762c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007630:	461a      	mov	r2, r3
 8007632:	2310      	movs	r3, #16
 8007634:	6093      	str	r3, [r2, #8]
 8007636:	e066      	b.n	8007706 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	212c      	movs	r1, #44	; 0x2c
 800763e:	fb01 f303 	mul.w	r3, r1, r3
 8007642:	4413      	add	r3, r2
 8007644:	333f      	adds	r3, #63	; 0x3f
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	2b03      	cmp	r3, #3
 800764a:	d127      	bne.n	800769c <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	015a      	lsls	r2, r3, #5
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	4413      	add	r3, r2
 8007654:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	68fa      	ldr	r2, [r7, #12]
 800765c:	0151      	lsls	r1, r2, #5
 800765e:	693a      	ldr	r2, [r7, #16]
 8007660:	440a      	add	r2, r1
 8007662:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007666:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800766a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	212c      	movs	r1, #44	; 0x2c
 8007672:	fb01 f303 	mul.w	r3, r1, r3
 8007676:	4413      	add	r3, r2
 8007678:	3360      	adds	r3, #96	; 0x60
 800767a:	2201      	movs	r2, #1
 800767c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	b2d9      	uxtb	r1, r3
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	202c      	movs	r0, #44	; 0x2c
 8007688:	fb00 f303 	mul.w	r3, r0, r3
 800768c:	4413      	add	r3, r2
 800768e:	3360      	adds	r3, #96	; 0x60
 8007690:	781b      	ldrb	r3, [r3, #0]
 8007692:	461a      	mov	r2, r3
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f008 f95b 	bl	800f950 <HAL_HCD_HC_NotifyURBChange_Callback>
 800769a:	e034      	b.n	8007706 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	212c      	movs	r1, #44	; 0x2c
 80076a2:	fb01 f303 	mul.w	r3, r1, r3
 80076a6:	4413      	add	r3, r2
 80076a8:	333f      	adds	r3, #63	; 0x3f
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d12a      	bne.n	8007706 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80076b0:	687a      	ldr	r2, [r7, #4]
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	212c      	movs	r1, #44	; 0x2c
 80076b6:	fb01 f303 	mul.w	r3, r1, r3
 80076ba:	4413      	add	r3, r2
 80076bc:	3360      	adds	r3, #96	; 0x60
 80076be:	2201      	movs	r2, #1
 80076c0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80076c2:	687a      	ldr	r2, [r7, #4]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	212c      	movs	r1, #44	; 0x2c
 80076c8:	fb01 f303 	mul.w	r3, r1, r3
 80076cc:	4413      	add	r3, r2
 80076ce:	3354      	adds	r3, #84	; 0x54
 80076d0:	781b      	ldrb	r3, [r3, #0]
 80076d2:	f083 0301 	eor.w	r3, r3, #1
 80076d6:	b2d8      	uxtb	r0, r3
 80076d8:	687a      	ldr	r2, [r7, #4]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	212c      	movs	r1, #44	; 0x2c
 80076de:	fb01 f303 	mul.w	r3, r1, r3
 80076e2:	4413      	add	r3, r2
 80076e4:	3354      	adds	r3, #84	; 0x54
 80076e6:	4602      	mov	r2, r0
 80076e8:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	b2d9      	uxtb	r1, r3
 80076ee:	687a      	ldr	r2, [r7, #4]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	202c      	movs	r0, #44	; 0x2c
 80076f4:	fb00 f303 	mul.w	r3, r0, r3
 80076f8:	4413      	add	r3, r2
 80076fa:	3360      	adds	r3, #96	; 0x60
 80076fc:	781b      	ldrb	r3, [r3, #0]
 80076fe:	461a      	mov	r2, r3
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f008 f925 	bl	800f950 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	691b      	ldr	r3, [r3, #16]
 800770a:	2b01      	cmp	r3, #1
 800770c:	d12b      	bne.n	8007766 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	212c      	movs	r1, #44	; 0x2c
 8007714:	fb01 f303 	mul.w	r3, r1, r3
 8007718:	4413      	add	r3, r2
 800771a:	3348      	adds	r3, #72	; 0x48
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	6879      	ldr	r1, [r7, #4]
 8007720:	68fa      	ldr	r2, [r7, #12]
 8007722:	202c      	movs	r0, #44	; 0x2c
 8007724:	fb00 f202 	mul.w	r2, r0, r2
 8007728:	440a      	add	r2, r1
 800772a:	3240      	adds	r2, #64	; 0x40
 800772c:	8812      	ldrh	r2, [r2, #0]
 800772e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007732:	f003 0301 	and.w	r3, r3, #1
 8007736:	2b00      	cmp	r3, #0
 8007738:	f000 81be 	beq.w	8007ab8 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800773c:	687a      	ldr	r2, [r7, #4]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	212c      	movs	r1, #44	; 0x2c
 8007742:	fb01 f303 	mul.w	r3, r1, r3
 8007746:	4413      	add	r3, r2
 8007748:	3354      	adds	r3, #84	; 0x54
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	f083 0301 	eor.w	r3, r3, #1
 8007750:	b2d8      	uxtb	r0, r3
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	212c      	movs	r1, #44	; 0x2c
 8007758:	fb01 f303 	mul.w	r3, r1, r3
 800775c:	4413      	add	r3, r2
 800775e:	3354      	adds	r3, #84	; 0x54
 8007760:	4602      	mov	r2, r0
 8007762:	701a      	strb	r2, [r3, #0]
}
 8007764:	e1a8      	b.n	8007ab8 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8007766:	687a      	ldr	r2, [r7, #4]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	212c      	movs	r1, #44	; 0x2c
 800776c:	fb01 f303 	mul.w	r3, r1, r3
 8007770:	4413      	add	r3, r2
 8007772:	3354      	adds	r3, #84	; 0x54
 8007774:	781b      	ldrb	r3, [r3, #0]
 8007776:	f083 0301 	eor.w	r3, r3, #1
 800777a:	b2d8      	uxtb	r0, r3
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	212c      	movs	r1, #44	; 0x2c
 8007782:	fb01 f303 	mul.w	r3, r1, r3
 8007786:	4413      	add	r3, r2
 8007788:	3354      	adds	r3, #84	; 0x54
 800778a:	4602      	mov	r2, r0
 800778c:	701a      	strb	r2, [r3, #0]
}
 800778e:	e193      	b.n	8007ab8 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	015a      	lsls	r2, r3, #5
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	4413      	add	r3, r2
 8007798:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	f003 0302 	and.w	r3, r3, #2
 80077a2:	2b02      	cmp	r3, #2
 80077a4:	f040 8106 	bne.w	80079b4 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	015a      	lsls	r2, r3, #5
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	4413      	add	r3, r2
 80077b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	0151      	lsls	r1, r2, #5
 80077ba:	693a      	ldr	r2, [r7, #16]
 80077bc:	440a      	add	r2, r1
 80077be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80077c2:	f023 0302 	bic.w	r3, r3, #2
 80077c6:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	212c      	movs	r1, #44	; 0x2c
 80077ce:	fb01 f303 	mul.w	r3, r1, r3
 80077d2:	4413      	add	r3, r2
 80077d4:	3361      	adds	r3, #97	; 0x61
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d109      	bne.n	80077f0 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	212c      	movs	r1, #44	; 0x2c
 80077e2:	fb01 f303 	mul.w	r3, r1, r3
 80077e6:	4413      	add	r3, r2
 80077e8:	3360      	adds	r3, #96	; 0x60
 80077ea:	2201      	movs	r2, #1
 80077ec:	701a      	strb	r2, [r3, #0]
 80077ee:	e0c9      	b.n	8007984 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	212c      	movs	r1, #44	; 0x2c
 80077f6:	fb01 f303 	mul.w	r3, r1, r3
 80077fa:	4413      	add	r3, r2
 80077fc:	3361      	adds	r3, #97	; 0x61
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	2b05      	cmp	r3, #5
 8007802:	d109      	bne.n	8007818 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	212c      	movs	r1, #44	; 0x2c
 800780a:	fb01 f303 	mul.w	r3, r1, r3
 800780e:	4413      	add	r3, r2
 8007810:	3360      	adds	r3, #96	; 0x60
 8007812:	2205      	movs	r2, #5
 8007814:	701a      	strb	r2, [r3, #0]
 8007816:	e0b5      	b.n	8007984 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	212c      	movs	r1, #44	; 0x2c
 800781e:	fb01 f303 	mul.w	r3, r1, r3
 8007822:	4413      	add	r3, r2
 8007824:	3361      	adds	r3, #97	; 0x61
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	2b06      	cmp	r3, #6
 800782a:	d009      	beq.n	8007840 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	212c      	movs	r1, #44	; 0x2c
 8007832:	fb01 f303 	mul.w	r3, r1, r3
 8007836:	4413      	add	r3, r2
 8007838:	3361      	adds	r3, #97	; 0x61
 800783a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800783c:	2b08      	cmp	r3, #8
 800783e:	d150      	bne.n	80078e2 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	212c      	movs	r1, #44	; 0x2c
 8007846:	fb01 f303 	mul.w	r3, r1, r3
 800784a:	4413      	add	r3, r2
 800784c:	335c      	adds	r3, #92	; 0x5c
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	1c5a      	adds	r2, r3, #1
 8007852:	6879      	ldr	r1, [r7, #4]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	202c      	movs	r0, #44	; 0x2c
 8007858:	fb00 f303 	mul.w	r3, r0, r3
 800785c:	440b      	add	r3, r1
 800785e:	335c      	adds	r3, #92	; 0x5c
 8007860:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007862:	687a      	ldr	r2, [r7, #4]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	212c      	movs	r1, #44	; 0x2c
 8007868:	fb01 f303 	mul.w	r3, r1, r3
 800786c:	4413      	add	r3, r2
 800786e:	335c      	adds	r3, #92	; 0x5c
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2b02      	cmp	r3, #2
 8007874:	d912      	bls.n	800789c <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	212c      	movs	r1, #44	; 0x2c
 800787c:	fb01 f303 	mul.w	r3, r1, r3
 8007880:	4413      	add	r3, r2
 8007882:	335c      	adds	r3, #92	; 0x5c
 8007884:	2200      	movs	r2, #0
 8007886:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	212c      	movs	r1, #44	; 0x2c
 800788e:	fb01 f303 	mul.w	r3, r1, r3
 8007892:	4413      	add	r3, r2
 8007894:	3360      	adds	r3, #96	; 0x60
 8007896:	2204      	movs	r2, #4
 8007898:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800789a:	e073      	b.n	8007984 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	212c      	movs	r1, #44	; 0x2c
 80078a2:	fb01 f303 	mul.w	r3, r1, r3
 80078a6:	4413      	add	r3, r2
 80078a8:	3360      	adds	r3, #96	; 0x60
 80078aa:	2202      	movs	r2, #2
 80078ac:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	015a      	lsls	r2, r3, #5
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	4413      	add	r3, r2
 80078b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80078c4:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80078cc:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	015a      	lsls	r2, r3, #5
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	4413      	add	r3, r2
 80078d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078da:	461a      	mov	r2, r3
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80078e0:	e050      	b.n	8007984 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	212c      	movs	r1, #44	; 0x2c
 80078e8:	fb01 f303 	mul.w	r3, r1, r3
 80078ec:	4413      	add	r3, r2
 80078ee:	3361      	adds	r3, #97	; 0x61
 80078f0:	781b      	ldrb	r3, [r3, #0]
 80078f2:	2b03      	cmp	r3, #3
 80078f4:	d122      	bne.n	800793c <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80078f6:	687a      	ldr	r2, [r7, #4]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	212c      	movs	r1, #44	; 0x2c
 80078fc:	fb01 f303 	mul.w	r3, r1, r3
 8007900:	4413      	add	r3, r2
 8007902:	3360      	adds	r3, #96	; 0x60
 8007904:	2202      	movs	r2, #2
 8007906:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	015a      	lsls	r2, r3, #5
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	4413      	add	r3, r2
 8007910:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800791e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007926:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	015a      	lsls	r2, r3, #5
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	4413      	add	r3, r2
 8007930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007934:	461a      	mov	r2, r3
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	6013      	str	r3, [r2, #0]
 800793a:	e023      	b.n	8007984 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	212c      	movs	r1, #44	; 0x2c
 8007942:	fb01 f303 	mul.w	r3, r1, r3
 8007946:	4413      	add	r3, r2
 8007948:	3361      	adds	r3, #97	; 0x61
 800794a:	781b      	ldrb	r3, [r3, #0]
 800794c:	2b07      	cmp	r3, #7
 800794e:	d119      	bne.n	8007984 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	212c      	movs	r1, #44	; 0x2c
 8007956:	fb01 f303 	mul.w	r3, r1, r3
 800795a:	4413      	add	r3, r2
 800795c:	335c      	adds	r3, #92	; 0x5c
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	1c5a      	adds	r2, r3, #1
 8007962:	6879      	ldr	r1, [r7, #4]
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	202c      	movs	r0, #44	; 0x2c
 8007968:	fb00 f303 	mul.w	r3, r0, r3
 800796c:	440b      	add	r3, r1
 800796e:	335c      	adds	r3, #92	; 0x5c
 8007970:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	212c      	movs	r1, #44	; 0x2c
 8007978:	fb01 f303 	mul.w	r3, r1, r3
 800797c:	4413      	add	r3, r2
 800797e:	3360      	adds	r3, #96	; 0x60
 8007980:	2204      	movs	r2, #4
 8007982:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	015a      	lsls	r2, r3, #5
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	4413      	add	r3, r2
 800798c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007990:	461a      	mov	r2, r3
 8007992:	2302      	movs	r3, #2
 8007994:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	b2d9      	uxtb	r1, r3
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	202c      	movs	r0, #44	; 0x2c
 80079a0:	fb00 f303 	mul.w	r3, r0, r3
 80079a4:	4413      	add	r3, r2
 80079a6:	3360      	adds	r3, #96	; 0x60
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	461a      	mov	r2, r3
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f007 ffcf 	bl	800f950 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80079b2:	e081      	b.n	8007ab8 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	015a      	lsls	r2, r3, #5
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	4413      	add	r3, r2
 80079bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f003 0310 	and.w	r3, r3, #16
 80079c6:	2b10      	cmp	r3, #16
 80079c8:	d176      	bne.n	8007ab8 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	212c      	movs	r1, #44	; 0x2c
 80079d0:	fb01 f303 	mul.w	r3, r1, r3
 80079d4:	4413      	add	r3, r2
 80079d6:	333f      	adds	r3, #63	; 0x3f
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	2b03      	cmp	r3, #3
 80079dc:	d121      	bne.n	8007a22 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	212c      	movs	r1, #44	; 0x2c
 80079e4:	fb01 f303 	mul.w	r3, r1, r3
 80079e8:	4413      	add	r3, r2
 80079ea:	335c      	adds	r3, #92	; 0x5c
 80079ec:	2200      	movs	r2, #0
 80079ee:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	015a      	lsls	r2, r3, #5
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	4413      	add	r3, r2
 80079f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079fc:	68db      	ldr	r3, [r3, #12]
 80079fe:	68fa      	ldr	r2, [r7, #12]
 8007a00:	0151      	lsls	r1, r2, #5
 8007a02:	693a      	ldr	r2, [r7, #16]
 8007a04:	440a      	add	r2, r1
 8007a06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a0a:	f043 0302 	orr.w	r3, r3, #2
 8007a0e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	68fa      	ldr	r2, [r7, #12]
 8007a16:	b2d2      	uxtb	r2, r2
 8007a18:	4611      	mov	r1, r2
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f005 fddb 	bl	800d5d6 <USB_HC_Halt>
 8007a20:	e041      	b.n	8007aa6 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	212c      	movs	r1, #44	; 0x2c
 8007a28:	fb01 f303 	mul.w	r3, r1, r3
 8007a2c:	4413      	add	r3, r2
 8007a2e:	333f      	adds	r3, #63	; 0x3f
 8007a30:	781b      	ldrb	r3, [r3, #0]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d009      	beq.n	8007a4a <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	212c      	movs	r1, #44	; 0x2c
 8007a3c:	fb01 f303 	mul.w	r3, r1, r3
 8007a40:	4413      	add	r3, r2
 8007a42:	333f      	adds	r3, #63	; 0x3f
 8007a44:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007a46:	2b02      	cmp	r3, #2
 8007a48:	d12d      	bne.n	8007aa6 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	212c      	movs	r1, #44	; 0x2c
 8007a50:	fb01 f303 	mul.w	r3, r1, r3
 8007a54:	4413      	add	r3, r2
 8007a56:	335c      	adds	r3, #92	; 0x5c
 8007a58:	2200      	movs	r2, #0
 8007a5a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	691b      	ldr	r3, [r3, #16]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d120      	bne.n	8007aa6 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	212c      	movs	r1, #44	; 0x2c
 8007a6a:	fb01 f303 	mul.w	r3, r1, r3
 8007a6e:	4413      	add	r3, r2
 8007a70:	3361      	adds	r3, #97	; 0x61
 8007a72:	2203      	movs	r2, #3
 8007a74:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	015a      	lsls	r2, r3, #5
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a82:	68db      	ldr	r3, [r3, #12]
 8007a84:	68fa      	ldr	r2, [r7, #12]
 8007a86:	0151      	lsls	r1, r2, #5
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	440a      	add	r2, r1
 8007a8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a90:	f043 0302 	orr.w	r3, r3, #2
 8007a94:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	68fa      	ldr	r2, [r7, #12]
 8007a9c:	b2d2      	uxtb	r2, r2
 8007a9e:	4611      	mov	r1, r2
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f005 fd98 	bl	800d5d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	015a      	lsls	r2, r3, #5
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	4413      	add	r3, r2
 8007aae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ab2:	461a      	mov	r2, r3
 8007ab4:	2310      	movs	r3, #16
 8007ab6:	6093      	str	r3, [r2, #8]
}
 8007ab8:	bf00      	nop
 8007aba:	3718      	adds	r7, #24
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}

08007ac0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b088      	sub	sp, #32
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	460b      	mov	r3, r1
 8007aca:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ad2:	69fb      	ldr	r3, [r7, #28]
 8007ad4:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8007ad6:	78fb      	ldrb	r3, [r7, #3]
 8007ad8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	015a      	lsls	r2, r3, #5
 8007ade:	69bb      	ldr	r3, [r7, #24]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	f003 0304 	and.w	r3, r3, #4
 8007aec:	2b04      	cmp	r3, #4
 8007aee:	d119      	bne.n	8007b24 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	015a      	lsls	r2, r3, #5
 8007af4:	69bb      	ldr	r3, [r7, #24]
 8007af6:	4413      	add	r3, r2
 8007af8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007afc:	461a      	mov	r2, r3
 8007afe:	2304      	movs	r3, #4
 8007b00:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	015a      	lsls	r2, r3, #5
 8007b06:	69bb      	ldr	r3, [r7, #24]
 8007b08:	4413      	add	r3, r2
 8007b0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b0e:	68db      	ldr	r3, [r3, #12]
 8007b10:	697a      	ldr	r2, [r7, #20]
 8007b12:	0151      	lsls	r1, r2, #5
 8007b14:	69ba      	ldr	r2, [r7, #24]
 8007b16:	440a      	add	r2, r1
 8007b18:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007b1c:	f043 0302 	orr.w	r3, r3, #2
 8007b20:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8007b22:	e3c6      	b.n	80082b2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	015a      	lsls	r2, r3, #5
 8007b28:	69bb      	ldr	r3, [r7, #24]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	f003 0320 	and.w	r3, r3, #32
 8007b36:	2b20      	cmp	r3, #32
 8007b38:	d13e      	bne.n	8007bb8 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	015a      	lsls	r2, r3, #5
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	4413      	add	r3, r2
 8007b42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b46:	461a      	mov	r2, r3
 8007b48:	2320      	movs	r3, #32
 8007b4a:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8007b4c:	687a      	ldr	r2, [r7, #4]
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	212c      	movs	r1, #44	; 0x2c
 8007b52:	fb01 f303 	mul.w	r3, r1, r3
 8007b56:	4413      	add	r3, r2
 8007b58:	333d      	adds	r3, #61	; 0x3d
 8007b5a:	781b      	ldrb	r3, [r3, #0]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	f040 83a8 	bne.w	80082b2 <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	212c      	movs	r1, #44	; 0x2c
 8007b68:	fb01 f303 	mul.w	r3, r1, r3
 8007b6c:	4413      	add	r3, r2
 8007b6e:	333d      	adds	r3, #61	; 0x3d
 8007b70:	2200      	movs	r2, #0
 8007b72:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	212c      	movs	r1, #44	; 0x2c
 8007b7a:	fb01 f303 	mul.w	r3, r1, r3
 8007b7e:	4413      	add	r3, r2
 8007b80:	3360      	adds	r3, #96	; 0x60
 8007b82:	2202      	movs	r2, #2
 8007b84:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	015a      	lsls	r2, r3, #5
 8007b8a:	69bb      	ldr	r3, [r7, #24]
 8007b8c:	4413      	add	r3, r2
 8007b8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b92:	68db      	ldr	r3, [r3, #12]
 8007b94:	697a      	ldr	r2, [r7, #20]
 8007b96:	0151      	lsls	r1, r2, #5
 8007b98:	69ba      	ldr	r2, [r7, #24]
 8007b9a:	440a      	add	r2, r1
 8007b9c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007ba0:	f043 0302 	orr.w	r3, r3, #2
 8007ba4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	697a      	ldr	r2, [r7, #20]
 8007bac:	b2d2      	uxtb	r2, r2
 8007bae:	4611      	mov	r1, r2
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f005 fd10 	bl	800d5d6 <USB_HC_Halt>
}
 8007bb6:	e37c      	b.n	80082b2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	015a      	lsls	r2, r3, #5
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	4413      	add	r3, r2
 8007bc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007bca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007bce:	d122      	bne.n	8007c16 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	015a      	lsls	r2, r3, #5
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	4413      	add	r3, r2
 8007bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bdc:	68db      	ldr	r3, [r3, #12]
 8007bde:	697a      	ldr	r2, [r7, #20]
 8007be0:	0151      	lsls	r1, r2, #5
 8007be2:	69ba      	ldr	r2, [r7, #24]
 8007be4:	440a      	add	r2, r1
 8007be6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007bea:	f043 0302 	orr.w	r3, r3, #2
 8007bee:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	697a      	ldr	r2, [r7, #20]
 8007bf6:	b2d2      	uxtb	r2, r2
 8007bf8:	4611      	mov	r1, r2
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f005 fceb 	bl	800d5d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	015a      	lsls	r2, r3, #5
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	4413      	add	r3, r2
 8007c08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c12:	6093      	str	r3, [r2, #8]
}
 8007c14:	e34d      	b.n	80082b2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	015a      	lsls	r2, r3, #5
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f003 0301 	and.w	r3, r3, #1
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d150      	bne.n	8007cce <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	212c      	movs	r1, #44	; 0x2c
 8007c32:	fb01 f303 	mul.w	r3, r1, r3
 8007c36:	4413      	add	r3, r2
 8007c38:	335c      	adds	r3, #92	; 0x5c
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	015a      	lsls	r2, r3, #5
 8007c42:	69bb      	ldr	r3, [r7, #24]
 8007c44:	4413      	add	r3, r2
 8007c46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c50:	2b40      	cmp	r3, #64	; 0x40
 8007c52:	d111      	bne.n	8007c78 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	212c      	movs	r1, #44	; 0x2c
 8007c5a:	fb01 f303 	mul.w	r3, r1, r3
 8007c5e:	4413      	add	r3, r2
 8007c60:	333d      	adds	r3, #61	; 0x3d
 8007c62:	2201      	movs	r2, #1
 8007c64:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	015a      	lsls	r2, r3, #5
 8007c6a:	69bb      	ldr	r3, [r7, #24]
 8007c6c:	4413      	add	r3, r2
 8007c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c72:	461a      	mov	r2, r3
 8007c74:	2340      	movs	r3, #64	; 0x40
 8007c76:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	015a      	lsls	r2, r3, #5
 8007c7c:	69bb      	ldr	r3, [r7, #24]
 8007c7e:	4413      	add	r3, r2
 8007c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	697a      	ldr	r2, [r7, #20]
 8007c88:	0151      	lsls	r1, r2, #5
 8007c8a:	69ba      	ldr	r2, [r7, #24]
 8007c8c:	440a      	add	r2, r1
 8007c8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007c92:	f043 0302 	orr.w	r3, r3, #2
 8007c96:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	697a      	ldr	r2, [r7, #20]
 8007c9e:	b2d2      	uxtb	r2, r2
 8007ca0:	4611      	mov	r1, r2
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f005 fc97 	bl	800d5d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	015a      	lsls	r2, r3, #5
 8007cac:	69bb      	ldr	r3, [r7, #24]
 8007cae:	4413      	add	r3, r2
 8007cb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8007cba:	687a      	ldr	r2, [r7, #4]
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	212c      	movs	r1, #44	; 0x2c
 8007cc0:	fb01 f303 	mul.w	r3, r1, r3
 8007cc4:	4413      	add	r3, r2
 8007cc6:	3361      	adds	r3, #97	; 0x61
 8007cc8:	2201      	movs	r2, #1
 8007cca:	701a      	strb	r2, [r3, #0]
}
 8007ccc:	e2f1      	b.n	80082b2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	015a      	lsls	r2, r3, #5
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	4413      	add	r3, r2
 8007cd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ce0:	2b40      	cmp	r3, #64	; 0x40
 8007ce2:	d13c      	bne.n	8007d5e <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8007ce4:	687a      	ldr	r2, [r7, #4]
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	212c      	movs	r1, #44	; 0x2c
 8007cea:	fb01 f303 	mul.w	r3, r1, r3
 8007cee:	4413      	add	r3, r2
 8007cf0:	3361      	adds	r3, #97	; 0x61
 8007cf2:	2204      	movs	r2, #4
 8007cf4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	212c      	movs	r1, #44	; 0x2c
 8007cfc:	fb01 f303 	mul.w	r3, r1, r3
 8007d00:	4413      	add	r3, r2
 8007d02:	333d      	adds	r3, #61	; 0x3d
 8007d04:	2201      	movs	r2, #1
 8007d06:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	212c      	movs	r1, #44	; 0x2c
 8007d0e:	fb01 f303 	mul.w	r3, r1, r3
 8007d12:	4413      	add	r3, r2
 8007d14:	335c      	adds	r3, #92	; 0x5c
 8007d16:	2200      	movs	r2, #0
 8007d18:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	015a      	lsls	r2, r3, #5
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	4413      	add	r3, r2
 8007d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	697a      	ldr	r2, [r7, #20]
 8007d2a:	0151      	lsls	r1, r2, #5
 8007d2c:	69ba      	ldr	r2, [r7, #24]
 8007d2e:	440a      	add	r2, r1
 8007d30:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007d34:	f043 0302 	orr.w	r3, r3, #2
 8007d38:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	697a      	ldr	r2, [r7, #20]
 8007d40:	b2d2      	uxtb	r2, r2
 8007d42:	4611      	mov	r1, r2
 8007d44:	4618      	mov	r0, r3
 8007d46:	f005 fc46 	bl	800d5d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	015a      	lsls	r2, r3, #5
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	4413      	add	r3, r2
 8007d52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d56:	461a      	mov	r2, r3
 8007d58:	2340      	movs	r3, #64	; 0x40
 8007d5a:	6093      	str	r3, [r2, #8]
}
 8007d5c:	e2a9      	b.n	80082b2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	015a      	lsls	r2, r3, #5
 8007d62:	69bb      	ldr	r3, [r7, #24]
 8007d64:	4413      	add	r3, r2
 8007d66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	f003 0308 	and.w	r3, r3, #8
 8007d70:	2b08      	cmp	r3, #8
 8007d72:	d12a      	bne.n	8007dca <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	015a      	lsls	r2, r3, #5
 8007d78:	69bb      	ldr	r3, [r7, #24]
 8007d7a:	4413      	add	r3, r2
 8007d7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d80:	461a      	mov	r2, r3
 8007d82:	2308      	movs	r3, #8
 8007d84:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	015a      	lsls	r2, r3, #5
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	4413      	add	r3, r2
 8007d8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d92:	68db      	ldr	r3, [r3, #12]
 8007d94:	697a      	ldr	r2, [r7, #20]
 8007d96:	0151      	lsls	r1, r2, #5
 8007d98:	69ba      	ldr	r2, [r7, #24]
 8007d9a:	440a      	add	r2, r1
 8007d9c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007da0:	f043 0302 	orr.w	r3, r3, #2
 8007da4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	697a      	ldr	r2, [r7, #20]
 8007dac:	b2d2      	uxtb	r2, r2
 8007dae:	4611      	mov	r1, r2
 8007db0:	4618      	mov	r0, r3
 8007db2:	f005 fc10 	bl	800d5d6 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	212c      	movs	r1, #44	; 0x2c
 8007dbc:	fb01 f303 	mul.w	r3, r1, r3
 8007dc0:	4413      	add	r3, r2
 8007dc2:	3361      	adds	r3, #97	; 0x61
 8007dc4:	2205      	movs	r2, #5
 8007dc6:	701a      	strb	r2, [r3, #0]
}
 8007dc8:	e273      	b.n	80082b2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	015a      	lsls	r2, r3, #5
 8007dce:	69bb      	ldr	r3, [r7, #24]
 8007dd0:	4413      	add	r3, r2
 8007dd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	f003 0310 	and.w	r3, r3, #16
 8007ddc:	2b10      	cmp	r3, #16
 8007dde:	d150      	bne.n	8007e82 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	212c      	movs	r1, #44	; 0x2c
 8007de6:	fb01 f303 	mul.w	r3, r1, r3
 8007dea:	4413      	add	r3, r2
 8007dec:	335c      	adds	r3, #92	; 0x5c
 8007dee:	2200      	movs	r2, #0
 8007df0:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	212c      	movs	r1, #44	; 0x2c
 8007df8:	fb01 f303 	mul.w	r3, r1, r3
 8007dfc:	4413      	add	r3, r2
 8007dfe:	3361      	adds	r3, #97	; 0x61
 8007e00:	2203      	movs	r2, #3
 8007e02:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	212c      	movs	r1, #44	; 0x2c
 8007e0a:	fb01 f303 	mul.w	r3, r1, r3
 8007e0e:	4413      	add	r3, r2
 8007e10:	333d      	adds	r3, #61	; 0x3d
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d112      	bne.n	8007e3e <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	212c      	movs	r1, #44	; 0x2c
 8007e1e:	fb01 f303 	mul.w	r3, r1, r3
 8007e22:	4413      	add	r3, r2
 8007e24:	333c      	adds	r3, #60	; 0x3c
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d108      	bne.n	8007e3e <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	212c      	movs	r1, #44	; 0x2c
 8007e32:	fb01 f303 	mul.w	r3, r1, r3
 8007e36:	4413      	add	r3, r2
 8007e38:	333d      	adds	r3, #61	; 0x3d
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	015a      	lsls	r2, r3, #5
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	4413      	add	r3, r2
 8007e46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e4a:	68db      	ldr	r3, [r3, #12]
 8007e4c:	697a      	ldr	r2, [r7, #20]
 8007e4e:	0151      	lsls	r1, r2, #5
 8007e50:	69ba      	ldr	r2, [r7, #24]
 8007e52:	440a      	add	r2, r1
 8007e54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e58:	f043 0302 	orr.w	r3, r3, #2
 8007e5c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	697a      	ldr	r2, [r7, #20]
 8007e64:	b2d2      	uxtb	r2, r2
 8007e66:	4611      	mov	r1, r2
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f005 fbb4 	bl	800d5d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	015a      	lsls	r2, r3, #5
 8007e72:	69bb      	ldr	r3, [r7, #24]
 8007e74:	4413      	add	r3, r2
 8007e76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	2310      	movs	r3, #16
 8007e7e:	6093      	str	r3, [r2, #8]
}
 8007e80:	e217      	b.n	80082b2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	015a      	lsls	r2, r3, #5
 8007e86:	69bb      	ldr	r3, [r7, #24]
 8007e88:	4413      	add	r3, r2
 8007e8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e94:	2b80      	cmp	r3, #128	; 0x80
 8007e96:	d174      	bne.n	8007f82 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	691b      	ldr	r3, [r3, #16]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d121      	bne.n	8007ee4 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	212c      	movs	r1, #44	; 0x2c
 8007ea6:	fb01 f303 	mul.w	r3, r1, r3
 8007eaa:	4413      	add	r3, r2
 8007eac:	3361      	adds	r3, #97	; 0x61
 8007eae:	2206      	movs	r2, #6
 8007eb0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	015a      	lsls	r2, r3, #5
 8007eb6:	69bb      	ldr	r3, [r7, #24]
 8007eb8:	4413      	add	r3, r2
 8007eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	697a      	ldr	r2, [r7, #20]
 8007ec2:	0151      	lsls	r1, r2, #5
 8007ec4:	69ba      	ldr	r2, [r7, #24]
 8007ec6:	440a      	add	r2, r1
 8007ec8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007ecc:	f043 0302 	orr.w	r3, r3, #2
 8007ed0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	697a      	ldr	r2, [r7, #20]
 8007ed8:	b2d2      	uxtb	r2, r2
 8007eda:	4611      	mov	r1, r2
 8007edc:	4618      	mov	r0, r3
 8007ede:	f005 fb7a 	bl	800d5d6 <USB_HC_Halt>
 8007ee2:	e044      	b.n	8007f6e <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	212c      	movs	r1, #44	; 0x2c
 8007eea:	fb01 f303 	mul.w	r3, r1, r3
 8007eee:	4413      	add	r3, r2
 8007ef0:	335c      	adds	r3, #92	; 0x5c
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	1c5a      	adds	r2, r3, #1
 8007ef6:	6879      	ldr	r1, [r7, #4]
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	202c      	movs	r0, #44	; 0x2c
 8007efc:	fb00 f303 	mul.w	r3, r0, r3
 8007f00:	440b      	add	r3, r1
 8007f02:	335c      	adds	r3, #92	; 0x5c
 8007f04:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007f06:	687a      	ldr	r2, [r7, #4]
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	212c      	movs	r1, #44	; 0x2c
 8007f0c:	fb01 f303 	mul.w	r3, r1, r3
 8007f10:	4413      	add	r3, r2
 8007f12:	335c      	adds	r3, #92	; 0x5c
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2b02      	cmp	r3, #2
 8007f18:	d920      	bls.n	8007f5c <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	212c      	movs	r1, #44	; 0x2c
 8007f20:	fb01 f303 	mul.w	r3, r1, r3
 8007f24:	4413      	add	r3, r2
 8007f26:	335c      	adds	r3, #92	; 0x5c
 8007f28:	2200      	movs	r2, #0
 8007f2a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	212c      	movs	r1, #44	; 0x2c
 8007f32:	fb01 f303 	mul.w	r3, r1, r3
 8007f36:	4413      	add	r3, r2
 8007f38:	3360      	adds	r3, #96	; 0x60
 8007f3a:	2204      	movs	r2, #4
 8007f3c:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	b2d9      	uxtb	r1, r3
 8007f42:	687a      	ldr	r2, [r7, #4]
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	202c      	movs	r0, #44	; 0x2c
 8007f48:	fb00 f303 	mul.w	r3, r0, r3
 8007f4c:	4413      	add	r3, r2
 8007f4e:	3360      	adds	r3, #96	; 0x60
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	461a      	mov	r2, r3
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f007 fcfb 	bl	800f950 <HAL_HCD_HC_NotifyURBChange_Callback>
 8007f5a:	e008      	b.n	8007f6e <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	212c      	movs	r1, #44	; 0x2c
 8007f62:	fb01 f303 	mul.w	r3, r1, r3
 8007f66:	4413      	add	r3, r2
 8007f68:	3360      	adds	r3, #96	; 0x60
 8007f6a:	2202      	movs	r2, #2
 8007f6c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	015a      	lsls	r2, r3, #5
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	4413      	add	r3, r2
 8007f76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	2380      	movs	r3, #128	; 0x80
 8007f7e:	6093      	str	r3, [r2, #8]
}
 8007f80:	e197      	b.n	80082b2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8007f82:	697b      	ldr	r3, [r7, #20]
 8007f84:	015a      	lsls	r2, r3, #5
 8007f86:	69bb      	ldr	r3, [r7, #24]
 8007f88:	4413      	add	r3, r2
 8007f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f8e:	689b      	ldr	r3, [r3, #8]
 8007f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f98:	d134      	bne.n	8008004 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	015a      	lsls	r2, r3, #5
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	4413      	add	r3, r2
 8007fa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	697a      	ldr	r2, [r7, #20]
 8007faa:	0151      	lsls	r1, r2, #5
 8007fac:	69ba      	ldr	r2, [r7, #24]
 8007fae:	440a      	add	r2, r1
 8007fb0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007fb4:	f043 0302 	orr.w	r3, r3, #2
 8007fb8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	697a      	ldr	r2, [r7, #20]
 8007fc0:	b2d2      	uxtb	r2, r2
 8007fc2:	4611      	mov	r1, r2
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f005 fb06 	bl	800d5d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	015a      	lsls	r2, r3, #5
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	4413      	add	r3, r2
 8007fd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	2310      	movs	r3, #16
 8007fda:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	015a      	lsls	r2, r3, #5
 8007fe0:	69bb      	ldr	r3, [r7, #24]
 8007fe2:	4413      	add	r3, r2
 8007fe4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fe8:	461a      	mov	r2, r3
 8007fea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fee:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	212c      	movs	r1, #44	; 0x2c
 8007ff6:	fb01 f303 	mul.w	r3, r1, r3
 8007ffa:	4413      	add	r3, r2
 8007ffc:	3361      	adds	r3, #97	; 0x61
 8007ffe:	2208      	movs	r2, #8
 8008000:	701a      	strb	r2, [r3, #0]
}
 8008002:	e156      	b.n	80082b2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	015a      	lsls	r2, r3, #5
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	4413      	add	r3, r2
 800800c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	f003 0302 	and.w	r3, r3, #2
 8008016:	2b02      	cmp	r3, #2
 8008018:	f040 814b 	bne.w	80082b2 <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	015a      	lsls	r2, r3, #5
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	4413      	add	r3, r2
 8008024:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008028:	68db      	ldr	r3, [r3, #12]
 800802a:	697a      	ldr	r2, [r7, #20]
 800802c:	0151      	lsls	r1, r2, #5
 800802e:	69ba      	ldr	r2, [r7, #24]
 8008030:	440a      	add	r2, r1
 8008032:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008036:	f023 0302 	bic.w	r3, r3, #2
 800803a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	212c      	movs	r1, #44	; 0x2c
 8008042:	fb01 f303 	mul.w	r3, r1, r3
 8008046:	4413      	add	r3, r2
 8008048:	3361      	adds	r3, #97	; 0x61
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	2b01      	cmp	r3, #1
 800804e:	d179      	bne.n	8008144 <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	212c      	movs	r1, #44	; 0x2c
 8008056:	fb01 f303 	mul.w	r3, r1, r3
 800805a:	4413      	add	r3, r2
 800805c:	3360      	adds	r3, #96	; 0x60
 800805e:	2201      	movs	r2, #1
 8008060:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	212c      	movs	r1, #44	; 0x2c
 8008068:	fb01 f303 	mul.w	r3, r1, r3
 800806c:	4413      	add	r3, r2
 800806e:	333f      	adds	r3, #63	; 0x3f
 8008070:	781b      	ldrb	r3, [r3, #0]
 8008072:	2b02      	cmp	r3, #2
 8008074:	d00a      	beq.n	800808c <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	212c      	movs	r1, #44	; 0x2c
 800807c:	fb01 f303 	mul.w	r3, r1, r3
 8008080:	4413      	add	r3, r2
 8008082:	333f      	adds	r3, #63	; 0x3f
 8008084:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8008086:	2b03      	cmp	r3, #3
 8008088:	f040 80fc 	bne.w	8008284 <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	691b      	ldr	r3, [r3, #16]
 8008090:	2b01      	cmp	r3, #1
 8008092:	d142      	bne.n	800811a <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	212c      	movs	r1, #44	; 0x2c
 800809a:	fb01 f303 	mul.w	r3, r1, r3
 800809e:	4413      	add	r3, r2
 80080a0:	334c      	adds	r3, #76	; 0x4c
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f000 80ed 	beq.w	8008284 <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	212c      	movs	r1, #44	; 0x2c
 80080b0:	fb01 f303 	mul.w	r3, r1, r3
 80080b4:	4413      	add	r3, r2
 80080b6:	334c      	adds	r3, #76	; 0x4c
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	6879      	ldr	r1, [r7, #4]
 80080bc:	697a      	ldr	r2, [r7, #20]
 80080be:	202c      	movs	r0, #44	; 0x2c
 80080c0:	fb00 f202 	mul.w	r2, r0, r2
 80080c4:	440a      	add	r2, r1
 80080c6:	3240      	adds	r2, #64	; 0x40
 80080c8:	8812      	ldrh	r2, [r2, #0]
 80080ca:	4413      	add	r3, r2
 80080cc:	3b01      	subs	r3, #1
 80080ce:	6879      	ldr	r1, [r7, #4]
 80080d0:	697a      	ldr	r2, [r7, #20]
 80080d2:	202c      	movs	r0, #44	; 0x2c
 80080d4:	fb00 f202 	mul.w	r2, r0, r2
 80080d8:	440a      	add	r2, r1
 80080da:	3240      	adds	r2, #64	; 0x40
 80080dc:	8812      	ldrh	r2, [r2, #0]
 80080de:	fbb3 f3f2 	udiv	r3, r3, r2
 80080e2:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f003 0301 	and.w	r3, r3, #1
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	f000 80ca 	beq.w	8008284 <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	212c      	movs	r1, #44	; 0x2c
 80080f6:	fb01 f303 	mul.w	r3, r1, r3
 80080fa:	4413      	add	r3, r2
 80080fc:	3355      	adds	r3, #85	; 0x55
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	f083 0301 	eor.w	r3, r3, #1
 8008104:	b2d8      	uxtb	r0, r3
 8008106:	687a      	ldr	r2, [r7, #4]
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	212c      	movs	r1, #44	; 0x2c
 800810c:	fb01 f303 	mul.w	r3, r1, r3
 8008110:	4413      	add	r3, r2
 8008112:	3355      	adds	r3, #85	; 0x55
 8008114:	4602      	mov	r2, r0
 8008116:	701a      	strb	r2, [r3, #0]
 8008118:	e0b4      	b.n	8008284 <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	212c      	movs	r1, #44	; 0x2c
 8008120:	fb01 f303 	mul.w	r3, r1, r3
 8008124:	4413      	add	r3, r2
 8008126:	3355      	adds	r3, #85	; 0x55
 8008128:	781b      	ldrb	r3, [r3, #0]
 800812a:	f083 0301 	eor.w	r3, r3, #1
 800812e:	b2d8      	uxtb	r0, r3
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	212c      	movs	r1, #44	; 0x2c
 8008136:	fb01 f303 	mul.w	r3, r1, r3
 800813a:	4413      	add	r3, r2
 800813c:	3355      	adds	r3, #85	; 0x55
 800813e:	4602      	mov	r2, r0
 8008140:	701a      	strb	r2, [r3, #0]
 8008142:	e09f      	b.n	8008284 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	212c      	movs	r1, #44	; 0x2c
 800814a:	fb01 f303 	mul.w	r3, r1, r3
 800814e:	4413      	add	r3, r2
 8008150:	3361      	adds	r3, #97	; 0x61
 8008152:	781b      	ldrb	r3, [r3, #0]
 8008154:	2b03      	cmp	r3, #3
 8008156:	d109      	bne.n	800816c <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	212c      	movs	r1, #44	; 0x2c
 800815e:	fb01 f303 	mul.w	r3, r1, r3
 8008162:	4413      	add	r3, r2
 8008164:	3360      	adds	r3, #96	; 0x60
 8008166:	2202      	movs	r2, #2
 8008168:	701a      	strb	r2, [r3, #0]
 800816a:	e08b      	b.n	8008284 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	212c      	movs	r1, #44	; 0x2c
 8008172:	fb01 f303 	mul.w	r3, r1, r3
 8008176:	4413      	add	r3, r2
 8008178:	3361      	adds	r3, #97	; 0x61
 800817a:	781b      	ldrb	r3, [r3, #0]
 800817c:	2b04      	cmp	r3, #4
 800817e:	d109      	bne.n	8008194 <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8008180:	687a      	ldr	r2, [r7, #4]
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	212c      	movs	r1, #44	; 0x2c
 8008186:	fb01 f303 	mul.w	r3, r1, r3
 800818a:	4413      	add	r3, r2
 800818c:	3360      	adds	r3, #96	; 0x60
 800818e:	2202      	movs	r2, #2
 8008190:	701a      	strb	r2, [r3, #0]
 8008192:	e077      	b.n	8008284 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	212c      	movs	r1, #44	; 0x2c
 800819a:	fb01 f303 	mul.w	r3, r1, r3
 800819e:	4413      	add	r3, r2
 80081a0:	3361      	adds	r3, #97	; 0x61
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	2b05      	cmp	r3, #5
 80081a6:	d109      	bne.n	80081bc <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	212c      	movs	r1, #44	; 0x2c
 80081ae:	fb01 f303 	mul.w	r3, r1, r3
 80081b2:	4413      	add	r3, r2
 80081b4:	3360      	adds	r3, #96	; 0x60
 80081b6:	2205      	movs	r2, #5
 80081b8:	701a      	strb	r2, [r3, #0]
 80081ba:	e063      	b.n	8008284 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	212c      	movs	r1, #44	; 0x2c
 80081c2:	fb01 f303 	mul.w	r3, r1, r3
 80081c6:	4413      	add	r3, r2
 80081c8:	3361      	adds	r3, #97	; 0x61
 80081ca:	781b      	ldrb	r3, [r3, #0]
 80081cc:	2b06      	cmp	r3, #6
 80081ce:	d009      	beq.n	80081e4 <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	212c      	movs	r1, #44	; 0x2c
 80081d6:	fb01 f303 	mul.w	r3, r1, r3
 80081da:	4413      	add	r3, r2
 80081dc:	3361      	adds	r3, #97	; 0x61
 80081de:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80081e0:	2b08      	cmp	r3, #8
 80081e2:	d14f      	bne.n	8008284 <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	212c      	movs	r1, #44	; 0x2c
 80081ea:	fb01 f303 	mul.w	r3, r1, r3
 80081ee:	4413      	add	r3, r2
 80081f0:	335c      	adds	r3, #92	; 0x5c
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	1c5a      	adds	r2, r3, #1
 80081f6:	6879      	ldr	r1, [r7, #4]
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	202c      	movs	r0, #44	; 0x2c
 80081fc:	fb00 f303 	mul.w	r3, r0, r3
 8008200:	440b      	add	r3, r1
 8008202:	335c      	adds	r3, #92	; 0x5c
 8008204:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	212c      	movs	r1, #44	; 0x2c
 800820c:	fb01 f303 	mul.w	r3, r1, r3
 8008210:	4413      	add	r3, r2
 8008212:	335c      	adds	r3, #92	; 0x5c
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2b02      	cmp	r3, #2
 8008218:	d912      	bls.n	8008240 <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	212c      	movs	r1, #44	; 0x2c
 8008220:	fb01 f303 	mul.w	r3, r1, r3
 8008224:	4413      	add	r3, r2
 8008226:	335c      	adds	r3, #92	; 0x5c
 8008228:	2200      	movs	r2, #0
 800822a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800822c:	687a      	ldr	r2, [r7, #4]
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	212c      	movs	r1, #44	; 0x2c
 8008232:	fb01 f303 	mul.w	r3, r1, r3
 8008236:	4413      	add	r3, r2
 8008238:	3360      	adds	r3, #96	; 0x60
 800823a:	2204      	movs	r2, #4
 800823c:	701a      	strb	r2, [r3, #0]
 800823e:	e021      	b.n	8008284 <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	212c      	movs	r1, #44	; 0x2c
 8008246:	fb01 f303 	mul.w	r3, r1, r3
 800824a:	4413      	add	r3, r2
 800824c:	3360      	adds	r3, #96	; 0x60
 800824e:	2202      	movs	r2, #2
 8008250:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	015a      	lsls	r2, r3, #5
 8008256:	69bb      	ldr	r3, [r7, #24]
 8008258:	4413      	add	r3, r2
 800825a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008268:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800826a:	693b      	ldr	r3, [r7, #16]
 800826c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008270:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	015a      	lsls	r2, r3, #5
 8008276:	69bb      	ldr	r3, [r7, #24]
 8008278:	4413      	add	r3, r2
 800827a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800827e:	461a      	mov	r2, r3
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	015a      	lsls	r2, r3, #5
 8008288:	69bb      	ldr	r3, [r7, #24]
 800828a:	4413      	add	r3, r2
 800828c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008290:	461a      	mov	r2, r3
 8008292:	2302      	movs	r3, #2
 8008294:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	b2d9      	uxtb	r1, r3
 800829a:	687a      	ldr	r2, [r7, #4]
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	202c      	movs	r0, #44	; 0x2c
 80082a0:	fb00 f303 	mul.w	r3, r0, r3
 80082a4:	4413      	add	r3, r2
 80082a6:	3360      	adds	r3, #96	; 0x60
 80082a8:	781b      	ldrb	r3, [r3, #0]
 80082aa:	461a      	mov	r2, r3
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f007 fb4f 	bl	800f950 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80082b2:	bf00      	nop
 80082b4:	3720      	adds	r7, #32
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}

080082ba <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80082ba:	b580      	push	{r7, lr}
 80082bc:	b08a      	sub	sp, #40	; 0x28
 80082be:	af00      	add	r7, sp, #0
 80082c0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ca:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	6a1b      	ldr	r3, [r3, #32]
 80082d2:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80082d4:	69fb      	ldr	r3, [r7, #28]
 80082d6:	f003 030f 	and.w	r3, r3, #15
 80082da:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80082dc:	69fb      	ldr	r3, [r7, #28]
 80082de:	0c5b      	lsrs	r3, r3, #17
 80082e0:	f003 030f 	and.w	r3, r3, #15
 80082e4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80082e6:	69fb      	ldr	r3, [r7, #28]
 80082e8:	091b      	lsrs	r3, r3, #4
 80082ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80082ee:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	d004      	beq.n	8008300 <HCD_RXQLVL_IRQHandler+0x46>
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	2b05      	cmp	r3, #5
 80082fa:	f000 80a9 	beq.w	8008450 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80082fe:	e0aa      	b.n	8008456 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	2b00      	cmp	r3, #0
 8008304:	f000 80a6 	beq.w	8008454 <HCD_RXQLVL_IRQHandler+0x19a>
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	69bb      	ldr	r3, [r7, #24]
 800830c:	212c      	movs	r1, #44	; 0x2c
 800830e:	fb01 f303 	mul.w	r3, r1, r3
 8008312:	4413      	add	r3, r2
 8008314:	3344      	adds	r3, #68	; 0x44
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2b00      	cmp	r3, #0
 800831a:	f000 809b 	beq.w	8008454 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800831e:	687a      	ldr	r2, [r7, #4]
 8008320:	69bb      	ldr	r3, [r7, #24]
 8008322:	212c      	movs	r1, #44	; 0x2c
 8008324:	fb01 f303 	mul.w	r3, r1, r3
 8008328:	4413      	add	r3, r2
 800832a:	3350      	adds	r3, #80	; 0x50
 800832c:	681a      	ldr	r2, [r3, #0]
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	441a      	add	r2, r3
 8008332:	6879      	ldr	r1, [r7, #4]
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	202c      	movs	r0, #44	; 0x2c
 8008338:	fb00 f303 	mul.w	r3, r0, r3
 800833c:	440b      	add	r3, r1
 800833e:	334c      	adds	r3, #76	; 0x4c
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	429a      	cmp	r2, r3
 8008344:	d87a      	bhi.n	800843c <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6818      	ldr	r0, [r3, #0]
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	69bb      	ldr	r3, [r7, #24]
 800834e:	212c      	movs	r1, #44	; 0x2c
 8008350:	fb01 f303 	mul.w	r3, r1, r3
 8008354:	4413      	add	r3, r2
 8008356:	3344      	adds	r3, #68	; 0x44
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	693a      	ldr	r2, [r7, #16]
 800835c:	b292      	uxth	r2, r2
 800835e:	4619      	mov	r1, r3
 8008360:	f004 fcd7 	bl	800cd12 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	212c      	movs	r1, #44	; 0x2c
 800836a:	fb01 f303 	mul.w	r3, r1, r3
 800836e:	4413      	add	r3, r2
 8008370:	3344      	adds	r3, #68	; 0x44
 8008372:	681a      	ldr	r2, [r3, #0]
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	441a      	add	r2, r3
 8008378:	6879      	ldr	r1, [r7, #4]
 800837a:	69bb      	ldr	r3, [r7, #24]
 800837c:	202c      	movs	r0, #44	; 0x2c
 800837e:	fb00 f303 	mul.w	r3, r0, r3
 8008382:	440b      	add	r3, r1
 8008384:	3344      	adds	r3, #68	; 0x44
 8008386:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8008388:	687a      	ldr	r2, [r7, #4]
 800838a:	69bb      	ldr	r3, [r7, #24]
 800838c:	212c      	movs	r1, #44	; 0x2c
 800838e:	fb01 f303 	mul.w	r3, r1, r3
 8008392:	4413      	add	r3, r2
 8008394:	3350      	adds	r3, #80	; 0x50
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	441a      	add	r2, r3
 800839c:	6879      	ldr	r1, [r7, #4]
 800839e:	69bb      	ldr	r3, [r7, #24]
 80083a0:	202c      	movs	r0, #44	; 0x2c
 80083a2:	fb00 f303 	mul.w	r3, r0, r3
 80083a6:	440b      	add	r3, r1
 80083a8:	3350      	adds	r3, #80	; 0x50
 80083aa:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80083ac:	69bb      	ldr	r3, [r7, #24]
 80083ae:	015a      	lsls	r2, r3, #5
 80083b0:	6a3b      	ldr	r3, [r7, #32]
 80083b2:	4413      	add	r3, r2
 80083b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083b8:	691b      	ldr	r3, [r3, #16]
 80083ba:	0cdb      	lsrs	r3, r3, #19
 80083bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80083c0:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80083c2:	687a      	ldr	r2, [r7, #4]
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	212c      	movs	r1, #44	; 0x2c
 80083c8:	fb01 f303 	mul.w	r3, r1, r3
 80083cc:	4413      	add	r3, r2
 80083ce:	3340      	adds	r3, #64	; 0x40
 80083d0:	881b      	ldrh	r3, [r3, #0]
 80083d2:	461a      	mov	r2, r3
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d13c      	bne.n	8008454 <HCD_RXQLVL_IRQHandler+0x19a>
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d039      	beq.n	8008454 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80083e0:	69bb      	ldr	r3, [r7, #24]
 80083e2:	015a      	lsls	r2, r3, #5
 80083e4:	6a3b      	ldr	r3, [r7, #32]
 80083e6:	4413      	add	r3, r2
 80083e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80083f6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80083fe:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008400:	69bb      	ldr	r3, [r7, #24]
 8008402:	015a      	lsls	r2, r3, #5
 8008404:	6a3b      	ldr	r3, [r7, #32]
 8008406:	4413      	add	r3, r2
 8008408:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800840c:	461a      	mov	r2, r3
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8008412:	687a      	ldr	r2, [r7, #4]
 8008414:	69bb      	ldr	r3, [r7, #24]
 8008416:	212c      	movs	r1, #44	; 0x2c
 8008418:	fb01 f303 	mul.w	r3, r1, r3
 800841c:	4413      	add	r3, r2
 800841e:	3354      	adds	r3, #84	; 0x54
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	f083 0301 	eor.w	r3, r3, #1
 8008426:	b2d8      	uxtb	r0, r3
 8008428:	687a      	ldr	r2, [r7, #4]
 800842a:	69bb      	ldr	r3, [r7, #24]
 800842c:	212c      	movs	r1, #44	; 0x2c
 800842e:	fb01 f303 	mul.w	r3, r1, r3
 8008432:	4413      	add	r3, r2
 8008434:	3354      	adds	r3, #84	; 0x54
 8008436:	4602      	mov	r2, r0
 8008438:	701a      	strb	r2, [r3, #0]
      break;
 800843a:	e00b      	b.n	8008454 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 800843c:	687a      	ldr	r2, [r7, #4]
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	212c      	movs	r1, #44	; 0x2c
 8008442:	fb01 f303 	mul.w	r3, r1, r3
 8008446:	4413      	add	r3, r2
 8008448:	3360      	adds	r3, #96	; 0x60
 800844a:	2204      	movs	r2, #4
 800844c:	701a      	strb	r2, [r3, #0]
      break;
 800844e:	e001      	b.n	8008454 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8008450:	bf00      	nop
 8008452:	e000      	b.n	8008456 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8008454:	bf00      	nop
  }
}
 8008456:	bf00      	nop
 8008458:	3728      	adds	r7, #40	; 0x28
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800845e:	b580      	push	{r7, lr}
 8008460:	b086      	sub	sp, #24
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800848a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f003 0302 	and.w	r3, r3, #2
 8008492:	2b02      	cmp	r3, #2
 8008494:	d10b      	bne.n	80084ae <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f003 0301 	and.w	r3, r3, #1
 800849c:	2b01      	cmp	r3, #1
 800849e:	d102      	bne.n	80084a6 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f007 fa39 	bl	800f918 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	f043 0302 	orr.w	r3, r3, #2
 80084ac:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	f003 0308 	and.w	r3, r3, #8
 80084b4:	2b08      	cmp	r3, #8
 80084b6:	d132      	bne.n	800851e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	f043 0308 	orr.w	r3, r3, #8
 80084be:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f003 0304 	and.w	r3, r3, #4
 80084c6:	2b04      	cmp	r3, #4
 80084c8:	d126      	bne.n	8008518 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	699b      	ldr	r3, [r3, #24]
 80084ce:	2b02      	cmp	r3, #2
 80084d0:	d113      	bne.n	80084fa <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80084d8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80084dc:	d106      	bne.n	80084ec <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2102      	movs	r1, #2
 80084e4:	4618      	mov	r0, r3
 80084e6:	f004 fd4f 	bl	800cf88 <USB_InitFSLSPClkSel>
 80084ea:	e011      	b.n	8008510 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	2101      	movs	r1, #1
 80084f2:	4618      	mov	r0, r3
 80084f4:	f004 fd48 	bl	800cf88 <USB_InitFSLSPClkSel>
 80084f8:	e00a      	b.n	8008510 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	68db      	ldr	r3, [r3, #12]
 80084fe:	2b01      	cmp	r3, #1
 8008500:	d106      	bne.n	8008510 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008508:	461a      	mov	r2, r3
 800850a:	f64e 2360 	movw	r3, #60000	; 0xea60
 800850e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f007 fa2b 	bl	800f96c <HAL_HCD_PortEnabled_Callback>
 8008516:	e002      	b.n	800851e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f007 fa35 	bl	800f988 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f003 0320 	and.w	r3, r3, #32
 8008524:	2b20      	cmp	r3, #32
 8008526:	d103      	bne.n	8008530 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	f043 0320 	orr.w	r3, r3, #32
 800852e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008536:	461a      	mov	r2, r3
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	6013      	str	r3, [r2, #0]
}
 800853c:	bf00      	nop
 800853e:	3718      	adds	r7, #24
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b084      	sub	sp, #16
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d101      	bne.n	8008556 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008552:	2301      	movs	r3, #1
 8008554:	e12b      	b.n	80087ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800855c:	b2db      	uxtb	r3, r3
 800855e:	2b00      	cmp	r3, #0
 8008560:	d106      	bne.n	8008570 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f7f9 fb76 	bl	8001c5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2224      	movs	r2, #36	; 0x24
 8008574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f022 0201 	bic.w	r2, r2, #1
 8008586:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008596:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80085a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80085a8:	f002 fcec 	bl	800af84 <HAL_RCC_GetPCLK1Freq>
 80085ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	4a81      	ldr	r2, [pc, #516]	; (80087b8 <HAL_I2C_Init+0x274>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d807      	bhi.n	80085c8 <HAL_I2C_Init+0x84>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	4a80      	ldr	r2, [pc, #512]	; (80087bc <HAL_I2C_Init+0x278>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	bf94      	ite	ls
 80085c0:	2301      	movls	r3, #1
 80085c2:	2300      	movhi	r3, #0
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	e006      	b.n	80085d6 <HAL_I2C_Init+0x92>
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	4a7d      	ldr	r2, [pc, #500]	; (80087c0 <HAL_I2C_Init+0x27c>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	bf94      	ite	ls
 80085d0:	2301      	movls	r3, #1
 80085d2:	2300      	movhi	r3, #0
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d001      	beq.n	80085de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80085da:	2301      	movs	r3, #1
 80085dc:	e0e7      	b.n	80087ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	4a78      	ldr	r2, [pc, #480]	; (80087c4 <HAL_I2C_Init+0x280>)
 80085e2:	fba2 2303 	umull	r2, r3, r2, r3
 80085e6:	0c9b      	lsrs	r3, r3, #18
 80085e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	68ba      	ldr	r2, [r7, #8]
 80085fa:	430a      	orrs	r2, r1
 80085fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	6a1b      	ldr	r3, [r3, #32]
 8008604:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	4a6a      	ldr	r2, [pc, #424]	; (80087b8 <HAL_I2C_Init+0x274>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d802      	bhi.n	8008618 <HAL_I2C_Init+0xd4>
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	3301      	adds	r3, #1
 8008616:	e009      	b.n	800862c <HAL_I2C_Init+0xe8>
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800861e:	fb02 f303 	mul.w	r3, r2, r3
 8008622:	4a69      	ldr	r2, [pc, #420]	; (80087c8 <HAL_I2C_Init+0x284>)
 8008624:	fba2 2303 	umull	r2, r3, r2, r3
 8008628:	099b      	lsrs	r3, r3, #6
 800862a:	3301      	adds	r3, #1
 800862c:	687a      	ldr	r2, [r7, #4]
 800862e:	6812      	ldr	r2, [r2, #0]
 8008630:	430b      	orrs	r3, r1
 8008632:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	69db      	ldr	r3, [r3, #28]
 800863a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800863e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	495c      	ldr	r1, [pc, #368]	; (80087b8 <HAL_I2C_Init+0x274>)
 8008648:	428b      	cmp	r3, r1
 800864a:	d819      	bhi.n	8008680 <HAL_I2C_Init+0x13c>
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	1e59      	subs	r1, r3, #1
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	005b      	lsls	r3, r3, #1
 8008656:	fbb1 f3f3 	udiv	r3, r1, r3
 800865a:	1c59      	adds	r1, r3, #1
 800865c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008660:	400b      	ands	r3, r1
 8008662:	2b00      	cmp	r3, #0
 8008664:	d00a      	beq.n	800867c <HAL_I2C_Init+0x138>
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	1e59      	subs	r1, r3, #1
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	005b      	lsls	r3, r3, #1
 8008670:	fbb1 f3f3 	udiv	r3, r1, r3
 8008674:	3301      	adds	r3, #1
 8008676:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800867a:	e051      	b.n	8008720 <HAL_I2C_Init+0x1dc>
 800867c:	2304      	movs	r3, #4
 800867e:	e04f      	b.n	8008720 <HAL_I2C_Init+0x1dc>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	689b      	ldr	r3, [r3, #8]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d111      	bne.n	80086ac <HAL_I2C_Init+0x168>
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	1e58      	subs	r0, r3, #1
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6859      	ldr	r1, [r3, #4]
 8008690:	460b      	mov	r3, r1
 8008692:	005b      	lsls	r3, r3, #1
 8008694:	440b      	add	r3, r1
 8008696:	fbb0 f3f3 	udiv	r3, r0, r3
 800869a:	3301      	adds	r3, #1
 800869c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	bf0c      	ite	eq
 80086a4:	2301      	moveq	r3, #1
 80086a6:	2300      	movne	r3, #0
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	e012      	b.n	80086d2 <HAL_I2C_Init+0x18e>
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	1e58      	subs	r0, r3, #1
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6859      	ldr	r1, [r3, #4]
 80086b4:	460b      	mov	r3, r1
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	440b      	add	r3, r1
 80086ba:	0099      	lsls	r1, r3, #2
 80086bc:	440b      	add	r3, r1
 80086be:	fbb0 f3f3 	udiv	r3, r0, r3
 80086c2:	3301      	adds	r3, #1
 80086c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	bf0c      	ite	eq
 80086cc:	2301      	moveq	r3, #1
 80086ce:	2300      	movne	r3, #0
 80086d0:	b2db      	uxtb	r3, r3
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d001      	beq.n	80086da <HAL_I2C_Init+0x196>
 80086d6:	2301      	movs	r3, #1
 80086d8:	e022      	b.n	8008720 <HAL_I2C_Init+0x1dc>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	689b      	ldr	r3, [r3, #8]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d10e      	bne.n	8008700 <HAL_I2C_Init+0x1bc>
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	1e58      	subs	r0, r3, #1
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6859      	ldr	r1, [r3, #4]
 80086ea:	460b      	mov	r3, r1
 80086ec:	005b      	lsls	r3, r3, #1
 80086ee:	440b      	add	r3, r1
 80086f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80086f4:	3301      	adds	r3, #1
 80086f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086fe:	e00f      	b.n	8008720 <HAL_I2C_Init+0x1dc>
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	1e58      	subs	r0, r3, #1
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6859      	ldr	r1, [r3, #4]
 8008708:	460b      	mov	r3, r1
 800870a:	009b      	lsls	r3, r3, #2
 800870c:	440b      	add	r3, r1
 800870e:	0099      	lsls	r1, r3, #2
 8008710:	440b      	add	r3, r1
 8008712:	fbb0 f3f3 	udiv	r3, r0, r3
 8008716:	3301      	adds	r3, #1
 8008718:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800871c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008720:	6879      	ldr	r1, [r7, #4]
 8008722:	6809      	ldr	r1, [r1, #0]
 8008724:	4313      	orrs	r3, r2
 8008726:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	69da      	ldr	r2, [r3, #28]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6a1b      	ldr	r3, [r3, #32]
 800873a:	431a      	orrs	r2, r3
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	430a      	orrs	r2, r1
 8008742:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	689b      	ldr	r3, [r3, #8]
 800874a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800874e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	6911      	ldr	r1, [r2, #16]
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	68d2      	ldr	r2, [r2, #12]
 800875a:	4311      	orrs	r1, r2
 800875c:	687a      	ldr	r2, [r7, #4]
 800875e:	6812      	ldr	r2, [r2, #0]
 8008760:	430b      	orrs	r3, r1
 8008762:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	695a      	ldr	r2, [r3, #20]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	699b      	ldr	r3, [r3, #24]
 8008776:	431a      	orrs	r2, r3
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	430a      	orrs	r2, r1
 800877e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	681a      	ldr	r2, [r3, #0]
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f042 0201 	orr.w	r2, r2, #1
 800878e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2200      	movs	r2, #0
 8008794:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2220      	movs	r2, #32
 800879a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2200      	movs	r2, #0
 80087a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3710      	adds	r7, #16
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}
 80087b6:	bf00      	nop
 80087b8:	000186a0 	.word	0x000186a0
 80087bc:	001e847f 	.word	0x001e847f
 80087c0:	003d08ff 	.word	0x003d08ff
 80087c4:	431bde83 	.word	0x431bde83
 80087c8:	10624dd3 	.word	0x10624dd3

080087cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b088      	sub	sp, #32
 80087d0:	af02      	add	r7, sp, #8
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	607a      	str	r2, [r7, #4]
 80087d6:	461a      	mov	r2, r3
 80087d8:	460b      	mov	r3, r1
 80087da:	817b      	strh	r3, [r7, #10]
 80087dc:	4613      	mov	r3, r2
 80087de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80087e0:	f7fd fe0a 	bl	80063f8 <HAL_GetTick>
 80087e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087ec:	b2db      	uxtb	r3, r3
 80087ee:	2b20      	cmp	r3, #32
 80087f0:	f040 80e0 	bne.w	80089b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	9300      	str	r3, [sp, #0]
 80087f8:	2319      	movs	r3, #25
 80087fa:	2201      	movs	r2, #1
 80087fc:	4970      	ldr	r1, [pc, #448]	; (80089c0 <HAL_I2C_Master_Transmit+0x1f4>)
 80087fe:	68f8      	ldr	r0, [r7, #12]
 8008800:	f001 f8f6 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 8008804:	4603      	mov	r3, r0
 8008806:	2b00      	cmp	r3, #0
 8008808:	d001      	beq.n	800880e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800880a:	2302      	movs	r3, #2
 800880c:	e0d3      	b.n	80089b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008814:	2b01      	cmp	r3, #1
 8008816:	d101      	bne.n	800881c <HAL_I2C_Master_Transmit+0x50>
 8008818:	2302      	movs	r3, #2
 800881a:	e0cc      	b.n	80089b6 <HAL_I2C_Master_Transmit+0x1ea>
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2201      	movs	r2, #1
 8008820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f003 0301 	and.w	r3, r3, #1
 800882e:	2b01      	cmp	r3, #1
 8008830:	d007      	beq.n	8008842 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f042 0201 	orr.w	r2, r2, #1
 8008840:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008850:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2221      	movs	r2, #33	; 0x21
 8008856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	2210      	movs	r2, #16
 800885e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2200      	movs	r2, #0
 8008866:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	893a      	ldrh	r2, [r7, #8]
 8008872:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008878:	b29a      	uxth	r2, r3
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	4a50      	ldr	r2, [pc, #320]	; (80089c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8008882:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008884:	8979      	ldrh	r1, [r7, #10]
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	6a3a      	ldr	r2, [r7, #32]
 800888a:	68f8      	ldr	r0, [r7, #12]
 800888c:	f000 fde2 	bl	8009454 <I2C_MasterRequestWrite>
 8008890:	4603      	mov	r3, r0
 8008892:	2b00      	cmp	r3, #0
 8008894:	d001      	beq.n	800889a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008896:	2301      	movs	r3, #1
 8008898:	e08d      	b.n	80089b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800889a:	2300      	movs	r3, #0
 800889c:	613b      	str	r3, [r7, #16]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	695b      	ldr	r3, [r3, #20]
 80088a4:	613b      	str	r3, [r7, #16]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	699b      	ldr	r3, [r3, #24]
 80088ac:	613b      	str	r3, [r7, #16]
 80088ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80088b0:	e066      	b.n	8008980 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80088b2:	697a      	ldr	r2, [r7, #20]
 80088b4:	6a39      	ldr	r1, [r7, #32]
 80088b6:	68f8      	ldr	r0, [r7, #12]
 80088b8:	f001 f970 	bl	8009b9c <I2C_WaitOnTXEFlagUntilTimeout>
 80088bc:	4603      	mov	r3, r0
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d00d      	beq.n	80088de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088c6:	2b04      	cmp	r3, #4
 80088c8:	d107      	bne.n	80088da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80088d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80088da:	2301      	movs	r3, #1
 80088dc:	e06b      	b.n	80089b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088e2:	781a      	ldrb	r2, [r3, #0]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ee:	1c5a      	adds	r2, r3, #1
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088f8:	b29b      	uxth	r3, r3
 80088fa:	3b01      	subs	r3, #1
 80088fc:	b29a      	uxth	r2, r3
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008906:	3b01      	subs	r3, #1
 8008908:	b29a      	uxth	r2, r3
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	695b      	ldr	r3, [r3, #20]
 8008914:	f003 0304 	and.w	r3, r3, #4
 8008918:	2b04      	cmp	r3, #4
 800891a:	d11b      	bne.n	8008954 <HAL_I2C_Master_Transmit+0x188>
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008920:	2b00      	cmp	r3, #0
 8008922:	d017      	beq.n	8008954 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008928:	781a      	ldrb	r2, [r3, #0]
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008934:	1c5a      	adds	r2, r3, #1
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800893e:	b29b      	uxth	r3, r3
 8008940:	3b01      	subs	r3, #1
 8008942:	b29a      	uxth	r2, r3
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800894c:	3b01      	subs	r3, #1
 800894e:	b29a      	uxth	r2, r3
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008954:	697a      	ldr	r2, [r7, #20]
 8008956:	6a39      	ldr	r1, [r7, #32]
 8008958:	68f8      	ldr	r0, [r7, #12]
 800895a:	f001 f960 	bl	8009c1e <I2C_WaitOnBTFFlagUntilTimeout>
 800895e:	4603      	mov	r3, r0
 8008960:	2b00      	cmp	r3, #0
 8008962:	d00d      	beq.n	8008980 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008968:	2b04      	cmp	r3, #4
 800896a:	d107      	bne.n	800897c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	681a      	ldr	r2, [r3, #0]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800897a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800897c:	2301      	movs	r3, #1
 800897e:	e01a      	b.n	80089b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008984:	2b00      	cmp	r3, #0
 8008986:	d194      	bne.n	80088b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008996:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2220      	movs	r2, #32
 800899c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2200      	movs	r2, #0
 80089a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2200      	movs	r2, #0
 80089ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80089b0:	2300      	movs	r3, #0
 80089b2:	e000      	b.n	80089b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80089b4:	2302      	movs	r3, #2
  }
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3718      	adds	r7, #24
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	00100002 	.word	0x00100002
 80089c4:	ffff0000 	.word	0xffff0000

080089c8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b08c      	sub	sp, #48	; 0x30
 80089cc:	af02      	add	r7, sp, #8
 80089ce:	60f8      	str	r0, [r7, #12]
 80089d0:	607a      	str	r2, [r7, #4]
 80089d2:	461a      	mov	r2, r3
 80089d4:	460b      	mov	r3, r1
 80089d6:	817b      	strh	r3, [r7, #10]
 80089d8:	4613      	mov	r3, r2
 80089da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80089dc:	f7fd fd0c 	bl	80063f8 <HAL_GetTick>
 80089e0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	2b20      	cmp	r3, #32
 80089ec:	f040 820b 	bne.w	8008e06 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80089f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f2:	9300      	str	r3, [sp, #0]
 80089f4:	2319      	movs	r3, #25
 80089f6:	2201      	movs	r2, #1
 80089f8:	497c      	ldr	r1, [pc, #496]	; (8008bec <HAL_I2C_Master_Receive+0x224>)
 80089fa:	68f8      	ldr	r0, [r7, #12]
 80089fc:	f000 fff8 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 8008a00:	4603      	mov	r3, r0
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d001      	beq.n	8008a0a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8008a06:	2302      	movs	r3, #2
 8008a08:	e1fe      	b.n	8008e08 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d101      	bne.n	8008a18 <HAL_I2C_Master_Receive+0x50>
 8008a14:	2302      	movs	r3, #2
 8008a16:	e1f7      	b.n	8008e08 <HAL_I2C_Master_Receive+0x440>
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 0301 	and.w	r3, r3, #1
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d007      	beq.n	8008a3e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f042 0201 	orr.w	r2, r2, #1
 8008a3c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a4c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2222      	movs	r2, #34	; 0x22
 8008a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2210      	movs	r2, #16
 8008a5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2200      	movs	r2, #0
 8008a62:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	687a      	ldr	r2, [r7, #4]
 8008a68:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	893a      	ldrh	r2, [r7, #8]
 8008a6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a74:	b29a      	uxth	r2, r3
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	4a5c      	ldr	r2, [pc, #368]	; (8008bf0 <HAL_I2C_Master_Receive+0x228>)
 8008a7e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008a80:	8979      	ldrh	r1, [r7, #10]
 8008a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a86:	68f8      	ldr	r0, [r7, #12]
 8008a88:	f000 fd66 	bl	8009558 <I2C_MasterRequestRead>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d001      	beq.n	8008a96 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8008a92:	2301      	movs	r3, #1
 8008a94:	e1b8      	b.n	8008e08 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d113      	bne.n	8008ac6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	623b      	str	r3, [r7, #32]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	695b      	ldr	r3, [r3, #20]
 8008aa8:	623b      	str	r3, [r7, #32]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	699b      	ldr	r3, [r3, #24]
 8008ab0:	623b      	str	r3, [r7, #32]
 8008ab2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	681a      	ldr	r2, [r3, #0]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008ac2:	601a      	str	r2, [r3, #0]
 8008ac4:	e18c      	b.n	8008de0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d11b      	bne.n	8008b06 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	681a      	ldr	r2, [r3, #0]
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008adc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ade:	2300      	movs	r3, #0
 8008ae0:	61fb      	str	r3, [r7, #28]
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	695b      	ldr	r3, [r3, #20]
 8008ae8:	61fb      	str	r3, [r7, #28]
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	699b      	ldr	r3, [r3, #24]
 8008af0:	61fb      	str	r3, [r7, #28]
 8008af2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	681a      	ldr	r2, [r3, #0]
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b02:	601a      	str	r2, [r3, #0]
 8008b04:	e16c      	b.n	8008de0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b0a:	2b02      	cmp	r3, #2
 8008b0c:	d11b      	bne.n	8008b46 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b1c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b2e:	2300      	movs	r3, #0
 8008b30:	61bb      	str	r3, [r7, #24]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	695b      	ldr	r3, [r3, #20]
 8008b38:	61bb      	str	r3, [r7, #24]
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	699b      	ldr	r3, [r3, #24]
 8008b40:	61bb      	str	r3, [r7, #24]
 8008b42:	69bb      	ldr	r3, [r7, #24]
 8008b44:	e14c      	b.n	8008de0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	681a      	ldr	r2, [r3, #0]
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008b54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b56:	2300      	movs	r3, #0
 8008b58:	617b      	str	r3, [r7, #20]
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	695b      	ldr	r3, [r3, #20]
 8008b60:	617b      	str	r3, [r7, #20]
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	699b      	ldr	r3, [r3, #24]
 8008b68:	617b      	str	r3, [r7, #20]
 8008b6a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008b6c:	e138      	b.n	8008de0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b72:	2b03      	cmp	r3, #3
 8008b74:	f200 80f1 	bhi.w	8008d5a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b7c:	2b01      	cmp	r3, #1
 8008b7e:	d123      	bne.n	8008bc8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008b80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b82:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008b84:	68f8      	ldr	r0, [r7, #12]
 8008b86:	f001 f88b 	bl	8009ca0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d001      	beq.n	8008b94 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8008b90:	2301      	movs	r3, #1
 8008b92:	e139      	b.n	8008e08 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	691a      	ldr	r2, [r3, #16]
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b9e:	b2d2      	uxtb	r2, r2
 8008ba0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba6:	1c5a      	adds	r2, r3, #1
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bb0:	3b01      	subs	r3, #1
 8008bb2:	b29a      	uxth	r2, r3
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	3b01      	subs	r3, #1
 8008bc0:	b29a      	uxth	r2, r3
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008bc6:	e10b      	b.n	8008de0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d14e      	bne.n	8008c6e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd2:	9300      	str	r3, [sp, #0]
 8008bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	4906      	ldr	r1, [pc, #24]	; (8008bf4 <HAL_I2C_Master_Receive+0x22c>)
 8008bda:	68f8      	ldr	r0, [r7, #12]
 8008bdc:	f000 ff08 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 8008be0:	4603      	mov	r3, r0
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d008      	beq.n	8008bf8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8008be6:	2301      	movs	r3, #1
 8008be8:	e10e      	b.n	8008e08 <HAL_I2C_Master_Receive+0x440>
 8008bea:	bf00      	nop
 8008bec:	00100002 	.word	0x00100002
 8008bf0:	ffff0000 	.word	0xffff0000
 8008bf4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	681a      	ldr	r2, [r3, #0]
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	691a      	ldr	r2, [r3, #16]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c12:	b2d2      	uxtb	r2, r2
 8008c14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c1a:	1c5a      	adds	r2, r3, #1
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c24:	3b01      	subs	r3, #1
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c30:	b29b      	uxth	r3, r3
 8008c32:	3b01      	subs	r3, #1
 8008c34:	b29a      	uxth	r2, r3
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	691a      	ldr	r2, [r3, #16]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c44:	b2d2      	uxtb	r2, r2
 8008c46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c4c:	1c5a      	adds	r2, r3, #1
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c56:	3b01      	subs	r3, #1
 8008c58:	b29a      	uxth	r2, r3
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c62:	b29b      	uxth	r3, r3
 8008c64:	3b01      	subs	r3, #1
 8008c66:	b29a      	uxth	r2, r3
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008c6c:	e0b8      	b.n	8008de0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c70:	9300      	str	r3, [sp, #0]
 8008c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c74:	2200      	movs	r2, #0
 8008c76:	4966      	ldr	r1, [pc, #408]	; (8008e10 <HAL_I2C_Master_Receive+0x448>)
 8008c78:	68f8      	ldr	r0, [r7, #12]
 8008c7a:	f000 feb9 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d001      	beq.n	8008c88 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8008c84:	2301      	movs	r3, #1
 8008c86:	e0bf      	b.n	8008e08 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	691a      	ldr	r2, [r3, #16]
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca2:	b2d2      	uxtb	r2, r2
 8008ca4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008caa:	1c5a      	adds	r2, r3, #1
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cb4:	3b01      	subs	r3, #1
 8008cb6:	b29a      	uxth	r2, r3
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cc0:	b29b      	uxth	r3, r3
 8008cc2:	3b01      	subs	r3, #1
 8008cc4:	b29a      	uxth	r2, r3
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ccc:	9300      	str	r3, [sp, #0]
 8008cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	494f      	ldr	r1, [pc, #316]	; (8008e10 <HAL_I2C_Master_Receive+0x448>)
 8008cd4:	68f8      	ldr	r0, [r7, #12]
 8008cd6:	f000 fe8b 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 8008cda:	4603      	mov	r3, r0
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d001      	beq.n	8008ce4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	e091      	b.n	8008e08 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008cf2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	691a      	ldr	r2, [r3, #16]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cfe:	b2d2      	uxtb	r2, r2
 8008d00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d06:	1c5a      	adds	r2, r3, #1
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d10:	3b01      	subs	r3, #1
 8008d12:	b29a      	uxth	r2, r3
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	3b01      	subs	r3, #1
 8008d20:	b29a      	uxth	r2, r3
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	691a      	ldr	r2, [r3, #16]
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d30:	b2d2      	uxtb	r2, r2
 8008d32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d38:	1c5a      	adds	r2, r3, #1
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d42:	3b01      	subs	r3, #1
 8008d44:	b29a      	uxth	r2, r3
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	3b01      	subs	r3, #1
 8008d52:	b29a      	uxth	r2, r3
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008d58:	e042      	b.n	8008de0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d5c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008d5e:	68f8      	ldr	r0, [r7, #12]
 8008d60:	f000 ff9e 	bl	8009ca0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d001      	beq.n	8008d6e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e04c      	b.n	8008e08 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	691a      	ldr	r2, [r3, #16]
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d78:	b2d2      	uxtb	r2, r2
 8008d7a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d80:	1c5a      	adds	r2, r3, #1
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d8a:	3b01      	subs	r3, #1
 8008d8c:	b29a      	uxth	r2, r3
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	3b01      	subs	r3, #1
 8008d9a:	b29a      	uxth	r2, r3
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	695b      	ldr	r3, [r3, #20]
 8008da6:	f003 0304 	and.w	r3, r3, #4
 8008daa:	2b04      	cmp	r3, #4
 8008dac:	d118      	bne.n	8008de0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	691a      	ldr	r2, [r3, #16]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db8:	b2d2      	uxtb	r2, r2
 8008dba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc0:	1c5a      	adds	r2, r3, #1
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008dca:	3b01      	subs	r3, #1
 8008dcc:	b29a      	uxth	r2, r3
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	b29a      	uxth	r2, r3
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	f47f aec2 	bne.w	8008b6e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2220      	movs	r2, #32
 8008dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2200      	movs	r2, #0
 8008df6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008e02:	2300      	movs	r3, #0
 8008e04:	e000      	b.n	8008e08 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008e06:	2302      	movs	r3, #2
  }
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3728      	adds	r7, #40	; 0x28
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	00010004 	.word	0x00010004

08008e14 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b088      	sub	sp, #32
 8008e18:	af02      	add	r7, sp, #8
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	4608      	mov	r0, r1
 8008e1e:	4611      	mov	r1, r2
 8008e20:	461a      	mov	r2, r3
 8008e22:	4603      	mov	r3, r0
 8008e24:	817b      	strh	r3, [r7, #10]
 8008e26:	460b      	mov	r3, r1
 8008e28:	813b      	strh	r3, [r7, #8]
 8008e2a:	4613      	mov	r3, r2
 8008e2c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008e2e:	f7fd fae3 	bl	80063f8 <HAL_GetTick>
 8008e32:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	2b20      	cmp	r3, #32
 8008e3e:	f040 80d9 	bne.w	8008ff4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	9300      	str	r3, [sp, #0]
 8008e46:	2319      	movs	r3, #25
 8008e48:	2201      	movs	r2, #1
 8008e4a:	496d      	ldr	r1, [pc, #436]	; (8009000 <HAL_I2C_Mem_Write+0x1ec>)
 8008e4c:	68f8      	ldr	r0, [r7, #12]
 8008e4e:	f000 fdcf 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 8008e52:	4603      	mov	r3, r0
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d001      	beq.n	8008e5c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008e58:	2302      	movs	r3, #2
 8008e5a:	e0cc      	b.n	8008ff6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e62:	2b01      	cmp	r3, #1
 8008e64:	d101      	bne.n	8008e6a <HAL_I2C_Mem_Write+0x56>
 8008e66:	2302      	movs	r3, #2
 8008e68:	e0c5      	b.n	8008ff6 <HAL_I2C_Mem_Write+0x1e2>
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2201      	movs	r2, #1
 8008e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f003 0301 	and.w	r3, r3, #1
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d007      	beq.n	8008e90 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f042 0201 	orr.w	r2, r2, #1
 8008e8e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	681a      	ldr	r2, [r3, #0]
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008e9e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2221      	movs	r2, #33	; 0x21
 8008ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2240      	movs	r2, #64	; 0x40
 8008eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	6a3a      	ldr	r2, [r7, #32]
 8008eba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008ec0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ec6:	b29a      	uxth	r2, r3
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	4a4d      	ldr	r2, [pc, #308]	; (8009004 <HAL_I2C_Mem_Write+0x1f0>)
 8008ed0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008ed2:	88f8      	ldrh	r0, [r7, #6]
 8008ed4:	893a      	ldrh	r2, [r7, #8]
 8008ed6:	8979      	ldrh	r1, [r7, #10]
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	9301      	str	r3, [sp, #4]
 8008edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ede:	9300      	str	r3, [sp, #0]
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	68f8      	ldr	r0, [r7, #12]
 8008ee4:	f000 fc06 	bl	80096f4 <I2C_RequestMemoryWrite>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d052      	beq.n	8008f94 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e081      	b.n	8008ff6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ef2:	697a      	ldr	r2, [r7, #20]
 8008ef4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	f000 fe50 	bl	8009b9c <I2C_WaitOnTXEFlagUntilTimeout>
 8008efc:	4603      	mov	r3, r0
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d00d      	beq.n	8008f1e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f06:	2b04      	cmp	r3, #4
 8008f08:	d107      	bne.n	8008f1a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	681a      	ldr	r2, [r3, #0]
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f18:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	e06b      	b.n	8008ff6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f22:	781a      	ldrb	r2, [r3, #0]
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f2e:	1c5a      	adds	r2, r3, #1
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f38:	3b01      	subs	r3, #1
 8008f3a:	b29a      	uxth	r2, r3
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f44:	b29b      	uxth	r3, r3
 8008f46:	3b01      	subs	r3, #1
 8008f48:	b29a      	uxth	r2, r3
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	695b      	ldr	r3, [r3, #20]
 8008f54:	f003 0304 	and.w	r3, r3, #4
 8008f58:	2b04      	cmp	r3, #4
 8008f5a:	d11b      	bne.n	8008f94 <HAL_I2C_Mem_Write+0x180>
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d017      	beq.n	8008f94 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f68:	781a      	ldrb	r2, [r3, #0]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f74:	1c5a      	adds	r2, r3, #1
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f7e:	3b01      	subs	r3, #1
 8008f80:	b29a      	uxth	r2, r3
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	3b01      	subs	r3, #1
 8008f8e:	b29a      	uxth	r2, r3
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d1aa      	bne.n	8008ef2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f9c:	697a      	ldr	r2, [r7, #20]
 8008f9e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008fa0:	68f8      	ldr	r0, [r7, #12]
 8008fa2:	f000 fe3c 	bl	8009c1e <I2C_WaitOnBTFFlagUntilTimeout>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d00d      	beq.n	8008fc8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fb0:	2b04      	cmp	r3, #4
 8008fb2:	d107      	bne.n	8008fc4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	681a      	ldr	r2, [r3, #0]
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008fc2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	e016      	b.n	8008ff6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	681a      	ldr	r2, [r3, #0]
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008fd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2220      	movs	r2, #32
 8008fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	2200      	movs	r2, #0
 8008fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	e000      	b.n	8008ff6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008ff4:	2302      	movs	r3, #2
  }
}
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	3718      	adds	r7, #24
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	bd80      	pop	{r7, pc}
 8008ffe:	bf00      	nop
 8009000:	00100002 	.word	0x00100002
 8009004:	ffff0000 	.word	0xffff0000

08009008 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b08c      	sub	sp, #48	; 0x30
 800900c:	af02      	add	r7, sp, #8
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	4608      	mov	r0, r1
 8009012:	4611      	mov	r1, r2
 8009014:	461a      	mov	r2, r3
 8009016:	4603      	mov	r3, r0
 8009018:	817b      	strh	r3, [r7, #10]
 800901a:	460b      	mov	r3, r1
 800901c:	813b      	strh	r3, [r7, #8]
 800901e:	4613      	mov	r3, r2
 8009020:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009022:	f7fd f9e9 	bl	80063f8 <HAL_GetTick>
 8009026:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800902e:	b2db      	uxtb	r3, r3
 8009030:	2b20      	cmp	r3, #32
 8009032:	f040 8208 	bne.w	8009446 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009038:	9300      	str	r3, [sp, #0]
 800903a:	2319      	movs	r3, #25
 800903c:	2201      	movs	r2, #1
 800903e:	497b      	ldr	r1, [pc, #492]	; (800922c <HAL_I2C_Mem_Read+0x224>)
 8009040:	68f8      	ldr	r0, [r7, #12]
 8009042:	f000 fcd5 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 8009046:	4603      	mov	r3, r0
 8009048:	2b00      	cmp	r3, #0
 800904a:	d001      	beq.n	8009050 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800904c:	2302      	movs	r3, #2
 800904e:	e1fb      	b.n	8009448 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009056:	2b01      	cmp	r3, #1
 8009058:	d101      	bne.n	800905e <HAL_I2C_Mem_Read+0x56>
 800905a:	2302      	movs	r3, #2
 800905c:	e1f4      	b.n	8009448 <HAL_I2C_Mem_Read+0x440>
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2201      	movs	r2, #1
 8009062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f003 0301 	and.w	r3, r3, #1
 8009070:	2b01      	cmp	r3, #1
 8009072:	d007      	beq.n	8009084 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f042 0201 	orr.w	r2, r2, #1
 8009082:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	681a      	ldr	r2, [r3, #0]
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009092:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2222      	movs	r2, #34	; 0x22
 8009098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2240      	movs	r2, #64	; 0x40
 80090a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2200      	movs	r2, #0
 80090a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80090b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090ba:	b29a      	uxth	r2, r3
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	4a5b      	ldr	r2, [pc, #364]	; (8009230 <HAL_I2C_Mem_Read+0x228>)
 80090c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80090c6:	88f8      	ldrh	r0, [r7, #6]
 80090c8:	893a      	ldrh	r2, [r7, #8]
 80090ca:	8979      	ldrh	r1, [r7, #10]
 80090cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ce:	9301      	str	r3, [sp, #4]
 80090d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090d2:	9300      	str	r3, [sp, #0]
 80090d4:	4603      	mov	r3, r0
 80090d6:	68f8      	ldr	r0, [r7, #12]
 80090d8:	f000 fba2 	bl	8009820 <I2C_RequestMemoryRead>
 80090dc:	4603      	mov	r3, r0
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d001      	beq.n	80090e6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80090e2:	2301      	movs	r3, #1
 80090e4:	e1b0      	b.n	8009448 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d113      	bne.n	8009116 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80090ee:	2300      	movs	r3, #0
 80090f0:	623b      	str	r3, [r7, #32]
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	695b      	ldr	r3, [r3, #20]
 80090f8:	623b      	str	r3, [r7, #32]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	699b      	ldr	r3, [r3, #24]
 8009100:	623b      	str	r3, [r7, #32]
 8009102:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	681a      	ldr	r2, [r3, #0]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009112:	601a      	str	r2, [r3, #0]
 8009114:	e184      	b.n	8009420 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800911a:	2b01      	cmp	r3, #1
 800911c:	d11b      	bne.n	8009156 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	681a      	ldr	r2, [r3, #0]
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800912c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800912e:	2300      	movs	r3, #0
 8009130:	61fb      	str	r3, [r7, #28]
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	695b      	ldr	r3, [r3, #20]
 8009138:	61fb      	str	r3, [r7, #28]
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	699b      	ldr	r3, [r3, #24]
 8009140:	61fb      	str	r3, [r7, #28]
 8009142:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	681a      	ldr	r2, [r3, #0]
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009152:	601a      	str	r2, [r3, #0]
 8009154:	e164      	b.n	8009420 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800915a:	2b02      	cmp	r3, #2
 800915c:	d11b      	bne.n	8009196 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800916c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	681a      	ldr	r2, [r3, #0]
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800917c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800917e:	2300      	movs	r3, #0
 8009180:	61bb      	str	r3, [r7, #24]
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	695b      	ldr	r3, [r3, #20]
 8009188:	61bb      	str	r3, [r7, #24]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	699b      	ldr	r3, [r3, #24]
 8009190:	61bb      	str	r3, [r7, #24]
 8009192:	69bb      	ldr	r3, [r7, #24]
 8009194:	e144      	b.n	8009420 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009196:	2300      	movs	r3, #0
 8009198:	617b      	str	r3, [r7, #20]
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	695b      	ldr	r3, [r3, #20]
 80091a0:	617b      	str	r3, [r7, #20]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	699b      	ldr	r3, [r3, #24]
 80091a8:	617b      	str	r3, [r7, #20]
 80091aa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80091ac:	e138      	b.n	8009420 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091b2:	2b03      	cmp	r3, #3
 80091b4:	f200 80f1 	bhi.w	800939a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d123      	bne.n	8009208 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80091c4:	68f8      	ldr	r0, [r7, #12]
 80091c6:	f000 fd6b 	bl	8009ca0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80091ca:	4603      	mov	r3, r0
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d001      	beq.n	80091d4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80091d0:	2301      	movs	r3, #1
 80091d2:	e139      	b.n	8009448 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	691a      	ldr	r2, [r3, #16]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091de:	b2d2      	uxtb	r2, r2
 80091e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091e6:	1c5a      	adds	r2, r3, #1
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091f0:	3b01      	subs	r3, #1
 80091f2:	b29a      	uxth	r2, r3
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091fc:	b29b      	uxth	r3, r3
 80091fe:	3b01      	subs	r3, #1
 8009200:	b29a      	uxth	r2, r3
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009206:	e10b      	b.n	8009420 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800920c:	2b02      	cmp	r3, #2
 800920e:	d14e      	bne.n	80092ae <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009212:	9300      	str	r3, [sp, #0]
 8009214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009216:	2200      	movs	r2, #0
 8009218:	4906      	ldr	r1, [pc, #24]	; (8009234 <HAL_I2C_Mem_Read+0x22c>)
 800921a:	68f8      	ldr	r0, [r7, #12]
 800921c:	f000 fbe8 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d008      	beq.n	8009238 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8009226:	2301      	movs	r3, #1
 8009228:	e10e      	b.n	8009448 <HAL_I2C_Mem_Read+0x440>
 800922a:	bf00      	nop
 800922c:	00100002 	.word	0x00100002
 8009230:	ffff0000 	.word	0xffff0000
 8009234:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	681a      	ldr	r2, [r3, #0]
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009246:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	691a      	ldr	r2, [r3, #16]
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009252:	b2d2      	uxtb	r2, r2
 8009254:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800925a:	1c5a      	adds	r2, r3, #1
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009264:	3b01      	subs	r3, #1
 8009266:	b29a      	uxth	r2, r3
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009270:	b29b      	uxth	r3, r3
 8009272:	3b01      	subs	r3, #1
 8009274:	b29a      	uxth	r2, r3
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	691a      	ldr	r2, [r3, #16]
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009284:	b2d2      	uxtb	r2, r2
 8009286:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800928c:	1c5a      	adds	r2, r3, #1
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009296:	3b01      	subs	r3, #1
 8009298:	b29a      	uxth	r2, r3
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	3b01      	subs	r3, #1
 80092a6:	b29a      	uxth	r2, r3
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80092ac:	e0b8      	b.n	8009420 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80092ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092b0:	9300      	str	r3, [sp, #0]
 80092b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092b4:	2200      	movs	r2, #0
 80092b6:	4966      	ldr	r1, [pc, #408]	; (8009450 <HAL_I2C_Mem_Read+0x448>)
 80092b8:	68f8      	ldr	r0, [r7, #12]
 80092ba:	f000 fb99 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 80092be:	4603      	mov	r3, r0
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d001      	beq.n	80092c8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80092c4:	2301      	movs	r3, #1
 80092c6:	e0bf      	b.n	8009448 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	691a      	ldr	r2, [r3, #16]
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e2:	b2d2      	uxtb	r2, r2
 80092e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092ea:	1c5a      	adds	r2, r3, #1
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092f4:	3b01      	subs	r3, #1
 80092f6:	b29a      	uxth	r2, r3
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009300:	b29b      	uxth	r3, r3
 8009302:	3b01      	subs	r3, #1
 8009304:	b29a      	uxth	r2, r3
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800930a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930c:	9300      	str	r3, [sp, #0]
 800930e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009310:	2200      	movs	r2, #0
 8009312:	494f      	ldr	r1, [pc, #316]	; (8009450 <HAL_I2C_Mem_Read+0x448>)
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f000 fb6b 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 800931a:	4603      	mov	r3, r0
 800931c:	2b00      	cmp	r3, #0
 800931e:	d001      	beq.n	8009324 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009320:	2301      	movs	r3, #1
 8009322:	e091      	b.n	8009448 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	681a      	ldr	r2, [r3, #0]
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009332:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	691a      	ldr	r2, [r3, #16]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800933e:	b2d2      	uxtb	r2, r2
 8009340:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009346:	1c5a      	adds	r2, r3, #1
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009350:	3b01      	subs	r3, #1
 8009352:	b29a      	uxth	r2, r3
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800935c:	b29b      	uxth	r3, r3
 800935e:	3b01      	subs	r3, #1
 8009360:	b29a      	uxth	r2, r3
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	691a      	ldr	r2, [r3, #16]
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009370:	b2d2      	uxtb	r2, r2
 8009372:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009378:	1c5a      	adds	r2, r3, #1
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009382:	3b01      	subs	r3, #1
 8009384:	b29a      	uxth	r2, r3
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800938e:	b29b      	uxth	r3, r3
 8009390:	3b01      	subs	r3, #1
 8009392:	b29a      	uxth	r2, r3
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009398:	e042      	b.n	8009420 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800939a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800939c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800939e:	68f8      	ldr	r0, [r7, #12]
 80093a0:	f000 fc7e 	bl	8009ca0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80093a4:	4603      	mov	r3, r0
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d001      	beq.n	80093ae <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80093aa:	2301      	movs	r3, #1
 80093ac:	e04c      	b.n	8009448 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	691a      	ldr	r2, [r3, #16]
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093b8:	b2d2      	uxtb	r2, r2
 80093ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c0:	1c5a      	adds	r2, r3, #1
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093ca:	3b01      	subs	r3, #1
 80093cc:	b29a      	uxth	r2, r3
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	3b01      	subs	r3, #1
 80093da:	b29a      	uxth	r2, r3
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	695b      	ldr	r3, [r3, #20]
 80093e6:	f003 0304 	and.w	r3, r3, #4
 80093ea:	2b04      	cmp	r3, #4
 80093ec:	d118      	bne.n	8009420 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	691a      	ldr	r2, [r3, #16]
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093f8:	b2d2      	uxtb	r2, r2
 80093fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009400:	1c5a      	adds	r2, r3, #1
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800940a:	3b01      	subs	r3, #1
 800940c:	b29a      	uxth	r2, r3
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009416:	b29b      	uxth	r3, r3
 8009418:	3b01      	subs	r3, #1
 800941a:	b29a      	uxth	r2, r3
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009424:	2b00      	cmp	r3, #0
 8009426:	f47f aec2 	bne.w	80091ae <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	2220      	movs	r2, #32
 800942e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2200      	movs	r2, #0
 8009436:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2200      	movs	r2, #0
 800943e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009442:	2300      	movs	r3, #0
 8009444:	e000      	b.n	8009448 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009446:	2302      	movs	r3, #2
  }
}
 8009448:	4618      	mov	r0, r3
 800944a:	3728      	adds	r7, #40	; 0x28
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}
 8009450:	00010004 	.word	0x00010004

08009454 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b088      	sub	sp, #32
 8009458:	af02      	add	r7, sp, #8
 800945a:	60f8      	str	r0, [r7, #12]
 800945c:	607a      	str	r2, [r7, #4]
 800945e:	603b      	str	r3, [r7, #0]
 8009460:	460b      	mov	r3, r1
 8009462:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009468:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	2b08      	cmp	r3, #8
 800946e:	d006      	beq.n	800947e <I2C_MasterRequestWrite+0x2a>
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	2b01      	cmp	r3, #1
 8009474:	d003      	beq.n	800947e <I2C_MasterRequestWrite+0x2a>
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800947c:	d108      	bne.n	8009490 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	681a      	ldr	r2, [r3, #0]
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800948c:	601a      	str	r2, [r3, #0]
 800948e:	e00b      	b.n	80094a8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009494:	2b12      	cmp	r3, #18
 8009496:	d107      	bne.n	80094a8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	681a      	ldr	r2, [r3, #0]
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80094a6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	9300      	str	r3, [sp, #0]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80094b4:	68f8      	ldr	r0, [r7, #12]
 80094b6:	f000 fa9b 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 80094ba:	4603      	mov	r3, r0
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d00d      	beq.n	80094dc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094ce:	d103      	bne.n	80094d8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80094d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80094d8:	2303      	movs	r3, #3
 80094da:	e035      	b.n	8009548 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	691b      	ldr	r3, [r3, #16]
 80094e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80094e4:	d108      	bne.n	80094f8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80094e6:	897b      	ldrh	r3, [r7, #10]
 80094e8:	b2db      	uxtb	r3, r3
 80094ea:	461a      	mov	r2, r3
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80094f4:	611a      	str	r2, [r3, #16]
 80094f6:	e01b      	b.n	8009530 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80094f8:	897b      	ldrh	r3, [r7, #10]
 80094fa:	11db      	asrs	r3, r3, #7
 80094fc:	b2db      	uxtb	r3, r3
 80094fe:	f003 0306 	and.w	r3, r3, #6
 8009502:	b2db      	uxtb	r3, r3
 8009504:	f063 030f 	orn	r3, r3, #15
 8009508:	b2da      	uxtb	r2, r3
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	687a      	ldr	r2, [r7, #4]
 8009514:	490e      	ldr	r1, [pc, #56]	; (8009550 <I2C_MasterRequestWrite+0xfc>)
 8009516:	68f8      	ldr	r0, [r7, #12]
 8009518:	f000 fac1 	bl	8009a9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800951c:	4603      	mov	r3, r0
 800951e:	2b00      	cmp	r3, #0
 8009520:	d001      	beq.n	8009526 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009522:	2301      	movs	r3, #1
 8009524:	e010      	b.n	8009548 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009526:	897b      	ldrh	r3, [r7, #10]
 8009528:	b2da      	uxtb	r2, r3
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	687a      	ldr	r2, [r7, #4]
 8009534:	4907      	ldr	r1, [pc, #28]	; (8009554 <I2C_MasterRequestWrite+0x100>)
 8009536:	68f8      	ldr	r0, [r7, #12]
 8009538:	f000 fab1 	bl	8009a9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800953c:	4603      	mov	r3, r0
 800953e:	2b00      	cmp	r3, #0
 8009540:	d001      	beq.n	8009546 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009542:	2301      	movs	r3, #1
 8009544:	e000      	b.n	8009548 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009546:	2300      	movs	r3, #0
}
 8009548:	4618      	mov	r0, r3
 800954a:	3718      	adds	r7, #24
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}
 8009550:	00010008 	.word	0x00010008
 8009554:	00010002 	.word	0x00010002

08009558 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b088      	sub	sp, #32
 800955c:	af02      	add	r7, sp, #8
 800955e:	60f8      	str	r0, [r7, #12]
 8009560:	607a      	str	r2, [r7, #4]
 8009562:	603b      	str	r3, [r7, #0]
 8009564:	460b      	mov	r3, r1
 8009566:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800956c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	681a      	ldr	r2, [r3, #0]
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800957c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800957e:	697b      	ldr	r3, [r7, #20]
 8009580:	2b08      	cmp	r3, #8
 8009582:	d006      	beq.n	8009592 <I2C_MasterRequestRead+0x3a>
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	2b01      	cmp	r3, #1
 8009588:	d003      	beq.n	8009592 <I2C_MasterRequestRead+0x3a>
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009590:	d108      	bne.n	80095a4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	681a      	ldr	r2, [r3, #0]
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80095a0:	601a      	str	r2, [r3, #0]
 80095a2:	e00b      	b.n	80095bc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095a8:	2b11      	cmp	r3, #17
 80095aa:	d107      	bne.n	80095bc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	681a      	ldr	r2, [r3, #0]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80095ba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	9300      	str	r3, [sp, #0]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2200      	movs	r2, #0
 80095c4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80095c8:	68f8      	ldr	r0, [r7, #12]
 80095ca:	f000 fa11 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 80095ce:	4603      	mov	r3, r0
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d00d      	beq.n	80095f0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095e2:	d103      	bne.n	80095ec <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80095ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80095ec:	2303      	movs	r3, #3
 80095ee:	e079      	b.n	80096e4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	691b      	ldr	r3, [r3, #16]
 80095f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80095f8:	d108      	bne.n	800960c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80095fa:	897b      	ldrh	r3, [r7, #10]
 80095fc:	b2db      	uxtb	r3, r3
 80095fe:	f043 0301 	orr.w	r3, r3, #1
 8009602:	b2da      	uxtb	r2, r3
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	611a      	str	r2, [r3, #16]
 800960a:	e05f      	b.n	80096cc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800960c:	897b      	ldrh	r3, [r7, #10]
 800960e:	11db      	asrs	r3, r3, #7
 8009610:	b2db      	uxtb	r3, r3
 8009612:	f003 0306 	and.w	r3, r3, #6
 8009616:	b2db      	uxtb	r3, r3
 8009618:	f063 030f 	orn	r3, r3, #15
 800961c:	b2da      	uxtb	r2, r3
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	687a      	ldr	r2, [r7, #4]
 8009628:	4930      	ldr	r1, [pc, #192]	; (80096ec <I2C_MasterRequestRead+0x194>)
 800962a:	68f8      	ldr	r0, [r7, #12]
 800962c:	f000 fa37 	bl	8009a9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009630:	4603      	mov	r3, r0
 8009632:	2b00      	cmp	r3, #0
 8009634:	d001      	beq.n	800963a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	e054      	b.n	80096e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800963a:	897b      	ldrh	r3, [r7, #10]
 800963c:	b2da      	uxtb	r2, r3
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	4929      	ldr	r1, [pc, #164]	; (80096f0 <I2C_MasterRequestRead+0x198>)
 800964a:	68f8      	ldr	r0, [r7, #12]
 800964c:	f000 fa27 	bl	8009a9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009650:	4603      	mov	r3, r0
 8009652:	2b00      	cmp	r3, #0
 8009654:	d001      	beq.n	800965a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8009656:	2301      	movs	r3, #1
 8009658:	e044      	b.n	80096e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800965a:	2300      	movs	r3, #0
 800965c:	613b      	str	r3, [r7, #16]
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	695b      	ldr	r3, [r3, #20]
 8009664:	613b      	str	r3, [r7, #16]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	699b      	ldr	r3, [r3, #24]
 800966c:	613b      	str	r3, [r7, #16]
 800966e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800967e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	9300      	str	r3, [sp, #0]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f000 f9af 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 8009692:	4603      	mov	r3, r0
 8009694:	2b00      	cmp	r3, #0
 8009696:	d00d      	beq.n	80096b4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096a6:	d103      	bne.n	80096b0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80096ae:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80096b0:	2303      	movs	r3, #3
 80096b2:	e017      	b.n	80096e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80096b4:	897b      	ldrh	r3, [r7, #10]
 80096b6:	11db      	asrs	r3, r3, #7
 80096b8:	b2db      	uxtb	r3, r3
 80096ba:	f003 0306 	and.w	r3, r3, #6
 80096be:	b2db      	uxtb	r3, r3
 80096c0:	f063 030e 	orn	r3, r3, #14
 80096c4:	b2da      	uxtb	r2, r3
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	687a      	ldr	r2, [r7, #4]
 80096d0:	4907      	ldr	r1, [pc, #28]	; (80096f0 <I2C_MasterRequestRead+0x198>)
 80096d2:	68f8      	ldr	r0, [r7, #12]
 80096d4:	f000 f9e3 	bl	8009a9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80096d8:	4603      	mov	r3, r0
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d001      	beq.n	80096e2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80096de:	2301      	movs	r3, #1
 80096e0:	e000      	b.n	80096e4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80096e2:	2300      	movs	r3, #0
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3718      	adds	r7, #24
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}
 80096ec:	00010008 	.word	0x00010008
 80096f0:	00010002 	.word	0x00010002

080096f4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b088      	sub	sp, #32
 80096f8:	af02      	add	r7, sp, #8
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	4608      	mov	r0, r1
 80096fe:	4611      	mov	r1, r2
 8009700:	461a      	mov	r2, r3
 8009702:	4603      	mov	r3, r0
 8009704:	817b      	strh	r3, [r7, #10]
 8009706:	460b      	mov	r3, r1
 8009708:	813b      	strh	r3, [r7, #8]
 800970a:	4613      	mov	r3, r2
 800970c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	681a      	ldr	r2, [r3, #0]
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800971c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800971e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009720:	9300      	str	r3, [sp, #0]
 8009722:	6a3b      	ldr	r3, [r7, #32]
 8009724:	2200      	movs	r2, #0
 8009726:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800972a:	68f8      	ldr	r0, [r7, #12]
 800972c:	f000 f960 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 8009730:	4603      	mov	r3, r0
 8009732:	2b00      	cmp	r3, #0
 8009734:	d00d      	beq.n	8009752 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009740:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009744:	d103      	bne.n	800974e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f44f 7200 	mov.w	r2, #512	; 0x200
 800974c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800974e:	2303      	movs	r3, #3
 8009750:	e05f      	b.n	8009812 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009752:	897b      	ldrh	r3, [r7, #10]
 8009754:	b2db      	uxtb	r3, r3
 8009756:	461a      	mov	r2, r3
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009760:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009764:	6a3a      	ldr	r2, [r7, #32]
 8009766:	492d      	ldr	r1, [pc, #180]	; (800981c <I2C_RequestMemoryWrite+0x128>)
 8009768:	68f8      	ldr	r0, [r7, #12]
 800976a:	f000 f998 	bl	8009a9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800976e:	4603      	mov	r3, r0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d001      	beq.n	8009778 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8009774:	2301      	movs	r3, #1
 8009776:	e04c      	b.n	8009812 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009778:	2300      	movs	r3, #0
 800977a:	617b      	str	r3, [r7, #20]
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	695b      	ldr	r3, [r3, #20]
 8009782:	617b      	str	r3, [r7, #20]
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	699b      	ldr	r3, [r3, #24]
 800978a:	617b      	str	r3, [r7, #20]
 800978c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800978e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009790:	6a39      	ldr	r1, [r7, #32]
 8009792:	68f8      	ldr	r0, [r7, #12]
 8009794:	f000 fa02 	bl	8009b9c <I2C_WaitOnTXEFlagUntilTimeout>
 8009798:	4603      	mov	r3, r0
 800979a:	2b00      	cmp	r3, #0
 800979c:	d00d      	beq.n	80097ba <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097a2:	2b04      	cmp	r3, #4
 80097a4:	d107      	bne.n	80097b6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80097b4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80097b6:	2301      	movs	r3, #1
 80097b8:	e02b      	b.n	8009812 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80097ba:	88fb      	ldrh	r3, [r7, #6]
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d105      	bne.n	80097cc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80097c0:	893b      	ldrh	r3, [r7, #8]
 80097c2:	b2da      	uxtb	r2, r3
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	611a      	str	r2, [r3, #16]
 80097ca:	e021      	b.n	8009810 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80097cc:	893b      	ldrh	r3, [r7, #8]
 80097ce:	0a1b      	lsrs	r3, r3, #8
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	b2da      	uxtb	r2, r3
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80097da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097dc:	6a39      	ldr	r1, [r7, #32]
 80097de:	68f8      	ldr	r0, [r7, #12]
 80097e0:	f000 f9dc 	bl	8009b9c <I2C_WaitOnTXEFlagUntilTimeout>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d00d      	beq.n	8009806 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097ee:	2b04      	cmp	r3, #4
 80097f0:	d107      	bne.n	8009802 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	681a      	ldr	r2, [r3, #0]
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009800:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009802:	2301      	movs	r3, #1
 8009804:	e005      	b.n	8009812 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009806:	893b      	ldrh	r3, [r7, #8]
 8009808:	b2da      	uxtb	r2, r3
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009810:	2300      	movs	r3, #0
}
 8009812:	4618      	mov	r0, r3
 8009814:	3718      	adds	r7, #24
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
 800981a:	bf00      	nop
 800981c:	00010002 	.word	0x00010002

08009820 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b088      	sub	sp, #32
 8009824:	af02      	add	r7, sp, #8
 8009826:	60f8      	str	r0, [r7, #12]
 8009828:	4608      	mov	r0, r1
 800982a:	4611      	mov	r1, r2
 800982c:	461a      	mov	r2, r3
 800982e:	4603      	mov	r3, r0
 8009830:	817b      	strh	r3, [r7, #10]
 8009832:	460b      	mov	r3, r1
 8009834:	813b      	strh	r3, [r7, #8]
 8009836:	4613      	mov	r3, r2
 8009838:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	681a      	ldr	r2, [r3, #0]
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009848:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009858:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800985a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800985c:	9300      	str	r3, [sp, #0]
 800985e:	6a3b      	ldr	r3, [r7, #32]
 8009860:	2200      	movs	r2, #0
 8009862:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009866:	68f8      	ldr	r0, [r7, #12]
 8009868:	f000 f8c2 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 800986c:	4603      	mov	r3, r0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d00d      	beq.n	800988e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800987c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009880:	d103      	bne.n	800988a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009888:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800988a:	2303      	movs	r3, #3
 800988c:	e0aa      	b.n	80099e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800988e:	897b      	ldrh	r3, [r7, #10]
 8009890:	b2db      	uxtb	r3, r3
 8009892:	461a      	mov	r2, r3
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800989c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800989e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a0:	6a3a      	ldr	r2, [r7, #32]
 80098a2:	4952      	ldr	r1, [pc, #328]	; (80099ec <I2C_RequestMemoryRead+0x1cc>)
 80098a4:	68f8      	ldr	r0, [r7, #12]
 80098a6:	f000 f8fa 	bl	8009a9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80098aa:	4603      	mov	r3, r0
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d001      	beq.n	80098b4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80098b0:	2301      	movs	r3, #1
 80098b2:	e097      	b.n	80099e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80098b4:	2300      	movs	r3, #0
 80098b6:	617b      	str	r3, [r7, #20]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	695b      	ldr	r3, [r3, #20]
 80098be:	617b      	str	r3, [r7, #20]
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	699b      	ldr	r3, [r3, #24]
 80098c6:	617b      	str	r3, [r7, #20]
 80098c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80098ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098cc:	6a39      	ldr	r1, [r7, #32]
 80098ce:	68f8      	ldr	r0, [r7, #12]
 80098d0:	f000 f964 	bl	8009b9c <I2C_WaitOnTXEFlagUntilTimeout>
 80098d4:	4603      	mov	r3, r0
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00d      	beq.n	80098f6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098de:	2b04      	cmp	r3, #4
 80098e0:	d107      	bne.n	80098f2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80098f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80098f2:	2301      	movs	r3, #1
 80098f4:	e076      	b.n	80099e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80098f6:	88fb      	ldrh	r3, [r7, #6]
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	d105      	bne.n	8009908 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80098fc:	893b      	ldrh	r3, [r7, #8]
 80098fe:	b2da      	uxtb	r2, r3
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	611a      	str	r2, [r3, #16]
 8009906:	e021      	b.n	800994c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009908:	893b      	ldrh	r3, [r7, #8]
 800990a:	0a1b      	lsrs	r3, r3, #8
 800990c:	b29b      	uxth	r3, r3
 800990e:	b2da      	uxtb	r2, r3
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009916:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009918:	6a39      	ldr	r1, [r7, #32]
 800991a:	68f8      	ldr	r0, [r7, #12]
 800991c:	f000 f93e 	bl	8009b9c <I2C_WaitOnTXEFlagUntilTimeout>
 8009920:	4603      	mov	r3, r0
 8009922:	2b00      	cmp	r3, #0
 8009924:	d00d      	beq.n	8009942 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800992a:	2b04      	cmp	r3, #4
 800992c:	d107      	bne.n	800993e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	681a      	ldr	r2, [r3, #0]
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800993c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	e050      	b.n	80099e4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009942:	893b      	ldrh	r3, [r7, #8]
 8009944:	b2da      	uxtb	r2, r3
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800994c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800994e:	6a39      	ldr	r1, [r7, #32]
 8009950:	68f8      	ldr	r0, [r7, #12]
 8009952:	f000 f923 	bl	8009b9c <I2C_WaitOnTXEFlagUntilTimeout>
 8009956:	4603      	mov	r3, r0
 8009958:	2b00      	cmp	r3, #0
 800995a:	d00d      	beq.n	8009978 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009960:	2b04      	cmp	r3, #4
 8009962:	d107      	bne.n	8009974 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	681a      	ldr	r2, [r3, #0]
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009972:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009974:	2301      	movs	r3, #1
 8009976:	e035      	b.n	80099e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	681a      	ldr	r2, [r3, #0]
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009986:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800998a:	9300      	str	r3, [sp, #0]
 800998c:	6a3b      	ldr	r3, [r7, #32]
 800998e:	2200      	movs	r2, #0
 8009990:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009994:	68f8      	ldr	r0, [r7, #12]
 8009996:	f000 f82b 	bl	80099f0 <I2C_WaitOnFlagUntilTimeout>
 800999a:	4603      	mov	r3, r0
 800999c:	2b00      	cmp	r3, #0
 800999e:	d00d      	beq.n	80099bc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80099ae:	d103      	bne.n	80099b8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80099b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80099b8:	2303      	movs	r3, #3
 80099ba:	e013      	b.n	80099e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80099bc:	897b      	ldrh	r3, [r7, #10]
 80099be:	b2db      	uxtb	r3, r3
 80099c0:	f043 0301 	orr.w	r3, r3, #1
 80099c4:	b2da      	uxtb	r2, r3
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80099cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ce:	6a3a      	ldr	r2, [r7, #32]
 80099d0:	4906      	ldr	r1, [pc, #24]	; (80099ec <I2C_RequestMemoryRead+0x1cc>)
 80099d2:	68f8      	ldr	r0, [r7, #12]
 80099d4:	f000 f863 	bl	8009a9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d001      	beq.n	80099e2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80099de:	2301      	movs	r3, #1
 80099e0:	e000      	b.n	80099e4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80099e2:	2300      	movs	r3, #0
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3718      	adds	r7, #24
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}
 80099ec:	00010002 	.word	0x00010002

080099f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b084      	sub	sp, #16
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	603b      	str	r3, [r7, #0]
 80099fc:	4613      	mov	r3, r2
 80099fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009a00:	e025      	b.n	8009a4e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a08:	d021      	beq.n	8009a4e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a0a:	f7fc fcf5 	bl	80063f8 <HAL_GetTick>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	69bb      	ldr	r3, [r7, #24]
 8009a12:	1ad3      	subs	r3, r2, r3
 8009a14:	683a      	ldr	r2, [r7, #0]
 8009a16:	429a      	cmp	r2, r3
 8009a18:	d302      	bcc.n	8009a20 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d116      	bne.n	8009a4e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	2200      	movs	r2, #0
 8009a24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	2220      	movs	r2, #32
 8009a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	2200      	movs	r2, #0
 8009a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a3a:	f043 0220 	orr.w	r2, r3, #32
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2200      	movs	r2, #0
 8009a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e023      	b.n	8009a96 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	0c1b      	lsrs	r3, r3, #16
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	2b01      	cmp	r3, #1
 8009a56:	d10d      	bne.n	8009a74 <I2C_WaitOnFlagUntilTimeout+0x84>
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	695b      	ldr	r3, [r3, #20]
 8009a5e:	43da      	mvns	r2, r3
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	4013      	ands	r3, r2
 8009a64:	b29b      	uxth	r3, r3
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	bf0c      	ite	eq
 8009a6a:	2301      	moveq	r3, #1
 8009a6c:	2300      	movne	r3, #0
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	461a      	mov	r2, r3
 8009a72:	e00c      	b.n	8009a8e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	699b      	ldr	r3, [r3, #24]
 8009a7a:	43da      	mvns	r2, r3
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	4013      	ands	r3, r2
 8009a80:	b29b      	uxth	r3, r3
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	bf0c      	ite	eq
 8009a86:	2301      	moveq	r3, #1
 8009a88:	2300      	movne	r3, #0
 8009a8a:	b2db      	uxtb	r3, r3
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	79fb      	ldrb	r3, [r7, #7]
 8009a90:	429a      	cmp	r2, r3
 8009a92:	d0b6      	beq.n	8009a02 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009a94:	2300      	movs	r3, #0
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	3710      	adds	r7, #16
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bd80      	pop	{r7, pc}

08009a9e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009a9e:	b580      	push	{r7, lr}
 8009aa0:	b084      	sub	sp, #16
 8009aa2:	af00      	add	r7, sp, #0
 8009aa4:	60f8      	str	r0, [r7, #12]
 8009aa6:	60b9      	str	r1, [r7, #8]
 8009aa8:	607a      	str	r2, [r7, #4]
 8009aaa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009aac:	e051      	b.n	8009b52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	695b      	ldr	r3, [r3, #20]
 8009ab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ab8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009abc:	d123      	bne.n	8009b06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	681a      	ldr	r2, [r3, #0]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009acc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009ad6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	2200      	movs	r2, #0
 8009adc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	2220      	movs	r2, #32
 8009ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009af2:	f043 0204 	orr.w	r2, r3, #4
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2200      	movs	r2, #0
 8009afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009b02:	2301      	movs	r3, #1
 8009b04:	e046      	b.n	8009b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b0c:	d021      	beq.n	8009b52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b0e:	f7fc fc73 	bl	80063f8 <HAL_GetTick>
 8009b12:	4602      	mov	r2, r0
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	1ad3      	subs	r3, r2, r3
 8009b18:	687a      	ldr	r2, [r7, #4]
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d302      	bcc.n	8009b24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d116      	bne.n	8009b52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2200      	movs	r2, #0
 8009b28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2220      	movs	r2, #32
 8009b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2200      	movs	r2, #0
 8009b36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b3e:	f043 0220 	orr.w	r2, r3, #32
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009b4e:	2301      	movs	r3, #1
 8009b50:	e020      	b.n	8009b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	0c1b      	lsrs	r3, r3, #16
 8009b56:	b2db      	uxtb	r3, r3
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d10c      	bne.n	8009b76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	695b      	ldr	r3, [r3, #20]
 8009b62:	43da      	mvns	r2, r3
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	4013      	ands	r3, r2
 8009b68:	b29b      	uxth	r3, r3
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	bf14      	ite	ne
 8009b6e:	2301      	movne	r3, #1
 8009b70:	2300      	moveq	r3, #0
 8009b72:	b2db      	uxtb	r3, r3
 8009b74:	e00b      	b.n	8009b8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	699b      	ldr	r3, [r3, #24]
 8009b7c:	43da      	mvns	r2, r3
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	4013      	ands	r3, r2
 8009b82:	b29b      	uxth	r3, r3
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	bf14      	ite	ne
 8009b88:	2301      	movne	r3, #1
 8009b8a:	2300      	moveq	r3, #0
 8009b8c:	b2db      	uxtb	r3, r3
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d18d      	bne.n	8009aae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009b92:	2300      	movs	r3, #0
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3710      	adds	r7, #16
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}

08009b9c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b084      	sub	sp, #16
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	60f8      	str	r0, [r7, #12]
 8009ba4:	60b9      	str	r1, [r7, #8]
 8009ba6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009ba8:	e02d      	b.n	8009c06 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009baa:	68f8      	ldr	r0, [r7, #12]
 8009bac:	f000 f8ce 	bl	8009d4c <I2C_IsAcknowledgeFailed>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d001      	beq.n	8009bba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	e02d      	b.n	8009c16 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009bc0:	d021      	beq.n	8009c06 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bc2:	f7fc fc19 	bl	80063f8 <HAL_GetTick>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	1ad3      	subs	r3, r2, r3
 8009bcc:	68ba      	ldr	r2, [r7, #8]
 8009bce:	429a      	cmp	r2, r3
 8009bd0:	d302      	bcc.n	8009bd8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d116      	bne.n	8009c06 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2220      	movs	r2, #32
 8009be2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2200      	movs	r2, #0
 8009bea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bf2:	f043 0220 	orr.w	r2, r3, #32
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009c02:	2301      	movs	r3, #1
 8009c04:	e007      	b.n	8009c16 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	695b      	ldr	r3, [r3, #20]
 8009c0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c10:	2b80      	cmp	r3, #128	; 0x80
 8009c12:	d1ca      	bne.n	8009baa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009c14:	2300      	movs	r3, #0
}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3710      	adds	r7, #16
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}

08009c1e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009c1e:	b580      	push	{r7, lr}
 8009c20:	b084      	sub	sp, #16
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	60f8      	str	r0, [r7, #12]
 8009c26:	60b9      	str	r1, [r7, #8]
 8009c28:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009c2a:	e02d      	b.n	8009c88 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009c2c:	68f8      	ldr	r0, [r7, #12]
 8009c2e:	f000 f88d 	bl	8009d4c <I2C_IsAcknowledgeFailed>
 8009c32:	4603      	mov	r3, r0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d001      	beq.n	8009c3c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009c38:	2301      	movs	r3, #1
 8009c3a:	e02d      	b.n	8009c98 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c42:	d021      	beq.n	8009c88 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c44:	f7fc fbd8 	bl	80063f8 <HAL_GetTick>
 8009c48:	4602      	mov	r2, r0
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	1ad3      	subs	r3, r2, r3
 8009c4e:	68ba      	ldr	r2, [r7, #8]
 8009c50:	429a      	cmp	r2, r3
 8009c52:	d302      	bcc.n	8009c5a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d116      	bne.n	8009c88 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2220      	movs	r2, #32
 8009c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c74:	f043 0220 	orr.w	r2, r3, #32
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009c84:	2301      	movs	r3, #1
 8009c86:	e007      	b.n	8009c98 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	695b      	ldr	r3, [r3, #20]
 8009c8e:	f003 0304 	and.w	r3, r3, #4
 8009c92:	2b04      	cmp	r3, #4
 8009c94:	d1ca      	bne.n	8009c2c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009c96:	2300      	movs	r3, #0
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	3710      	adds	r7, #16
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}

08009ca0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b084      	sub	sp, #16
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009cac:	e042      	b.n	8009d34 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	695b      	ldr	r3, [r3, #20]
 8009cb4:	f003 0310 	and.w	r3, r3, #16
 8009cb8:	2b10      	cmp	r3, #16
 8009cba:	d119      	bne.n	8009cf0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f06f 0210 	mvn.w	r2, #16
 8009cc4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	2220      	movs	r2, #32
 8009cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009cec:	2301      	movs	r3, #1
 8009cee:	e029      	b.n	8009d44 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009cf0:	f7fc fb82 	bl	80063f8 <HAL_GetTick>
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	1ad3      	subs	r3, r2, r3
 8009cfa:	68ba      	ldr	r2, [r7, #8]
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	d302      	bcc.n	8009d06 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d116      	bne.n	8009d34 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2220      	movs	r2, #32
 8009d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2200      	movs	r2, #0
 8009d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d20:	f043 0220 	orr.w	r2, r3, #32
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009d30:	2301      	movs	r3, #1
 8009d32:	e007      	b.n	8009d44 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	695b      	ldr	r3, [r3, #20]
 8009d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d3e:	2b40      	cmp	r3, #64	; 0x40
 8009d40:	d1b5      	bne.n	8009cae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009d42:	2300      	movs	r3, #0
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3710      	adds	r7, #16
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}

08009d4c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b083      	sub	sp, #12
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	695b      	ldr	r3, [r3, #20]
 8009d5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d62:	d11b      	bne.n	8009d9c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009d6c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2200      	movs	r2, #0
 8009d72:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2220      	movs	r2, #32
 8009d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d88:	f043 0204 	orr.w	r2, r3, #4
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2200      	movs	r2, #0
 8009d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009d98:	2301      	movs	r3, #1
 8009d9a:	e000      	b.n	8009d9e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009d9c:	2300      	movs	r3, #0
}
 8009d9e:	4618      	mov	r0, r3
 8009da0:	370c      	adds	r7, #12
 8009da2:	46bd      	mov	sp, r7
 8009da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da8:	4770      	bx	lr
	...

08009dac <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b088      	sub	sp, #32
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d101      	bne.n	8009dbe <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8009dba:	2301      	movs	r3, #1
 8009dbc:	e128      	b.n	800a010 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009dc4:	b2db      	uxtb	r3, r3
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d109      	bne.n	8009dde <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	4a90      	ldr	r2, [pc, #576]	; (800a018 <HAL_I2S_Init+0x26c>)
 8009dd6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f7f7 ffdf 	bl	8001d9c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2202      	movs	r2, #2
 8009de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	69db      	ldr	r3, [r3, #28]
 8009dec:	687a      	ldr	r2, [r7, #4]
 8009dee:	6812      	ldr	r2, [r2, #0]
 8009df0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8009df4:	f023 030f 	bic.w	r3, r3, #15
 8009df8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	2202      	movs	r2, #2
 8009e00:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	695b      	ldr	r3, [r3, #20]
 8009e06:	2b02      	cmp	r3, #2
 8009e08:	d060      	beq.n	8009ecc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	68db      	ldr	r3, [r3, #12]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d102      	bne.n	8009e18 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8009e12:	2310      	movs	r3, #16
 8009e14:	617b      	str	r3, [r7, #20]
 8009e16:	e001      	b.n	8009e1c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8009e18:	2320      	movs	r3, #32
 8009e1a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	2b20      	cmp	r3, #32
 8009e22:	d802      	bhi.n	8009e2a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	005b      	lsls	r3, r3, #1
 8009e28:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8009e2a:	2001      	movs	r0, #1
 8009e2c:	f001 f9a0 	bl	800b170 <HAL_RCCEx_GetPeriphCLKFreq>
 8009e30:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	691b      	ldr	r3, [r3, #16]
 8009e36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e3a:	d125      	bne.n	8009e88 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	68db      	ldr	r3, [r3, #12]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d010      	beq.n	8009e66 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	68fa      	ldr	r2, [r7, #12]
 8009e4a:	fbb2 f2f3 	udiv	r2, r2, r3
 8009e4e:	4613      	mov	r3, r2
 8009e50:	009b      	lsls	r3, r3, #2
 8009e52:	4413      	add	r3, r2
 8009e54:	005b      	lsls	r3, r3, #1
 8009e56:	461a      	mov	r2, r3
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	695b      	ldr	r3, [r3, #20]
 8009e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e60:	3305      	adds	r3, #5
 8009e62:	613b      	str	r3, [r7, #16]
 8009e64:	e01f      	b.n	8009ea6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	00db      	lsls	r3, r3, #3
 8009e6a:	68fa      	ldr	r2, [r7, #12]
 8009e6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009e70:	4613      	mov	r3, r2
 8009e72:	009b      	lsls	r3, r3, #2
 8009e74:	4413      	add	r3, r2
 8009e76:	005b      	lsls	r3, r3, #1
 8009e78:	461a      	mov	r2, r3
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	695b      	ldr	r3, [r3, #20]
 8009e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e82:	3305      	adds	r3, #5
 8009e84:	613b      	str	r3, [r7, #16]
 8009e86:	e00e      	b.n	8009ea6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009e88:	68fa      	ldr	r2, [r7, #12]
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009e90:	4613      	mov	r3, r2
 8009e92:	009b      	lsls	r3, r3, #2
 8009e94:	4413      	add	r3, r2
 8009e96:	005b      	lsls	r3, r3, #1
 8009e98:	461a      	mov	r2, r3
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	695b      	ldr	r3, [r3, #20]
 8009e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ea2:	3305      	adds	r3, #5
 8009ea4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	4a5c      	ldr	r2, [pc, #368]	; (800a01c <HAL_I2S_Init+0x270>)
 8009eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8009eae:	08db      	lsrs	r3, r3, #3
 8009eb0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	f003 0301 	and.w	r3, r3, #1
 8009eb8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8009eba:	693a      	ldr	r2, [r7, #16]
 8009ebc:	69bb      	ldr	r3, [r7, #24]
 8009ebe:	1ad3      	subs	r3, r2, r3
 8009ec0:	085b      	lsrs	r3, r3, #1
 8009ec2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8009ec4:	69bb      	ldr	r3, [r7, #24]
 8009ec6:	021b      	lsls	r3, r3, #8
 8009ec8:	61bb      	str	r3, [r7, #24]
 8009eca:	e003      	b.n	8009ed4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8009ecc:	2302      	movs	r3, #2
 8009ece:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8009ed4:	69fb      	ldr	r3, [r7, #28]
 8009ed6:	2b01      	cmp	r3, #1
 8009ed8:	d902      	bls.n	8009ee0 <HAL_I2S_Init+0x134>
 8009eda:	69fb      	ldr	r3, [r7, #28]
 8009edc:	2bff      	cmp	r3, #255	; 0xff
 8009ede:	d907      	bls.n	8009ef0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ee4:	f043 0210 	orr.w	r2, r3, #16
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8009eec:	2301      	movs	r3, #1
 8009eee:	e08f      	b.n	800a010 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	691a      	ldr	r2, [r3, #16]
 8009ef4:	69bb      	ldr	r3, [r7, #24]
 8009ef6:	ea42 0103 	orr.w	r1, r2, r3
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	69fa      	ldr	r2, [r7, #28]
 8009f00:	430a      	orrs	r2, r1
 8009f02:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	69db      	ldr	r3, [r3, #28]
 8009f0a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8009f0e:	f023 030f 	bic.w	r3, r3, #15
 8009f12:	687a      	ldr	r2, [r7, #4]
 8009f14:	6851      	ldr	r1, [r2, #4]
 8009f16:	687a      	ldr	r2, [r7, #4]
 8009f18:	6892      	ldr	r2, [r2, #8]
 8009f1a:	4311      	orrs	r1, r2
 8009f1c:	687a      	ldr	r2, [r7, #4]
 8009f1e:	68d2      	ldr	r2, [r2, #12]
 8009f20:	4311      	orrs	r1, r2
 8009f22:	687a      	ldr	r2, [r7, #4]
 8009f24:	6992      	ldr	r2, [r2, #24]
 8009f26:	430a      	orrs	r2, r1
 8009f28:	431a      	orrs	r2, r3
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f32:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6a1b      	ldr	r3, [r3, #32]
 8009f38:	2b01      	cmp	r3, #1
 8009f3a:	d161      	bne.n	800a000 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	4a38      	ldr	r2, [pc, #224]	; (800a020 <HAL_I2S_Init+0x274>)
 8009f40:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4a37      	ldr	r2, [pc, #220]	; (800a024 <HAL_I2S_Init+0x278>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d101      	bne.n	8009f50 <HAL_I2S_Init+0x1a4>
 8009f4c:	4b36      	ldr	r3, [pc, #216]	; (800a028 <HAL_I2S_Init+0x27c>)
 8009f4e:	e001      	b.n	8009f54 <HAL_I2S_Init+0x1a8>
 8009f50:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009f54:	69db      	ldr	r3, [r3, #28]
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	6812      	ldr	r2, [r2, #0]
 8009f5a:	4932      	ldr	r1, [pc, #200]	; (800a024 <HAL_I2S_Init+0x278>)
 8009f5c:	428a      	cmp	r2, r1
 8009f5e:	d101      	bne.n	8009f64 <HAL_I2S_Init+0x1b8>
 8009f60:	4a31      	ldr	r2, [pc, #196]	; (800a028 <HAL_I2S_Init+0x27c>)
 8009f62:	e001      	b.n	8009f68 <HAL_I2S_Init+0x1bc>
 8009f64:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8009f68:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8009f6c:	f023 030f 	bic.w	r3, r3, #15
 8009f70:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a2b      	ldr	r2, [pc, #172]	; (800a024 <HAL_I2S_Init+0x278>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d101      	bne.n	8009f80 <HAL_I2S_Init+0x1d4>
 8009f7c:	4b2a      	ldr	r3, [pc, #168]	; (800a028 <HAL_I2S_Init+0x27c>)
 8009f7e:	e001      	b.n	8009f84 <HAL_I2S_Init+0x1d8>
 8009f80:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009f84:	2202      	movs	r2, #2
 8009f86:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4a25      	ldr	r2, [pc, #148]	; (800a024 <HAL_I2S_Init+0x278>)
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d101      	bne.n	8009f96 <HAL_I2S_Init+0x1ea>
 8009f92:	4b25      	ldr	r3, [pc, #148]	; (800a028 <HAL_I2S_Init+0x27c>)
 8009f94:	e001      	b.n	8009f9a <HAL_I2S_Init+0x1ee>
 8009f96:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009f9a:	69db      	ldr	r3, [r3, #28]
 8009f9c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	685b      	ldr	r3, [r3, #4]
 8009fa2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009fa6:	d003      	beq.n	8009fb0 <HAL_I2S_Init+0x204>
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	685b      	ldr	r3, [r3, #4]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d103      	bne.n	8009fb8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8009fb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009fb4:	613b      	str	r3, [r7, #16]
 8009fb6:	e001      	b.n	8009fbc <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8009fb8:	2300      	movs	r3, #0
 8009fba:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	689b      	ldr	r3, [r3, #8]
 8009fc4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	68db      	ldr	r3, [r3, #12]
 8009fce:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	699b      	ldr	r3, [r3, #24]
 8009fd8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	b29a      	uxth	r2, r3
 8009fde:	897b      	ldrh	r3, [r7, #10]
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	b29b      	uxth	r3, r3
 8009fe4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009fe8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	4a0d      	ldr	r2, [pc, #52]	; (800a024 <HAL_I2S_Init+0x278>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d101      	bne.n	8009ff8 <HAL_I2S_Init+0x24c>
 8009ff4:	4b0c      	ldr	r3, [pc, #48]	; (800a028 <HAL_I2S_Init+0x27c>)
 8009ff6:	e001      	b.n	8009ffc <HAL_I2S_Init+0x250>
 8009ff8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009ffc:	897a      	ldrh	r2, [r7, #10]
 8009ffe:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2200      	movs	r2, #0
 800a004:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2201      	movs	r2, #1
 800a00a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800a00e:	2300      	movs	r3, #0
}
 800a010:	4618      	mov	r0, r3
 800a012:	3720      	adds	r7, #32
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}
 800a018:	0800a123 	.word	0x0800a123
 800a01c:	cccccccd 	.word	0xcccccccd
 800a020:	0800a239 	.word	0x0800a239
 800a024:	40003800 	.word	0x40003800
 800a028:	40003400 	.word	0x40003400

0800a02c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a02c:	b480      	push	{r7}
 800a02e:	b083      	sub	sp, #12
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800a034:	bf00      	nop
 800a036:	370c      	adds	r7, #12
 800a038:	46bd      	mov	sp, r7
 800a03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03e:	4770      	bx	lr

0800a040 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a040:	b480      	push	{r7}
 800a042:	b083      	sub	sp, #12
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800a048:	bf00      	nop
 800a04a:	370c      	adds	r7, #12
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr

0800a054 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800a054:	b480      	push	{r7}
 800a056:	b083      	sub	sp, #12
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800a05c:	bf00      	nop
 800a05e:	370c      	adds	r7, #12
 800a060:	46bd      	mov	sp, r7
 800a062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a066:	4770      	bx	lr

0800a068 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b082      	sub	sp, #8
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a074:	881a      	ldrh	r2, [r3, #0]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a080:	1c9a      	adds	r2, r3, #2
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a08a:	b29b      	uxth	r3, r3
 800a08c:	3b01      	subs	r3, #1
 800a08e:	b29a      	uxth	r2, r3
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a098:	b29b      	uxth	r3, r3
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d10e      	bne.n	800a0bc <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	685a      	ldr	r2, [r3, #4]
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a0ac:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f7ff ffb8 	bl	800a02c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a0bc:	bf00      	nop
 800a0be:	3708      	adds	r7, #8
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}

0800a0c4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b082      	sub	sp, #8
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	68da      	ldr	r2, [r3, #12]
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0d6:	b292      	uxth	r2, r2
 800a0d8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0de:	1c9a      	adds	r2, r3, #2
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a0e8:	b29b      	uxth	r3, r3
 800a0ea:	3b01      	subs	r3, #1
 800a0ec:	b29a      	uxth	r2, r3
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a0f6:	b29b      	uxth	r3, r3
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d10e      	bne.n	800a11a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	685a      	ldr	r2, [r3, #4]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a10a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2201      	movs	r2, #1
 800a110:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f7ff ff93 	bl	800a040 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a11a:	bf00      	nop
 800a11c:	3708      	adds	r7, #8
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}

0800a122 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a122:	b580      	push	{r7, lr}
 800a124:	b086      	sub	sp, #24
 800a126:	af00      	add	r7, sp, #0
 800a128:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	689b      	ldr	r3, [r3, #8]
 800a130:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a138:	b2db      	uxtb	r3, r3
 800a13a:	2b04      	cmp	r3, #4
 800a13c:	d13a      	bne.n	800a1b4 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	f003 0301 	and.w	r3, r3, #1
 800a144:	2b01      	cmp	r3, #1
 800a146:	d109      	bne.n	800a15c <I2S_IRQHandler+0x3a>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	685b      	ldr	r3, [r3, #4]
 800a14e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a152:	2b40      	cmp	r3, #64	; 0x40
 800a154:	d102      	bne.n	800a15c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f7ff ffb4 	bl	800a0c4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a162:	2b40      	cmp	r3, #64	; 0x40
 800a164:	d126      	bne.n	800a1b4 <I2S_IRQHandler+0x92>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	685b      	ldr	r3, [r3, #4]
 800a16c:	f003 0320 	and.w	r3, r3, #32
 800a170:	2b20      	cmp	r3, #32
 800a172:	d11f      	bne.n	800a1b4 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	685a      	ldr	r2, [r3, #4]
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a182:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a184:	2300      	movs	r3, #0
 800a186:	613b      	str	r3, [r7, #16]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	68db      	ldr	r3, [r3, #12]
 800a18e:	613b      	str	r3, [r7, #16]
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	689b      	ldr	r3, [r3, #8]
 800a196:	613b      	str	r3, [r7, #16]
 800a198:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2201      	movs	r2, #1
 800a19e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1a6:	f043 0202 	orr.w	r2, r3, #2
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f7ff ff50 	bl	800a054 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a1ba:	b2db      	uxtb	r3, r3
 800a1bc:	2b03      	cmp	r3, #3
 800a1be:	d136      	bne.n	800a22e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	f003 0302 	and.w	r3, r3, #2
 800a1c6:	2b02      	cmp	r3, #2
 800a1c8:	d109      	bne.n	800a1de <I2S_IRQHandler+0xbc>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1d4:	2b80      	cmp	r3, #128	; 0x80
 800a1d6:	d102      	bne.n	800a1de <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f7ff ff45 	bl	800a068 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	f003 0308 	and.w	r3, r3, #8
 800a1e4:	2b08      	cmp	r3, #8
 800a1e6:	d122      	bne.n	800a22e <I2S_IRQHandler+0x10c>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	f003 0320 	and.w	r3, r3, #32
 800a1f2:	2b20      	cmp	r3, #32
 800a1f4:	d11b      	bne.n	800a22e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	685a      	ldr	r2, [r3, #4]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a204:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a206:	2300      	movs	r3, #0
 800a208:	60fb      	str	r3, [r7, #12]
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	689b      	ldr	r3, [r3, #8]
 800a210:	60fb      	str	r3, [r7, #12]
 800a212:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2201      	movs	r2, #1
 800a218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a220:	f043 0204 	orr.w	r2, r3, #4
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f7ff ff13 	bl	800a054 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a22e:	bf00      	nop
 800a230:	3718      	adds	r7, #24
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
	...

0800a238 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b088      	sub	sp, #32
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	689b      	ldr	r3, [r3, #8]
 800a246:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4aa2      	ldr	r2, [pc, #648]	; (800a4d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	d101      	bne.n	800a256 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800a252:	4ba2      	ldr	r3, [pc, #648]	; (800a4dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a254:	e001      	b.n	800a25a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800a256:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a25a:	689b      	ldr	r3, [r3, #8]
 800a25c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a9b      	ldr	r2, [pc, #620]	; (800a4d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d101      	bne.n	800a274 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800a270:	4b9a      	ldr	r3, [pc, #616]	; (800a4dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a272:	e001      	b.n	800a278 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800a274:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a284:	d004      	beq.n	800a290 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	685b      	ldr	r3, [r3, #4]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	f040 8099 	bne.w	800a3c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800a290:	69fb      	ldr	r3, [r7, #28]
 800a292:	f003 0302 	and.w	r3, r3, #2
 800a296:	2b02      	cmp	r3, #2
 800a298:	d107      	bne.n	800a2aa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d002      	beq.n	800a2aa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 f925 	bl	800a4f4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800a2aa:	69bb      	ldr	r3, [r7, #24]
 800a2ac:	f003 0301 	and.w	r3, r3, #1
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d107      	bne.n	800a2c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d002      	beq.n	800a2c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 f9c8 	bl	800a654 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800a2c4:	69bb      	ldr	r3, [r7, #24]
 800a2c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2ca:	2b40      	cmp	r3, #64	; 0x40
 800a2cc:	d13a      	bne.n	800a344 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	f003 0320 	and.w	r3, r3, #32
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d035      	beq.n	800a344 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4a7e      	ldr	r2, [pc, #504]	; (800a4d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d101      	bne.n	800a2e6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800a2e2:	4b7e      	ldr	r3, [pc, #504]	; (800a4dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a2e4:	e001      	b.n	800a2ea <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800a2e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a2ea:	685a      	ldr	r2, [r3, #4]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4979      	ldr	r1, [pc, #484]	; (800a4d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a2f2:	428b      	cmp	r3, r1
 800a2f4:	d101      	bne.n	800a2fa <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800a2f6:	4b79      	ldr	r3, [pc, #484]	; (800a4dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a2f8:	e001      	b.n	800a2fe <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800a2fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a2fe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a302:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	685a      	ldr	r2, [r3, #4]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a312:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a314:	2300      	movs	r3, #0
 800a316:	60fb      	str	r3, [r7, #12]
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	68db      	ldr	r3, [r3, #12]
 800a31e:	60fb      	str	r3, [r7, #12]
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	689b      	ldr	r3, [r3, #8]
 800a326:	60fb      	str	r3, [r7, #12]
 800a328:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2201      	movs	r2, #1
 800a32e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a336:	f043 0202 	orr.w	r2, r3, #2
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f7ff fe88 	bl	800a054 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a344:	69fb      	ldr	r3, [r7, #28]
 800a346:	f003 0308 	and.w	r3, r3, #8
 800a34a:	2b08      	cmp	r3, #8
 800a34c:	f040 80be 	bne.w	800a4cc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800a350:	697b      	ldr	r3, [r7, #20]
 800a352:	f003 0320 	and.w	r3, r3, #32
 800a356:	2b00      	cmp	r3, #0
 800a358:	f000 80b8 	beq.w	800a4cc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	685a      	ldr	r2, [r3, #4]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a36a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	4a59      	ldr	r2, [pc, #356]	; (800a4d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a372:	4293      	cmp	r3, r2
 800a374:	d101      	bne.n	800a37a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800a376:	4b59      	ldr	r3, [pc, #356]	; (800a4dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a378:	e001      	b.n	800a37e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800a37a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a37e:	685a      	ldr	r2, [r3, #4]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	4954      	ldr	r1, [pc, #336]	; (800a4d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a386:	428b      	cmp	r3, r1
 800a388:	d101      	bne.n	800a38e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800a38a:	4b54      	ldr	r3, [pc, #336]	; (800a4dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a38c:	e001      	b.n	800a392 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800a38e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a392:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a396:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a398:	2300      	movs	r3, #0
 800a39a:	60bb      	str	r3, [r7, #8]
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	689b      	ldr	r3, [r3, #8]
 800a3a2:	60bb      	str	r3, [r7, #8]
 800a3a4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2201      	movs	r2, #1
 800a3aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3b2:	f043 0204 	orr.w	r2, r3, #4
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f7ff fe4a 	bl	800a054 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a3c0:	e084      	b.n	800a4cc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800a3c2:	69bb      	ldr	r3, [r7, #24]
 800a3c4:	f003 0302 	and.w	r3, r3, #2
 800a3c8:	2b02      	cmp	r3, #2
 800a3ca:	d107      	bne.n	800a3dc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800a3cc:	693b      	ldr	r3, [r7, #16]
 800a3ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d002      	beq.n	800a3dc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f000 f8be 	bl	800a558 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800a3dc:	69fb      	ldr	r3, [r7, #28]
 800a3de:	f003 0301 	and.w	r3, r3, #1
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	d107      	bne.n	800a3f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d002      	beq.n	800a3f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f000 f8fd 	bl	800a5f0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a3f6:	69fb      	ldr	r3, [r7, #28]
 800a3f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3fc:	2b40      	cmp	r3, #64	; 0x40
 800a3fe:	d12f      	bne.n	800a460 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	f003 0320 	and.w	r3, r3, #32
 800a406:	2b00      	cmp	r3, #0
 800a408:	d02a      	beq.n	800a460 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	685a      	ldr	r2, [r3, #4]
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a418:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4a2e      	ldr	r2, [pc, #184]	; (800a4d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d101      	bne.n	800a428 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800a424:	4b2d      	ldr	r3, [pc, #180]	; (800a4dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a426:	e001      	b.n	800a42c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800a428:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a42c:	685a      	ldr	r2, [r3, #4]
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	4929      	ldr	r1, [pc, #164]	; (800a4d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a434:	428b      	cmp	r3, r1
 800a436:	d101      	bne.n	800a43c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800a438:	4b28      	ldr	r3, [pc, #160]	; (800a4dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a43a:	e001      	b.n	800a440 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800a43c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a440:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a444:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2201      	movs	r2, #1
 800a44a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a452:	f043 0202 	orr.w	r2, r3, #2
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f7ff fdfa 	bl	800a054 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800a460:	69bb      	ldr	r3, [r7, #24]
 800a462:	f003 0308 	and.w	r3, r3, #8
 800a466:	2b08      	cmp	r3, #8
 800a468:	d131      	bne.n	800a4ce <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	f003 0320 	and.w	r3, r3, #32
 800a470:	2b00      	cmp	r3, #0
 800a472:	d02c      	beq.n	800a4ce <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	4a17      	ldr	r2, [pc, #92]	; (800a4d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d101      	bne.n	800a482 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800a47e:	4b17      	ldr	r3, [pc, #92]	; (800a4dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a480:	e001      	b.n	800a486 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800a482:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a486:	685a      	ldr	r2, [r3, #4]
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	4912      	ldr	r1, [pc, #72]	; (800a4d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a48e:	428b      	cmp	r3, r1
 800a490:	d101      	bne.n	800a496 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800a492:	4b12      	ldr	r3, [pc, #72]	; (800a4dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a494:	e001      	b.n	800a49a <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800a496:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a49a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a49e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	685a      	ldr	r2, [r3, #4]
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a4ae:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2201      	movs	r2, #1
 800a4b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4bc:	f043 0204 	orr.w	r2, r3, #4
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	f7ff fdc5 	bl	800a054 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a4ca:	e000      	b.n	800a4ce <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a4cc:	bf00      	nop
}
 800a4ce:	bf00      	nop
 800a4d0:	3720      	adds	r7, #32
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}
 800a4d6:	bf00      	nop
 800a4d8:	40003800 	.word	0x40003800
 800a4dc:	40003400 	.word	0x40003400

0800a4e0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b083      	sub	sp, #12
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800a4e8:	bf00      	nop
 800a4ea:	370c      	adds	r7, #12
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f2:	4770      	bx	lr

0800a4f4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b082      	sub	sp, #8
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a500:	1c99      	adds	r1, r3, #2
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	6251      	str	r1, [r2, #36]	; 0x24
 800a506:	881a      	ldrh	r2, [r3, #0]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a512:	b29b      	uxth	r3, r3
 800a514:	3b01      	subs	r3, #1
 800a516:	b29a      	uxth	r2, r3
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a520:	b29b      	uxth	r3, r3
 800a522:	2b00      	cmp	r3, #0
 800a524:	d113      	bne.n	800a54e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	685a      	ldr	r2, [r3, #4]
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a534:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a53a:	b29b      	uxth	r3, r3
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d106      	bne.n	800a54e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2201      	movs	r2, #1
 800a544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f7ff ffc9 	bl	800a4e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a54e:	bf00      	nop
 800a550:	3708      	adds	r7, #8
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}
	...

0800a558 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b082      	sub	sp, #8
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a564:	1c99      	adds	r1, r3, #2
 800a566:	687a      	ldr	r2, [r7, #4]
 800a568:	6251      	str	r1, [r2, #36]	; 0x24
 800a56a:	8819      	ldrh	r1, [r3, #0]
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4a1d      	ldr	r2, [pc, #116]	; (800a5e8 <I2SEx_TxISR_I2SExt+0x90>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d101      	bne.n	800a57a <I2SEx_TxISR_I2SExt+0x22>
 800a576:	4b1d      	ldr	r3, [pc, #116]	; (800a5ec <I2SEx_TxISR_I2SExt+0x94>)
 800a578:	e001      	b.n	800a57e <I2SEx_TxISR_I2SExt+0x26>
 800a57a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a57e:	460a      	mov	r2, r1
 800a580:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a586:	b29b      	uxth	r3, r3
 800a588:	3b01      	subs	r3, #1
 800a58a:	b29a      	uxth	r2, r3
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a594:	b29b      	uxth	r3, r3
 800a596:	2b00      	cmp	r3, #0
 800a598:	d121      	bne.n	800a5de <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	4a12      	ldr	r2, [pc, #72]	; (800a5e8 <I2SEx_TxISR_I2SExt+0x90>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d101      	bne.n	800a5a8 <I2SEx_TxISR_I2SExt+0x50>
 800a5a4:	4b11      	ldr	r3, [pc, #68]	; (800a5ec <I2SEx_TxISR_I2SExt+0x94>)
 800a5a6:	e001      	b.n	800a5ac <I2SEx_TxISR_I2SExt+0x54>
 800a5a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a5ac:	685a      	ldr	r2, [r3, #4]
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	490d      	ldr	r1, [pc, #52]	; (800a5e8 <I2SEx_TxISR_I2SExt+0x90>)
 800a5b4:	428b      	cmp	r3, r1
 800a5b6:	d101      	bne.n	800a5bc <I2SEx_TxISR_I2SExt+0x64>
 800a5b8:	4b0c      	ldr	r3, [pc, #48]	; (800a5ec <I2SEx_TxISR_I2SExt+0x94>)
 800a5ba:	e001      	b.n	800a5c0 <I2SEx_TxISR_I2SExt+0x68>
 800a5bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a5c0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a5c4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a5ca:	b29b      	uxth	r3, r3
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d106      	bne.n	800a5de <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2201      	movs	r2, #1
 800a5d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	f7ff ff81 	bl	800a4e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a5de:	bf00      	nop
 800a5e0:	3708      	adds	r7, #8
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}
 800a5e6:	bf00      	nop
 800a5e8:	40003800 	.word	0x40003800
 800a5ec:	40003400 	.word	0x40003400

0800a5f0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b082      	sub	sp, #8
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	68d8      	ldr	r0, [r3, #12]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a602:	1c99      	adds	r1, r3, #2
 800a604:	687a      	ldr	r2, [r7, #4]
 800a606:	62d1      	str	r1, [r2, #44]	; 0x2c
 800a608:	b282      	uxth	r2, r0
 800a60a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a610:	b29b      	uxth	r3, r3
 800a612:	3b01      	subs	r3, #1
 800a614:	b29a      	uxth	r2, r3
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a61e:	b29b      	uxth	r3, r3
 800a620:	2b00      	cmp	r3, #0
 800a622:	d113      	bne.n	800a64c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	685a      	ldr	r2, [r3, #4]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a632:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a638:	b29b      	uxth	r3, r3
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d106      	bne.n	800a64c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	2201      	movs	r2, #1
 800a642:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f7ff ff4a 	bl	800a4e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a64c:	bf00      	nop
 800a64e:	3708      	adds	r7, #8
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}

0800a654 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b082      	sub	sp, #8
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a20      	ldr	r2, [pc, #128]	; (800a6e4 <I2SEx_RxISR_I2SExt+0x90>)
 800a662:	4293      	cmp	r3, r2
 800a664:	d101      	bne.n	800a66a <I2SEx_RxISR_I2SExt+0x16>
 800a666:	4b20      	ldr	r3, [pc, #128]	; (800a6e8 <I2SEx_RxISR_I2SExt+0x94>)
 800a668:	e001      	b.n	800a66e <I2SEx_RxISR_I2SExt+0x1a>
 800a66a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a66e:	68d8      	ldr	r0, [r3, #12]
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a674:	1c99      	adds	r1, r3, #2
 800a676:	687a      	ldr	r2, [r7, #4]
 800a678:	62d1      	str	r1, [r2, #44]	; 0x2c
 800a67a:	b282      	uxth	r2, r0
 800a67c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a682:	b29b      	uxth	r3, r3
 800a684:	3b01      	subs	r3, #1
 800a686:	b29a      	uxth	r2, r3
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a690:	b29b      	uxth	r3, r3
 800a692:	2b00      	cmp	r3, #0
 800a694:	d121      	bne.n	800a6da <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4a12      	ldr	r2, [pc, #72]	; (800a6e4 <I2SEx_RxISR_I2SExt+0x90>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d101      	bne.n	800a6a4 <I2SEx_RxISR_I2SExt+0x50>
 800a6a0:	4b11      	ldr	r3, [pc, #68]	; (800a6e8 <I2SEx_RxISR_I2SExt+0x94>)
 800a6a2:	e001      	b.n	800a6a8 <I2SEx_RxISR_I2SExt+0x54>
 800a6a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a6a8:	685a      	ldr	r2, [r3, #4]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	490d      	ldr	r1, [pc, #52]	; (800a6e4 <I2SEx_RxISR_I2SExt+0x90>)
 800a6b0:	428b      	cmp	r3, r1
 800a6b2:	d101      	bne.n	800a6b8 <I2SEx_RxISR_I2SExt+0x64>
 800a6b4:	4b0c      	ldr	r3, [pc, #48]	; (800a6e8 <I2SEx_RxISR_I2SExt+0x94>)
 800a6b6:	e001      	b.n	800a6bc <I2SEx_RxISR_I2SExt+0x68>
 800a6b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a6bc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a6c0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a6c6:	b29b      	uxth	r3, r3
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d106      	bne.n	800a6da <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f7ff ff03 	bl	800a4e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a6da:	bf00      	nop
 800a6dc:	3708      	adds	r7, #8
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd80      	pop	{r7, pc}
 800a6e2:	bf00      	nop
 800a6e4:	40003800 	.word	0x40003800
 800a6e8:	40003400 	.word	0x40003400

0800a6ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b086      	sub	sp, #24
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d101      	bne.n	800a6fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	e264      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f003 0301 	and.w	r3, r3, #1
 800a706:	2b00      	cmp	r3, #0
 800a708:	d075      	beq.n	800a7f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a70a:	4ba3      	ldr	r3, [pc, #652]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a70c:	689b      	ldr	r3, [r3, #8]
 800a70e:	f003 030c 	and.w	r3, r3, #12
 800a712:	2b04      	cmp	r3, #4
 800a714:	d00c      	beq.n	800a730 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a716:	4ba0      	ldr	r3, [pc, #640]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a718:	689b      	ldr	r3, [r3, #8]
 800a71a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a71e:	2b08      	cmp	r3, #8
 800a720:	d112      	bne.n	800a748 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a722:	4b9d      	ldr	r3, [pc, #628]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a724:	685b      	ldr	r3, [r3, #4]
 800a726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a72a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a72e:	d10b      	bne.n	800a748 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a730:	4b99      	ldr	r3, [pc, #612]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d05b      	beq.n	800a7f4 <HAL_RCC_OscConfig+0x108>
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	685b      	ldr	r3, [r3, #4]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d157      	bne.n	800a7f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a744:	2301      	movs	r3, #1
 800a746:	e23f      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	685b      	ldr	r3, [r3, #4]
 800a74c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a750:	d106      	bne.n	800a760 <HAL_RCC_OscConfig+0x74>
 800a752:	4b91      	ldr	r3, [pc, #580]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	4a90      	ldr	r2, [pc, #576]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a75c:	6013      	str	r3, [r2, #0]
 800a75e:	e01d      	b.n	800a79c <HAL_RCC_OscConfig+0xb0>
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	685b      	ldr	r3, [r3, #4]
 800a764:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a768:	d10c      	bne.n	800a784 <HAL_RCC_OscConfig+0x98>
 800a76a:	4b8b      	ldr	r3, [pc, #556]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	4a8a      	ldr	r2, [pc, #552]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a770:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a774:	6013      	str	r3, [r2, #0]
 800a776:	4b88      	ldr	r3, [pc, #544]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	4a87      	ldr	r2, [pc, #540]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a77c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a780:	6013      	str	r3, [r2, #0]
 800a782:	e00b      	b.n	800a79c <HAL_RCC_OscConfig+0xb0>
 800a784:	4b84      	ldr	r3, [pc, #528]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4a83      	ldr	r2, [pc, #524]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a78a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a78e:	6013      	str	r3, [r2, #0]
 800a790:	4b81      	ldr	r3, [pc, #516]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	4a80      	ldr	r2, [pc, #512]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a796:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a79a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	685b      	ldr	r3, [r3, #4]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d013      	beq.n	800a7cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a7a4:	f7fb fe28 	bl	80063f8 <HAL_GetTick>
 800a7a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a7aa:	e008      	b.n	800a7be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a7ac:	f7fb fe24 	bl	80063f8 <HAL_GetTick>
 800a7b0:	4602      	mov	r2, r0
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	1ad3      	subs	r3, r2, r3
 800a7b6:	2b64      	cmp	r3, #100	; 0x64
 800a7b8:	d901      	bls.n	800a7be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a7ba:	2303      	movs	r3, #3
 800a7bc:	e204      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a7be:	4b76      	ldr	r3, [pc, #472]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d0f0      	beq.n	800a7ac <HAL_RCC_OscConfig+0xc0>
 800a7ca:	e014      	b.n	800a7f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a7cc:	f7fb fe14 	bl	80063f8 <HAL_GetTick>
 800a7d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a7d2:	e008      	b.n	800a7e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a7d4:	f7fb fe10 	bl	80063f8 <HAL_GetTick>
 800a7d8:	4602      	mov	r2, r0
 800a7da:	693b      	ldr	r3, [r7, #16]
 800a7dc:	1ad3      	subs	r3, r2, r3
 800a7de:	2b64      	cmp	r3, #100	; 0x64
 800a7e0:	d901      	bls.n	800a7e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a7e2:	2303      	movs	r3, #3
 800a7e4:	e1f0      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a7e6:	4b6c      	ldr	r3, [pc, #432]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d1f0      	bne.n	800a7d4 <HAL_RCC_OscConfig+0xe8>
 800a7f2:	e000      	b.n	800a7f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a7f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f003 0302 	and.w	r3, r3, #2
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d063      	beq.n	800a8ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a802:	4b65      	ldr	r3, [pc, #404]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a804:	689b      	ldr	r3, [r3, #8]
 800a806:	f003 030c 	and.w	r3, r3, #12
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d00b      	beq.n	800a826 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a80e:	4b62      	ldr	r3, [pc, #392]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a810:	689b      	ldr	r3, [r3, #8]
 800a812:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a816:	2b08      	cmp	r3, #8
 800a818:	d11c      	bne.n	800a854 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a81a:	4b5f      	ldr	r3, [pc, #380]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a81c:	685b      	ldr	r3, [r3, #4]
 800a81e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a822:	2b00      	cmp	r3, #0
 800a824:	d116      	bne.n	800a854 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a826:	4b5c      	ldr	r3, [pc, #368]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f003 0302 	and.w	r3, r3, #2
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d005      	beq.n	800a83e <HAL_RCC_OscConfig+0x152>
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	68db      	ldr	r3, [r3, #12]
 800a836:	2b01      	cmp	r3, #1
 800a838:	d001      	beq.n	800a83e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a83a:	2301      	movs	r3, #1
 800a83c:	e1c4      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a83e:	4b56      	ldr	r3, [pc, #344]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	691b      	ldr	r3, [r3, #16]
 800a84a:	00db      	lsls	r3, r3, #3
 800a84c:	4952      	ldr	r1, [pc, #328]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a84e:	4313      	orrs	r3, r2
 800a850:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a852:	e03a      	b.n	800a8ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	68db      	ldr	r3, [r3, #12]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d020      	beq.n	800a89e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a85c:	4b4f      	ldr	r3, [pc, #316]	; (800a99c <HAL_RCC_OscConfig+0x2b0>)
 800a85e:	2201      	movs	r2, #1
 800a860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a862:	f7fb fdc9 	bl	80063f8 <HAL_GetTick>
 800a866:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a868:	e008      	b.n	800a87c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a86a:	f7fb fdc5 	bl	80063f8 <HAL_GetTick>
 800a86e:	4602      	mov	r2, r0
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	1ad3      	subs	r3, r2, r3
 800a874:	2b02      	cmp	r3, #2
 800a876:	d901      	bls.n	800a87c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a878:	2303      	movs	r3, #3
 800a87a:	e1a5      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a87c:	4b46      	ldr	r3, [pc, #280]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f003 0302 	and.w	r3, r3, #2
 800a884:	2b00      	cmp	r3, #0
 800a886:	d0f0      	beq.n	800a86a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a888:	4b43      	ldr	r3, [pc, #268]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	691b      	ldr	r3, [r3, #16]
 800a894:	00db      	lsls	r3, r3, #3
 800a896:	4940      	ldr	r1, [pc, #256]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a898:	4313      	orrs	r3, r2
 800a89a:	600b      	str	r3, [r1, #0]
 800a89c:	e015      	b.n	800a8ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a89e:	4b3f      	ldr	r3, [pc, #252]	; (800a99c <HAL_RCC_OscConfig+0x2b0>)
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8a4:	f7fb fda8 	bl	80063f8 <HAL_GetTick>
 800a8a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a8aa:	e008      	b.n	800a8be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a8ac:	f7fb fda4 	bl	80063f8 <HAL_GetTick>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	1ad3      	subs	r3, r2, r3
 800a8b6:	2b02      	cmp	r3, #2
 800a8b8:	d901      	bls.n	800a8be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a8ba:	2303      	movs	r3, #3
 800a8bc:	e184      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a8be:	4b36      	ldr	r3, [pc, #216]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f003 0302 	and.w	r3, r3, #2
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d1f0      	bne.n	800a8ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f003 0308 	and.w	r3, r3, #8
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d030      	beq.n	800a938 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	695b      	ldr	r3, [r3, #20]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d016      	beq.n	800a90c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a8de:	4b30      	ldr	r3, [pc, #192]	; (800a9a0 <HAL_RCC_OscConfig+0x2b4>)
 800a8e0:	2201      	movs	r2, #1
 800a8e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8e4:	f7fb fd88 	bl	80063f8 <HAL_GetTick>
 800a8e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a8ea:	e008      	b.n	800a8fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a8ec:	f7fb fd84 	bl	80063f8 <HAL_GetTick>
 800a8f0:	4602      	mov	r2, r0
 800a8f2:	693b      	ldr	r3, [r7, #16]
 800a8f4:	1ad3      	subs	r3, r2, r3
 800a8f6:	2b02      	cmp	r3, #2
 800a8f8:	d901      	bls.n	800a8fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a8fa:	2303      	movs	r3, #3
 800a8fc:	e164      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a8fe:	4b26      	ldr	r3, [pc, #152]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a902:	f003 0302 	and.w	r3, r3, #2
 800a906:	2b00      	cmp	r3, #0
 800a908:	d0f0      	beq.n	800a8ec <HAL_RCC_OscConfig+0x200>
 800a90a:	e015      	b.n	800a938 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a90c:	4b24      	ldr	r3, [pc, #144]	; (800a9a0 <HAL_RCC_OscConfig+0x2b4>)
 800a90e:	2200      	movs	r2, #0
 800a910:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a912:	f7fb fd71 	bl	80063f8 <HAL_GetTick>
 800a916:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a918:	e008      	b.n	800a92c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a91a:	f7fb fd6d 	bl	80063f8 <HAL_GetTick>
 800a91e:	4602      	mov	r2, r0
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	1ad3      	subs	r3, r2, r3
 800a924:	2b02      	cmp	r3, #2
 800a926:	d901      	bls.n	800a92c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a928:	2303      	movs	r3, #3
 800a92a:	e14d      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a92c:	4b1a      	ldr	r3, [pc, #104]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a92e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a930:	f003 0302 	and.w	r3, r3, #2
 800a934:	2b00      	cmp	r3, #0
 800a936:	d1f0      	bne.n	800a91a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f003 0304 	and.w	r3, r3, #4
 800a940:	2b00      	cmp	r3, #0
 800a942:	f000 80a0 	beq.w	800aa86 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a946:	2300      	movs	r3, #0
 800a948:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a94a:	4b13      	ldr	r3, [pc, #76]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a94c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a94e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a952:	2b00      	cmp	r3, #0
 800a954:	d10f      	bne.n	800a976 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a956:	2300      	movs	r3, #0
 800a958:	60bb      	str	r3, [r7, #8]
 800a95a:	4b0f      	ldr	r3, [pc, #60]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a95c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a95e:	4a0e      	ldr	r2, [pc, #56]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a964:	6413      	str	r3, [r2, #64]	; 0x40
 800a966:	4b0c      	ldr	r3, [pc, #48]	; (800a998 <HAL_RCC_OscConfig+0x2ac>)
 800a968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a96a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a96e:	60bb      	str	r3, [r7, #8]
 800a970:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a972:	2301      	movs	r3, #1
 800a974:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a976:	4b0b      	ldr	r3, [pc, #44]	; (800a9a4 <HAL_RCC_OscConfig+0x2b8>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d121      	bne.n	800a9c6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a982:	4b08      	ldr	r3, [pc, #32]	; (800a9a4 <HAL_RCC_OscConfig+0x2b8>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	4a07      	ldr	r2, [pc, #28]	; (800a9a4 <HAL_RCC_OscConfig+0x2b8>)
 800a988:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a98c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a98e:	f7fb fd33 	bl	80063f8 <HAL_GetTick>
 800a992:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a994:	e011      	b.n	800a9ba <HAL_RCC_OscConfig+0x2ce>
 800a996:	bf00      	nop
 800a998:	40023800 	.word	0x40023800
 800a99c:	42470000 	.word	0x42470000
 800a9a0:	42470e80 	.word	0x42470e80
 800a9a4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a9a8:	f7fb fd26 	bl	80063f8 <HAL_GetTick>
 800a9ac:	4602      	mov	r2, r0
 800a9ae:	693b      	ldr	r3, [r7, #16]
 800a9b0:	1ad3      	subs	r3, r2, r3
 800a9b2:	2b02      	cmp	r3, #2
 800a9b4:	d901      	bls.n	800a9ba <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800a9b6:	2303      	movs	r3, #3
 800a9b8:	e106      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a9ba:	4b85      	ldr	r3, [pc, #532]	; (800abd0 <HAL_RCC_OscConfig+0x4e4>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d0f0      	beq.n	800a9a8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	689b      	ldr	r3, [r3, #8]
 800a9ca:	2b01      	cmp	r3, #1
 800a9cc:	d106      	bne.n	800a9dc <HAL_RCC_OscConfig+0x2f0>
 800a9ce:	4b81      	ldr	r3, [pc, #516]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800a9d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9d2:	4a80      	ldr	r2, [pc, #512]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800a9d4:	f043 0301 	orr.w	r3, r3, #1
 800a9d8:	6713      	str	r3, [r2, #112]	; 0x70
 800a9da:	e01c      	b.n	800aa16 <HAL_RCC_OscConfig+0x32a>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	2b05      	cmp	r3, #5
 800a9e2:	d10c      	bne.n	800a9fe <HAL_RCC_OscConfig+0x312>
 800a9e4:	4b7b      	ldr	r3, [pc, #492]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800a9e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9e8:	4a7a      	ldr	r2, [pc, #488]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800a9ea:	f043 0304 	orr.w	r3, r3, #4
 800a9ee:	6713      	str	r3, [r2, #112]	; 0x70
 800a9f0:	4b78      	ldr	r3, [pc, #480]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800a9f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9f4:	4a77      	ldr	r2, [pc, #476]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800a9f6:	f043 0301 	orr.w	r3, r3, #1
 800a9fa:	6713      	str	r3, [r2, #112]	; 0x70
 800a9fc:	e00b      	b.n	800aa16 <HAL_RCC_OscConfig+0x32a>
 800a9fe:	4b75      	ldr	r3, [pc, #468]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800aa00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa02:	4a74      	ldr	r2, [pc, #464]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800aa04:	f023 0301 	bic.w	r3, r3, #1
 800aa08:	6713      	str	r3, [r2, #112]	; 0x70
 800aa0a:	4b72      	ldr	r3, [pc, #456]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800aa0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa0e:	4a71      	ldr	r2, [pc, #452]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800aa10:	f023 0304 	bic.w	r3, r3, #4
 800aa14:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	689b      	ldr	r3, [r3, #8]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d015      	beq.n	800aa4a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa1e:	f7fb fceb 	bl	80063f8 <HAL_GetTick>
 800aa22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aa24:	e00a      	b.n	800aa3c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800aa26:	f7fb fce7 	bl	80063f8 <HAL_GetTick>
 800aa2a:	4602      	mov	r2, r0
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	1ad3      	subs	r3, r2, r3
 800aa30:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d901      	bls.n	800aa3c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800aa38:	2303      	movs	r3, #3
 800aa3a:	e0c5      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aa3c:	4b65      	ldr	r3, [pc, #404]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800aa3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa40:	f003 0302 	and.w	r3, r3, #2
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d0ee      	beq.n	800aa26 <HAL_RCC_OscConfig+0x33a>
 800aa48:	e014      	b.n	800aa74 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800aa4a:	f7fb fcd5 	bl	80063f8 <HAL_GetTick>
 800aa4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800aa50:	e00a      	b.n	800aa68 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800aa52:	f7fb fcd1 	bl	80063f8 <HAL_GetTick>
 800aa56:	4602      	mov	r2, r0
 800aa58:	693b      	ldr	r3, [r7, #16]
 800aa5a:	1ad3      	subs	r3, r2, r3
 800aa5c:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa60:	4293      	cmp	r3, r2
 800aa62:	d901      	bls.n	800aa68 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800aa64:	2303      	movs	r3, #3
 800aa66:	e0af      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800aa68:	4b5a      	ldr	r3, [pc, #360]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800aa6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa6c:	f003 0302 	and.w	r3, r3, #2
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d1ee      	bne.n	800aa52 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800aa74:	7dfb      	ldrb	r3, [r7, #23]
 800aa76:	2b01      	cmp	r3, #1
 800aa78:	d105      	bne.n	800aa86 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aa7a:	4b56      	ldr	r3, [pc, #344]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800aa7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa7e:	4a55      	ldr	r2, [pc, #340]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800aa80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aa84:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	699b      	ldr	r3, [r3, #24]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	f000 809b 	beq.w	800abc6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800aa90:	4b50      	ldr	r3, [pc, #320]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800aa92:	689b      	ldr	r3, [r3, #8]
 800aa94:	f003 030c 	and.w	r3, r3, #12
 800aa98:	2b08      	cmp	r3, #8
 800aa9a:	d05c      	beq.n	800ab56 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	699b      	ldr	r3, [r3, #24]
 800aaa0:	2b02      	cmp	r3, #2
 800aaa2:	d141      	bne.n	800ab28 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aaa4:	4b4c      	ldr	r3, [pc, #304]	; (800abd8 <HAL_RCC_OscConfig+0x4ec>)
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aaaa:	f7fb fca5 	bl	80063f8 <HAL_GetTick>
 800aaae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aab0:	e008      	b.n	800aac4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aab2:	f7fb fca1 	bl	80063f8 <HAL_GetTick>
 800aab6:	4602      	mov	r2, r0
 800aab8:	693b      	ldr	r3, [r7, #16]
 800aaba:	1ad3      	subs	r3, r2, r3
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	d901      	bls.n	800aac4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800aac0:	2303      	movs	r3, #3
 800aac2:	e081      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aac4:	4b43      	ldr	r3, [pc, #268]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d1f0      	bne.n	800aab2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	69da      	ldr	r2, [r3, #28]
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6a1b      	ldr	r3, [r3, #32]
 800aad8:	431a      	orrs	r2, r3
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aade:	019b      	lsls	r3, r3, #6
 800aae0:	431a      	orrs	r2, r3
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aae6:	085b      	lsrs	r3, r3, #1
 800aae8:	3b01      	subs	r3, #1
 800aaea:	041b      	lsls	r3, r3, #16
 800aaec:	431a      	orrs	r2, r3
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaf2:	061b      	lsls	r3, r3, #24
 800aaf4:	4937      	ldr	r1, [pc, #220]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800aaf6:	4313      	orrs	r3, r2
 800aaf8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aafa:	4b37      	ldr	r3, [pc, #220]	; (800abd8 <HAL_RCC_OscConfig+0x4ec>)
 800aafc:	2201      	movs	r2, #1
 800aafe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ab00:	f7fb fc7a 	bl	80063f8 <HAL_GetTick>
 800ab04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ab06:	e008      	b.n	800ab1a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ab08:	f7fb fc76 	bl	80063f8 <HAL_GetTick>
 800ab0c:	4602      	mov	r2, r0
 800ab0e:	693b      	ldr	r3, [r7, #16]
 800ab10:	1ad3      	subs	r3, r2, r3
 800ab12:	2b02      	cmp	r3, #2
 800ab14:	d901      	bls.n	800ab1a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800ab16:	2303      	movs	r3, #3
 800ab18:	e056      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ab1a:	4b2e      	ldr	r3, [pc, #184]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d0f0      	beq.n	800ab08 <HAL_RCC_OscConfig+0x41c>
 800ab26:	e04e      	b.n	800abc6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab28:	4b2b      	ldr	r3, [pc, #172]	; (800abd8 <HAL_RCC_OscConfig+0x4ec>)
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ab2e:	f7fb fc63 	bl	80063f8 <HAL_GetTick>
 800ab32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ab34:	e008      	b.n	800ab48 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ab36:	f7fb fc5f 	bl	80063f8 <HAL_GetTick>
 800ab3a:	4602      	mov	r2, r0
 800ab3c:	693b      	ldr	r3, [r7, #16]
 800ab3e:	1ad3      	subs	r3, r2, r3
 800ab40:	2b02      	cmp	r3, #2
 800ab42:	d901      	bls.n	800ab48 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800ab44:	2303      	movs	r3, #3
 800ab46:	e03f      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ab48:	4b22      	ldr	r3, [pc, #136]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d1f0      	bne.n	800ab36 <HAL_RCC_OscConfig+0x44a>
 800ab54:	e037      	b.n	800abc6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	699b      	ldr	r3, [r3, #24]
 800ab5a:	2b01      	cmp	r3, #1
 800ab5c:	d101      	bne.n	800ab62 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	e032      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800ab62:	4b1c      	ldr	r3, [pc, #112]	; (800abd4 <HAL_RCC_OscConfig+0x4e8>)
 800ab64:	685b      	ldr	r3, [r3, #4]
 800ab66:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	699b      	ldr	r3, [r3, #24]
 800ab6c:	2b01      	cmp	r3, #1
 800ab6e:	d028      	beq.n	800abc2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d121      	bne.n	800abc2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab88:	429a      	cmp	r2, r3
 800ab8a:	d11a      	bne.n	800abc2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ab8c:	68fa      	ldr	r2, [r7, #12]
 800ab8e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800ab92:	4013      	ands	r3, r2
 800ab94:	687a      	ldr	r2, [r7, #4]
 800ab96:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ab98:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	d111      	bne.n	800abc2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aba8:	085b      	lsrs	r3, r3, #1
 800abaa:	3b01      	subs	r3, #1
 800abac:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800abae:	429a      	cmp	r2, r3
 800abb0:	d107      	bne.n	800abc2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abbc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800abbe:	429a      	cmp	r2, r3
 800abc0:	d001      	beq.n	800abc6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800abc2:	2301      	movs	r3, #1
 800abc4:	e000      	b.n	800abc8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800abc6:	2300      	movs	r3, #0
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3718      	adds	r7, #24
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}
 800abd0:	40007000 	.word	0x40007000
 800abd4:	40023800 	.word	0x40023800
 800abd8:	42470060 	.word	0x42470060

0800abdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d101      	bne.n	800abf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800abec:	2301      	movs	r3, #1
 800abee:	e0cc      	b.n	800ad8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800abf0:	4b68      	ldr	r3, [pc, #416]	; (800ad94 <HAL_RCC_ClockConfig+0x1b8>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f003 0307 	and.w	r3, r3, #7
 800abf8:	683a      	ldr	r2, [r7, #0]
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d90c      	bls.n	800ac18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800abfe:	4b65      	ldr	r3, [pc, #404]	; (800ad94 <HAL_RCC_ClockConfig+0x1b8>)
 800ac00:	683a      	ldr	r2, [r7, #0]
 800ac02:	b2d2      	uxtb	r2, r2
 800ac04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac06:	4b63      	ldr	r3, [pc, #396]	; (800ad94 <HAL_RCC_ClockConfig+0x1b8>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f003 0307 	and.w	r3, r3, #7
 800ac0e:	683a      	ldr	r2, [r7, #0]
 800ac10:	429a      	cmp	r2, r3
 800ac12:	d001      	beq.n	800ac18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ac14:	2301      	movs	r3, #1
 800ac16:	e0b8      	b.n	800ad8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	f003 0302 	and.w	r3, r3, #2
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d020      	beq.n	800ac66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f003 0304 	and.w	r3, r3, #4
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d005      	beq.n	800ac3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ac30:	4b59      	ldr	r3, [pc, #356]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ac32:	689b      	ldr	r3, [r3, #8]
 800ac34:	4a58      	ldr	r2, [pc, #352]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ac36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800ac3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f003 0308 	and.w	r3, r3, #8
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d005      	beq.n	800ac54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ac48:	4b53      	ldr	r3, [pc, #332]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ac4a:	689b      	ldr	r3, [r3, #8]
 800ac4c:	4a52      	ldr	r2, [pc, #328]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ac4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800ac52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ac54:	4b50      	ldr	r3, [pc, #320]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ac56:	689b      	ldr	r3, [r3, #8]
 800ac58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	689b      	ldr	r3, [r3, #8]
 800ac60:	494d      	ldr	r1, [pc, #308]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ac62:	4313      	orrs	r3, r2
 800ac64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	f003 0301 	and.w	r3, r3, #1
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d044      	beq.n	800acfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	685b      	ldr	r3, [r3, #4]
 800ac76:	2b01      	cmp	r3, #1
 800ac78:	d107      	bne.n	800ac8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ac7a:	4b47      	ldr	r3, [pc, #284]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d119      	bne.n	800acba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ac86:	2301      	movs	r3, #1
 800ac88:	e07f      	b.n	800ad8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	685b      	ldr	r3, [r3, #4]
 800ac8e:	2b02      	cmp	r3, #2
 800ac90:	d003      	beq.n	800ac9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ac96:	2b03      	cmp	r3, #3
 800ac98:	d107      	bne.n	800acaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac9a:	4b3f      	ldr	r3, [pc, #252]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d109      	bne.n	800acba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800aca6:	2301      	movs	r3, #1
 800aca8:	e06f      	b.n	800ad8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800acaa:	4b3b      	ldr	r3, [pc, #236]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f003 0302 	and.w	r3, r3, #2
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d101      	bne.n	800acba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800acb6:	2301      	movs	r3, #1
 800acb8:	e067      	b.n	800ad8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800acba:	4b37      	ldr	r3, [pc, #220]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800acbc:	689b      	ldr	r3, [r3, #8]
 800acbe:	f023 0203 	bic.w	r2, r3, #3
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	685b      	ldr	r3, [r3, #4]
 800acc6:	4934      	ldr	r1, [pc, #208]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800acc8:	4313      	orrs	r3, r2
 800acca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800accc:	f7fb fb94 	bl	80063f8 <HAL_GetTick>
 800acd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acd2:	e00a      	b.n	800acea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800acd4:	f7fb fb90 	bl	80063f8 <HAL_GetTick>
 800acd8:	4602      	mov	r2, r0
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	1ad3      	subs	r3, r2, r3
 800acde:	f241 3288 	movw	r2, #5000	; 0x1388
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d901      	bls.n	800acea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ace6:	2303      	movs	r3, #3
 800ace8:	e04f      	b.n	800ad8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acea:	4b2b      	ldr	r3, [pc, #172]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	f003 020c 	and.w	r2, r3, #12
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	685b      	ldr	r3, [r3, #4]
 800acf6:	009b      	lsls	r3, r3, #2
 800acf8:	429a      	cmp	r2, r3
 800acfa:	d1eb      	bne.n	800acd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800acfc:	4b25      	ldr	r3, [pc, #148]	; (800ad94 <HAL_RCC_ClockConfig+0x1b8>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f003 0307 	and.w	r3, r3, #7
 800ad04:	683a      	ldr	r2, [r7, #0]
 800ad06:	429a      	cmp	r2, r3
 800ad08:	d20c      	bcs.n	800ad24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad0a:	4b22      	ldr	r3, [pc, #136]	; (800ad94 <HAL_RCC_ClockConfig+0x1b8>)
 800ad0c:	683a      	ldr	r2, [r7, #0]
 800ad0e:	b2d2      	uxtb	r2, r2
 800ad10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad12:	4b20      	ldr	r3, [pc, #128]	; (800ad94 <HAL_RCC_ClockConfig+0x1b8>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f003 0307 	and.w	r3, r3, #7
 800ad1a:	683a      	ldr	r2, [r7, #0]
 800ad1c:	429a      	cmp	r2, r3
 800ad1e:	d001      	beq.n	800ad24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ad20:	2301      	movs	r3, #1
 800ad22:	e032      	b.n	800ad8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f003 0304 	and.w	r3, r3, #4
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d008      	beq.n	800ad42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ad30:	4b19      	ldr	r3, [pc, #100]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	68db      	ldr	r3, [r3, #12]
 800ad3c:	4916      	ldr	r1, [pc, #88]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f003 0308 	and.w	r3, r3, #8
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d009      	beq.n	800ad62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ad4e:	4b12      	ldr	r3, [pc, #72]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad50:	689b      	ldr	r3, [r3, #8]
 800ad52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	691b      	ldr	r3, [r3, #16]
 800ad5a:	00db      	lsls	r3, r3, #3
 800ad5c:	490e      	ldr	r1, [pc, #56]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad5e:	4313      	orrs	r3, r2
 800ad60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800ad62:	f000 f821 	bl	800ada8 <HAL_RCC_GetSysClockFreq>
 800ad66:	4602      	mov	r2, r0
 800ad68:	4b0b      	ldr	r3, [pc, #44]	; (800ad98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	091b      	lsrs	r3, r3, #4
 800ad6e:	f003 030f 	and.w	r3, r3, #15
 800ad72:	490a      	ldr	r1, [pc, #40]	; (800ad9c <HAL_RCC_ClockConfig+0x1c0>)
 800ad74:	5ccb      	ldrb	r3, [r1, r3]
 800ad76:	fa22 f303 	lsr.w	r3, r2, r3
 800ad7a:	4a09      	ldr	r2, [pc, #36]	; (800ada0 <HAL_RCC_ClockConfig+0x1c4>)
 800ad7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800ad7e:	4b09      	ldr	r3, [pc, #36]	; (800ada4 <HAL_RCC_ClockConfig+0x1c8>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	4618      	mov	r0, r3
 800ad84:	f7fb faf4 	bl	8006370 <HAL_InitTick>

  return HAL_OK;
 800ad88:	2300      	movs	r3, #0
}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	3710      	adds	r7, #16
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bd80      	pop	{r7, pc}
 800ad92:	bf00      	nop
 800ad94:	40023c00 	.word	0x40023c00
 800ad98:	40023800 	.word	0x40023800
 800ad9c:	08010750 	.word	0x08010750
 800ada0:	20000004 	.word	0x20000004
 800ada4:	2000026c 	.word	0x2000026c

0800ada8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ada8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800adac:	b084      	sub	sp, #16
 800adae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800adb0:	2300      	movs	r3, #0
 800adb2:	607b      	str	r3, [r7, #4]
 800adb4:	2300      	movs	r3, #0
 800adb6:	60fb      	str	r3, [r7, #12]
 800adb8:	2300      	movs	r3, #0
 800adba:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800adbc:	2300      	movs	r3, #0
 800adbe:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800adc0:	4b67      	ldr	r3, [pc, #412]	; (800af60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800adc2:	689b      	ldr	r3, [r3, #8]
 800adc4:	f003 030c 	and.w	r3, r3, #12
 800adc8:	2b08      	cmp	r3, #8
 800adca:	d00d      	beq.n	800ade8 <HAL_RCC_GetSysClockFreq+0x40>
 800adcc:	2b08      	cmp	r3, #8
 800adce:	f200 80bd 	bhi.w	800af4c <HAL_RCC_GetSysClockFreq+0x1a4>
 800add2:	2b00      	cmp	r3, #0
 800add4:	d002      	beq.n	800addc <HAL_RCC_GetSysClockFreq+0x34>
 800add6:	2b04      	cmp	r3, #4
 800add8:	d003      	beq.n	800ade2 <HAL_RCC_GetSysClockFreq+0x3a>
 800adda:	e0b7      	b.n	800af4c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800addc:	4b61      	ldr	r3, [pc, #388]	; (800af64 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800adde:	60bb      	str	r3, [r7, #8]
       break;
 800ade0:	e0b7      	b.n	800af52 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800ade2:	4b61      	ldr	r3, [pc, #388]	; (800af68 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800ade4:	60bb      	str	r3, [r7, #8]
      break;
 800ade6:	e0b4      	b.n	800af52 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ade8:	4b5d      	ldr	r3, [pc, #372]	; (800af60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800adf0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800adf2:	4b5b      	ldr	r3, [pc, #364]	; (800af60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800adf4:	685b      	ldr	r3, [r3, #4]
 800adf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d04d      	beq.n	800ae9a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800adfe:	4b58      	ldr	r3, [pc, #352]	; (800af60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	099b      	lsrs	r3, r3, #6
 800ae04:	461a      	mov	r2, r3
 800ae06:	f04f 0300 	mov.w	r3, #0
 800ae0a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800ae0e:	f04f 0100 	mov.w	r1, #0
 800ae12:	ea02 0800 	and.w	r8, r2, r0
 800ae16:	ea03 0901 	and.w	r9, r3, r1
 800ae1a:	4640      	mov	r0, r8
 800ae1c:	4649      	mov	r1, r9
 800ae1e:	f04f 0200 	mov.w	r2, #0
 800ae22:	f04f 0300 	mov.w	r3, #0
 800ae26:	014b      	lsls	r3, r1, #5
 800ae28:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800ae2c:	0142      	lsls	r2, r0, #5
 800ae2e:	4610      	mov	r0, r2
 800ae30:	4619      	mov	r1, r3
 800ae32:	ebb0 0008 	subs.w	r0, r0, r8
 800ae36:	eb61 0109 	sbc.w	r1, r1, r9
 800ae3a:	f04f 0200 	mov.w	r2, #0
 800ae3e:	f04f 0300 	mov.w	r3, #0
 800ae42:	018b      	lsls	r3, r1, #6
 800ae44:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800ae48:	0182      	lsls	r2, r0, #6
 800ae4a:	1a12      	subs	r2, r2, r0
 800ae4c:	eb63 0301 	sbc.w	r3, r3, r1
 800ae50:	f04f 0000 	mov.w	r0, #0
 800ae54:	f04f 0100 	mov.w	r1, #0
 800ae58:	00d9      	lsls	r1, r3, #3
 800ae5a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ae5e:	00d0      	lsls	r0, r2, #3
 800ae60:	4602      	mov	r2, r0
 800ae62:	460b      	mov	r3, r1
 800ae64:	eb12 0208 	adds.w	r2, r2, r8
 800ae68:	eb43 0309 	adc.w	r3, r3, r9
 800ae6c:	f04f 0000 	mov.w	r0, #0
 800ae70:	f04f 0100 	mov.w	r1, #0
 800ae74:	0259      	lsls	r1, r3, #9
 800ae76:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800ae7a:	0250      	lsls	r0, r2, #9
 800ae7c:	4602      	mov	r2, r0
 800ae7e:	460b      	mov	r3, r1
 800ae80:	4610      	mov	r0, r2
 800ae82:	4619      	mov	r1, r3
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	461a      	mov	r2, r3
 800ae88:	f04f 0300 	mov.w	r3, #0
 800ae8c:	f7f5 fe80 	bl	8000b90 <__aeabi_uldivmod>
 800ae90:	4602      	mov	r2, r0
 800ae92:	460b      	mov	r3, r1
 800ae94:	4613      	mov	r3, r2
 800ae96:	60fb      	str	r3, [r7, #12]
 800ae98:	e04a      	b.n	800af30 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ae9a:	4b31      	ldr	r3, [pc, #196]	; (800af60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800ae9c:	685b      	ldr	r3, [r3, #4]
 800ae9e:	099b      	lsrs	r3, r3, #6
 800aea0:	461a      	mov	r2, r3
 800aea2:	f04f 0300 	mov.w	r3, #0
 800aea6:	f240 10ff 	movw	r0, #511	; 0x1ff
 800aeaa:	f04f 0100 	mov.w	r1, #0
 800aeae:	ea02 0400 	and.w	r4, r2, r0
 800aeb2:	ea03 0501 	and.w	r5, r3, r1
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	4629      	mov	r1, r5
 800aeba:	f04f 0200 	mov.w	r2, #0
 800aebe:	f04f 0300 	mov.w	r3, #0
 800aec2:	014b      	lsls	r3, r1, #5
 800aec4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800aec8:	0142      	lsls	r2, r0, #5
 800aeca:	4610      	mov	r0, r2
 800aecc:	4619      	mov	r1, r3
 800aece:	1b00      	subs	r0, r0, r4
 800aed0:	eb61 0105 	sbc.w	r1, r1, r5
 800aed4:	f04f 0200 	mov.w	r2, #0
 800aed8:	f04f 0300 	mov.w	r3, #0
 800aedc:	018b      	lsls	r3, r1, #6
 800aede:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800aee2:	0182      	lsls	r2, r0, #6
 800aee4:	1a12      	subs	r2, r2, r0
 800aee6:	eb63 0301 	sbc.w	r3, r3, r1
 800aeea:	f04f 0000 	mov.w	r0, #0
 800aeee:	f04f 0100 	mov.w	r1, #0
 800aef2:	00d9      	lsls	r1, r3, #3
 800aef4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800aef8:	00d0      	lsls	r0, r2, #3
 800aefa:	4602      	mov	r2, r0
 800aefc:	460b      	mov	r3, r1
 800aefe:	1912      	adds	r2, r2, r4
 800af00:	eb45 0303 	adc.w	r3, r5, r3
 800af04:	f04f 0000 	mov.w	r0, #0
 800af08:	f04f 0100 	mov.w	r1, #0
 800af0c:	0299      	lsls	r1, r3, #10
 800af0e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800af12:	0290      	lsls	r0, r2, #10
 800af14:	4602      	mov	r2, r0
 800af16:	460b      	mov	r3, r1
 800af18:	4610      	mov	r0, r2
 800af1a:	4619      	mov	r1, r3
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	461a      	mov	r2, r3
 800af20:	f04f 0300 	mov.w	r3, #0
 800af24:	f7f5 fe34 	bl	8000b90 <__aeabi_uldivmod>
 800af28:	4602      	mov	r2, r0
 800af2a:	460b      	mov	r3, r1
 800af2c:	4613      	mov	r3, r2
 800af2e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800af30:	4b0b      	ldr	r3, [pc, #44]	; (800af60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800af32:	685b      	ldr	r3, [r3, #4]
 800af34:	0c1b      	lsrs	r3, r3, #16
 800af36:	f003 0303 	and.w	r3, r3, #3
 800af3a:	3301      	adds	r3, #1
 800af3c:	005b      	lsls	r3, r3, #1
 800af3e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800af40:	68fa      	ldr	r2, [r7, #12]
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	fbb2 f3f3 	udiv	r3, r2, r3
 800af48:	60bb      	str	r3, [r7, #8]
      break;
 800af4a:	e002      	b.n	800af52 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800af4c:	4b05      	ldr	r3, [pc, #20]	; (800af64 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800af4e:	60bb      	str	r3, [r7, #8]
      break;
 800af50:	bf00      	nop
    }
  }
  return sysclockfreq;
 800af52:	68bb      	ldr	r3, [r7, #8]
}
 800af54:	4618      	mov	r0, r3
 800af56:	3710      	adds	r7, #16
 800af58:	46bd      	mov	sp, r7
 800af5a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800af5e:	bf00      	nop
 800af60:	40023800 	.word	0x40023800
 800af64:	00f42400 	.word	0x00f42400
 800af68:	007a1200 	.word	0x007a1200

0800af6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800af6c:	b480      	push	{r7}
 800af6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800af70:	4b03      	ldr	r3, [pc, #12]	; (800af80 <HAL_RCC_GetHCLKFreq+0x14>)
 800af72:	681b      	ldr	r3, [r3, #0]
}
 800af74:	4618      	mov	r0, r3
 800af76:	46bd      	mov	sp, r7
 800af78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7c:	4770      	bx	lr
 800af7e:	bf00      	nop
 800af80:	20000004 	.word	0x20000004

0800af84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800af84:	b580      	push	{r7, lr}
 800af86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800af88:	f7ff fff0 	bl	800af6c <HAL_RCC_GetHCLKFreq>
 800af8c:	4602      	mov	r2, r0
 800af8e:	4b05      	ldr	r3, [pc, #20]	; (800afa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800af90:	689b      	ldr	r3, [r3, #8]
 800af92:	0a9b      	lsrs	r3, r3, #10
 800af94:	f003 0307 	and.w	r3, r3, #7
 800af98:	4903      	ldr	r1, [pc, #12]	; (800afa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800af9a:	5ccb      	ldrb	r3, [r1, r3]
 800af9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800afa0:	4618      	mov	r0, r3
 800afa2:	bd80      	pop	{r7, pc}
 800afa4:	40023800 	.word	0x40023800
 800afa8:	08010760 	.word	0x08010760

0800afac <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b086      	sub	sp, #24
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800afb4:	2300      	movs	r3, #0
 800afb6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800afb8:	2300      	movs	r3, #0
 800afba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f003 0301 	and.w	r3, r3, #1
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d105      	bne.n	800afd4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d035      	beq.n	800b040 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800afd4:	4b62      	ldr	r3, [pc, #392]	; (800b160 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800afd6:	2200      	movs	r2, #0
 800afd8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800afda:	f7fb fa0d 	bl	80063f8 <HAL_GetTick>
 800afde:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800afe0:	e008      	b.n	800aff4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800afe2:	f7fb fa09 	bl	80063f8 <HAL_GetTick>
 800afe6:	4602      	mov	r2, r0
 800afe8:	697b      	ldr	r3, [r7, #20]
 800afea:	1ad3      	subs	r3, r2, r3
 800afec:	2b02      	cmp	r3, #2
 800afee:	d901      	bls.n	800aff4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800aff0:	2303      	movs	r3, #3
 800aff2:	e0b0      	b.n	800b156 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800aff4:	4b5b      	ldr	r3, [pc, #364]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800affc:	2b00      	cmp	r3, #0
 800affe:	d1f0      	bne.n	800afe2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	685b      	ldr	r3, [r3, #4]
 800b004:	019a      	lsls	r2, r3, #6
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	689b      	ldr	r3, [r3, #8]
 800b00a:	071b      	lsls	r3, r3, #28
 800b00c:	4955      	ldr	r1, [pc, #340]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b00e:	4313      	orrs	r3, r2
 800b010:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b014:	4b52      	ldr	r3, [pc, #328]	; (800b160 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b016:	2201      	movs	r2, #1
 800b018:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b01a:	f7fb f9ed 	bl	80063f8 <HAL_GetTick>
 800b01e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b020:	e008      	b.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b022:	f7fb f9e9 	bl	80063f8 <HAL_GetTick>
 800b026:	4602      	mov	r2, r0
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	1ad3      	subs	r3, r2, r3
 800b02c:	2b02      	cmp	r3, #2
 800b02e:	d901      	bls.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b030:	2303      	movs	r3, #3
 800b032:	e090      	b.n	800b156 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b034:	4b4b      	ldr	r3, [pc, #300]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d0f0      	beq.n	800b022 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f003 0302 	and.w	r3, r3, #2
 800b048:	2b00      	cmp	r3, #0
 800b04a:	f000 8083 	beq.w	800b154 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b04e:	2300      	movs	r3, #0
 800b050:	60fb      	str	r3, [r7, #12]
 800b052:	4b44      	ldr	r3, [pc, #272]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b056:	4a43      	ldr	r2, [pc, #268]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b05c:	6413      	str	r3, [r2, #64]	; 0x40
 800b05e:	4b41      	ldr	r3, [pc, #260]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b066:	60fb      	str	r3, [r7, #12]
 800b068:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b06a:	4b3f      	ldr	r3, [pc, #252]	; (800b168 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	4a3e      	ldr	r2, [pc, #248]	; (800b168 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b070:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b074:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b076:	f7fb f9bf 	bl	80063f8 <HAL_GetTick>
 800b07a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b07c:	e008      	b.n	800b090 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b07e:	f7fb f9bb 	bl	80063f8 <HAL_GetTick>
 800b082:	4602      	mov	r2, r0
 800b084:	697b      	ldr	r3, [r7, #20]
 800b086:	1ad3      	subs	r3, r2, r3
 800b088:	2b02      	cmp	r3, #2
 800b08a:	d901      	bls.n	800b090 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b08c:	2303      	movs	r3, #3
 800b08e:	e062      	b.n	800b156 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b090:	4b35      	ldr	r3, [pc, #212]	; (800b168 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d0f0      	beq.n	800b07e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b09c:	4b31      	ldr	r3, [pc, #196]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b09e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b0a4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b0a6:	693b      	ldr	r3, [r7, #16]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d02f      	beq.n	800b10c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	68db      	ldr	r3, [r3, #12]
 800b0b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b0b4:	693a      	ldr	r2, [r7, #16]
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d028      	beq.n	800b10c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b0ba:	4b2a      	ldr	r3, [pc, #168]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b0bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b0c2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b0c4:	4b29      	ldr	r3, [pc, #164]	; (800b16c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b0c6:	2201      	movs	r2, #1
 800b0c8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b0ca:	4b28      	ldr	r3, [pc, #160]	; (800b16c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b0d0:	4a24      	ldr	r2, [pc, #144]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b0d2:	693b      	ldr	r3, [r7, #16]
 800b0d4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b0d6:	4b23      	ldr	r3, [pc, #140]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b0d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0da:	f003 0301 	and.w	r3, r3, #1
 800b0de:	2b01      	cmp	r3, #1
 800b0e0:	d114      	bne.n	800b10c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b0e2:	f7fb f989 	bl	80063f8 <HAL_GetTick>
 800b0e6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b0e8:	e00a      	b.n	800b100 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b0ea:	f7fb f985 	bl	80063f8 <HAL_GetTick>
 800b0ee:	4602      	mov	r2, r0
 800b0f0:	697b      	ldr	r3, [r7, #20]
 800b0f2:	1ad3      	subs	r3, r2, r3
 800b0f4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0f8:	4293      	cmp	r3, r2
 800b0fa:	d901      	bls.n	800b100 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b0fc:	2303      	movs	r3, #3
 800b0fe:	e02a      	b.n	800b156 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b100:	4b18      	ldr	r3, [pc, #96]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b104:	f003 0302 	and.w	r3, r3, #2
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d0ee      	beq.n	800b0ea <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	68db      	ldr	r3, [r3, #12]
 800b110:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b114:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b118:	d10d      	bne.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b11a:	4b12      	ldr	r3, [pc, #72]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b11c:	689b      	ldr	r3, [r3, #8]
 800b11e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	68db      	ldr	r3, [r3, #12]
 800b126:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b12a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b12e:	490d      	ldr	r1, [pc, #52]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b130:	4313      	orrs	r3, r2
 800b132:	608b      	str	r3, [r1, #8]
 800b134:	e005      	b.n	800b142 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b136:	4b0b      	ldr	r3, [pc, #44]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b138:	689b      	ldr	r3, [r3, #8]
 800b13a:	4a0a      	ldr	r2, [pc, #40]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b13c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800b140:	6093      	str	r3, [r2, #8]
 800b142:	4b08      	ldr	r3, [pc, #32]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b144:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	68db      	ldr	r3, [r3, #12]
 800b14a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b14e:	4905      	ldr	r1, [pc, #20]	; (800b164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b150:	4313      	orrs	r3, r2
 800b152:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b154:	2300      	movs	r3, #0
}
 800b156:	4618      	mov	r0, r3
 800b158:	3718      	adds	r7, #24
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
 800b15e:	bf00      	nop
 800b160:	42470068 	.word	0x42470068
 800b164:	40023800 	.word	0x40023800
 800b168:	40007000 	.word	0x40007000
 800b16c:	42470e40 	.word	0x42470e40

0800b170 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800b170:	b480      	push	{r7}
 800b172:	b087      	sub	sp, #28
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800b178:	2300      	movs	r3, #0
 800b17a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800b17c:	2300      	movs	r3, #0
 800b17e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800b180:	2300      	movs	r3, #0
 800b182:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800b184:	2300      	movs	r3, #0
 800b186:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2b01      	cmp	r3, #1
 800b18c:	d13e      	bne.n	800b20c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800b18e:	4b23      	ldr	r3, [pc, #140]	; (800b21c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b190:	689b      	ldr	r3, [r3, #8]
 800b192:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b196:	60fb      	str	r3, [r7, #12]
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d005      	beq.n	800b1aa <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	2b01      	cmp	r3, #1
 800b1a2:	d12f      	bne.n	800b204 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800b1a4:	4b1e      	ldr	r3, [pc, #120]	; (800b220 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b1a6:	617b      	str	r3, [r7, #20]
          break;
 800b1a8:	e02f      	b.n	800b20a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800b1aa:	4b1c      	ldr	r3, [pc, #112]	; (800b21c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b1ac:	685b      	ldr	r3, [r3, #4]
 800b1ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b1b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b1b6:	d108      	bne.n	800b1ca <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b1b8:	4b18      	ldr	r3, [pc, #96]	; (800b21c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b1ba:	685b      	ldr	r3, [r3, #4]
 800b1bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b1c0:	4a18      	ldr	r2, [pc, #96]	; (800b224 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800b1c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1c6:	613b      	str	r3, [r7, #16]
 800b1c8:	e007      	b.n	800b1da <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b1ca:	4b14      	ldr	r3, [pc, #80]	; (800b21c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b1cc:	685b      	ldr	r3, [r3, #4]
 800b1ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b1d2:	4a15      	ldr	r2, [pc, #84]	; (800b228 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800b1d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1d8:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800b1da:	4b10      	ldr	r3, [pc, #64]	; (800b21c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b1dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b1e0:	099b      	lsrs	r3, r3, #6
 800b1e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	fb02 f303 	mul.w	r3, r2, r3
 800b1ec:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800b1ee:	4b0b      	ldr	r3, [pc, #44]	; (800b21c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b1f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b1f4:	0f1b      	lsrs	r3, r3, #28
 800b1f6:	f003 0307 	and.w	r3, r3, #7
 800b1fa:	68ba      	ldr	r2, [r7, #8]
 800b1fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b200:	617b      	str	r3, [r7, #20]
          break;
 800b202:	e002      	b.n	800b20a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800b204:	2300      	movs	r3, #0
 800b206:	617b      	str	r3, [r7, #20]
          break;
 800b208:	bf00      	nop
        }
      }
      break;
 800b20a:	bf00      	nop
    }
  }
  return frequency;
 800b20c:	697b      	ldr	r3, [r7, #20]
}
 800b20e:	4618      	mov	r0, r3
 800b210:	371c      	adds	r7, #28
 800b212:	46bd      	mov	sp, r7
 800b214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b218:	4770      	bx	lr
 800b21a:	bf00      	nop
 800b21c:	40023800 	.word	0x40023800
 800b220:	00bb8000 	.word	0x00bb8000
 800b224:	007a1200 	.word	0x007a1200
 800b228:	00f42400 	.word	0x00f42400

0800b22c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b082      	sub	sp, #8
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d101      	bne.n	800b23e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800b23a:	2301      	movs	r3, #1
 800b23c:	e01c      	b.n	800b278 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	795b      	ldrb	r3, [r3, #5]
 800b242:	b2db      	uxtb	r3, r3
 800b244:	2b00      	cmp	r3, #0
 800b246:	d105      	bne.n	800b254 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2200      	movs	r2, #0
 800b24c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f7f6 fe2c 	bl	8001eac <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2202      	movs	r2, #2
 800b258:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	681a      	ldr	r2, [r3, #0]
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f042 0204 	orr.w	r2, r2, #4
 800b268:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2201      	movs	r2, #1
 800b26e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2200      	movs	r2, #0
 800b274:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800b276:	2300      	movs	r3, #0
}
 800b278:	4618      	mov	r0, r3
 800b27a:	3708      	adds	r7, #8
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bd80      	pop	{r7, pc}

0800b280 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b084      	sub	sp, #16
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
 800b288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b28a:	2300      	movs	r3, #0
 800b28c:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	791b      	ldrb	r3, [r3, #4]
 800b292:	2b01      	cmp	r3, #1
 800b294:	d101      	bne.n	800b29a <HAL_RNG_GenerateRandomNumber+0x1a>
 800b296:	2302      	movs	r3, #2
 800b298:	e03d      	b.n	800b316 <HAL_RNG_GenerateRandomNumber+0x96>
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2201      	movs	r2, #1
 800b29e:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	795b      	ldrb	r3, [r3, #5]
 800b2a4:	b2db      	uxtb	r3, r3
 800b2a6:	2b01      	cmp	r3, #1
 800b2a8:	d12c      	bne.n	800b304 <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	2202      	movs	r2, #2
 800b2ae:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b2b0:	f7fb f8a2 	bl	80063f8 <HAL_GetTick>
 800b2b4:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800b2b6:	e011      	b.n	800b2dc <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800b2b8:	f7fb f89e 	bl	80063f8 <HAL_GetTick>
 800b2bc:	4602      	mov	r2, r0
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	1ad3      	subs	r3, r2, r3
 800b2c2:	2b02      	cmp	r3, #2
 800b2c4:	d90a      	bls.n	800b2dc <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2201      	movs	r2, #1
 800b2ca:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2202      	movs	r2, #2
 800b2d0:	609a      	str	r2, [r3, #8]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	711a      	strb	r2, [r3, #4]
        return HAL_ERROR;
 800b2d8:	2301      	movs	r3, #1
 800b2da:	e01c      	b.n	800b316 <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	685b      	ldr	r3, [r3, #4]
 800b2e2:	f003 0301 	and.w	r3, r3, #1
 800b2e6:	2b01      	cmp	r3, #1
 800b2e8:	d1e6      	bne.n	800b2b8 <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	689a      	ldr	r2, [r3, #8]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	68da      	ldr	r2, [r3, #12]
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	2201      	movs	r2, #1
 800b300:	715a      	strb	r2, [r3, #5]
 800b302:	e004      	b.n	800b30e <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2204      	movs	r2, #4
 800b308:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 800b30a:	2301      	movs	r3, #1
 800b30c:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	2200      	movs	r2, #0
 800b312:	711a      	strb	r2, [r3, #4]

  return status;
 800b314:	7bfb      	ldrb	r3, [r7, #15]
}
 800b316:	4618      	mov	r0, r3
 800b318:	3710      	adds	r7, #16
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bd80      	pop	{r7, pc}

0800b31e <HAL_RNG_GetRandomNumber>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval Random value
  */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)
{
 800b31e:	b580      	push	{r7, lr}
 800b320:	b082      	sub	sp, #8
 800b322:	af00      	add	r7, sp, #0
 800b324:	6078      	str	r0, [r7, #4]
  if (HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	330c      	adds	r3, #12
 800b32a:	4619      	mov	r1, r3
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f7ff ffa7 	bl	800b280 <HAL_RNG_GenerateRandomNumber>
 800b332:	4603      	mov	r3, r0
 800b334:	2b00      	cmp	r3, #0
 800b336:	d102      	bne.n	800b33e <HAL_RNG_GetRandomNumber+0x20>
  {
    return hrng->RandomNumber;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	68db      	ldr	r3, [r3, #12]
 800b33c:	e000      	b.n	800b340 <HAL_RNG_GetRandomNumber+0x22>
  }
  else
  {
    return 0U;
 800b33e:	2300      	movs	r3, #0
  }
}
 800b340:	4618      	mov	r0, r3
 800b342:	3708      	adds	r7, #8
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}

0800b348 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b082      	sub	sp, #8
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d101      	bne.n	800b35a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b356:	2301      	movs	r3, #1
 800b358:	e07b      	b.n	800b452 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d108      	bne.n	800b374 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	685b      	ldr	r3, [r3, #4]
 800b366:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b36a:	d009      	beq.n	800b380 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2200      	movs	r2, #0
 800b370:	61da      	str	r2, [r3, #28]
 800b372:	e005      	b.n	800b380 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2200      	movs	r2, #0
 800b378:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2200      	movs	r2, #0
 800b37e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2200      	movs	r2, #0
 800b384:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b38c:	b2db      	uxtb	r3, r3
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d106      	bne.n	800b3a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2200      	movs	r2, #0
 800b396:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f7f6 fda8 	bl	8001ef0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2202      	movs	r2, #2
 800b3a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	681a      	ldr	r2, [r3, #0]
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b3b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	685b      	ldr	r3, [r3, #4]
 800b3bc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	689b      	ldr	r3, [r3, #8]
 800b3c4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b3c8:	431a      	orrs	r2, r3
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	68db      	ldr	r3, [r3, #12]
 800b3ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b3d2:	431a      	orrs	r2, r3
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	691b      	ldr	r3, [r3, #16]
 800b3d8:	f003 0302 	and.w	r3, r3, #2
 800b3dc:	431a      	orrs	r2, r3
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	695b      	ldr	r3, [r3, #20]
 800b3e2:	f003 0301 	and.w	r3, r3, #1
 800b3e6:	431a      	orrs	r2, r3
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	699b      	ldr	r3, [r3, #24]
 800b3ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b3f0:	431a      	orrs	r2, r3
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	69db      	ldr	r3, [r3, #28]
 800b3f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b3fa:	431a      	orrs	r2, r3
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	6a1b      	ldr	r3, [r3, #32]
 800b400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b404:	ea42 0103 	orr.w	r1, r2, r3
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b40c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	430a      	orrs	r2, r1
 800b416:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	699b      	ldr	r3, [r3, #24]
 800b41c:	0c1b      	lsrs	r3, r3, #16
 800b41e:	f003 0104 	and.w	r1, r3, #4
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b426:	f003 0210 	and.w	r2, r3, #16
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	430a      	orrs	r2, r1
 800b430:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	69da      	ldr	r2, [r3, #28]
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b440:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2200      	movs	r2, #0
 800b446:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2201      	movs	r2, #1
 800b44c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b450:	2300      	movs	r3, #0
}
 800b452:	4618      	mov	r0, r3
 800b454:	3708      	adds	r7, #8
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}

0800b45a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b45a:	b580      	push	{r7, lr}
 800b45c:	b088      	sub	sp, #32
 800b45e:	af00      	add	r7, sp, #0
 800b460:	60f8      	str	r0, [r7, #12]
 800b462:	60b9      	str	r1, [r7, #8]
 800b464:	603b      	str	r3, [r7, #0]
 800b466:	4613      	mov	r3, r2
 800b468:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b46a:	2300      	movs	r3, #0
 800b46c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b474:	2b01      	cmp	r3, #1
 800b476:	d101      	bne.n	800b47c <HAL_SPI_Transmit+0x22>
 800b478:	2302      	movs	r3, #2
 800b47a:	e126      	b.n	800b6ca <HAL_SPI_Transmit+0x270>
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	2201      	movs	r2, #1
 800b480:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b484:	f7fa ffb8 	bl	80063f8 <HAL_GetTick>
 800b488:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b48a:	88fb      	ldrh	r3, [r7, #6]
 800b48c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b494:	b2db      	uxtb	r3, r3
 800b496:	2b01      	cmp	r3, #1
 800b498:	d002      	beq.n	800b4a0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b49a:	2302      	movs	r3, #2
 800b49c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b49e:	e10b      	b.n	800b6b8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d002      	beq.n	800b4ac <HAL_SPI_Transmit+0x52>
 800b4a6:	88fb      	ldrh	r3, [r7, #6]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d102      	bne.n	800b4b2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b4b0:	e102      	b.n	800b6b8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	2203      	movs	r2, #3
 800b4b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	2200      	movs	r2, #0
 800b4be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	68ba      	ldr	r2, [r7, #8]
 800b4c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	88fa      	ldrh	r2, [r7, #6]
 800b4ca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	88fa      	ldrh	r2, [r7, #6]
 800b4d0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	689b      	ldr	r3, [r3, #8]
 800b4f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b4f8:	d10f      	bne.n	800b51a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	681a      	ldr	r2, [r3, #0]
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b508:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	681a      	ldr	r2, [r3, #0]
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b518:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b524:	2b40      	cmp	r3, #64	; 0x40
 800b526:	d007      	beq.n	800b538 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	681a      	ldr	r2, [r3, #0]
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b536:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	68db      	ldr	r3, [r3, #12]
 800b53c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b540:	d14b      	bne.n	800b5da <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	685b      	ldr	r3, [r3, #4]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d002      	beq.n	800b550 <HAL_SPI_Transmit+0xf6>
 800b54a:	8afb      	ldrh	r3, [r7, #22]
 800b54c:	2b01      	cmp	r3, #1
 800b54e:	d13e      	bne.n	800b5ce <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b554:	881a      	ldrh	r2, [r3, #0]
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b560:	1c9a      	adds	r2, r3, #2
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b56a:	b29b      	uxth	r3, r3
 800b56c:	3b01      	subs	r3, #1
 800b56e:	b29a      	uxth	r2, r3
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b574:	e02b      	b.n	800b5ce <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	689b      	ldr	r3, [r3, #8]
 800b57c:	f003 0302 	and.w	r3, r3, #2
 800b580:	2b02      	cmp	r3, #2
 800b582:	d112      	bne.n	800b5aa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b588:	881a      	ldrh	r2, [r3, #0]
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b594:	1c9a      	adds	r2, r3, #2
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	3b01      	subs	r3, #1
 800b5a2:	b29a      	uxth	r2, r3
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	86da      	strh	r2, [r3, #54]	; 0x36
 800b5a8:	e011      	b.n	800b5ce <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b5aa:	f7fa ff25 	bl	80063f8 <HAL_GetTick>
 800b5ae:	4602      	mov	r2, r0
 800b5b0:	69bb      	ldr	r3, [r7, #24]
 800b5b2:	1ad3      	subs	r3, r2, r3
 800b5b4:	683a      	ldr	r2, [r7, #0]
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d803      	bhi.n	800b5c2 <HAL_SPI_Transmit+0x168>
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b5c0:	d102      	bne.n	800b5c8 <HAL_SPI_Transmit+0x16e>
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d102      	bne.n	800b5ce <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800b5c8:	2303      	movs	r3, #3
 800b5ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b5cc:	e074      	b.n	800b6b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b5d2:	b29b      	uxth	r3, r3
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d1ce      	bne.n	800b576 <HAL_SPI_Transmit+0x11c>
 800b5d8:	e04c      	b.n	800b674 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	685b      	ldr	r3, [r3, #4]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d002      	beq.n	800b5e8 <HAL_SPI_Transmit+0x18e>
 800b5e2:	8afb      	ldrh	r3, [r7, #22]
 800b5e4:	2b01      	cmp	r3, #1
 800b5e6:	d140      	bne.n	800b66a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	330c      	adds	r3, #12
 800b5f2:	7812      	ldrb	r2, [r2, #0]
 800b5f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5fa:	1c5a      	adds	r2, r3, #1
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b604:	b29b      	uxth	r3, r3
 800b606:	3b01      	subs	r3, #1
 800b608:	b29a      	uxth	r2, r3
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b60e:	e02c      	b.n	800b66a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	689b      	ldr	r3, [r3, #8]
 800b616:	f003 0302 	and.w	r3, r3, #2
 800b61a:	2b02      	cmp	r3, #2
 800b61c:	d113      	bne.n	800b646 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	330c      	adds	r3, #12
 800b628:	7812      	ldrb	r2, [r2, #0]
 800b62a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b630:	1c5a      	adds	r2, r3, #1
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b63a:	b29b      	uxth	r3, r3
 800b63c:	3b01      	subs	r3, #1
 800b63e:	b29a      	uxth	r2, r3
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	86da      	strh	r2, [r3, #54]	; 0x36
 800b644:	e011      	b.n	800b66a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b646:	f7fa fed7 	bl	80063f8 <HAL_GetTick>
 800b64a:	4602      	mov	r2, r0
 800b64c:	69bb      	ldr	r3, [r7, #24]
 800b64e:	1ad3      	subs	r3, r2, r3
 800b650:	683a      	ldr	r2, [r7, #0]
 800b652:	429a      	cmp	r2, r3
 800b654:	d803      	bhi.n	800b65e <HAL_SPI_Transmit+0x204>
 800b656:	683b      	ldr	r3, [r7, #0]
 800b658:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b65c:	d102      	bne.n	800b664 <HAL_SPI_Transmit+0x20a>
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d102      	bne.n	800b66a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800b664:	2303      	movs	r3, #3
 800b666:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b668:	e026      	b.n	800b6b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b66e:	b29b      	uxth	r3, r3
 800b670:	2b00      	cmp	r3, #0
 800b672:	d1cd      	bne.n	800b610 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b674:	69ba      	ldr	r2, [r7, #24]
 800b676:	6839      	ldr	r1, [r7, #0]
 800b678:	68f8      	ldr	r0, [r7, #12]
 800b67a:	f000 f8b3 	bl	800b7e4 <SPI_EndRxTxTransaction>
 800b67e:	4603      	mov	r3, r0
 800b680:	2b00      	cmp	r3, #0
 800b682:	d002      	beq.n	800b68a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	2220      	movs	r2, #32
 800b688:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	689b      	ldr	r3, [r3, #8]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d10a      	bne.n	800b6a8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b692:	2300      	movs	r3, #0
 800b694:	613b      	str	r3, [r7, #16]
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	68db      	ldr	r3, [r3, #12]
 800b69c:	613b      	str	r3, [r7, #16]
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	689b      	ldr	r3, [r3, #8]
 800b6a4:	613b      	str	r3, [r7, #16]
 800b6a6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d002      	beq.n	800b6b6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	77fb      	strb	r3, [r7, #31]
 800b6b4:	e000      	b.n	800b6b8 <HAL_SPI_Transmit+0x25e>
  }

error:
 800b6b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b6c8:	7ffb      	ldrb	r3, [r7, #31]
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3720      	adds	r7, #32
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}
	...

0800b6d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b088      	sub	sp, #32
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	60f8      	str	r0, [r7, #12]
 800b6dc:	60b9      	str	r1, [r7, #8]
 800b6de:	603b      	str	r3, [r7, #0]
 800b6e0:	4613      	mov	r3, r2
 800b6e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b6e4:	f7fa fe88 	bl	80063f8 <HAL_GetTick>
 800b6e8:	4602      	mov	r2, r0
 800b6ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6ec:	1a9b      	subs	r3, r3, r2
 800b6ee:	683a      	ldr	r2, [r7, #0]
 800b6f0:	4413      	add	r3, r2
 800b6f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b6f4:	f7fa fe80 	bl	80063f8 <HAL_GetTick>
 800b6f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b6fa:	4b39      	ldr	r3, [pc, #228]	; (800b7e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	015b      	lsls	r3, r3, #5
 800b700:	0d1b      	lsrs	r3, r3, #20
 800b702:	69fa      	ldr	r2, [r7, #28]
 800b704:	fb02 f303 	mul.w	r3, r2, r3
 800b708:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b70a:	e054      	b.n	800b7b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b712:	d050      	beq.n	800b7b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b714:	f7fa fe70 	bl	80063f8 <HAL_GetTick>
 800b718:	4602      	mov	r2, r0
 800b71a:	69bb      	ldr	r3, [r7, #24]
 800b71c:	1ad3      	subs	r3, r2, r3
 800b71e:	69fa      	ldr	r2, [r7, #28]
 800b720:	429a      	cmp	r2, r3
 800b722:	d902      	bls.n	800b72a <SPI_WaitFlagStateUntilTimeout+0x56>
 800b724:	69fb      	ldr	r3, [r7, #28]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d13d      	bne.n	800b7a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	685a      	ldr	r2, [r3, #4]
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b738:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	685b      	ldr	r3, [r3, #4]
 800b73e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b742:	d111      	bne.n	800b768 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	689b      	ldr	r3, [r3, #8]
 800b748:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b74c:	d004      	beq.n	800b758 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	689b      	ldr	r3, [r3, #8]
 800b752:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b756:	d107      	bne.n	800b768 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	681a      	ldr	r2, [r3, #0]
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b766:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b76c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b770:	d10f      	bne.n	800b792 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	681a      	ldr	r2, [r3, #0]
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b780:	601a      	str	r2, [r3, #0]
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	681a      	ldr	r2, [r3, #0]
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b790:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	2201      	movs	r2, #1
 800b796:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	2200      	movs	r2, #0
 800b79e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800b7a2:	2303      	movs	r3, #3
 800b7a4:	e017      	b.n	800b7d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d101      	bne.n	800b7b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b7b0:	697b      	ldr	r3, [r7, #20]
 800b7b2:	3b01      	subs	r3, #1
 800b7b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	689a      	ldr	r2, [r3, #8]
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	4013      	ands	r3, r2
 800b7c0:	68ba      	ldr	r2, [r7, #8]
 800b7c2:	429a      	cmp	r2, r3
 800b7c4:	bf0c      	ite	eq
 800b7c6:	2301      	moveq	r3, #1
 800b7c8:	2300      	movne	r3, #0
 800b7ca:	b2db      	uxtb	r3, r3
 800b7cc:	461a      	mov	r2, r3
 800b7ce:	79fb      	ldrb	r3, [r7, #7]
 800b7d0:	429a      	cmp	r2, r3
 800b7d2:	d19b      	bne.n	800b70c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b7d4:	2300      	movs	r3, #0
}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	3720      	adds	r7, #32
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	bd80      	pop	{r7, pc}
 800b7de:	bf00      	nop
 800b7e0:	20000004 	.word	0x20000004

0800b7e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b088      	sub	sp, #32
 800b7e8:	af02      	add	r7, sp, #8
 800b7ea:	60f8      	str	r0, [r7, #12]
 800b7ec:	60b9      	str	r1, [r7, #8]
 800b7ee:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b7f0:	4b1b      	ldr	r3, [pc, #108]	; (800b860 <SPI_EndRxTxTransaction+0x7c>)
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	4a1b      	ldr	r2, [pc, #108]	; (800b864 <SPI_EndRxTxTransaction+0x80>)
 800b7f6:	fba2 2303 	umull	r2, r3, r2, r3
 800b7fa:	0d5b      	lsrs	r3, r3, #21
 800b7fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b800:	fb02 f303 	mul.w	r3, r2, r3
 800b804:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	685b      	ldr	r3, [r3, #4]
 800b80a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b80e:	d112      	bne.n	800b836 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	9300      	str	r3, [sp, #0]
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	2200      	movs	r2, #0
 800b818:	2180      	movs	r1, #128	; 0x80
 800b81a:	68f8      	ldr	r0, [r7, #12]
 800b81c:	f7ff ff5a 	bl	800b6d4 <SPI_WaitFlagStateUntilTimeout>
 800b820:	4603      	mov	r3, r0
 800b822:	2b00      	cmp	r3, #0
 800b824:	d016      	beq.n	800b854 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b82a:	f043 0220 	orr.w	r2, r3, #32
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b832:	2303      	movs	r3, #3
 800b834:	e00f      	b.n	800b856 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b836:	697b      	ldr	r3, [r7, #20]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d00a      	beq.n	800b852 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800b83c:	697b      	ldr	r3, [r7, #20]
 800b83e:	3b01      	subs	r3, #1
 800b840:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	689b      	ldr	r3, [r3, #8]
 800b848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b84c:	2b80      	cmp	r3, #128	; 0x80
 800b84e:	d0f2      	beq.n	800b836 <SPI_EndRxTxTransaction+0x52>
 800b850:	e000      	b.n	800b854 <SPI_EndRxTxTransaction+0x70>
        break;
 800b852:	bf00      	nop
  }

  return HAL_OK;
 800b854:	2300      	movs	r3, #0
}
 800b856:	4618      	mov	r0, r3
 800b858:	3718      	adds	r7, #24
 800b85a:	46bd      	mov	sp, r7
 800b85c:	bd80      	pop	{r7, pc}
 800b85e:	bf00      	nop
 800b860:	20000004 	.word	0x20000004
 800b864:	165e9f81 	.word	0x165e9f81

0800b868 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b082      	sub	sp, #8
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d101      	bne.n	800b87a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b876:	2301      	movs	r3, #1
 800b878:	e041      	b.n	800b8fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b880:	b2db      	uxtb	r3, r3
 800b882:	2b00      	cmp	r3, #0
 800b884:	d106      	bne.n	800b894 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2200      	movs	r2, #0
 800b88a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b88e:	6878      	ldr	r0, [r7, #4]
 800b890:	f7f6 fc14 	bl	80020bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2202      	movs	r2, #2
 800b898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681a      	ldr	r2, [r3, #0]
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	3304      	adds	r3, #4
 800b8a4:	4619      	mov	r1, r3
 800b8a6:	4610      	mov	r0, r2
 800b8a8:	f000 fd68 	bl	800c37c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2201      	movs	r2, #1
 800b8c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2201      	movs	r2, #1
 800b8c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2201      	movs	r2, #1
 800b8e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2201      	movs	r2, #1
 800b8e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b8fc:	2300      	movs	r3, #0
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3708      	adds	r7, #8
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
	...

0800b908 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b908:	b480      	push	{r7}
 800b90a:	b085      	sub	sp, #20
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b916:	b2db      	uxtb	r3, r3
 800b918:	2b01      	cmp	r3, #1
 800b91a:	d001      	beq.n	800b920 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b91c:	2301      	movs	r3, #1
 800b91e:	e04e      	b.n	800b9be <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2202      	movs	r2, #2
 800b924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	68da      	ldr	r2, [r3, #12]
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	f042 0201 	orr.w	r2, r2, #1
 800b936:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	4a23      	ldr	r2, [pc, #140]	; (800b9cc <HAL_TIM_Base_Start_IT+0xc4>)
 800b93e:	4293      	cmp	r3, r2
 800b940:	d022      	beq.n	800b988 <HAL_TIM_Base_Start_IT+0x80>
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b94a:	d01d      	beq.n	800b988 <HAL_TIM_Base_Start_IT+0x80>
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	4a1f      	ldr	r2, [pc, #124]	; (800b9d0 <HAL_TIM_Base_Start_IT+0xc8>)
 800b952:	4293      	cmp	r3, r2
 800b954:	d018      	beq.n	800b988 <HAL_TIM_Base_Start_IT+0x80>
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	4a1e      	ldr	r2, [pc, #120]	; (800b9d4 <HAL_TIM_Base_Start_IT+0xcc>)
 800b95c:	4293      	cmp	r3, r2
 800b95e:	d013      	beq.n	800b988 <HAL_TIM_Base_Start_IT+0x80>
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	4a1c      	ldr	r2, [pc, #112]	; (800b9d8 <HAL_TIM_Base_Start_IT+0xd0>)
 800b966:	4293      	cmp	r3, r2
 800b968:	d00e      	beq.n	800b988 <HAL_TIM_Base_Start_IT+0x80>
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	4a1b      	ldr	r2, [pc, #108]	; (800b9dc <HAL_TIM_Base_Start_IT+0xd4>)
 800b970:	4293      	cmp	r3, r2
 800b972:	d009      	beq.n	800b988 <HAL_TIM_Base_Start_IT+0x80>
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	4a19      	ldr	r2, [pc, #100]	; (800b9e0 <HAL_TIM_Base_Start_IT+0xd8>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d004      	beq.n	800b988 <HAL_TIM_Base_Start_IT+0x80>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4a18      	ldr	r2, [pc, #96]	; (800b9e4 <HAL_TIM_Base_Start_IT+0xdc>)
 800b984:	4293      	cmp	r3, r2
 800b986:	d111      	bne.n	800b9ac <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	689b      	ldr	r3, [r3, #8]
 800b98e:	f003 0307 	and.w	r3, r3, #7
 800b992:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2b06      	cmp	r3, #6
 800b998:	d010      	beq.n	800b9bc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	681a      	ldr	r2, [r3, #0]
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f042 0201 	orr.w	r2, r2, #1
 800b9a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9aa:	e007      	b.n	800b9bc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	681a      	ldr	r2, [r3, #0]
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f042 0201 	orr.w	r2, r2, #1
 800b9ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b9bc:	2300      	movs	r3, #0
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	3714      	adds	r7, #20
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c8:	4770      	bx	lr
 800b9ca:	bf00      	nop
 800b9cc:	40010000 	.word	0x40010000
 800b9d0:	40000400 	.word	0x40000400
 800b9d4:	40000800 	.word	0x40000800
 800b9d8:	40000c00 	.word	0x40000c00
 800b9dc:	40010400 	.word	0x40010400
 800b9e0:	40014000 	.word	0x40014000
 800b9e4:	40001800 	.word	0x40001800

0800b9e8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b084      	sub	sp, #16
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
 800b9f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d109      	bne.n	800ba0c <HAL_TIM_OC_Start_IT+0x24>
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b9fe:	b2db      	uxtb	r3, r3
 800ba00:	2b01      	cmp	r3, #1
 800ba02:	bf14      	ite	ne
 800ba04:	2301      	movne	r3, #1
 800ba06:	2300      	moveq	r3, #0
 800ba08:	b2db      	uxtb	r3, r3
 800ba0a:	e022      	b.n	800ba52 <HAL_TIM_OC_Start_IT+0x6a>
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	2b04      	cmp	r3, #4
 800ba10:	d109      	bne.n	800ba26 <HAL_TIM_OC_Start_IT+0x3e>
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ba18:	b2db      	uxtb	r3, r3
 800ba1a:	2b01      	cmp	r3, #1
 800ba1c:	bf14      	ite	ne
 800ba1e:	2301      	movne	r3, #1
 800ba20:	2300      	moveq	r3, #0
 800ba22:	b2db      	uxtb	r3, r3
 800ba24:	e015      	b.n	800ba52 <HAL_TIM_OC_Start_IT+0x6a>
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	2b08      	cmp	r3, #8
 800ba2a:	d109      	bne.n	800ba40 <HAL_TIM_OC_Start_IT+0x58>
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ba32:	b2db      	uxtb	r3, r3
 800ba34:	2b01      	cmp	r3, #1
 800ba36:	bf14      	ite	ne
 800ba38:	2301      	movne	r3, #1
 800ba3a:	2300      	moveq	r3, #0
 800ba3c:	b2db      	uxtb	r3, r3
 800ba3e:	e008      	b.n	800ba52 <HAL_TIM_OC_Start_IT+0x6a>
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ba46:	b2db      	uxtb	r3, r3
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	bf14      	ite	ne
 800ba4c:	2301      	movne	r3, #1
 800ba4e:	2300      	moveq	r3, #0
 800ba50:	b2db      	uxtb	r3, r3
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d001      	beq.n	800ba5a <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 800ba56:	2301      	movs	r3, #1
 800ba58:	e0c2      	b.n	800bbe0 <HAL_TIM_OC_Start_IT+0x1f8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d104      	bne.n	800ba6a <HAL_TIM_OC_Start_IT+0x82>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2202      	movs	r2, #2
 800ba64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ba68:	e013      	b.n	800ba92 <HAL_TIM_OC_Start_IT+0xaa>
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	2b04      	cmp	r3, #4
 800ba6e:	d104      	bne.n	800ba7a <HAL_TIM_OC_Start_IT+0x92>
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2202      	movs	r2, #2
 800ba74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ba78:	e00b      	b.n	800ba92 <HAL_TIM_OC_Start_IT+0xaa>
 800ba7a:	683b      	ldr	r3, [r7, #0]
 800ba7c:	2b08      	cmp	r3, #8
 800ba7e:	d104      	bne.n	800ba8a <HAL_TIM_OC_Start_IT+0xa2>
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2202      	movs	r2, #2
 800ba84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ba88:	e003      	b.n	800ba92 <HAL_TIM_OC_Start_IT+0xaa>
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	2202      	movs	r2, #2
 800ba8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	2b0c      	cmp	r3, #12
 800ba96:	d841      	bhi.n	800bb1c <HAL_TIM_OC_Start_IT+0x134>
 800ba98:	a201      	add	r2, pc, #4	; (adr r2, 800baa0 <HAL_TIM_OC_Start_IT+0xb8>)
 800ba9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba9e:	bf00      	nop
 800baa0:	0800bad5 	.word	0x0800bad5
 800baa4:	0800bb1d 	.word	0x0800bb1d
 800baa8:	0800bb1d 	.word	0x0800bb1d
 800baac:	0800bb1d 	.word	0x0800bb1d
 800bab0:	0800bae7 	.word	0x0800bae7
 800bab4:	0800bb1d 	.word	0x0800bb1d
 800bab8:	0800bb1d 	.word	0x0800bb1d
 800babc:	0800bb1d 	.word	0x0800bb1d
 800bac0:	0800baf9 	.word	0x0800baf9
 800bac4:	0800bb1d 	.word	0x0800bb1d
 800bac8:	0800bb1d 	.word	0x0800bb1d
 800bacc:	0800bb1d 	.word	0x0800bb1d
 800bad0:	0800bb0b 	.word	0x0800bb0b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	68da      	ldr	r2, [r3, #12]
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f042 0202 	orr.w	r2, r2, #2
 800bae2:	60da      	str	r2, [r3, #12]
      break;
 800bae4:	e01b      	b.n	800bb1e <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	68da      	ldr	r2, [r3, #12]
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	f042 0204 	orr.w	r2, r2, #4
 800baf4:	60da      	str	r2, [r3, #12]
      break;
 800baf6:	e012      	b.n	800bb1e <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	68da      	ldr	r2, [r3, #12]
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f042 0208 	orr.w	r2, r2, #8
 800bb06:	60da      	str	r2, [r3, #12]
      break;
 800bb08:	e009      	b.n	800bb1e <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	68da      	ldr	r2, [r3, #12]
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f042 0210 	orr.w	r2, r2, #16
 800bb18:	60da      	str	r2, [r3, #12]
      break;
 800bb1a:	e000      	b.n	800bb1e <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 800bb1c:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	2201      	movs	r2, #1
 800bb24:	6839      	ldr	r1, [r7, #0]
 800bb26:	4618      	mov	r0, r3
 800bb28:	f000 ff12 	bl	800c950 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	4a2d      	ldr	r2, [pc, #180]	; (800bbe8 <HAL_TIM_OC_Start_IT+0x200>)
 800bb32:	4293      	cmp	r3, r2
 800bb34:	d004      	beq.n	800bb40 <HAL_TIM_OC_Start_IT+0x158>
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4a2c      	ldr	r2, [pc, #176]	; (800bbec <HAL_TIM_OC_Start_IT+0x204>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d101      	bne.n	800bb44 <HAL_TIM_OC_Start_IT+0x15c>
 800bb40:	2301      	movs	r3, #1
 800bb42:	e000      	b.n	800bb46 <HAL_TIM_OC_Start_IT+0x15e>
 800bb44:	2300      	movs	r3, #0
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d007      	beq.n	800bb5a <HAL_TIM_OC_Start_IT+0x172>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bb58:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	4a22      	ldr	r2, [pc, #136]	; (800bbe8 <HAL_TIM_OC_Start_IT+0x200>)
 800bb60:	4293      	cmp	r3, r2
 800bb62:	d022      	beq.n	800bbaa <HAL_TIM_OC_Start_IT+0x1c2>
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb6c:	d01d      	beq.n	800bbaa <HAL_TIM_OC_Start_IT+0x1c2>
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	4a1f      	ldr	r2, [pc, #124]	; (800bbf0 <HAL_TIM_OC_Start_IT+0x208>)
 800bb74:	4293      	cmp	r3, r2
 800bb76:	d018      	beq.n	800bbaa <HAL_TIM_OC_Start_IT+0x1c2>
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	4a1d      	ldr	r2, [pc, #116]	; (800bbf4 <HAL_TIM_OC_Start_IT+0x20c>)
 800bb7e:	4293      	cmp	r3, r2
 800bb80:	d013      	beq.n	800bbaa <HAL_TIM_OC_Start_IT+0x1c2>
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	4a1c      	ldr	r2, [pc, #112]	; (800bbf8 <HAL_TIM_OC_Start_IT+0x210>)
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	d00e      	beq.n	800bbaa <HAL_TIM_OC_Start_IT+0x1c2>
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	4a16      	ldr	r2, [pc, #88]	; (800bbec <HAL_TIM_OC_Start_IT+0x204>)
 800bb92:	4293      	cmp	r3, r2
 800bb94:	d009      	beq.n	800bbaa <HAL_TIM_OC_Start_IT+0x1c2>
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	4a18      	ldr	r2, [pc, #96]	; (800bbfc <HAL_TIM_OC_Start_IT+0x214>)
 800bb9c:	4293      	cmp	r3, r2
 800bb9e:	d004      	beq.n	800bbaa <HAL_TIM_OC_Start_IT+0x1c2>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	4a16      	ldr	r2, [pc, #88]	; (800bc00 <HAL_TIM_OC_Start_IT+0x218>)
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d111      	bne.n	800bbce <HAL_TIM_OC_Start_IT+0x1e6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	689b      	ldr	r3, [r3, #8]
 800bbb0:	f003 0307 	and.w	r3, r3, #7
 800bbb4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	2b06      	cmp	r3, #6
 800bbba:	d010      	beq.n	800bbde <HAL_TIM_OC_Start_IT+0x1f6>
    {
      __HAL_TIM_ENABLE(htim);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	681a      	ldr	r2, [r3, #0]
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	f042 0201 	orr.w	r2, r2, #1
 800bbca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bbcc:	e007      	b.n	800bbde <HAL_TIM_OC_Start_IT+0x1f6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	681a      	ldr	r2, [r3, #0]
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	f042 0201 	orr.w	r2, r2, #1
 800bbdc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bbde:	2300      	movs	r3, #0
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	3710      	adds	r7, #16
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}
 800bbe8:	40010000 	.word	0x40010000
 800bbec:	40010400 	.word	0x40010400
 800bbf0:	40000400 	.word	0x40000400
 800bbf4:	40000800 	.word	0x40000800
 800bbf8:	40000c00 	.word	0x40000c00
 800bbfc:	40014000 	.word	0x40014000
 800bc00:	40001800 	.word	0x40001800

0800bc04 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b082      	sub	sp, #8
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d101      	bne.n	800bc16 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bc12:	2301      	movs	r3, #1
 800bc14:	e041      	b.n	800bc9a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bc1c:	b2db      	uxtb	r3, r3
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d106      	bne.n	800bc30 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2200      	movs	r2, #0
 800bc26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	f000 f839 	bl	800bca2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2202      	movs	r2, #2
 800bc34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681a      	ldr	r2, [r3, #0]
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	3304      	adds	r3, #4
 800bc40:	4619      	mov	r1, r3
 800bc42:	4610      	mov	r0, r2
 800bc44:	f000 fb9a 	bl	800c37c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2201      	movs	r2, #1
 800bc4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	2201      	movs	r2, #1
 800bc54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2201      	movs	r2, #1
 800bc5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2201      	movs	r2, #1
 800bc64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2201      	movs	r2, #1
 800bc6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2201      	movs	r2, #1
 800bc74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	2201      	movs	r2, #1
 800bc7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2201      	movs	r2, #1
 800bc84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2201      	movs	r2, #1
 800bc8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2201      	movs	r2, #1
 800bc94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bc98:	2300      	movs	r3, #0
}
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	3708      	adds	r7, #8
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}

0800bca2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bca2:	b480      	push	{r7}
 800bca4:	b083      	sub	sp, #12
 800bca6:	af00      	add	r7, sp, #0
 800bca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bcaa:	bf00      	nop
 800bcac:	370c      	adds	r7, #12
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb4:	4770      	bx	lr

0800bcb6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800bcb6:	b580      	push	{r7, lr}
 800bcb8:	b086      	sub	sp, #24
 800bcba:	af00      	add	r7, sp, #0
 800bcbc:	6078      	str	r0, [r7, #4]
 800bcbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d101      	bne.n	800bcca <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	e097      	b.n	800bdfa <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bcd0:	b2db      	uxtb	r3, r3
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d106      	bne.n	800bce4 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	2200      	movs	r2, #0
 800bcda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f7f6 f9a4 	bl	800202c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2202      	movs	r2, #2
 800bce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	689b      	ldr	r3, [r3, #8]
 800bcf2:	687a      	ldr	r2, [r7, #4]
 800bcf4:	6812      	ldr	r2, [r2, #0]
 800bcf6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bcfa:	f023 0307 	bic.w	r3, r3, #7
 800bcfe:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681a      	ldr	r2, [r3, #0]
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	3304      	adds	r3, #4
 800bd08:	4619      	mov	r1, r3
 800bd0a:	4610      	mov	r0, r2
 800bd0c:	f000 fb36 	bl	800c37c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	689b      	ldr	r3, [r3, #8]
 800bd16:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	699b      	ldr	r3, [r3, #24]
 800bd1e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	6a1b      	ldr	r3, [r3, #32]
 800bd26:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	697a      	ldr	r2, [r7, #20]
 800bd2e:	4313      	orrs	r3, r2
 800bd30:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800bd32:	693b      	ldr	r3, [r7, #16]
 800bd34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bd38:	f023 0303 	bic.w	r3, r3, #3
 800bd3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	689a      	ldr	r2, [r3, #8]
 800bd42:	683b      	ldr	r3, [r7, #0]
 800bd44:	699b      	ldr	r3, [r3, #24]
 800bd46:	021b      	lsls	r3, r3, #8
 800bd48:	4313      	orrs	r3, r2
 800bd4a:	693a      	ldr	r2, [r7, #16]
 800bd4c:	4313      	orrs	r3, r2
 800bd4e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800bd50:	693b      	ldr	r3, [r7, #16]
 800bd52:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800bd56:	f023 030c 	bic.w	r3, r3, #12
 800bd5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800bd5c:	693b      	ldr	r3, [r7, #16]
 800bd5e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bd62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bd66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	68da      	ldr	r2, [r3, #12]
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	69db      	ldr	r3, [r3, #28]
 800bd70:	021b      	lsls	r3, r3, #8
 800bd72:	4313      	orrs	r3, r2
 800bd74:	693a      	ldr	r2, [r7, #16]
 800bd76:	4313      	orrs	r3, r2
 800bd78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	691b      	ldr	r3, [r3, #16]
 800bd7e:	011a      	lsls	r2, r3, #4
 800bd80:	683b      	ldr	r3, [r7, #0]
 800bd82:	6a1b      	ldr	r3, [r3, #32]
 800bd84:	031b      	lsls	r3, r3, #12
 800bd86:	4313      	orrs	r3, r2
 800bd88:	693a      	ldr	r2, [r7, #16]
 800bd8a:	4313      	orrs	r3, r2
 800bd8c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800bd94:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800bd9c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	685a      	ldr	r2, [r3, #4]
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	695b      	ldr	r3, [r3, #20]
 800bda6:	011b      	lsls	r3, r3, #4
 800bda8:	4313      	orrs	r3, r2
 800bdaa:	68fa      	ldr	r2, [r7, #12]
 800bdac:	4313      	orrs	r3, r2
 800bdae:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	697a      	ldr	r2, [r7, #20]
 800bdb6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	693a      	ldr	r2, [r7, #16]
 800bdbe:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	68fa      	ldr	r2, [r7, #12]
 800bdc6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2201      	movs	r2, #1
 800bdcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	2201      	movs	r2, #1
 800bddc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	2201      	movs	r2, #1
 800bde4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2201      	movs	r2, #1
 800bdec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2201      	movs	r2, #1
 800bdf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bdf8:	2300      	movs	r3, #0
}
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	3718      	adds	r7, #24
 800bdfe:	46bd      	mov	sp, r7
 800be00:	bd80      	pop	{r7, pc}

0800be02 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800be02:	b580      	push	{r7, lr}
 800be04:	b082      	sub	sp, #8
 800be06:	af00      	add	r7, sp, #0
 800be08:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	691b      	ldr	r3, [r3, #16]
 800be10:	f003 0302 	and.w	r3, r3, #2
 800be14:	2b02      	cmp	r3, #2
 800be16:	d122      	bne.n	800be5e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	68db      	ldr	r3, [r3, #12]
 800be1e:	f003 0302 	and.w	r3, r3, #2
 800be22:	2b02      	cmp	r3, #2
 800be24:	d11b      	bne.n	800be5e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f06f 0202 	mvn.w	r2, #2
 800be2e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2201      	movs	r2, #1
 800be34:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	699b      	ldr	r3, [r3, #24]
 800be3c:	f003 0303 	and.w	r3, r3, #3
 800be40:	2b00      	cmp	r3, #0
 800be42:	d003      	beq.n	800be4c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	f000 fa7b 	bl	800c340 <HAL_TIM_IC_CaptureCallback>
 800be4a:	e005      	b.n	800be58 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800be4c:	6878      	ldr	r0, [r7, #4]
 800be4e:	f000 fa6d 	bl	800c32c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f000 fa7e 	bl	800c354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2200      	movs	r2, #0
 800be5c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	691b      	ldr	r3, [r3, #16]
 800be64:	f003 0304 	and.w	r3, r3, #4
 800be68:	2b04      	cmp	r3, #4
 800be6a:	d122      	bne.n	800beb2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	68db      	ldr	r3, [r3, #12]
 800be72:	f003 0304 	and.w	r3, r3, #4
 800be76:	2b04      	cmp	r3, #4
 800be78:	d11b      	bne.n	800beb2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f06f 0204 	mvn.w	r2, #4
 800be82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2202      	movs	r2, #2
 800be88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	699b      	ldr	r3, [r3, #24]
 800be90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800be94:	2b00      	cmp	r3, #0
 800be96:	d003      	beq.n	800bea0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800be98:	6878      	ldr	r0, [r7, #4]
 800be9a:	f000 fa51 	bl	800c340 <HAL_TIM_IC_CaptureCallback>
 800be9e:	e005      	b.n	800beac <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bea0:	6878      	ldr	r0, [r7, #4]
 800bea2:	f000 fa43 	bl	800c32c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bea6:	6878      	ldr	r0, [r7, #4]
 800bea8:	f000 fa54 	bl	800c354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2200      	movs	r2, #0
 800beb0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	691b      	ldr	r3, [r3, #16]
 800beb8:	f003 0308 	and.w	r3, r3, #8
 800bebc:	2b08      	cmp	r3, #8
 800bebe:	d122      	bne.n	800bf06 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	68db      	ldr	r3, [r3, #12]
 800bec6:	f003 0308 	and.w	r3, r3, #8
 800beca:	2b08      	cmp	r3, #8
 800becc:	d11b      	bne.n	800bf06 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	f06f 0208 	mvn.w	r2, #8
 800bed6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2204      	movs	r2, #4
 800bedc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	69db      	ldr	r3, [r3, #28]
 800bee4:	f003 0303 	and.w	r3, r3, #3
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d003      	beq.n	800bef4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800beec:	6878      	ldr	r0, [r7, #4]
 800beee:	f000 fa27 	bl	800c340 <HAL_TIM_IC_CaptureCallback>
 800bef2:	e005      	b.n	800bf00 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bef4:	6878      	ldr	r0, [r7, #4]
 800bef6:	f000 fa19 	bl	800c32c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f000 fa2a 	bl	800c354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2200      	movs	r2, #0
 800bf04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	691b      	ldr	r3, [r3, #16]
 800bf0c:	f003 0310 	and.w	r3, r3, #16
 800bf10:	2b10      	cmp	r3, #16
 800bf12:	d122      	bne.n	800bf5a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	68db      	ldr	r3, [r3, #12]
 800bf1a:	f003 0310 	and.w	r3, r3, #16
 800bf1e:	2b10      	cmp	r3, #16
 800bf20:	d11b      	bne.n	800bf5a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	f06f 0210 	mvn.w	r2, #16
 800bf2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2208      	movs	r2, #8
 800bf30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	69db      	ldr	r3, [r3, #28]
 800bf38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d003      	beq.n	800bf48 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f000 f9fd 	bl	800c340 <HAL_TIM_IC_CaptureCallback>
 800bf46:	e005      	b.n	800bf54 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf48:	6878      	ldr	r0, [r7, #4]
 800bf4a:	f000 f9ef 	bl	800c32c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf4e:	6878      	ldr	r0, [r7, #4]
 800bf50:	f000 fa00 	bl	800c354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2200      	movs	r2, #0
 800bf58:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	691b      	ldr	r3, [r3, #16]
 800bf60:	f003 0301 	and.w	r3, r3, #1
 800bf64:	2b01      	cmp	r3, #1
 800bf66:	d10e      	bne.n	800bf86 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	68db      	ldr	r3, [r3, #12]
 800bf6e:	f003 0301 	and.w	r3, r3, #1
 800bf72:	2b01      	cmp	r3, #1
 800bf74:	d107      	bne.n	800bf86 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f06f 0201 	mvn.w	r2, #1
 800bf7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bf80:	6878      	ldr	r0, [r7, #4]
 800bf82:	f000 f9c9 	bl	800c318 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	691b      	ldr	r3, [r3, #16]
 800bf8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf90:	2b80      	cmp	r3, #128	; 0x80
 800bf92:	d10e      	bne.n	800bfb2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	68db      	ldr	r3, [r3, #12]
 800bf9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf9e:	2b80      	cmp	r3, #128	; 0x80
 800bfa0:	d107      	bne.n	800bfb2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800bfaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f000 fd7b 	bl	800caa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	691b      	ldr	r3, [r3, #16]
 800bfb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bfbc:	2b40      	cmp	r3, #64	; 0x40
 800bfbe:	d10e      	bne.n	800bfde <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	68db      	ldr	r3, [r3, #12]
 800bfc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bfca:	2b40      	cmp	r3, #64	; 0x40
 800bfcc:	d107      	bne.n	800bfde <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bfd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	f000 f9c5 	bl	800c368 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	691b      	ldr	r3, [r3, #16]
 800bfe4:	f003 0320 	and.w	r3, r3, #32
 800bfe8:	2b20      	cmp	r3, #32
 800bfea:	d10e      	bne.n	800c00a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	68db      	ldr	r3, [r3, #12]
 800bff2:	f003 0320 	and.w	r3, r3, #32
 800bff6:	2b20      	cmp	r3, #32
 800bff8:	d107      	bne.n	800c00a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f06f 0220 	mvn.w	r2, #32
 800c002:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c004:	6878      	ldr	r0, [r7, #4]
 800c006:	f000 fd45 	bl	800ca94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c00a:	bf00      	nop
 800c00c:	3708      	adds	r7, #8
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}
	...

0800c014 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	b084      	sub	sp, #16
 800c018:	af00      	add	r7, sp, #0
 800c01a:	60f8      	str	r0, [r7, #12]
 800c01c:	60b9      	str	r1, [r7, #8]
 800c01e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c026:	2b01      	cmp	r3, #1
 800c028:	d101      	bne.n	800c02e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c02a:	2302      	movs	r3, #2
 800c02c:	e0ac      	b.n	800c188 <HAL_TIM_PWM_ConfigChannel+0x174>
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	2201      	movs	r2, #1
 800c032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2b0c      	cmp	r3, #12
 800c03a:	f200 809f 	bhi.w	800c17c <HAL_TIM_PWM_ConfigChannel+0x168>
 800c03e:	a201      	add	r2, pc, #4	; (adr r2, 800c044 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800c040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c044:	0800c079 	.word	0x0800c079
 800c048:	0800c17d 	.word	0x0800c17d
 800c04c:	0800c17d 	.word	0x0800c17d
 800c050:	0800c17d 	.word	0x0800c17d
 800c054:	0800c0b9 	.word	0x0800c0b9
 800c058:	0800c17d 	.word	0x0800c17d
 800c05c:	0800c17d 	.word	0x0800c17d
 800c060:	0800c17d 	.word	0x0800c17d
 800c064:	0800c0fb 	.word	0x0800c0fb
 800c068:	0800c17d 	.word	0x0800c17d
 800c06c:	0800c17d 	.word	0x0800c17d
 800c070:	0800c17d 	.word	0x0800c17d
 800c074:	0800c13b 	.word	0x0800c13b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	68b9      	ldr	r1, [r7, #8]
 800c07e:	4618      	mov	r0, r3
 800c080:	f000 fa1c 	bl	800c4bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	699a      	ldr	r2, [r3, #24]
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f042 0208 	orr.w	r2, r2, #8
 800c092:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	699a      	ldr	r2, [r3, #24]
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f022 0204 	bic.w	r2, r2, #4
 800c0a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	6999      	ldr	r1, [r3, #24]
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	691a      	ldr	r2, [r3, #16]
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	430a      	orrs	r2, r1
 800c0b4:	619a      	str	r2, [r3, #24]
      break;
 800c0b6:	e062      	b.n	800c17e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	68b9      	ldr	r1, [r7, #8]
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f000 fa6c 	bl	800c59c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	699a      	ldr	r2, [r3, #24]
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c0d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	699a      	ldr	r2, [r3, #24]
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c0e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	6999      	ldr	r1, [r3, #24]
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	691b      	ldr	r3, [r3, #16]
 800c0ee:	021a      	lsls	r2, r3, #8
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	430a      	orrs	r2, r1
 800c0f6:	619a      	str	r2, [r3, #24]
      break;
 800c0f8:	e041      	b.n	800c17e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	68b9      	ldr	r1, [r7, #8]
 800c100:	4618      	mov	r0, r3
 800c102:	f000 fac1 	bl	800c688 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	69da      	ldr	r2, [r3, #28]
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	f042 0208 	orr.w	r2, r2, #8
 800c114:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	69da      	ldr	r2, [r3, #28]
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	f022 0204 	bic.w	r2, r2, #4
 800c124:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	69d9      	ldr	r1, [r3, #28]
 800c12c:	68bb      	ldr	r3, [r7, #8]
 800c12e:	691a      	ldr	r2, [r3, #16]
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	430a      	orrs	r2, r1
 800c136:	61da      	str	r2, [r3, #28]
      break;
 800c138:	e021      	b.n	800c17e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	68b9      	ldr	r1, [r7, #8]
 800c140:	4618      	mov	r0, r3
 800c142:	f000 fb15 	bl	800c770 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	69da      	ldr	r2, [r3, #28]
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c154:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	69da      	ldr	r2, [r3, #28]
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c164:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	69d9      	ldr	r1, [r3, #28]
 800c16c:	68bb      	ldr	r3, [r7, #8]
 800c16e:	691b      	ldr	r3, [r3, #16]
 800c170:	021a      	lsls	r2, r3, #8
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	430a      	orrs	r2, r1
 800c178:	61da      	str	r2, [r3, #28]
      break;
 800c17a:	e000      	b.n	800c17e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800c17c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	2200      	movs	r2, #0
 800c182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c186:	2300      	movs	r3, #0
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3710      	adds	r7, #16
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}

0800c190 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b084      	sub	sp, #16
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
 800c198:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c1a0:	2b01      	cmp	r3, #1
 800c1a2:	d101      	bne.n	800c1a8 <HAL_TIM_ConfigClockSource+0x18>
 800c1a4:	2302      	movs	r3, #2
 800c1a6:	e0b3      	b.n	800c310 <HAL_TIM_ConfigClockSource+0x180>
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	2201      	movs	r2, #1
 800c1ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2202      	movs	r2, #2
 800c1b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	689b      	ldr	r3, [r3, #8]
 800c1be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c1c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c1ce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	68fa      	ldr	r2, [r7, #12]
 800c1d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c1d8:	683b      	ldr	r3, [r7, #0]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c1e0:	d03e      	beq.n	800c260 <HAL_TIM_ConfigClockSource+0xd0>
 800c1e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c1e6:	f200 8087 	bhi.w	800c2f8 <HAL_TIM_ConfigClockSource+0x168>
 800c1ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c1ee:	f000 8085 	beq.w	800c2fc <HAL_TIM_ConfigClockSource+0x16c>
 800c1f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c1f6:	d87f      	bhi.n	800c2f8 <HAL_TIM_ConfigClockSource+0x168>
 800c1f8:	2b70      	cmp	r3, #112	; 0x70
 800c1fa:	d01a      	beq.n	800c232 <HAL_TIM_ConfigClockSource+0xa2>
 800c1fc:	2b70      	cmp	r3, #112	; 0x70
 800c1fe:	d87b      	bhi.n	800c2f8 <HAL_TIM_ConfigClockSource+0x168>
 800c200:	2b60      	cmp	r3, #96	; 0x60
 800c202:	d050      	beq.n	800c2a6 <HAL_TIM_ConfigClockSource+0x116>
 800c204:	2b60      	cmp	r3, #96	; 0x60
 800c206:	d877      	bhi.n	800c2f8 <HAL_TIM_ConfigClockSource+0x168>
 800c208:	2b50      	cmp	r3, #80	; 0x50
 800c20a:	d03c      	beq.n	800c286 <HAL_TIM_ConfigClockSource+0xf6>
 800c20c:	2b50      	cmp	r3, #80	; 0x50
 800c20e:	d873      	bhi.n	800c2f8 <HAL_TIM_ConfigClockSource+0x168>
 800c210:	2b40      	cmp	r3, #64	; 0x40
 800c212:	d058      	beq.n	800c2c6 <HAL_TIM_ConfigClockSource+0x136>
 800c214:	2b40      	cmp	r3, #64	; 0x40
 800c216:	d86f      	bhi.n	800c2f8 <HAL_TIM_ConfigClockSource+0x168>
 800c218:	2b30      	cmp	r3, #48	; 0x30
 800c21a:	d064      	beq.n	800c2e6 <HAL_TIM_ConfigClockSource+0x156>
 800c21c:	2b30      	cmp	r3, #48	; 0x30
 800c21e:	d86b      	bhi.n	800c2f8 <HAL_TIM_ConfigClockSource+0x168>
 800c220:	2b20      	cmp	r3, #32
 800c222:	d060      	beq.n	800c2e6 <HAL_TIM_ConfigClockSource+0x156>
 800c224:	2b20      	cmp	r3, #32
 800c226:	d867      	bhi.n	800c2f8 <HAL_TIM_ConfigClockSource+0x168>
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d05c      	beq.n	800c2e6 <HAL_TIM_ConfigClockSource+0x156>
 800c22c:	2b10      	cmp	r3, #16
 800c22e:	d05a      	beq.n	800c2e6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800c230:	e062      	b.n	800c2f8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	6818      	ldr	r0, [r3, #0]
 800c236:	683b      	ldr	r3, [r7, #0]
 800c238:	6899      	ldr	r1, [r3, #8]
 800c23a:	683b      	ldr	r3, [r7, #0]
 800c23c:	685a      	ldr	r2, [r3, #4]
 800c23e:	683b      	ldr	r3, [r7, #0]
 800c240:	68db      	ldr	r3, [r3, #12]
 800c242:	f000 fb65 	bl	800c910 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	689b      	ldr	r3, [r3, #8]
 800c24c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c254:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	68fa      	ldr	r2, [r7, #12]
 800c25c:	609a      	str	r2, [r3, #8]
      break;
 800c25e:	e04e      	b.n	800c2fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	6818      	ldr	r0, [r3, #0]
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	6899      	ldr	r1, [r3, #8]
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	685a      	ldr	r2, [r3, #4]
 800c26c:	683b      	ldr	r3, [r7, #0]
 800c26e:	68db      	ldr	r3, [r3, #12]
 800c270:	f000 fb4e 	bl	800c910 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	689a      	ldr	r2, [r3, #8]
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c282:	609a      	str	r2, [r3, #8]
      break;
 800c284:	e03b      	b.n	800c2fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6818      	ldr	r0, [r3, #0]
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	6859      	ldr	r1, [r3, #4]
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	68db      	ldr	r3, [r3, #12]
 800c292:	461a      	mov	r2, r3
 800c294:	f000 fac2 	bl	800c81c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	2150      	movs	r1, #80	; 0x50
 800c29e:	4618      	mov	r0, r3
 800c2a0:	f000 fb1b 	bl	800c8da <TIM_ITRx_SetConfig>
      break;
 800c2a4:	e02b      	b.n	800c2fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	6818      	ldr	r0, [r3, #0]
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	6859      	ldr	r1, [r3, #4]
 800c2ae:	683b      	ldr	r3, [r7, #0]
 800c2b0:	68db      	ldr	r3, [r3, #12]
 800c2b2:	461a      	mov	r2, r3
 800c2b4:	f000 fae1 	bl	800c87a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	2160      	movs	r1, #96	; 0x60
 800c2be:	4618      	mov	r0, r3
 800c2c0:	f000 fb0b 	bl	800c8da <TIM_ITRx_SetConfig>
      break;
 800c2c4:	e01b      	b.n	800c2fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	6818      	ldr	r0, [r3, #0]
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	6859      	ldr	r1, [r3, #4]
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	68db      	ldr	r3, [r3, #12]
 800c2d2:	461a      	mov	r2, r3
 800c2d4:	f000 faa2 	bl	800c81c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	2140      	movs	r1, #64	; 0x40
 800c2de:	4618      	mov	r0, r3
 800c2e0:	f000 fafb 	bl	800c8da <TIM_ITRx_SetConfig>
      break;
 800c2e4:	e00b      	b.n	800c2fe <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681a      	ldr	r2, [r3, #0]
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	4619      	mov	r1, r3
 800c2f0:	4610      	mov	r0, r2
 800c2f2:	f000 faf2 	bl	800c8da <TIM_ITRx_SetConfig>
        break;
 800c2f6:	e002      	b.n	800c2fe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800c2f8:	bf00      	nop
 800c2fa:	e000      	b.n	800c2fe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800c2fc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	2201      	movs	r2, #1
 800c302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	2200      	movs	r2, #0
 800c30a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c30e:	2300      	movs	r3, #0
}
 800c310:	4618      	mov	r0, r3
 800c312:	3710      	adds	r7, #16
 800c314:	46bd      	mov	sp, r7
 800c316:	bd80      	pop	{r7, pc}

0800c318 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c318:	b480      	push	{r7}
 800c31a:	b083      	sub	sp, #12
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c320:	bf00      	nop
 800c322:	370c      	adds	r7, #12
 800c324:	46bd      	mov	sp, r7
 800c326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32a:	4770      	bx	lr

0800c32c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c32c:	b480      	push	{r7}
 800c32e:	b083      	sub	sp, #12
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c334:	bf00      	nop
 800c336:	370c      	adds	r7, #12
 800c338:	46bd      	mov	sp, r7
 800c33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33e:	4770      	bx	lr

0800c340 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c340:	b480      	push	{r7}
 800c342:	b083      	sub	sp, #12
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c348:	bf00      	nop
 800c34a:	370c      	adds	r7, #12
 800c34c:	46bd      	mov	sp, r7
 800c34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c352:	4770      	bx	lr

0800c354 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c354:	b480      	push	{r7}
 800c356:	b083      	sub	sp, #12
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c35c:	bf00      	nop
 800c35e:	370c      	adds	r7, #12
 800c360:	46bd      	mov	sp, r7
 800c362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c366:	4770      	bx	lr

0800c368 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c368:	b480      	push	{r7}
 800c36a:	b083      	sub	sp, #12
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c370:	bf00      	nop
 800c372:	370c      	adds	r7, #12
 800c374:	46bd      	mov	sp, r7
 800c376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37a:	4770      	bx	lr

0800c37c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c37c:	b480      	push	{r7}
 800c37e:	b085      	sub	sp, #20
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]
 800c384:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	4a40      	ldr	r2, [pc, #256]	; (800c490 <TIM_Base_SetConfig+0x114>)
 800c390:	4293      	cmp	r3, r2
 800c392:	d013      	beq.n	800c3bc <TIM_Base_SetConfig+0x40>
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c39a:	d00f      	beq.n	800c3bc <TIM_Base_SetConfig+0x40>
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	4a3d      	ldr	r2, [pc, #244]	; (800c494 <TIM_Base_SetConfig+0x118>)
 800c3a0:	4293      	cmp	r3, r2
 800c3a2:	d00b      	beq.n	800c3bc <TIM_Base_SetConfig+0x40>
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	4a3c      	ldr	r2, [pc, #240]	; (800c498 <TIM_Base_SetConfig+0x11c>)
 800c3a8:	4293      	cmp	r3, r2
 800c3aa:	d007      	beq.n	800c3bc <TIM_Base_SetConfig+0x40>
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	4a3b      	ldr	r2, [pc, #236]	; (800c49c <TIM_Base_SetConfig+0x120>)
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d003      	beq.n	800c3bc <TIM_Base_SetConfig+0x40>
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	4a3a      	ldr	r2, [pc, #232]	; (800c4a0 <TIM_Base_SetConfig+0x124>)
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	d108      	bne.n	800c3ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c3c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	685b      	ldr	r3, [r3, #4]
 800c3c8:	68fa      	ldr	r2, [r7, #12]
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	4a2f      	ldr	r2, [pc, #188]	; (800c490 <TIM_Base_SetConfig+0x114>)
 800c3d2:	4293      	cmp	r3, r2
 800c3d4:	d02b      	beq.n	800c42e <TIM_Base_SetConfig+0xb2>
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3dc:	d027      	beq.n	800c42e <TIM_Base_SetConfig+0xb2>
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	4a2c      	ldr	r2, [pc, #176]	; (800c494 <TIM_Base_SetConfig+0x118>)
 800c3e2:	4293      	cmp	r3, r2
 800c3e4:	d023      	beq.n	800c42e <TIM_Base_SetConfig+0xb2>
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	4a2b      	ldr	r2, [pc, #172]	; (800c498 <TIM_Base_SetConfig+0x11c>)
 800c3ea:	4293      	cmp	r3, r2
 800c3ec:	d01f      	beq.n	800c42e <TIM_Base_SetConfig+0xb2>
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	4a2a      	ldr	r2, [pc, #168]	; (800c49c <TIM_Base_SetConfig+0x120>)
 800c3f2:	4293      	cmp	r3, r2
 800c3f4:	d01b      	beq.n	800c42e <TIM_Base_SetConfig+0xb2>
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	4a29      	ldr	r2, [pc, #164]	; (800c4a0 <TIM_Base_SetConfig+0x124>)
 800c3fa:	4293      	cmp	r3, r2
 800c3fc:	d017      	beq.n	800c42e <TIM_Base_SetConfig+0xb2>
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	4a28      	ldr	r2, [pc, #160]	; (800c4a4 <TIM_Base_SetConfig+0x128>)
 800c402:	4293      	cmp	r3, r2
 800c404:	d013      	beq.n	800c42e <TIM_Base_SetConfig+0xb2>
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	4a27      	ldr	r2, [pc, #156]	; (800c4a8 <TIM_Base_SetConfig+0x12c>)
 800c40a:	4293      	cmp	r3, r2
 800c40c:	d00f      	beq.n	800c42e <TIM_Base_SetConfig+0xb2>
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	4a26      	ldr	r2, [pc, #152]	; (800c4ac <TIM_Base_SetConfig+0x130>)
 800c412:	4293      	cmp	r3, r2
 800c414:	d00b      	beq.n	800c42e <TIM_Base_SetConfig+0xb2>
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	4a25      	ldr	r2, [pc, #148]	; (800c4b0 <TIM_Base_SetConfig+0x134>)
 800c41a:	4293      	cmp	r3, r2
 800c41c:	d007      	beq.n	800c42e <TIM_Base_SetConfig+0xb2>
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	4a24      	ldr	r2, [pc, #144]	; (800c4b4 <TIM_Base_SetConfig+0x138>)
 800c422:	4293      	cmp	r3, r2
 800c424:	d003      	beq.n	800c42e <TIM_Base_SetConfig+0xb2>
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	4a23      	ldr	r2, [pc, #140]	; (800c4b8 <TIM_Base_SetConfig+0x13c>)
 800c42a:	4293      	cmp	r3, r2
 800c42c:	d108      	bne.n	800c440 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	68db      	ldr	r3, [r3, #12]
 800c43a:	68fa      	ldr	r2, [r7, #12]
 800c43c:	4313      	orrs	r3, r2
 800c43e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c446:	683b      	ldr	r3, [r7, #0]
 800c448:	695b      	ldr	r3, [r3, #20]
 800c44a:	4313      	orrs	r3, r2
 800c44c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	68fa      	ldr	r2, [r7, #12]
 800c452:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	689a      	ldr	r2, [r3, #8]
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	681a      	ldr	r2, [r3, #0]
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	4a0a      	ldr	r2, [pc, #40]	; (800c490 <TIM_Base_SetConfig+0x114>)
 800c468:	4293      	cmp	r3, r2
 800c46a:	d003      	beq.n	800c474 <TIM_Base_SetConfig+0xf8>
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	4a0c      	ldr	r2, [pc, #48]	; (800c4a0 <TIM_Base_SetConfig+0x124>)
 800c470:	4293      	cmp	r3, r2
 800c472:	d103      	bne.n	800c47c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	691a      	ldr	r2, [r3, #16]
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	2201      	movs	r2, #1
 800c480:	615a      	str	r2, [r3, #20]
}
 800c482:	bf00      	nop
 800c484:	3714      	adds	r7, #20
 800c486:	46bd      	mov	sp, r7
 800c488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48c:	4770      	bx	lr
 800c48e:	bf00      	nop
 800c490:	40010000 	.word	0x40010000
 800c494:	40000400 	.word	0x40000400
 800c498:	40000800 	.word	0x40000800
 800c49c:	40000c00 	.word	0x40000c00
 800c4a0:	40010400 	.word	0x40010400
 800c4a4:	40014000 	.word	0x40014000
 800c4a8:	40014400 	.word	0x40014400
 800c4ac:	40014800 	.word	0x40014800
 800c4b0:	40001800 	.word	0x40001800
 800c4b4:	40001c00 	.word	0x40001c00
 800c4b8:	40002000 	.word	0x40002000

0800c4bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c4bc:	b480      	push	{r7}
 800c4be:	b087      	sub	sp, #28
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
 800c4c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6a1b      	ldr	r3, [r3, #32]
 800c4ca:	f023 0201 	bic.w	r2, r3, #1
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	6a1b      	ldr	r3, [r3, #32]
 800c4d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	685b      	ldr	r3, [r3, #4]
 800c4dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	699b      	ldr	r3, [r3, #24]
 800c4e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c4ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	f023 0303 	bic.w	r3, r3, #3
 800c4f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c4f4:	683b      	ldr	r3, [r7, #0]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	68fa      	ldr	r2, [r7, #12]
 800c4fa:	4313      	orrs	r3, r2
 800c4fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c4fe:	697b      	ldr	r3, [r7, #20]
 800c500:	f023 0302 	bic.w	r3, r3, #2
 800c504:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	689b      	ldr	r3, [r3, #8]
 800c50a:	697a      	ldr	r2, [r7, #20]
 800c50c:	4313      	orrs	r3, r2
 800c50e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	4a20      	ldr	r2, [pc, #128]	; (800c594 <TIM_OC1_SetConfig+0xd8>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d003      	beq.n	800c520 <TIM_OC1_SetConfig+0x64>
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	4a1f      	ldr	r2, [pc, #124]	; (800c598 <TIM_OC1_SetConfig+0xdc>)
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d10c      	bne.n	800c53a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c520:	697b      	ldr	r3, [r7, #20]
 800c522:	f023 0308 	bic.w	r3, r3, #8
 800c526:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	68db      	ldr	r3, [r3, #12]
 800c52c:	697a      	ldr	r2, [r7, #20]
 800c52e:	4313      	orrs	r3, r2
 800c530:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	f023 0304 	bic.w	r3, r3, #4
 800c538:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	4a15      	ldr	r2, [pc, #84]	; (800c594 <TIM_OC1_SetConfig+0xd8>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d003      	beq.n	800c54a <TIM_OC1_SetConfig+0x8e>
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	4a14      	ldr	r2, [pc, #80]	; (800c598 <TIM_OC1_SetConfig+0xdc>)
 800c546:	4293      	cmp	r3, r2
 800c548:	d111      	bne.n	800c56e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c54a:	693b      	ldr	r3, [r7, #16]
 800c54c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c550:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c552:	693b      	ldr	r3, [r7, #16]
 800c554:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c558:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	695b      	ldr	r3, [r3, #20]
 800c55e:	693a      	ldr	r2, [r7, #16]
 800c560:	4313      	orrs	r3, r2
 800c562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	699b      	ldr	r3, [r3, #24]
 800c568:	693a      	ldr	r2, [r7, #16]
 800c56a:	4313      	orrs	r3, r2
 800c56c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	693a      	ldr	r2, [r7, #16]
 800c572:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	68fa      	ldr	r2, [r7, #12]
 800c578:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c57a:	683b      	ldr	r3, [r7, #0]
 800c57c:	685a      	ldr	r2, [r3, #4]
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	697a      	ldr	r2, [r7, #20]
 800c586:	621a      	str	r2, [r3, #32]
}
 800c588:	bf00      	nop
 800c58a:	371c      	adds	r7, #28
 800c58c:	46bd      	mov	sp, r7
 800c58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c592:	4770      	bx	lr
 800c594:	40010000 	.word	0x40010000
 800c598:	40010400 	.word	0x40010400

0800c59c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c59c:	b480      	push	{r7}
 800c59e:	b087      	sub	sp, #28
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
 800c5a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	6a1b      	ldr	r3, [r3, #32]
 800c5aa:	f023 0210 	bic.w	r2, r3, #16
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	6a1b      	ldr	r3, [r3, #32]
 800c5b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	685b      	ldr	r3, [r3, #4]
 800c5bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	699b      	ldr	r3, [r3, #24]
 800c5c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c5ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c5d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c5d4:	683b      	ldr	r3, [r7, #0]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	021b      	lsls	r3, r3, #8
 800c5da:	68fa      	ldr	r2, [r7, #12]
 800c5dc:	4313      	orrs	r3, r2
 800c5de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c5e0:	697b      	ldr	r3, [r7, #20]
 800c5e2:	f023 0320 	bic.w	r3, r3, #32
 800c5e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	689b      	ldr	r3, [r3, #8]
 800c5ec:	011b      	lsls	r3, r3, #4
 800c5ee:	697a      	ldr	r2, [r7, #20]
 800c5f0:	4313      	orrs	r3, r2
 800c5f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	4a22      	ldr	r2, [pc, #136]	; (800c680 <TIM_OC2_SetConfig+0xe4>)
 800c5f8:	4293      	cmp	r3, r2
 800c5fa:	d003      	beq.n	800c604 <TIM_OC2_SetConfig+0x68>
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	4a21      	ldr	r2, [pc, #132]	; (800c684 <TIM_OC2_SetConfig+0xe8>)
 800c600:	4293      	cmp	r3, r2
 800c602:	d10d      	bne.n	800c620 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c604:	697b      	ldr	r3, [r7, #20]
 800c606:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c60a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c60c:	683b      	ldr	r3, [r7, #0]
 800c60e:	68db      	ldr	r3, [r3, #12]
 800c610:	011b      	lsls	r3, r3, #4
 800c612:	697a      	ldr	r2, [r7, #20]
 800c614:	4313      	orrs	r3, r2
 800c616:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c618:	697b      	ldr	r3, [r7, #20]
 800c61a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c61e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	4a17      	ldr	r2, [pc, #92]	; (800c680 <TIM_OC2_SetConfig+0xe4>)
 800c624:	4293      	cmp	r3, r2
 800c626:	d003      	beq.n	800c630 <TIM_OC2_SetConfig+0x94>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	4a16      	ldr	r2, [pc, #88]	; (800c684 <TIM_OC2_SetConfig+0xe8>)
 800c62c:	4293      	cmp	r3, r2
 800c62e:	d113      	bne.n	800c658 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c630:	693b      	ldr	r3, [r7, #16]
 800c632:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c636:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c638:	693b      	ldr	r3, [r7, #16]
 800c63a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c63e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	695b      	ldr	r3, [r3, #20]
 800c644:	009b      	lsls	r3, r3, #2
 800c646:	693a      	ldr	r2, [r7, #16]
 800c648:	4313      	orrs	r3, r2
 800c64a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c64c:	683b      	ldr	r3, [r7, #0]
 800c64e:	699b      	ldr	r3, [r3, #24]
 800c650:	009b      	lsls	r3, r3, #2
 800c652:	693a      	ldr	r2, [r7, #16]
 800c654:	4313      	orrs	r3, r2
 800c656:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	693a      	ldr	r2, [r7, #16]
 800c65c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	68fa      	ldr	r2, [r7, #12]
 800c662:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c664:	683b      	ldr	r3, [r7, #0]
 800c666:	685a      	ldr	r2, [r3, #4]
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	697a      	ldr	r2, [r7, #20]
 800c670:	621a      	str	r2, [r3, #32]
}
 800c672:	bf00      	nop
 800c674:	371c      	adds	r7, #28
 800c676:	46bd      	mov	sp, r7
 800c678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67c:	4770      	bx	lr
 800c67e:	bf00      	nop
 800c680:	40010000 	.word	0x40010000
 800c684:	40010400 	.word	0x40010400

0800c688 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c688:	b480      	push	{r7}
 800c68a:	b087      	sub	sp, #28
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
 800c690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	6a1b      	ldr	r3, [r3, #32]
 800c696:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	6a1b      	ldr	r3, [r3, #32]
 800c6a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	685b      	ldr	r3, [r3, #4]
 800c6a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	69db      	ldr	r3, [r3, #28]
 800c6ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c6b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	f023 0303 	bic.w	r3, r3, #3
 800c6be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	68fa      	ldr	r2, [r7, #12]
 800c6c6:	4313      	orrs	r3, r2
 800c6c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c6ca:	697b      	ldr	r3, [r7, #20]
 800c6cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c6d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	689b      	ldr	r3, [r3, #8]
 800c6d6:	021b      	lsls	r3, r3, #8
 800c6d8:	697a      	ldr	r2, [r7, #20]
 800c6da:	4313      	orrs	r3, r2
 800c6dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	4a21      	ldr	r2, [pc, #132]	; (800c768 <TIM_OC3_SetConfig+0xe0>)
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d003      	beq.n	800c6ee <TIM_OC3_SetConfig+0x66>
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	4a20      	ldr	r2, [pc, #128]	; (800c76c <TIM_OC3_SetConfig+0xe4>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d10d      	bne.n	800c70a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c6ee:	697b      	ldr	r3, [r7, #20]
 800c6f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c6f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	68db      	ldr	r3, [r3, #12]
 800c6fa:	021b      	lsls	r3, r3, #8
 800c6fc:	697a      	ldr	r2, [r7, #20]
 800c6fe:	4313      	orrs	r3, r2
 800c700:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c702:	697b      	ldr	r3, [r7, #20]
 800c704:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c708:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	4a16      	ldr	r2, [pc, #88]	; (800c768 <TIM_OC3_SetConfig+0xe0>)
 800c70e:	4293      	cmp	r3, r2
 800c710:	d003      	beq.n	800c71a <TIM_OC3_SetConfig+0x92>
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	4a15      	ldr	r2, [pc, #84]	; (800c76c <TIM_OC3_SetConfig+0xe4>)
 800c716:	4293      	cmp	r3, r2
 800c718:	d113      	bne.n	800c742 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c71a:	693b      	ldr	r3, [r7, #16]
 800c71c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c720:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c722:	693b      	ldr	r3, [r7, #16]
 800c724:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c728:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	695b      	ldr	r3, [r3, #20]
 800c72e:	011b      	lsls	r3, r3, #4
 800c730:	693a      	ldr	r2, [r7, #16]
 800c732:	4313      	orrs	r3, r2
 800c734:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	699b      	ldr	r3, [r3, #24]
 800c73a:	011b      	lsls	r3, r3, #4
 800c73c:	693a      	ldr	r2, [r7, #16]
 800c73e:	4313      	orrs	r3, r2
 800c740:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	693a      	ldr	r2, [r7, #16]
 800c746:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	68fa      	ldr	r2, [r7, #12]
 800c74c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	685a      	ldr	r2, [r3, #4]
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	697a      	ldr	r2, [r7, #20]
 800c75a:	621a      	str	r2, [r3, #32]
}
 800c75c:	bf00      	nop
 800c75e:	371c      	adds	r7, #28
 800c760:	46bd      	mov	sp, r7
 800c762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c766:	4770      	bx	lr
 800c768:	40010000 	.word	0x40010000
 800c76c:	40010400 	.word	0x40010400

0800c770 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c770:	b480      	push	{r7}
 800c772:	b087      	sub	sp, #28
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
 800c778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	6a1b      	ldr	r3, [r3, #32]
 800c77e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	6a1b      	ldr	r3, [r3, #32]
 800c78a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	685b      	ldr	r3, [r3, #4]
 800c790:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	69db      	ldr	r3, [r3, #28]
 800c796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c79e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c7a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c7a8:	683b      	ldr	r3, [r7, #0]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	021b      	lsls	r3, r3, #8
 800c7ae:	68fa      	ldr	r2, [r7, #12]
 800c7b0:	4313      	orrs	r3, r2
 800c7b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c7b4:	693b      	ldr	r3, [r7, #16]
 800c7b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c7ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	689b      	ldr	r3, [r3, #8]
 800c7c0:	031b      	lsls	r3, r3, #12
 800c7c2:	693a      	ldr	r2, [r7, #16]
 800c7c4:	4313      	orrs	r3, r2
 800c7c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	4a12      	ldr	r2, [pc, #72]	; (800c814 <TIM_OC4_SetConfig+0xa4>)
 800c7cc:	4293      	cmp	r3, r2
 800c7ce:	d003      	beq.n	800c7d8 <TIM_OC4_SetConfig+0x68>
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	4a11      	ldr	r2, [pc, #68]	; (800c818 <TIM_OC4_SetConfig+0xa8>)
 800c7d4:	4293      	cmp	r3, r2
 800c7d6:	d109      	bne.n	800c7ec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c7d8:	697b      	ldr	r3, [r7, #20]
 800c7da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c7de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c7e0:	683b      	ldr	r3, [r7, #0]
 800c7e2:	695b      	ldr	r3, [r3, #20]
 800c7e4:	019b      	lsls	r3, r3, #6
 800c7e6:	697a      	ldr	r2, [r7, #20]
 800c7e8:	4313      	orrs	r3, r2
 800c7ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	697a      	ldr	r2, [r7, #20]
 800c7f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	68fa      	ldr	r2, [r7, #12]
 800c7f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	685a      	ldr	r2, [r3, #4]
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	693a      	ldr	r2, [r7, #16]
 800c804:	621a      	str	r2, [r3, #32]
}
 800c806:	bf00      	nop
 800c808:	371c      	adds	r7, #28
 800c80a:	46bd      	mov	sp, r7
 800c80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c810:	4770      	bx	lr
 800c812:	bf00      	nop
 800c814:	40010000 	.word	0x40010000
 800c818:	40010400 	.word	0x40010400

0800c81c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c81c:	b480      	push	{r7}
 800c81e:	b087      	sub	sp, #28
 800c820:	af00      	add	r7, sp, #0
 800c822:	60f8      	str	r0, [r7, #12]
 800c824:	60b9      	str	r1, [r7, #8]
 800c826:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	6a1b      	ldr	r3, [r3, #32]
 800c82c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	6a1b      	ldr	r3, [r3, #32]
 800c832:	f023 0201 	bic.w	r2, r3, #1
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	699b      	ldr	r3, [r3, #24]
 800c83e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c840:	693b      	ldr	r3, [r7, #16]
 800c842:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c846:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	011b      	lsls	r3, r3, #4
 800c84c:	693a      	ldr	r2, [r7, #16]
 800c84e:	4313      	orrs	r3, r2
 800c850:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c852:	697b      	ldr	r3, [r7, #20]
 800c854:	f023 030a 	bic.w	r3, r3, #10
 800c858:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c85a:	697a      	ldr	r2, [r7, #20]
 800c85c:	68bb      	ldr	r3, [r7, #8]
 800c85e:	4313      	orrs	r3, r2
 800c860:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	693a      	ldr	r2, [r7, #16]
 800c866:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	697a      	ldr	r2, [r7, #20]
 800c86c:	621a      	str	r2, [r3, #32]
}
 800c86e:	bf00      	nop
 800c870:	371c      	adds	r7, #28
 800c872:	46bd      	mov	sp, r7
 800c874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c878:	4770      	bx	lr

0800c87a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c87a:	b480      	push	{r7}
 800c87c:	b087      	sub	sp, #28
 800c87e:	af00      	add	r7, sp, #0
 800c880:	60f8      	str	r0, [r7, #12]
 800c882:	60b9      	str	r1, [r7, #8]
 800c884:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	6a1b      	ldr	r3, [r3, #32]
 800c88a:	f023 0210 	bic.w	r2, r3, #16
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	699b      	ldr	r3, [r3, #24]
 800c896:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	6a1b      	ldr	r3, [r3, #32]
 800c89c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c89e:	697b      	ldr	r3, [r7, #20]
 800c8a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c8a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	031b      	lsls	r3, r3, #12
 800c8aa:	697a      	ldr	r2, [r7, #20]
 800c8ac:	4313      	orrs	r3, r2
 800c8ae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c8b0:	693b      	ldr	r3, [r7, #16]
 800c8b2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c8b6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c8b8:	68bb      	ldr	r3, [r7, #8]
 800c8ba:	011b      	lsls	r3, r3, #4
 800c8bc:	693a      	ldr	r2, [r7, #16]
 800c8be:	4313      	orrs	r3, r2
 800c8c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	697a      	ldr	r2, [r7, #20]
 800c8c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	693a      	ldr	r2, [r7, #16]
 800c8cc:	621a      	str	r2, [r3, #32]
}
 800c8ce:	bf00      	nop
 800c8d0:	371c      	adds	r7, #28
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d8:	4770      	bx	lr

0800c8da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c8da:	b480      	push	{r7}
 800c8dc:	b085      	sub	sp, #20
 800c8de:	af00      	add	r7, sp, #0
 800c8e0:	6078      	str	r0, [r7, #4]
 800c8e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	689b      	ldr	r3, [r3, #8]
 800c8e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c8f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c8f2:	683a      	ldr	r2, [r7, #0]
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	f043 0307 	orr.w	r3, r3, #7
 800c8fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	68fa      	ldr	r2, [r7, #12]
 800c902:	609a      	str	r2, [r3, #8]
}
 800c904:	bf00      	nop
 800c906:	3714      	adds	r7, #20
 800c908:	46bd      	mov	sp, r7
 800c90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90e:	4770      	bx	lr

0800c910 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c910:	b480      	push	{r7}
 800c912:	b087      	sub	sp, #28
 800c914:	af00      	add	r7, sp, #0
 800c916:	60f8      	str	r0, [r7, #12]
 800c918:	60b9      	str	r1, [r7, #8]
 800c91a:	607a      	str	r2, [r7, #4]
 800c91c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	689b      	ldr	r3, [r3, #8]
 800c922:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c924:	697b      	ldr	r3, [r7, #20]
 800c926:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c92a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	021a      	lsls	r2, r3, #8
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	431a      	orrs	r2, r3
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	4313      	orrs	r3, r2
 800c938:	697a      	ldr	r2, [r7, #20]
 800c93a:	4313      	orrs	r3, r2
 800c93c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	697a      	ldr	r2, [r7, #20]
 800c942:	609a      	str	r2, [r3, #8]
}
 800c944:	bf00      	nop
 800c946:	371c      	adds	r7, #28
 800c948:	46bd      	mov	sp, r7
 800c94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c94e:	4770      	bx	lr

0800c950 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c950:	b480      	push	{r7}
 800c952:	b087      	sub	sp, #28
 800c954:	af00      	add	r7, sp, #0
 800c956:	60f8      	str	r0, [r7, #12]
 800c958:	60b9      	str	r1, [r7, #8]
 800c95a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c95c:	68bb      	ldr	r3, [r7, #8]
 800c95e:	f003 031f 	and.w	r3, r3, #31
 800c962:	2201      	movs	r2, #1
 800c964:	fa02 f303 	lsl.w	r3, r2, r3
 800c968:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	6a1a      	ldr	r2, [r3, #32]
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	43db      	mvns	r3, r3
 800c972:	401a      	ands	r2, r3
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	6a1a      	ldr	r2, [r3, #32]
 800c97c:	68bb      	ldr	r3, [r7, #8]
 800c97e:	f003 031f 	and.w	r3, r3, #31
 800c982:	6879      	ldr	r1, [r7, #4]
 800c984:	fa01 f303 	lsl.w	r3, r1, r3
 800c988:	431a      	orrs	r2, r3
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	621a      	str	r2, [r3, #32]
}
 800c98e:	bf00      	nop
 800c990:	371c      	adds	r7, #28
 800c992:	46bd      	mov	sp, r7
 800c994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c998:	4770      	bx	lr
	...

0800c99c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c99c:	b480      	push	{r7}
 800c99e:	b085      	sub	sp, #20
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
 800c9a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c9ac:	2b01      	cmp	r3, #1
 800c9ae:	d101      	bne.n	800c9b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c9b0:	2302      	movs	r3, #2
 800c9b2:	e05a      	b.n	800ca6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	2201      	movs	r2, #1
 800c9b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	2202      	movs	r2, #2
 800c9c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	685b      	ldr	r3, [r3, #4]
 800c9ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	689b      	ldr	r3, [r3, #8]
 800c9d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c9da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	68fa      	ldr	r2, [r7, #12]
 800c9e2:	4313      	orrs	r3, r2
 800c9e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	68fa      	ldr	r2, [r7, #12]
 800c9ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	4a21      	ldr	r2, [pc, #132]	; (800ca78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c9f4:	4293      	cmp	r3, r2
 800c9f6:	d022      	beq.n	800ca3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca00:	d01d      	beq.n	800ca3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	4a1d      	ldr	r2, [pc, #116]	; (800ca7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ca08:	4293      	cmp	r3, r2
 800ca0a:	d018      	beq.n	800ca3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	4a1b      	ldr	r2, [pc, #108]	; (800ca80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d013      	beq.n	800ca3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	4a1a      	ldr	r2, [pc, #104]	; (800ca84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ca1c:	4293      	cmp	r3, r2
 800ca1e:	d00e      	beq.n	800ca3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	4a18      	ldr	r2, [pc, #96]	; (800ca88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ca26:	4293      	cmp	r3, r2
 800ca28:	d009      	beq.n	800ca3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	4a17      	ldr	r2, [pc, #92]	; (800ca8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ca30:	4293      	cmp	r3, r2
 800ca32:	d004      	beq.n	800ca3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	4a15      	ldr	r2, [pc, #84]	; (800ca90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ca3a:	4293      	cmp	r3, r2
 800ca3c:	d10c      	bne.n	800ca58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ca3e:	68bb      	ldr	r3, [r7, #8]
 800ca40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ca44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ca46:	683b      	ldr	r3, [r7, #0]
 800ca48:	685b      	ldr	r3, [r3, #4]
 800ca4a:	68ba      	ldr	r2, [r7, #8]
 800ca4c:	4313      	orrs	r3, r2
 800ca4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	68ba      	ldr	r2, [r7, #8]
 800ca56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2200      	movs	r2, #0
 800ca64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ca68:	2300      	movs	r3, #0
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3714      	adds	r7, #20
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca74:	4770      	bx	lr
 800ca76:	bf00      	nop
 800ca78:	40010000 	.word	0x40010000
 800ca7c:	40000400 	.word	0x40000400
 800ca80:	40000800 	.word	0x40000800
 800ca84:	40000c00 	.word	0x40000c00
 800ca88:	40010400 	.word	0x40010400
 800ca8c:	40014000 	.word	0x40014000
 800ca90:	40001800 	.word	0x40001800

0800ca94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ca94:	b480      	push	{r7}
 800ca96:	b083      	sub	sp, #12
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ca9c:	bf00      	nop
 800ca9e:	370c      	adds	r7, #12
 800caa0:	46bd      	mov	sp, r7
 800caa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa6:	4770      	bx	lr

0800caa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800caa8:	b480      	push	{r7}
 800caaa:	b083      	sub	sp, #12
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cab0:	bf00      	nop
 800cab2:	370c      	adds	r7, #12
 800cab4:	46bd      	mov	sp, r7
 800cab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caba:	4770      	bx	lr

0800cabc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cabc:	b084      	sub	sp, #16
 800cabe:	b580      	push	{r7, lr}
 800cac0:	b084      	sub	sp, #16
 800cac2:	af00      	add	r7, sp, #0
 800cac4:	6078      	str	r0, [r7, #4]
 800cac6:	f107 001c 	add.w	r0, r7, #28
 800caca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cad0:	2b01      	cmp	r3, #1
 800cad2:	d122      	bne.n	800cb1a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cad8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	68db      	ldr	r3, [r3, #12]
 800cae4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800cae8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800caec:	687a      	ldr	r2, [r7, #4]
 800caee:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	68db      	ldr	r3, [r3, #12]
 800caf4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800cafc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cafe:	2b01      	cmp	r3, #1
 800cb00:	d105      	bne.n	800cb0e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	68db      	ldr	r3, [r3, #12]
 800cb06:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	f000 f94a 	bl	800cda8 <USB_CoreReset>
 800cb14:	4603      	mov	r3, r0
 800cb16:	73fb      	strb	r3, [r7, #15]
 800cb18:	e01a      	b.n	800cb50 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	68db      	ldr	r3, [r3, #12]
 800cb1e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800cb26:	6878      	ldr	r0, [r7, #4]
 800cb28:	f000 f93e 	bl	800cda8 <USB_CoreReset>
 800cb2c:	4603      	mov	r3, r0
 800cb2e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800cb30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d106      	bne.n	800cb44 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb3a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	639a      	str	r2, [r3, #56]	; 0x38
 800cb42:	e005      	b.n	800cb50 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb48:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800cb50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb52:	2b01      	cmp	r3, #1
 800cb54:	d10b      	bne.n	800cb6e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	689b      	ldr	r3, [r3, #8]
 800cb5a:	f043 0206 	orr.w	r2, r3, #6
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	689b      	ldr	r3, [r3, #8]
 800cb66:	f043 0220 	orr.w	r2, r3, #32
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800cb6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb70:	4618      	mov	r0, r3
 800cb72:	3710      	adds	r7, #16
 800cb74:	46bd      	mov	sp, r7
 800cb76:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cb7a:	b004      	add	sp, #16
 800cb7c:	4770      	bx	lr

0800cb7e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cb7e:	b480      	push	{r7}
 800cb80:	b083      	sub	sp, #12
 800cb82:	af00      	add	r7, sp, #0
 800cb84:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	689b      	ldr	r3, [r3, #8]
 800cb8a:	f043 0201 	orr.w	r2, r3, #1
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cb92:	2300      	movs	r3, #0
}
 800cb94:	4618      	mov	r0, r3
 800cb96:	370c      	adds	r7, #12
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9e:	4770      	bx	lr

0800cba0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cba0:	b480      	push	{r7}
 800cba2:	b083      	sub	sp, #12
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	689b      	ldr	r3, [r3, #8]
 800cbac:	f023 0201 	bic.w	r2, r3, #1
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cbb4:	2300      	movs	r3, #0
}
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	370c      	adds	r7, #12
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc0:	4770      	bx	lr

0800cbc2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800cbc2:	b580      	push	{r7, lr}
 800cbc4:	b082      	sub	sp, #8
 800cbc6:	af00      	add	r7, sp, #0
 800cbc8:	6078      	str	r0, [r7, #4]
 800cbca:	460b      	mov	r3, r1
 800cbcc:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	68db      	ldr	r3, [r3, #12]
 800cbd2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800cbda:	78fb      	ldrb	r3, [r7, #3]
 800cbdc:	2b01      	cmp	r3, #1
 800cbde:	d106      	bne.n	800cbee <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	68db      	ldr	r3, [r3, #12]
 800cbe4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	60da      	str	r2, [r3, #12]
 800cbec:	e00b      	b.n	800cc06 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800cbee:	78fb      	ldrb	r3, [r7, #3]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d106      	bne.n	800cc02 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	68db      	ldr	r3, [r3, #12]
 800cbf8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	60da      	str	r2, [r3, #12]
 800cc00:	e001      	b.n	800cc06 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800cc02:	2301      	movs	r3, #1
 800cc04:	e003      	b.n	800cc0e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800cc06:	2032      	movs	r0, #50	; 0x32
 800cc08:	f7f9 fc02 	bl	8006410 <HAL_Delay>

  return HAL_OK;
 800cc0c:	2300      	movs	r3, #0
}
 800cc0e:	4618      	mov	r0, r3
 800cc10:	3708      	adds	r7, #8
 800cc12:	46bd      	mov	sp, r7
 800cc14:	bd80      	pop	{r7, pc}
	...

0800cc18 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800cc18:	b480      	push	{r7}
 800cc1a:	b085      	sub	sp, #20
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
 800cc20:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800cc22:	2300      	movs	r3, #0
 800cc24:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	019b      	lsls	r3, r3, #6
 800cc2a:	f043 0220 	orr.w	r2, r3, #32
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	3301      	adds	r3, #1
 800cc36:	60fb      	str	r3, [r7, #12]
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	4a09      	ldr	r2, [pc, #36]	; (800cc60 <USB_FlushTxFifo+0x48>)
 800cc3c:	4293      	cmp	r3, r2
 800cc3e:	d901      	bls.n	800cc44 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800cc40:	2303      	movs	r3, #3
 800cc42:	e006      	b.n	800cc52 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	691b      	ldr	r3, [r3, #16]
 800cc48:	f003 0320 	and.w	r3, r3, #32
 800cc4c:	2b20      	cmp	r3, #32
 800cc4e:	d0f0      	beq.n	800cc32 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800cc50:	2300      	movs	r3, #0
}
 800cc52:	4618      	mov	r0, r3
 800cc54:	3714      	adds	r7, #20
 800cc56:	46bd      	mov	sp, r7
 800cc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5c:	4770      	bx	lr
 800cc5e:	bf00      	nop
 800cc60:	00030d40 	.word	0x00030d40

0800cc64 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800cc64:	b480      	push	{r7}
 800cc66:	b085      	sub	sp, #20
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	2210      	movs	r2, #16
 800cc74:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	3301      	adds	r3, #1
 800cc7a:	60fb      	str	r3, [r7, #12]
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	4a09      	ldr	r2, [pc, #36]	; (800cca4 <USB_FlushRxFifo+0x40>)
 800cc80:	4293      	cmp	r3, r2
 800cc82:	d901      	bls.n	800cc88 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800cc84:	2303      	movs	r3, #3
 800cc86:	e006      	b.n	800cc96 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	691b      	ldr	r3, [r3, #16]
 800cc8c:	f003 0310 	and.w	r3, r3, #16
 800cc90:	2b10      	cmp	r3, #16
 800cc92:	d0f0      	beq.n	800cc76 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800cc94:	2300      	movs	r3, #0
}
 800cc96:	4618      	mov	r0, r3
 800cc98:	3714      	adds	r7, #20
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca0:	4770      	bx	lr
 800cca2:	bf00      	nop
 800cca4:	00030d40 	.word	0x00030d40

0800cca8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800cca8:	b480      	push	{r7}
 800ccaa:	b089      	sub	sp, #36	; 0x24
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	60f8      	str	r0, [r7, #12]
 800ccb0:	60b9      	str	r1, [r7, #8]
 800ccb2:	4611      	mov	r1, r2
 800ccb4:	461a      	mov	r2, r3
 800ccb6:	460b      	mov	r3, r1
 800ccb8:	71fb      	strb	r3, [r7, #7]
 800ccba:	4613      	mov	r3, r2
 800ccbc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800ccc6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d11a      	bne.n	800cd04 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ccce:	88bb      	ldrh	r3, [r7, #4]
 800ccd0:	3303      	adds	r3, #3
 800ccd2:	089b      	lsrs	r3, r3, #2
 800ccd4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	61bb      	str	r3, [r7, #24]
 800ccda:	e00f      	b.n	800ccfc <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ccdc:	79fb      	ldrb	r3, [r7, #7]
 800ccde:	031a      	lsls	r2, r3, #12
 800cce0:	697b      	ldr	r3, [r7, #20]
 800cce2:	4413      	add	r3, r2
 800cce4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cce8:	461a      	mov	r2, r3
 800ccea:	69fb      	ldr	r3, [r7, #28]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ccf0:	69fb      	ldr	r3, [r7, #28]
 800ccf2:	3304      	adds	r3, #4
 800ccf4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ccf6:	69bb      	ldr	r3, [r7, #24]
 800ccf8:	3301      	adds	r3, #1
 800ccfa:	61bb      	str	r3, [r7, #24]
 800ccfc:	69ba      	ldr	r2, [r7, #24]
 800ccfe:	693b      	ldr	r3, [r7, #16]
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d3eb      	bcc.n	800ccdc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800cd04:	2300      	movs	r3, #0
}
 800cd06:	4618      	mov	r0, r3
 800cd08:	3724      	adds	r7, #36	; 0x24
 800cd0a:	46bd      	mov	sp, r7
 800cd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd10:	4770      	bx	lr

0800cd12 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cd12:	b480      	push	{r7}
 800cd14:	b089      	sub	sp, #36	; 0x24
 800cd16:	af00      	add	r7, sp, #0
 800cd18:	60f8      	str	r0, [r7, #12]
 800cd1a:	60b9      	str	r1, [r7, #8]
 800cd1c:	4613      	mov	r3, r2
 800cd1e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800cd28:	88fb      	ldrh	r3, [r7, #6]
 800cd2a:	3303      	adds	r3, #3
 800cd2c:	089b      	lsrs	r3, r3, #2
 800cd2e:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800cd30:	2300      	movs	r3, #0
 800cd32:	61bb      	str	r3, [r7, #24]
 800cd34:	e00b      	b.n	800cd4e <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd3c:	681a      	ldr	r2, [r3, #0]
 800cd3e:	69fb      	ldr	r3, [r7, #28]
 800cd40:	601a      	str	r2, [r3, #0]
    pDest++;
 800cd42:	69fb      	ldr	r3, [r7, #28]
 800cd44:	3304      	adds	r3, #4
 800cd46:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800cd48:	69bb      	ldr	r3, [r7, #24]
 800cd4a:	3301      	adds	r3, #1
 800cd4c:	61bb      	str	r3, [r7, #24]
 800cd4e:	69ba      	ldr	r2, [r7, #24]
 800cd50:	693b      	ldr	r3, [r7, #16]
 800cd52:	429a      	cmp	r2, r3
 800cd54:	d3ef      	bcc.n	800cd36 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800cd56:	69fb      	ldr	r3, [r7, #28]
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	3724      	adds	r7, #36	; 0x24
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd62:	4770      	bx	lr

0800cd64 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800cd64:	b480      	push	{r7}
 800cd66:	b085      	sub	sp, #20
 800cd68:	af00      	add	r7, sp, #0
 800cd6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	695b      	ldr	r3, [r3, #20]
 800cd70:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	699b      	ldr	r3, [r3, #24]
 800cd76:	68fa      	ldr	r2, [r7, #12]
 800cd78:	4013      	ands	r3, r2
 800cd7a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800cd7c:	68fb      	ldr	r3, [r7, #12]
}
 800cd7e:	4618      	mov	r0, r3
 800cd80:	3714      	adds	r7, #20
 800cd82:	46bd      	mov	sp, r7
 800cd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd88:	4770      	bx	lr

0800cd8a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800cd8a:	b480      	push	{r7}
 800cd8c:	b083      	sub	sp, #12
 800cd8e:	af00      	add	r7, sp, #0
 800cd90:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	695b      	ldr	r3, [r3, #20]
 800cd96:	f003 0301 	and.w	r3, r3, #1
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	370c      	adds	r7, #12
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda4:	4770      	bx	lr
	...

0800cda8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800cda8:	b480      	push	{r7}
 800cdaa:	b085      	sub	sp, #20
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	3301      	adds	r3, #1
 800cdb8:	60fb      	str	r3, [r7, #12]
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	4a13      	ldr	r2, [pc, #76]	; (800ce0c <USB_CoreReset+0x64>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d901      	bls.n	800cdc6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800cdc2:	2303      	movs	r3, #3
 800cdc4:	e01b      	b.n	800cdfe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	691b      	ldr	r3, [r3, #16]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	daf2      	bge.n	800cdb4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	691b      	ldr	r3, [r3, #16]
 800cdd6:	f043 0201 	orr.w	r2, r3, #1
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	3301      	adds	r3, #1
 800cde2:	60fb      	str	r3, [r7, #12]
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	4a09      	ldr	r2, [pc, #36]	; (800ce0c <USB_CoreReset+0x64>)
 800cde8:	4293      	cmp	r3, r2
 800cdea:	d901      	bls.n	800cdf0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800cdec:	2303      	movs	r3, #3
 800cdee:	e006      	b.n	800cdfe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	691b      	ldr	r3, [r3, #16]
 800cdf4:	f003 0301 	and.w	r3, r3, #1
 800cdf8:	2b01      	cmp	r3, #1
 800cdfa:	d0f0      	beq.n	800cdde <USB_CoreReset+0x36>

  return HAL_OK;
 800cdfc:	2300      	movs	r3, #0
}
 800cdfe:	4618      	mov	r0, r3
 800ce00:	3714      	adds	r7, #20
 800ce02:	46bd      	mov	sp, r7
 800ce04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce08:	4770      	bx	lr
 800ce0a:	bf00      	nop
 800ce0c:	00030d40 	.word	0x00030d40

0800ce10 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ce10:	b084      	sub	sp, #16
 800ce12:	b580      	push	{r7, lr}
 800ce14:	b084      	sub	sp, #16
 800ce16:	af00      	add	r7, sp, #0
 800ce18:	6078      	str	r0, [r7, #4]
 800ce1a:	f107 001c 	add.w	r0, r7, #28
 800ce1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ce2c:	461a      	mov	r2, r3
 800ce2e:	2300      	movs	r3, #0
 800ce30:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce36:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce42:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce4e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d018      	beq.n	800ce94 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800ce62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce64:	2b01      	cmp	r3, #1
 800ce66:	d10a      	bne.n	800ce7e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800ce68:	68bb      	ldr	r3, [r7, #8]
 800ce6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	68ba      	ldr	r2, [r7, #8]
 800ce72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ce76:	f043 0304 	orr.w	r3, r3, #4
 800ce7a:	6013      	str	r3, [r2, #0]
 800ce7c:	e014      	b.n	800cea8 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800ce7e:	68bb      	ldr	r3, [r7, #8]
 800ce80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	68ba      	ldr	r2, [r7, #8]
 800ce88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ce8c:	f023 0304 	bic.w	r3, r3, #4
 800ce90:	6013      	str	r3, [r2, #0]
 800ce92:	e009      	b.n	800cea8 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800ce94:	68bb      	ldr	r3, [r7, #8]
 800ce96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	68ba      	ldr	r2, [r7, #8]
 800ce9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800cea2:	f023 0304 	bic.w	r3, r3, #4
 800cea6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800cea8:	2110      	movs	r1, #16
 800ceaa:	6878      	ldr	r0, [r7, #4]
 800ceac:	f7ff feb4 	bl	800cc18 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800ceb0:	6878      	ldr	r0, [r7, #4]
 800ceb2:	f7ff fed7 	bl	800cc64 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	60fb      	str	r3, [r7, #12]
 800ceba:	e015      	b.n	800cee8 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	015a      	lsls	r2, r3, #5
 800cec0:	68bb      	ldr	r3, [r7, #8]
 800cec2:	4413      	add	r3, r2
 800cec4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cec8:	461a      	mov	r2, r3
 800ceca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cece:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	015a      	lsls	r2, r3, #5
 800ced4:	68bb      	ldr	r3, [r7, #8]
 800ced6:	4413      	add	r3, r2
 800ced8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cedc:	461a      	mov	r2, r3
 800cede:	2300      	movs	r3, #0
 800cee0:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	3301      	adds	r3, #1
 800cee6:	60fb      	str	r3, [r7, #12]
 800cee8:	6a3b      	ldr	r3, [r7, #32]
 800ceea:	68fa      	ldr	r2, [r7, #12]
 800ceec:	429a      	cmp	r2, r3
 800ceee:	d3e5      	bcc.n	800cebc <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800cef0:	2101      	movs	r1, #1
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f000 f8ac 	bl	800d050 <USB_DriveVbus>

  HAL_Delay(200U);
 800cef8:	20c8      	movs	r0, #200	; 0xc8
 800cefa:	f7f9 fa89 	bl	8006410 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	2200      	movs	r2, #0
 800cf02:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cf0a:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d00b      	beq.n	800cf30 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cf1e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	4a14      	ldr	r2, [pc, #80]	; (800cf74 <USB_HostInit+0x164>)
 800cf24:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	4a13      	ldr	r2, [pc, #76]	; (800cf78 <USB_HostInit+0x168>)
 800cf2a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800cf2e:	e009      	b.n	800cf44 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	2280      	movs	r2, #128	; 0x80
 800cf34:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	4a10      	ldr	r2, [pc, #64]	; (800cf7c <USB_HostInit+0x16c>)
 800cf3a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	4a10      	ldr	r2, [pc, #64]	; (800cf80 <USB_HostInit+0x170>)
 800cf40:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800cf44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d105      	bne.n	800cf56 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	699b      	ldr	r3, [r3, #24]
 800cf4e:	f043 0210 	orr.w	r2, r3, #16
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	699a      	ldr	r2, [r3, #24]
 800cf5a:	4b0a      	ldr	r3, [pc, #40]	; (800cf84 <USB_HostInit+0x174>)
 800cf5c:	4313      	orrs	r3, r2
 800cf5e:	687a      	ldr	r2, [r7, #4]
 800cf60:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800cf62:	2300      	movs	r3, #0
}
 800cf64:	4618      	mov	r0, r3
 800cf66:	3710      	adds	r7, #16
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cf6e:	b004      	add	sp, #16
 800cf70:	4770      	bx	lr
 800cf72:	bf00      	nop
 800cf74:	01000200 	.word	0x01000200
 800cf78:	00e00300 	.word	0x00e00300
 800cf7c:	00600080 	.word	0x00600080
 800cf80:	004000e0 	.word	0x004000e0
 800cf84:	a3200008 	.word	0xa3200008

0800cf88 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800cf88:	b480      	push	{r7}
 800cf8a:	b085      	sub	sp, #20
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
 800cf90:	460b      	mov	r3, r1
 800cf92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	68fa      	ldr	r2, [r7, #12]
 800cfa2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800cfa6:	f023 0303 	bic.w	r3, r3, #3
 800cfaa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cfb2:	681a      	ldr	r2, [r3, #0]
 800cfb4:	78fb      	ldrb	r3, [r7, #3]
 800cfb6:	f003 0303 	and.w	r3, r3, #3
 800cfba:	68f9      	ldr	r1, [r7, #12]
 800cfbc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800cfc0:	4313      	orrs	r3, r2
 800cfc2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800cfc4:	78fb      	ldrb	r3, [r7, #3]
 800cfc6:	2b01      	cmp	r3, #1
 800cfc8:	d107      	bne.n	800cfda <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cfd0:	461a      	mov	r2, r3
 800cfd2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800cfd6:	6053      	str	r3, [r2, #4]
 800cfd8:	e009      	b.n	800cfee <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800cfda:	78fb      	ldrb	r3, [r7, #3]
 800cfdc:	2b02      	cmp	r3, #2
 800cfde:	d106      	bne.n	800cfee <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cfe6:	461a      	mov	r2, r3
 800cfe8:	f241 7370 	movw	r3, #6000	; 0x1770
 800cfec:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800cfee:	2300      	movs	r3, #0
}
 800cff0:	4618      	mov	r0, r3
 800cff2:	3714      	adds	r7, #20
 800cff4:	46bd      	mov	sp, r7
 800cff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffa:	4770      	bx	lr

0800cffc <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b084      	sub	sp, #16
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800d008:	2300      	movs	r3, #0
 800d00a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800d016:	68bb      	ldr	r3, [r7, #8]
 800d018:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800d01c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800d01e:	68bb      	ldr	r3, [r7, #8]
 800d020:	68fa      	ldr	r2, [r7, #12]
 800d022:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800d026:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d02a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800d02c:	2064      	movs	r0, #100	; 0x64
 800d02e:	f7f9 f9ef 	bl	8006410 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	68fa      	ldr	r2, [r7, #12]
 800d036:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800d03a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d03e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800d040:	200a      	movs	r0, #10
 800d042:	f7f9 f9e5 	bl	8006410 <HAL_Delay>

  return HAL_OK;
 800d046:	2300      	movs	r3, #0
}
 800d048:	4618      	mov	r0, r3
 800d04a:	3710      	adds	r7, #16
 800d04c:	46bd      	mov	sp, r7
 800d04e:	bd80      	pop	{r7, pc}

0800d050 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800d050:	b480      	push	{r7}
 800d052:	b085      	sub	sp, #20
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
 800d058:	460b      	mov	r3, r1
 800d05a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800d060:	2300      	movs	r3, #0
 800d062:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800d06e:	68bb      	ldr	r3, [r7, #8]
 800d070:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800d074:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d109      	bne.n	800d094 <USB_DriveVbus+0x44>
 800d080:	78fb      	ldrb	r3, [r7, #3]
 800d082:	2b01      	cmp	r3, #1
 800d084:	d106      	bne.n	800d094 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800d086:	68bb      	ldr	r3, [r7, #8]
 800d088:	68fa      	ldr	r2, [r7, #12]
 800d08a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800d08e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d092:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800d094:	68bb      	ldr	r3, [r7, #8]
 800d096:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d09a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d09e:	d109      	bne.n	800d0b4 <USB_DriveVbus+0x64>
 800d0a0:	78fb      	ldrb	r3, [r7, #3]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d106      	bne.n	800d0b4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800d0a6:	68bb      	ldr	r3, [r7, #8]
 800d0a8:	68fa      	ldr	r2, [r7, #12]
 800d0aa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800d0ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d0b2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800d0b4:	2300      	movs	r3, #0
}
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	3714      	adds	r7, #20
 800d0ba:	46bd      	mov	sp, r7
 800d0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c0:	4770      	bx	lr

0800d0c2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800d0c2:	b480      	push	{r7}
 800d0c4:	b085      	sub	sp, #20
 800d0c6:	af00      	add	r7, sp, #0
 800d0c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	0c5b      	lsrs	r3, r3, #17
 800d0e0:	f003 0303 	and.w	r3, r3, #3
}
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	3714      	adds	r7, #20
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ee:	4770      	bx	lr

0800d0f0 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800d0f0:	b480      	push	{r7}
 800d0f2:	b085      	sub	sp, #20
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d102:	689b      	ldr	r3, [r3, #8]
 800d104:	b29b      	uxth	r3, r3
}
 800d106:	4618      	mov	r0, r3
 800d108:	3714      	adds	r7, #20
 800d10a:	46bd      	mov	sp, r7
 800d10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d110:	4770      	bx	lr
	...

0800d114 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800d114:	b580      	push	{r7, lr}
 800d116:	b088      	sub	sp, #32
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
 800d11c:	4608      	mov	r0, r1
 800d11e:	4611      	mov	r1, r2
 800d120:	461a      	mov	r2, r3
 800d122:	4603      	mov	r3, r0
 800d124:	70fb      	strb	r3, [r7, #3]
 800d126:	460b      	mov	r3, r1
 800d128:	70bb      	strb	r3, [r7, #2]
 800d12a:	4613      	mov	r3, r2
 800d12c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800d12e:	2300      	movs	r3, #0
 800d130:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir, HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800d136:	78fb      	ldrb	r3, [r7, #3]
 800d138:	015a      	lsls	r2, r3, #5
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	4413      	add	r3, r2
 800d13e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d142:	461a      	mov	r2, r3
 800d144:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d148:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800d14a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d14e:	2b03      	cmp	r3, #3
 800d150:	d87e      	bhi.n	800d250 <USB_HC_Init+0x13c>
 800d152:	a201      	add	r2, pc, #4	; (adr r2, 800d158 <USB_HC_Init+0x44>)
 800d154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d158:	0800d169 	.word	0x0800d169
 800d15c:	0800d213 	.word	0x0800d213
 800d160:	0800d169 	.word	0x0800d169
 800d164:	0800d1d5 	.word	0x0800d1d5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800d168:	78fb      	ldrb	r3, [r7, #3]
 800d16a:	015a      	lsls	r2, r3, #5
 800d16c:	693b      	ldr	r3, [r7, #16]
 800d16e:	4413      	add	r3, r2
 800d170:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d174:	461a      	mov	r2, r3
 800d176:	f240 439d 	movw	r3, #1181	; 0x49d
 800d17a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800d17c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800d180:	2b00      	cmp	r3, #0
 800d182:	da10      	bge.n	800d1a6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800d184:	78fb      	ldrb	r3, [r7, #3]
 800d186:	015a      	lsls	r2, r3, #5
 800d188:	693b      	ldr	r3, [r7, #16]
 800d18a:	4413      	add	r3, r2
 800d18c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d190:	68db      	ldr	r3, [r3, #12]
 800d192:	78fa      	ldrb	r2, [r7, #3]
 800d194:	0151      	lsls	r1, r2, #5
 800d196:	693a      	ldr	r2, [r7, #16]
 800d198:	440a      	add	r2, r1
 800d19a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d19e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d1a2:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800d1a4:	e057      	b.n	800d256 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d051      	beq.n	800d256 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800d1b2:	78fb      	ldrb	r3, [r7, #3]
 800d1b4:	015a      	lsls	r2, r3, #5
 800d1b6:	693b      	ldr	r3, [r7, #16]
 800d1b8:	4413      	add	r3, r2
 800d1ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d1be:	68db      	ldr	r3, [r3, #12]
 800d1c0:	78fa      	ldrb	r2, [r7, #3]
 800d1c2:	0151      	lsls	r1, r2, #5
 800d1c4:	693a      	ldr	r2, [r7, #16]
 800d1c6:	440a      	add	r2, r1
 800d1c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d1cc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800d1d0:	60d3      	str	r3, [r2, #12]
      break;
 800d1d2:	e040      	b.n	800d256 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800d1d4:	78fb      	ldrb	r3, [r7, #3]
 800d1d6:	015a      	lsls	r2, r3, #5
 800d1d8:	693b      	ldr	r3, [r7, #16]
 800d1da:	4413      	add	r3, r2
 800d1dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d1e0:	461a      	mov	r2, r3
 800d1e2:	f240 639d 	movw	r3, #1693	; 0x69d
 800d1e6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800d1e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	da34      	bge.n	800d25a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800d1f0:	78fb      	ldrb	r3, [r7, #3]
 800d1f2:	015a      	lsls	r2, r3, #5
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	4413      	add	r3, r2
 800d1f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d1fc:	68db      	ldr	r3, [r3, #12]
 800d1fe:	78fa      	ldrb	r2, [r7, #3]
 800d200:	0151      	lsls	r1, r2, #5
 800d202:	693a      	ldr	r2, [r7, #16]
 800d204:	440a      	add	r2, r1
 800d206:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d20a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d20e:	60d3      	str	r3, [r2, #12]
      }

      break;
 800d210:	e023      	b.n	800d25a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800d212:	78fb      	ldrb	r3, [r7, #3]
 800d214:	015a      	lsls	r2, r3, #5
 800d216:	693b      	ldr	r3, [r7, #16]
 800d218:	4413      	add	r3, r2
 800d21a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d21e:	461a      	mov	r2, r3
 800d220:	f240 2325 	movw	r3, #549	; 0x225
 800d224:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800d226:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	da17      	bge.n	800d25e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800d22e:	78fb      	ldrb	r3, [r7, #3]
 800d230:	015a      	lsls	r2, r3, #5
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	4413      	add	r3, r2
 800d236:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d23a:	68db      	ldr	r3, [r3, #12]
 800d23c:	78fa      	ldrb	r2, [r7, #3]
 800d23e:	0151      	lsls	r1, r2, #5
 800d240:	693a      	ldr	r2, [r7, #16]
 800d242:	440a      	add	r2, r1
 800d244:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d248:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800d24c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800d24e:	e006      	b.n	800d25e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800d250:	2301      	movs	r3, #1
 800d252:	77fb      	strb	r3, [r7, #31]
      break;
 800d254:	e004      	b.n	800d260 <USB_HC_Init+0x14c>
      break;
 800d256:	bf00      	nop
 800d258:	e002      	b.n	800d260 <USB_HC_Init+0x14c>
      break;
 800d25a:	bf00      	nop
 800d25c:	e000      	b.n	800d260 <USB_HC_Init+0x14c>
      break;
 800d25e:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800d260:	693b      	ldr	r3, [r7, #16]
 800d262:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d266:	699a      	ldr	r2, [r3, #24]
 800d268:	78fb      	ldrb	r3, [r7, #3]
 800d26a:	f003 030f 	and.w	r3, r3, #15
 800d26e:	2101      	movs	r1, #1
 800d270:	fa01 f303 	lsl.w	r3, r1, r3
 800d274:	6939      	ldr	r1, [r7, #16]
 800d276:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800d27a:	4313      	orrs	r3, r2
 800d27c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	699b      	ldr	r3, [r3, #24]
 800d282:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800d28a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	da03      	bge.n	800d29a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800d292:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d296:	61bb      	str	r3, [r7, #24]
 800d298:	e001      	b.n	800d29e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800d29a:	2300      	movs	r3, #0
 800d29c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f7ff ff0f 	bl	800d0c2 <USB_GetHostSpeed>
 800d2a4:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800d2a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d2aa:	2b02      	cmp	r3, #2
 800d2ac:	d106      	bne.n	800d2bc <USB_HC_Init+0x1a8>
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	2b02      	cmp	r3, #2
 800d2b2:	d003      	beq.n	800d2bc <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800d2b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800d2b8:	617b      	str	r3, [r7, #20]
 800d2ba:	e001      	b.n	800d2c0 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800d2bc:	2300      	movs	r3, #0
 800d2be:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800d2c0:	787b      	ldrb	r3, [r7, #1]
 800d2c2:	059b      	lsls	r3, r3, #22
 800d2c4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800d2c8:	78bb      	ldrb	r3, [r7, #2]
 800d2ca:	02db      	lsls	r3, r3, #11
 800d2cc:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800d2d0:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800d2d2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d2d6:	049b      	lsls	r3, r3, #18
 800d2d8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800d2dc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800d2de:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800d2e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800d2e4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800d2e6:	69bb      	ldr	r3, [r7, #24]
 800d2e8:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800d2ea:	78fb      	ldrb	r3, [r7, #3]
 800d2ec:	0159      	lsls	r1, r3, #5
 800d2ee:	693b      	ldr	r3, [r7, #16]
 800d2f0:	440b      	add	r3, r1
 800d2f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d2f6:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800d2fc:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800d2fe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d302:	2b03      	cmp	r3, #3
 800d304:	d10f      	bne.n	800d326 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800d306:	78fb      	ldrb	r3, [r7, #3]
 800d308:	015a      	lsls	r2, r3, #5
 800d30a:	693b      	ldr	r3, [r7, #16]
 800d30c:	4413      	add	r3, r2
 800d30e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	78fa      	ldrb	r2, [r7, #3]
 800d316:	0151      	lsls	r1, r2, #5
 800d318:	693a      	ldr	r2, [r7, #16]
 800d31a:	440a      	add	r2, r1
 800d31c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d320:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d324:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800d326:	7ffb      	ldrb	r3, [r7, #31]
}
 800d328:	4618      	mov	r0, r3
 800d32a:	3720      	adds	r7, #32
 800d32c:	46bd      	mov	sp, r7
 800d32e:	bd80      	pop	{r7, pc}

0800d330 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800d330:	b580      	push	{r7, lr}
 800d332:	b08c      	sub	sp, #48	; 0x30
 800d334:	af02      	add	r7, sp, #8
 800d336:	60f8      	str	r0, [r7, #12]
 800d338:	60b9      	str	r1, [r7, #8]
 800d33a:	4613      	mov	r3, r2
 800d33c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800d342:	68bb      	ldr	r3, [r7, #8]
 800d344:	785b      	ldrb	r3, [r3, #1]
 800d346:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800d348:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d34c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d352:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d356:	2b00      	cmp	r3, #0
 800d358:	d02d      	beq.n	800d3b6 <USB_HC_StartXfer+0x86>
 800d35a:	68bb      	ldr	r3, [r7, #8]
 800d35c:	791b      	ldrb	r3, [r3, #4]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d129      	bne.n	800d3b6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800d362:	79fb      	ldrb	r3, [r7, #7]
 800d364:	2b01      	cmp	r3, #1
 800d366:	d117      	bne.n	800d398 <USB_HC_StartXfer+0x68>
 800d368:	68bb      	ldr	r3, [r7, #8]
 800d36a:	79db      	ldrb	r3, [r3, #7]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d003      	beq.n	800d378 <USB_HC_StartXfer+0x48>
 800d370:	68bb      	ldr	r3, [r7, #8]
 800d372:	79db      	ldrb	r3, [r3, #7]
 800d374:	2b02      	cmp	r3, #2
 800d376:	d10f      	bne.n	800d398 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800d378:	69fb      	ldr	r3, [r7, #28]
 800d37a:	015a      	lsls	r2, r3, #5
 800d37c:	6a3b      	ldr	r3, [r7, #32]
 800d37e:	4413      	add	r3, r2
 800d380:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d384:	68db      	ldr	r3, [r3, #12]
 800d386:	69fa      	ldr	r2, [r7, #28]
 800d388:	0151      	lsls	r1, r2, #5
 800d38a:	6a3a      	ldr	r2, [r7, #32]
 800d38c:	440a      	add	r2, r1
 800d38e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d396:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800d398:	79fb      	ldrb	r3, [r7, #7]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d10b      	bne.n	800d3b6 <USB_HC_StartXfer+0x86>
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	795b      	ldrb	r3, [r3, #5]
 800d3a2:	2b01      	cmp	r3, #1
 800d3a4:	d107      	bne.n	800d3b6 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800d3a6:	68bb      	ldr	r3, [r7, #8]
 800d3a8:	785b      	ldrb	r3, [r3, #1]
 800d3aa:	4619      	mov	r1, r3
 800d3ac:	68f8      	ldr	r0, [r7, #12]
 800d3ae:	f000 fa2f 	bl	800d810 <USB_DoPing>
      return HAL_OK;
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	e0f8      	b.n	800d5a8 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	695b      	ldr	r3, [r3, #20]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d018      	beq.n	800d3f0 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	695b      	ldr	r3, [r3, #20]
 800d3c2:	68ba      	ldr	r2, [r7, #8]
 800d3c4:	8912      	ldrh	r2, [r2, #8]
 800d3c6:	4413      	add	r3, r2
 800d3c8:	3b01      	subs	r3, #1
 800d3ca:	68ba      	ldr	r2, [r7, #8]
 800d3cc:	8912      	ldrh	r2, [r2, #8]
 800d3ce:	fbb3 f3f2 	udiv	r3, r3, r2
 800d3d2:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800d3d4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800d3d6:	8b7b      	ldrh	r3, [r7, #26]
 800d3d8:	429a      	cmp	r2, r3
 800d3da:	d90b      	bls.n	800d3f4 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800d3dc:	8b7b      	ldrh	r3, [r7, #26]
 800d3de:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800d3e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d3e2:	68ba      	ldr	r2, [r7, #8]
 800d3e4:	8912      	ldrh	r2, [r2, #8]
 800d3e6:	fb02 f203 	mul.w	r2, r2, r3
 800d3ea:	68bb      	ldr	r3, [r7, #8]
 800d3ec:	611a      	str	r2, [r3, #16]
 800d3ee:	e001      	b.n	800d3f4 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800d3f0:	2301      	movs	r3, #1
 800d3f2:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800d3f4:	68bb      	ldr	r3, [r7, #8]
 800d3f6:	78db      	ldrb	r3, [r3, #3]
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d007      	beq.n	800d40c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800d3fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d3fe:	68ba      	ldr	r2, [r7, #8]
 800d400:	8912      	ldrh	r2, [r2, #8]
 800d402:	fb02 f203 	mul.w	r2, r2, r3
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	611a      	str	r2, [r3, #16]
 800d40a:	e003      	b.n	800d414 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800d40c:	68bb      	ldr	r3, [r7, #8]
 800d40e:	695a      	ldr	r2, [r3, #20]
 800d410:	68bb      	ldr	r3, [r7, #8]
 800d412:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800d414:	68bb      	ldr	r3, [r7, #8]
 800d416:	691b      	ldr	r3, [r3, #16]
 800d418:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800d41c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d41e:	04d9      	lsls	r1, r3, #19
 800d420:	4b63      	ldr	r3, [pc, #396]	; (800d5b0 <USB_HC_StartXfer+0x280>)
 800d422:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800d424:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	7a9b      	ldrb	r3, [r3, #10]
 800d42a:	075b      	lsls	r3, r3, #29
 800d42c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800d430:	69f9      	ldr	r1, [r7, #28]
 800d432:	0148      	lsls	r0, r1, #5
 800d434:	6a39      	ldr	r1, [r7, #32]
 800d436:	4401      	add	r1, r0
 800d438:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800d43c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800d43e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800d440:	79fb      	ldrb	r3, [r7, #7]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d009      	beq.n	800d45a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800d446:	68bb      	ldr	r3, [r7, #8]
 800d448:	68d9      	ldr	r1, [r3, #12]
 800d44a:	69fb      	ldr	r3, [r7, #28]
 800d44c:	015a      	lsls	r2, r3, #5
 800d44e:	6a3b      	ldr	r3, [r7, #32]
 800d450:	4413      	add	r3, r2
 800d452:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d456:	460a      	mov	r2, r1
 800d458:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800d45a:	6a3b      	ldr	r3, [r7, #32]
 800d45c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d460:	689b      	ldr	r3, [r3, #8]
 800d462:	f003 0301 	and.w	r3, r3, #1
 800d466:	2b00      	cmp	r3, #0
 800d468:	bf0c      	ite	eq
 800d46a:	2301      	moveq	r3, #1
 800d46c:	2300      	movne	r3, #0
 800d46e:	b2db      	uxtb	r3, r3
 800d470:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800d472:	69fb      	ldr	r3, [r7, #28]
 800d474:	015a      	lsls	r2, r3, #5
 800d476:	6a3b      	ldr	r3, [r7, #32]
 800d478:	4413      	add	r3, r2
 800d47a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	69fa      	ldr	r2, [r7, #28]
 800d482:	0151      	lsls	r1, r2, #5
 800d484:	6a3a      	ldr	r2, [r7, #32]
 800d486:	440a      	add	r2, r1
 800d488:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d48c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800d490:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800d492:	69fb      	ldr	r3, [r7, #28]
 800d494:	015a      	lsls	r2, r3, #5
 800d496:	6a3b      	ldr	r3, [r7, #32]
 800d498:	4413      	add	r3, r2
 800d49a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d49e:	681a      	ldr	r2, [r3, #0]
 800d4a0:	7e7b      	ldrb	r3, [r7, #25]
 800d4a2:	075b      	lsls	r3, r3, #29
 800d4a4:	69f9      	ldr	r1, [r7, #28]
 800d4a6:	0148      	lsls	r0, r1, #5
 800d4a8:	6a39      	ldr	r1, [r7, #32]
 800d4aa:	4401      	add	r1, r0
 800d4ac:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800d4b0:	4313      	orrs	r3, r2
 800d4b2:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800d4b4:	69fb      	ldr	r3, [r7, #28]
 800d4b6:	015a      	lsls	r2, r3, #5
 800d4b8:	6a3b      	ldr	r3, [r7, #32]
 800d4ba:	4413      	add	r3, r2
 800d4bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800d4c4:	693b      	ldr	r3, [r7, #16]
 800d4c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d4ca:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800d4cc:	68bb      	ldr	r3, [r7, #8]
 800d4ce:	78db      	ldrb	r3, [r3, #3]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d004      	beq.n	800d4de <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800d4d4:	693b      	ldr	r3, [r7, #16]
 800d4d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d4da:	613b      	str	r3, [r7, #16]
 800d4dc:	e003      	b.n	800d4e6 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800d4de:	693b      	ldr	r3, [r7, #16]
 800d4e0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d4e4:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800d4e6:	693b      	ldr	r3, [r7, #16]
 800d4e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d4ec:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800d4ee:	69fb      	ldr	r3, [r7, #28]
 800d4f0:	015a      	lsls	r2, r3, #5
 800d4f2:	6a3b      	ldr	r3, [r7, #32]
 800d4f4:	4413      	add	r3, r2
 800d4f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d4fa:	461a      	mov	r2, r3
 800d4fc:	693b      	ldr	r3, [r7, #16]
 800d4fe:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800d500:	79fb      	ldrb	r3, [r7, #7]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d001      	beq.n	800d50a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800d506:	2300      	movs	r3, #0
 800d508:	e04e      	b.n	800d5a8 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800d50a:	68bb      	ldr	r3, [r7, #8]
 800d50c:	78db      	ldrb	r3, [r3, #3]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d149      	bne.n	800d5a6 <USB_HC_StartXfer+0x276>
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	695b      	ldr	r3, [r3, #20]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d045      	beq.n	800d5a6 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	79db      	ldrb	r3, [r3, #7]
 800d51e:	2b03      	cmp	r3, #3
 800d520:	d830      	bhi.n	800d584 <USB_HC_StartXfer+0x254>
 800d522:	a201      	add	r2, pc, #4	; (adr r2, 800d528 <USB_HC_StartXfer+0x1f8>)
 800d524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d528:	0800d539 	.word	0x0800d539
 800d52c:	0800d55d 	.word	0x0800d55d
 800d530:	0800d539 	.word	0x0800d539
 800d534:	0800d55d 	.word	0x0800d55d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800d538:	68bb      	ldr	r3, [r7, #8]
 800d53a:	695b      	ldr	r3, [r3, #20]
 800d53c:	3303      	adds	r3, #3
 800d53e:	089b      	lsrs	r3, r3, #2
 800d540:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800d542:	8afa      	ldrh	r2, [r7, #22]
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d548:	b29b      	uxth	r3, r3
 800d54a:	429a      	cmp	r2, r3
 800d54c:	d91c      	bls.n	800d588 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	699b      	ldr	r3, [r3, #24]
 800d552:	f043 0220 	orr.w	r2, r3, #32
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	619a      	str	r2, [r3, #24]
        }
        break;
 800d55a:	e015      	b.n	800d588 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	695b      	ldr	r3, [r3, #20]
 800d560:	3303      	adds	r3, #3
 800d562:	089b      	lsrs	r3, r3, #2
 800d564:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800d566:	8afa      	ldrh	r2, [r7, #22]
 800d568:	6a3b      	ldr	r3, [r7, #32]
 800d56a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d56e:	691b      	ldr	r3, [r3, #16]
 800d570:	b29b      	uxth	r3, r3
 800d572:	429a      	cmp	r2, r3
 800d574:	d90a      	bls.n	800d58c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	699b      	ldr	r3, [r3, #24]
 800d57a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	619a      	str	r2, [r3, #24]
        }
        break;
 800d582:	e003      	b.n	800d58c <USB_HC_StartXfer+0x25c>

      default:
        break;
 800d584:	bf00      	nop
 800d586:	e002      	b.n	800d58e <USB_HC_StartXfer+0x25e>
        break;
 800d588:	bf00      	nop
 800d58a:	e000      	b.n	800d58e <USB_HC_StartXfer+0x25e>
        break;
 800d58c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	68d9      	ldr	r1, [r3, #12]
 800d592:	68bb      	ldr	r3, [r7, #8]
 800d594:	785a      	ldrb	r2, [r3, #1]
 800d596:	68bb      	ldr	r3, [r7, #8]
 800d598:	695b      	ldr	r3, [r3, #20]
 800d59a:	b29b      	uxth	r3, r3
 800d59c:	2000      	movs	r0, #0
 800d59e:	9000      	str	r0, [sp, #0]
 800d5a0:	68f8      	ldr	r0, [r7, #12]
 800d5a2:	f7ff fb81 	bl	800cca8 <USB_WritePacket>
  }

  return HAL_OK;
 800d5a6:	2300      	movs	r3, #0
}
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	3728      	adds	r7, #40	; 0x28
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd80      	pop	{r7, pc}
 800d5b0:	1ff80000 	.word	0x1ff80000

0800d5b4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d5b4:	b480      	push	{r7}
 800d5b6:	b085      	sub	sp, #20
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d5c6:	695b      	ldr	r3, [r3, #20]
 800d5c8:	b29b      	uxth	r3, r3
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3714      	adds	r7, #20
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d4:	4770      	bx	lr

0800d5d6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800d5d6:	b480      	push	{r7}
 800d5d8:	b089      	sub	sp, #36	; 0x24
 800d5da:	af00      	add	r7, sp, #0
 800d5dc:	6078      	str	r0, [r7, #4]
 800d5de:	460b      	mov	r3, r1
 800d5e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800d5e6:	78fb      	ldrb	r3, [r7, #3]
 800d5e8:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800d5ee:	697b      	ldr	r3, [r7, #20]
 800d5f0:	015a      	lsls	r2, r3, #5
 800d5f2:	69bb      	ldr	r3, [r7, #24]
 800d5f4:	4413      	add	r3, r2
 800d5f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	0c9b      	lsrs	r3, r3, #18
 800d5fe:	f003 0303 	and.w	r3, r3, #3
 800d602:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800d604:	697b      	ldr	r3, [r7, #20]
 800d606:	015a      	lsls	r2, r3, #5
 800d608:	69bb      	ldr	r3, [r7, #24]
 800d60a:	4413      	add	r3, r2
 800d60c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	0fdb      	lsrs	r3, r3, #31
 800d614:	f003 0301 	and.w	r3, r3, #1
 800d618:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	689b      	ldr	r3, [r3, #8]
 800d61e:	f003 0320 	and.w	r3, r3, #32
 800d622:	2b20      	cmp	r3, #32
 800d624:	d104      	bne.n	800d630 <USB_HC_Halt+0x5a>
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d101      	bne.n	800d630 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800d62c:	2300      	movs	r3, #0
 800d62e:	e0e8      	b.n	800d802 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800d630:	693b      	ldr	r3, [r7, #16]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d002      	beq.n	800d63c <USB_HC_Halt+0x66>
 800d636:	693b      	ldr	r3, [r7, #16]
 800d638:	2b02      	cmp	r3, #2
 800d63a:	d173      	bne.n	800d724 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800d63c:	697b      	ldr	r3, [r7, #20]
 800d63e:	015a      	lsls	r2, r3, #5
 800d640:	69bb      	ldr	r3, [r7, #24]
 800d642:	4413      	add	r3, r2
 800d644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	697a      	ldr	r2, [r7, #20]
 800d64c:	0151      	lsls	r1, r2, #5
 800d64e:	69ba      	ldr	r2, [r7, #24]
 800d650:	440a      	add	r2, r1
 800d652:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d656:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d65a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	689b      	ldr	r3, [r3, #8]
 800d660:	f003 0320 	and.w	r3, r3, #32
 800d664:	2b00      	cmp	r3, #0
 800d666:	f040 80cb 	bne.w	800d800 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d66e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d672:	2b00      	cmp	r3, #0
 800d674:	d143      	bne.n	800d6fe <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800d676:	697b      	ldr	r3, [r7, #20]
 800d678:	015a      	lsls	r2, r3, #5
 800d67a:	69bb      	ldr	r3, [r7, #24]
 800d67c:	4413      	add	r3, r2
 800d67e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	697a      	ldr	r2, [r7, #20]
 800d686:	0151      	lsls	r1, r2, #5
 800d688:	69ba      	ldr	r2, [r7, #24]
 800d68a:	440a      	add	r2, r1
 800d68c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d690:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d694:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d696:	697b      	ldr	r3, [r7, #20]
 800d698:	015a      	lsls	r2, r3, #5
 800d69a:	69bb      	ldr	r3, [r7, #24]
 800d69c:	4413      	add	r3, r2
 800d69e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	697a      	ldr	r2, [r7, #20]
 800d6a6:	0151      	lsls	r1, r2, #5
 800d6a8:	69ba      	ldr	r2, [r7, #24]
 800d6aa:	440a      	add	r2, r1
 800d6ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d6b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d6b4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800d6b6:	697b      	ldr	r3, [r7, #20]
 800d6b8:	015a      	lsls	r2, r3, #5
 800d6ba:	69bb      	ldr	r3, [r7, #24]
 800d6bc:	4413      	add	r3, r2
 800d6be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	697a      	ldr	r2, [r7, #20]
 800d6c6:	0151      	lsls	r1, r2, #5
 800d6c8:	69ba      	ldr	r2, [r7, #24]
 800d6ca:	440a      	add	r2, r1
 800d6cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d6d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d6d4:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800d6d6:	69fb      	ldr	r3, [r7, #28]
 800d6d8:	3301      	adds	r3, #1
 800d6da:	61fb      	str	r3, [r7, #28]
 800d6dc:	69fb      	ldr	r3, [r7, #28]
 800d6de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d6e2:	d81d      	bhi.n	800d720 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800d6e4:	697b      	ldr	r3, [r7, #20]
 800d6e6:	015a      	lsls	r2, r3, #5
 800d6e8:	69bb      	ldr	r3, [r7, #24]
 800d6ea:	4413      	add	r3, r2
 800d6ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d6f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d6fa:	d0ec      	beq.n	800d6d6 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d6fc:	e080      	b.n	800d800 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d6fe:	697b      	ldr	r3, [r7, #20]
 800d700:	015a      	lsls	r2, r3, #5
 800d702:	69bb      	ldr	r3, [r7, #24]
 800d704:	4413      	add	r3, r2
 800d706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	697a      	ldr	r2, [r7, #20]
 800d70e:	0151      	lsls	r1, r2, #5
 800d710:	69ba      	ldr	r2, [r7, #24]
 800d712:	440a      	add	r2, r1
 800d714:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d718:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d71c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d71e:	e06f      	b.n	800d800 <USB_HC_Halt+0x22a>
            break;
 800d720:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d722:	e06d      	b.n	800d800 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800d724:	697b      	ldr	r3, [r7, #20]
 800d726:	015a      	lsls	r2, r3, #5
 800d728:	69bb      	ldr	r3, [r7, #24]
 800d72a:	4413      	add	r3, r2
 800d72c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	697a      	ldr	r2, [r7, #20]
 800d734:	0151      	lsls	r1, r2, #5
 800d736:	69ba      	ldr	r2, [r7, #24]
 800d738:	440a      	add	r2, r1
 800d73a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d73e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d742:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800d744:	69bb      	ldr	r3, [r7, #24]
 800d746:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d74a:	691b      	ldr	r3, [r3, #16]
 800d74c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d750:	2b00      	cmp	r3, #0
 800d752:	d143      	bne.n	800d7dc <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800d754:	697b      	ldr	r3, [r7, #20]
 800d756:	015a      	lsls	r2, r3, #5
 800d758:	69bb      	ldr	r3, [r7, #24]
 800d75a:	4413      	add	r3, r2
 800d75c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	697a      	ldr	r2, [r7, #20]
 800d764:	0151      	lsls	r1, r2, #5
 800d766:	69ba      	ldr	r2, [r7, #24]
 800d768:	440a      	add	r2, r1
 800d76a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d76e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d772:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d774:	697b      	ldr	r3, [r7, #20]
 800d776:	015a      	lsls	r2, r3, #5
 800d778:	69bb      	ldr	r3, [r7, #24]
 800d77a:	4413      	add	r3, r2
 800d77c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	697a      	ldr	r2, [r7, #20]
 800d784:	0151      	lsls	r1, r2, #5
 800d786:	69ba      	ldr	r2, [r7, #24]
 800d788:	440a      	add	r2, r1
 800d78a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d78e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d792:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	015a      	lsls	r2, r3, #5
 800d798:	69bb      	ldr	r3, [r7, #24]
 800d79a:	4413      	add	r3, r2
 800d79c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	697a      	ldr	r2, [r7, #20]
 800d7a4:	0151      	lsls	r1, r2, #5
 800d7a6:	69ba      	ldr	r2, [r7, #24]
 800d7a8:	440a      	add	r2, r1
 800d7aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d7ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d7b2:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800d7b4:	69fb      	ldr	r3, [r7, #28]
 800d7b6:	3301      	adds	r3, #1
 800d7b8:	61fb      	str	r3, [r7, #28]
 800d7ba:	69fb      	ldr	r3, [r7, #28]
 800d7bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d7c0:	d81d      	bhi.n	800d7fe <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800d7c2:	697b      	ldr	r3, [r7, #20]
 800d7c4:	015a      	lsls	r2, r3, #5
 800d7c6:	69bb      	ldr	r3, [r7, #24]
 800d7c8:	4413      	add	r3, r2
 800d7ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d7d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d7d8:	d0ec      	beq.n	800d7b4 <USB_HC_Halt+0x1de>
 800d7da:	e011      	b.n	800d800 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d7dc:	697b      	ldr	r3, [r7, #20]
 800d7de:	015a      	lsls	r2, r3, #5
 800d7e0:	69bb      	ldr	r3, [r7, #24]
 800d7e2:	4413      	add	r3, r2
 800d7e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	697a      	ldr	r2, [r7, #20]
 800d7ec:	0151      	lsls	r1, r2, #5
 800d7ee:	69ba      	ldr	r2, [r7, #24]
 800d7f0:	440a      	add	r2, r1
 800d7f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d7f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d7fa:	6013      	str	r3, [r2, #0]
 800d7fc:	e000      	b.n	800d800 <USB_HC_Halt+0x22a>
          break;
 800d7fe:	bf00      	nop
    }
  }

  return HAL_OK;
 800d800:	2300      	movs	r3, #0
}
 800d802:	4618      	mov	r0, r3
 800d804:	3724      	adds	r7, #36	; 0x24
 800d806:	46bd      	mov	sp, r7
 800d808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d80c:	4770      	bx	lr
	...

0800d810 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800d810:	b480      	push	{r7}
 800d812:	b087      	sub	sp, #28
 800d814:	af00      	add	r7, sp, #0
 800d816:	6078      	str	r0, [r7, #4]
 800d818:	460b      	mov	r3, r1
 800d81a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800d820:	78fb      	ldrb	r3, [r7, #3]
 800d822:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800d824:	2301      	movs	r3, #1
 800d826:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	04da      	lsls	r2, r3, #19
 800d82c:	4b15      	ldr	r3, [pc, #84]	; (800d884 <USB_DoPing+0x74>)
 800d82e:	4013      	ands	r3, r2
 800d830:	693a      	ldr	r2, [r7, #16]
 800d832:	0151      	lsls	r1, r2, #5
 800d834:	697a      	ldr	r2, [r7, #20]
 800d836:	440a      	add	r2, r1
 800d838:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800d83c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d840:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800d842:	693b      	ldr	r3, [r7, #16]
 800d844:	015a      	lsls	r2, r3, #5
 800d846:	697b      	ldr	r3, [r7, #20]
 800d848:	4413      	add	r3, r2
 800d84a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800d852:	68bb      	ldr	r3, [r7, #8]
 800d854:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d858:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800d85a:	68bb      	ldr	r3, [r7, #8]
 800d85c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d860:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800d862:	693b      	ldr	r3, [r7, #16]
 800d864:	015a      	lsls	r2, r3, #5
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	4413      	add	r3, r2
 800d86a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d86e:	461a      	mov	r2, r3
 800d870:	68bb      	ldr	r3, [r7, #8]
 800d872:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800d874:	2300      	movs	r3, #0
}
 800d876:	4618      	mov	r0, r3
 800d878:	371c      	adds	r7, #28
 800d87a:	46bd      	mov	sp, r7
 800d87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d880:	4770      	bx	lr
 800d882:	bf00      	nop
 800d884:	1ff80000 	.word	0x1ff80000

0800d888 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800d888:	b580      	push	{r7, lr}
 800d88a:	b086      	sub	sp, #24
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800d894:	2300      	movs	r3, #0
 800d896:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800d898:	6878      	ldr	r0, [r7, #4]
 800d89a:	f7ff f981 	bl	800cba0 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800d89e:	2110      	movs	r1, #16
 800d8a0:	6878      	ldr	r0, [r7, #4]
 800d8a2:	f7ff f9b9 	bl	800cc18 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f7ff f9dc 	bl	800cc64 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	613b      	str	r3, [r7, #16]
 800d8b0:	e01f      	b.n	800d8f2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800d8b2:	693b      	ldr	r3, [r7, #16]
 800d8b4:	015a      	lsls	r2, r3, #5
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	4413      	add	r3, r2
 800d8ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800d8c2:	68bb      	ldr	r3, [r7, #8]
 800d8c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d8c8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800d8ca:	68bb      	ldr	r3, [r7, #8]
 800d8cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d8d0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800d8d2:	68bb      	ldr	r3, [r7, #8]
 800d8d4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d8d8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800d8da:	693b      	ldr	r3, [r7, #16]
 800d8dc:	015a      	lsls	r2, r3, #5
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	4413      	add	r3, r2
 800d8e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d8e6:	461a      	mov	r2, r3
 800d8e8:	68bb      	ldr	r3, [r7, #8]
 800d8ea:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	3301      	adds	r3, #1
 800d8f0:	613b      	str	r3, [r7, #16]
 800d8f2:	693b      	ldr	r3, [r7, #16]
 800d8f4:	2b0f      	cmp	r3, #15
 800d8f6:	d9dc      	bls.n	800d8b2 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	613b      	str	r3, [r7, #16]
 800d8fc:	e034      	b.n	800d968 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800d8fe:	693b      	ldr	r3, [r7, #16]
 800d900:	015a      	lsls	r2, r3, #5
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	4413      	add	r3, r2
 800d906:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800d90e:	68bb      	ldr	r3, [r7, #8]
 800d910:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d914:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800d916:	68bb      	ldr	r3, [r7, #8]
 800d918:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d91c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800d91e:	68bb      	ldr	r3, [r7, #8]
 800d920:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d924:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800d926:	693b      	ldr	r3, [r7, #16]
 800d928:	015a      	lsls	r2, r3, #5
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	4413      	add	r3, r2
 800d92e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d932:	461a      	mov	r2, r3
 800d934:	68bb      	ldr	r3, [r7, #8]
 800d936:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800d938:	697b      	ldr	r3, [r7, #20]
 800d93a:	3301      	adds	r3, #1
 800d93c:	617b      	str	r3, [r7, #20]
 800d93e:	697b      	ldr	r3, [r7, #20]
 800d940:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d944:	d80c      	bhi.n	800d960 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800d946:	693b      	ldr	r3, [r7, #16]
 800d948:	015a      	lsls	r2, r3, #5
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	4413      	add	r3, r2
 800d94e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d958:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d95c:	d0ec      	beq.n	800d938 <USB_StopHost+0xb0>
 800d95e:	e000      	b.n	800d962 <USB_StopHost+0xda>
        break;
 800d960:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800d962:	693b      	ldr	r3, [r7, #16]
 800d964:	3301      	adds	r3, #1
 800d966:	613b      	str	r3, [r7, #16]
 800d968:	693b      	ldr	r3, [r7, #16]
 800d96a:	2b0f      	cmp	r3, #15
 800d96c:	d9c7      	bls.n	800d8fe <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d974:	461a      	mov	r2, r3
 800d976:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d97a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d982:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800d984:	6878      	ldr	r0, [r7, #4]
 800d986:	f7ff f8fa 	bl	800cb7e <USB_EnableGlobalInt>

  return HAL_OK;
 800d98a:	2300      	movs	r3, #0
}
 800d98c:	4618      	mov	r0, r3
 800d98e:	3718      	adds	r7, #24
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}

0800d994 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800d994:	b590      	push	{r4, r7, lr}
 800d996:	b089      	sub	sp, #36	; 0x24
 800d998:	af04      	add	r7, sp, #16
 800d99a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800d99c:	2301      	movs	r3, #1
 800d99e:	2202      	movs	r2, #2
 800d9a0:	2102      	movs	r1, #2
 800d9a2:	6878      	ldr	r0, [r7, #4]
 800d9a4:	f000 fc66 	bl	800e274 <USBH_FindInterface>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800d9ac:	7bfb      	ldrb	r3, [r7, #15]
 800d9ae:	2bff      	cmp	r3, #255	; 0xff
 800d9b0:	d002      	beq.n	800d9b8 <USBH_CDC_InterfaceInit+0x24>
 800d9b2:	7bfb      	ldrb	r3, [r7, #15]
 800d9b4:	2b01      	cmp	r3, #1
 800d9b6:	d901      	bls.n	800d9bc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800d9b8:	2302      	movs	r3, #2
 800d9ba:	e13d      	b.n	800dc38 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800d9bc:	7bfb      	ldrb	r3, [r7, #15]
 800d9be:	4619      	mov	r1, r3
 800d9c0:	6878      	ldr	r0, [r7, #4]
 800d9c2:	f000 fc3b 	bl	800e23c <USBH_SelectInterface>
 800d9c6:	4603      	mov	r3, r0
 800d9c8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800d9ca:	7bbb      	ldrb	r3, [r7, #14]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d001      	beq.n	800d9d4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800d9d0:	2302      	movs	r3, #2
 800d9d2:	e131      	b.n	800dc38 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800d9da:	2050      	movs	r0, #80	; 0x50
 800d9dc:	f002 f9da 	bl	800fd94 <malloc>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d9ea:	69db      	ldr	r3, [r3, #28]
 800d9ec:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800d9ee:	68bb      	ldr	r3, [r7, #8]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d101      	bne.n	800d9f8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800d9f4:	2302      	movs	r3, #2
 800d9f6:	e11f      	b.n	800dc38 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800d9f8:	2250      	movs	r2, #80	; 0x50
 800d9fa:	2100      	movs	r1, #0
 800d9fc:	68b8      	ldr	r0, [r7, #8]
 800d9fe:	f002 f9e7 	bl	800fdd0 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800da02:	7bfb      	ldrb	r3, [r7, #15]
 800da04:	687a      	ldr	r2, [r7, #4]
 800da06:	211a      	movs	r1, #26
 800da08:	fb01 f303 	mul.w	r3, r1, r3
 800da0c:	4413      	add	r3, r2
 800da0e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800da12:	781b      	ldrb	r3, [r3, #0]
 800da14:	b25b      	sxtb	r3, r3
 800da16:	2b00      	cmp	r3, #0
 800da18:	da15      	bge.n	800da46 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800da1a:	7bfb      	ldrb	r3, [r7, #15]
 800da1c:	687a      	ldr	r2, [r7, #4]
 800da1e:	211a      	movs	r1, #26
 800da20:	fb01 f303 	mul.w	r3, r1, r3
 800da24:	4413      	add	r3, r2
 800da26:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800da2a:	781a      	ldrb	r2, [r3, #0]
 800da2c:	68bb      	ldr	r3, [r7, #8]
 800da2e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800da30:	7bfb      	ldrb	r3, [r7, #15]
 800da32:	687a      	ldr	r2, [r7, #4]
 800da34:	211a      	movs	r1, #26
 800da36:	fb01 f303 	mul.w	r3, r1, r3
 800da3a:	4413      	add	r3, r2
 800da3c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800da40:	881a      	ldrh	r2, [r3, #0]
 800da42:	68bb      	ldr	r3, [r7, #8]
 800da44:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800da46:	68bb      	ldr	r3, [r7, #8]
 800da48:	785b      	ldrb	r3, [r3, #1]
 800da4a:	4619      	mov	r1, r3
 800da4c:	6878      	ldr	r0, [r7, #4]
 800da4e:	f001 fe32 	bl	800f6b6 <USBH_AllocPipe>
 800da52:	4603      	mov	r3, r0
 800da54:	461a      	mov	r2, r3
 800da56:	68bb      	ldr	r3, [r7, #8]
 800da58:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800da5a:	68bb      	ldr	r3, [r7, #8]
 800da5c:	7819      	ldrb	r1, [r3, #0]
 800da5e:	68bb      	ldr	r3, [r7, #8]
 800da60:	7858      	ldrb	r0, [r3, #1]
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800da6e:	68ba      	ldr	r2, [r7, #8]
 800da70:	8952      	ldrh	r2, [r2, #10]
 800da72:	9202      	str	r2, [sp, #8]
 800da74:	2203      	movs	r2, #3
 800da76:	9201      	str	r2, [sp, #4]
 800da78:	9300      	str	r3, [sp, #0]
 800da7a:	4623      	mov	r3, r4
 800da7c:	4602      	mov	r2, r0
 800da7e:	6878      	ldr	r0, [r7, #4]
 800da80:	f001 fdea 	bl	800f658 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800da84:	68bb      	ldr	r3, [r7, #8]
 800da86:	781b      	ldrb	r3, [r3, #0]
 800da88:	2200      	movs	r2, #0
 800da8a:	4619      	mov	r1, r3
 800da8c:	6878      	ldr	r0, [r7, #4]
 800da8e:	f002 f8f0 	bl	800fc72 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800da92:	2300      	movs	r3, #0
 800da94:	2200      	movs	r2, #0
 800da96:	210a      	movs	r1, #10
 800da98:	6878      	ldr	r0, [r7, #4]
 800da9a:	f000 fbeb 	bl	800e274 <USBH_FindInterface>
 800da9e:	4603      	mov	r3, r0
 800daa0:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800daa2:	7bfb      	ldrb	r3, [r7, #15]
 800daa4:	2bff      	cmp	r3, #255	; 0xff
 800daa6:	d002      	beq.n	800daae <USBH_CDC_InterfaceInit+0x11a>
 800daa8:	7bfb      	ldrb	r3, [r7, #15]
 800daaa:	2b01      	cmp	r3, #1
 800daac:	d901      	bls.n	800dab2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800daae:	2302      	movs	r3, #2
 800dab0:	e0c2      	b.n	800dc38 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800dab2:	7bfb      	ldrb	r3, [r7, #15]
 800dab4:	687a      	ldr	r2, [r7, #4]
 800dab6:	211a      	movs	r1, #26
 800dab8:	fb01 f303 	mul.w	r3, r1, r3
 800dabc:	4413      	add	r3, r2
 800dabe:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800dac2:	781b      	ldrb	r3, [r3, #0]
 800dac4:	b25b      	sxtb	r3, r3
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	da16      	bge.n	800daf8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800daca:	7bfb      	ldrb	r3, [r7, #15]
 800dacc:	687a      	ldr	r2, [r7, #4]
 800dace:	211a      	movs	r1, #26
 800dad0:	fb01 f303 	mul.w	r3, r1, r3
 800dad4:	4413      	add	r3, r2
 800dad6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800dada:	781a      	ldrb	r2, [r3, #0]
 800dadc:	68bb      	ldr	r3, [r7, #8]
 800dade:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800dae0:	7bfb      	ldrb	r3, [r7, #15]
 800dae2:	687a      	ldr	r2, [r7, #4]
 800dae4:	211a      	movs	r1, #26
 800dae6:	fb01 f303 	mul.w	r3, r1, r3
 800daea:	4413      	add	r3, r2
 800daec:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800daf0:	881a      	ldrh	r2, [r3, #0]
 800daf2:	68bb      	ldr	r3, [r7, #8]
 800daf4:	835a      	strh	r2, [r3, #26]
 800daf6:	e015      	b.n	800db24 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800daf8:	7bfb      	ldrb	r3, [r7, #15]
 800dafa:	687a      	ldr	r2, [r7, #4]
 800dafc:	211a      	movs	r1, #26
 800dafe:	fb01 f303 	mul.w	r3, r1, r3
 800db02:	4413      	add	r3, r2
 800db04:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800db08:	781a      	ldrb	r2, [r3, #0]
 800db0a:	68bb      	ldr	r3, [r7, #8]
 800db0c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800db0e:	7bfb      	ldrb	r3, [r7, #15]
 800db10:	687a      	ldr	r2, [r7, #4]
 800db12:	211a      	movs	r1, #26
 800db14:	fb01 f303 	mul.w	r3, r1, r3
 800db18:	4413      	add	r3, r2
 800db1a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800db1e:	881a      	ldrh	r2, [r3, #0]
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800db24:	7bfb      	ldrb	r3, [r7, #15]
 800db26:	687a      	ldr	r2, [r7, #4]
 800db28:	211a      	movs	r1, #26
 800db2a:	fb01 f303 	mul.w	r3, r1, r3
 800db2e:	4413      	add	r3, r2
 800db30:	f203 3356 	addw	r3, r3, #854	; 0x356
 800db34:	781b      	ldrb	r3, [r3, #0]
 800db36:	b25b      	sxtb	r3, r3
 800db38:	2b00      	cmp	r3, #0
 800db3a:	da16      	bge.n	800db6a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800db3c:	7bfb      	ldrb	r3, [r7, #15]
 800db3e:	687a      	ldr	r2, [r7, #4]
 800db40:	211a      	movs	r1, #26
 800db42:	fb01 f303 	mul.w	r3, r1, r3
 800db46:	4413      	add	r3, r2
 800db48:	f203 3356 	addw	r3, r3, #854	; 0x356
 800db4c:	781a      	ldrb	r2, [r3, #0]
 800db4e:	68bb      	ldr	r3, [r7, #8]
 800db50:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800db52:	7bfb      	ldrb	r3, [r7, #15]
 800db54:	687a      	ldr	r2, [r7, #4]
 800db56:	211a      	movs	r1, #26
 800db58:	fb01 f303 	mul.w	r3, r1, r3
 800db5c:	4413      	add	r3, r2
 800db5e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800db62:	881a      	ldrh	r2, [r3, #0]
 800db64:	68bb      	ldr	r3, [r7, #8]
 800db66:	835a      	strh	r2, [r3, #26]
 800db68:	e015      	b.n	800db96 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800db6a:	7bfb      	ldrb	r3, [r7, #15]
 800db6c:	687a      	ldr	r2, [r7, #4]
 800db6e:	211a      	movs	r1, #26
 800db70:	fb01 f303 	mul.w	r3, r1, r3
 800db74:	4413      	add	r3, r2
 800db76:	f203 3356 	addw	r3, r3, #854	; 0x356
 800db7a:	781a      	ldrb	r2, [r3, #0]
 800db7c:	68bb      	ldr	r3, [r7, #8]
 800db7e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800db80:	7bfb      	ldrb	r3, [r7, #15]
 800db82:	687a      	ldr	r2, [r7, #4]
 800db84:	211a      	movs	r1, #26
 800db86:	fb01 f303 	mul.w	r3, r1, r3
 800db8a:	4413      	add	r3, r2
 800db8c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800db90:	881a      	ldrh	r2, [r3, #0]
 800db92:	68bb      	ldr	r3, [r7, #8]
 800db94:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800db96:	68bb      	ldr	r3, [r7, #8]
 800db98:	7b9b      	ldrb	r3, [r3, #14]
 800db9a:	4619      	mov	r1, r3
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	f001 fd8a 	bl	800f6b6 <USBH_AllocPipe>
 800dba2:	4603      	mov	r3, r0
 800dba4:	461a      	mov	r2, r3
 800dba6:	68bb      	ldr	r3, [r7, #8]
 800dba8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800dbaa:	68bb      	ldr	r3, [r7, #8]
 800dbac:	7bdb      	ldrb	r3, [r3, #15]
 800dbae:	4619      	mov	r1, r3
 800dbb0:	6878      	ldr	r0, [r7, #4]
 800dbb2:	f001 fd80 	bl	800f6b6 <USBH_AllocPipe>
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	461a      	mov	r2, r3
 800dbba:	68bb      	ldr	r3, [r7, #8]
 800dbbc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800dbbe:	68bb      	ldr	r3, [r7, #8]
 800dbc0:	7b59      	ldrb	r1, [r3, #13]
 800dbc2:	68bb      	ldr	r3, [r7, #8]
 800dbc4:	7b98      	ldrb	r0, [r3, #14]
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800dbd2:	68ba      	ldr	r2, [r7, #8]
 800dbd4:	8b12      	ldrh	r2, [r2, #24]
 800dbd6:	9202      	str	r2, [sp, #8]
 800dbd8:	2202      	movs	r2, #2
 800dbda:	9201      	str	r2, [sp, #4]
 800dbdc:	9300      	str	r3, [sp, #0]
 800dbde:	4623      	mov	r3, r4
 800dbe0:	4602      	mov	r2, r0
 800dbe2:	6878      	ldr	r0, [r7, #4]
 800dbe4:	f001 fd38 	bl	800f658 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	7b19      	ldrb	r1, [r3, #12]
 800dbec:	68bb      	ldr	r3, [r7, #8]
 800dbee:	7bd8      	ldrb	r0, [r3, #15]
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800dbfc:	68ba      	ldr	r2, [r7, #8]
 800dbfe:	8b52      	ldrh	r2, [r2, #26]
 800dc00:	9202      	str	r2, [sp, #8]
 800dc02:	2202      	movs	r2, #2
 800dc04:	9201      	str	r2, [sp, #4]
 800dc06:	9300      	str	r3, [sp, #0]
 800dc08:	4623      	mov	r3, r4
 800dc0a:	4602      	mov	r2, r0
 800dc0c:	6878      	ldr	r0, [r7, #4]
 800dc0e:	f001 fd23 	bl	800f658 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800dc12:	68bb      	ldr	r3, [r7, #8]
 800dc14:	2200      	movs	r2, #0
 800dc16:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800dc1a:	68bb      	ldr	r3, [r7, #8]
 800dc1c:	7b5b      	ldrb	r3, [r3, #13]
 800dc1e:	2200      	movs	r2, #0
 800dc20:	4619      	mov	r1, r3
 800dc22:	6878      	ldr	r0, [r7, #4]
 800dc24:	f002 f825 	bl	800fc72 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	7b1b      	ldrb	r3, [r3, #12]
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	4619      	mov	r1, r3
 800dc30:	6878      	ldr	r0, [r7, #4]
 800dc32:	f002 f81e 	bl	800fc72 <USBH_LL_SetToggle>

  return USBH_OK;
 800dc36:	2300      	movs	r3, #0
}
 800dc38:	4618      	mov	r0, r3
 800dc3a:	3714      	adds	r7, #20
 800dc3c:	46bd      	mov	sp, r7
 800dc3e:	bd90      	pop	{r4, r7, pc}

0800dc40 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b084      	sub	sp, #16
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dc4e:	69db      	ldr	r3, [r3, #28]
 800dc50:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	781b      	ldrb	r3, [r3, #0]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d00e      	beq.n	800dc78 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	781b      	ldrb	r3, [r3, #0]
 800dc5e:	4619      	mov	r1, r3
 800dc60:	6878      	ldr	r0, [r7, #4]
 800dc62:	f001 fd18 	bl	800f696 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	781b      	ldrb	r3, [r3, #0]
 800dc6a:	4619      	mov	r1, r3
 800dc6c:	6878      	ldr	r0, [r7, #4]
 800dc6e:	f001 fd43 	bl	800f6f8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	2200      	movs	r2, #0
 800dc76:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	7b1b      	ldrb	r3, [r3, #12]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d00e      	beq.n	800dc9e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	7b1b      	ldrb	r3, [r3, #12]
 800dc84:	4619      	mov	r1, r3
 800dc86:	6878      	ldr	r0, [r7, #4]
 800dc88:	f001 fd05 	bl	800f696 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	7b1b      	ldrb	r3, [r3, #12]
 800dc90:	4619      	mov	r1, r3
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	f001 fd30 	bl	800f6f8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	7b5b      	ldrb	r3, [r3, #13]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d00e      	beq.n	800dcc4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	7b5b      	ldrb	r3, [r3, #13]
 800dcaa:	4619      	mov	r1, r3
 800dcac:	6878      	ldr	r0, [r7, #4]
 800dcae:	f001 fcf2 	bl	800f696 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	7b5b      	ldrb	r3, [r3, #13]
 800dcb6:	4619      	mov	r1, r3
 800dcb8:	6878      	ldr	r0, [r7, #4]
 800dcba:	f001 fd1d 	bl	800f6f8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dcca:	69db      	ldr	r3, [r3, #28]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d00b      	beq.n	800dce8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dcd6:	69db      	ldr	r3, [r3, #28]
 800dcd8:	4618      	mov	r0, r3
 800dcda:	f002 f863 	bl	800fda4 <free>
    phost->pActiveClass->pData = 0U;
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dce4:	2200      	movs	r2, #0
 800dce6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800dce8:	2300      	movs	r3, #0
}
 800dcea:	4618      	mov	r0, r3
 800dcec:	3710      	adds	r7, #16
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	bd80      	pop	{r7, pc}

0800dcf2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800dcf2:	b580      	push	{r7, lr}
 800dcf4:	b084      	sub	sp, #16
 800dcf6:	af00      	add	r7, sp, #0
 800dcf8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dd00:	69db      	ldr	r3, [r3, #28]
 800dd02:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	3340      	adds	r3, #64	; 0x40
 800dd08:	4619      	mov	r1, r3
 800dd0a:	6878      	ldr	r0, [r7, #4]
 800dd0c:	f000 f8b1 	bl	800de72 <GetLineCoding>
 800dd10:	4603      	mov	r3, r0
 800dd12:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800dd14:	7afb      	ldrb	r3, [r7, #11]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d105      	bne.n	800dd26 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dd20:	2102      	movs	r1, #2
 800dd22:	6878      	ldr	r0, [r7, #4]
 800dd24:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800dd26:	7afb      	ldrb	r3, [r7, #11]
}
 800dd28:	4618      	mov	r0, r3
 800dd2a:	3710      	adds	r7, #16
 800dd2c:	46bd      	mov	sp, r7
 800dd2e:	bd80      	pop	{r7, pc}

0800dd30 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800dd30:	b580      	push	{r7, lr}
 800dd32:	b084      	sub	sp, #16
 800dd34:	af00      	add	r7, sp, #0
 800dd36:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800dd38:	2301      	movs	r3, #1
 800dd3a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dd46:	69db      	ldr	r3, [r3, #28]
 800dd48:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800dd4a:	68bb      	ldr	r3, [r7, #8]
 800dd4c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800dd50:	2b04      	cmp	r3, #4
 800dd52:	d877      	bhi.n	800de44 <USBH_CDC_Process+0x114>
 800dd54:	a201      	add	r2, pc, #4	; (adr r2, 800dd5c <USBH_CDC_Process+0x2c>)
 800dd56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd5a:	bf00      	nop
 800dd5c:	0800dd71 	.word	0x0800dd71
 800dd60:	0800dd77 	.word	0x0800dd77
 800dd64:	0800dda7 	.word	0x0800dda7
 800dd68:	0800de1b 	.word	0x0800de1b
 800dd6c:	0800de29 	.word	0x0800de29
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800dd70:	2300      	movs	r3, #0
 800dd72:	73fb      	strb	r3, [r7, #15]
      break;
 800dd74:	e06d      	b.n	800de52 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800dd76:	68bb      	ldr	r3, [r7, #8]
 800dd78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dd7a:	4619      	mov	r1, r3
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f000 f897 	bl	800deb0 <SetLineCoding>
 800dd82:	4603      	mov	r3, r0
 800dd84:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800dd86:	7bbb      	ldrb	r3, [r7, #14]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d104      	bne.n	800dd96 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800dd8c:	68bb      	ldr	r3, [r7, #8]
 800dd8e:	2202      	movs	r2, #2
 800dd90:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800dd94:	e058      	b.n	800de48 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800dd96:	7bbb      	ldrb	r3, [r7, #14]
 800dd98:	2b01      	cmp	r3, #1
 800dd9a:	d055      	beq.n	800de48 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800dd9c:	68bb      	ldr	r3, [r7, #8]
 800dd9e:	2204      	movs	r2, #4
 800dda0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800dda4:	e050      	b.n	800de48 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800dda6:	68bb      	ldr	r3, [r7, #8]
 800dda8:	3340      	adds	r3, #64	; 0x40
 800ddaa:	4619      	mov	r1, r3
 800ddac:	6878      	ldr	r0, [r7, #4]
 800ddae:	f000 f860 	bl	800de72 <GetLineCoding>
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800ddb6:	7bbb      	ldrb	r3, [r7, #14]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d126      	bne.n	800de0a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800ddbc:	68bb      	ldr	r3, [r7, #8]
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ddc4:	68bb      	ldr	r3, [r7, #8]
 800ddc6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800ddca:	68bb      	ldr	r3, [r7, #8]
 800ddcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ddce:	791b      	ldrb	r3, [r3, #4]
 800ddd0:	429a      	cmp	r2, r3
 800ddd2:	d13b      	bne.n	800de4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800ddda:	68bb      	ldr	r3, [r7, #8]
 800dddc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ddde:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800dde0:	429a      	cmp	r2, r3
 800dde2:	d133      	bne.n	800de4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800dde4:	68bb      	ldr	r3, [r7, #8]
 800dde6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800ddea:	68bb      	ldr	r3, [r7, #8]
 800ddec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ddee:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ddf0:	429a      	cmp	r2, r3
 800ddf2:	d12b      	bne.n	800de4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800ddf4:	68bb      	ldr	r3, [r7, #8]
 800ddf6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ddf8:	68bb      	ldr	r3, [r7, #8]
 800ddfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ddfc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ddfe:	429a      	cmp	r2, r3
 800de00:	d124      	bne.n	800de4c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800de02:	6878      	ldr	r0, [r7, #4]
 800de04:	f000 f958 	bl	800e0b8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800de08:	e020      	b.n	800de4c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800de0a:	7bbb      	ldrb	r3, [r7, #14]
 800de0c:	2b01      	cmp	r3, #1
 800de0e:	d01d      	beq.n	800de4c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800de10:	68bb      	ldr	r3, [r7, #8]
 800de12:	2204      	movs	r2, #4
 800de14:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800de18:	e018      	b.n	800de4c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800de1a:	6878      	ldr	r0, [r7, #4]
 800de1c:	f000 f867 	bl	800deee <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	f000 f8da 	bl	800dfda <CDC_ProcessReception>
      break;
 800de26:	e014      	b.n	800de52 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800de28:	2100      	movs	r1, #0
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	f000 ffe3 	bl	800edf6 <USBH_ClrFeature>
 800de30:	4603      	mov	r3, r0
 800de32:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800de34:	7bbb      	ldrb	r3, [r7, #14]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d10a      	bne.n	800de50 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800de3a:	68bb      	ldr	r3, [r7, #8]
 800de3c:	2200      	movs	r2, #0
 800de3e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800de42:	e005      	b.n	800de50 <USBH_CDC_Process+0x120>

    default:
      break;
 800de44:	bf00      	nop
 800de46:	e004      	b.n	800de52 <USBH_CDC_Process+0x122>
      break;
 800de48:	bf00      	nop
 800de4a:	e002      	b.n	800de52 <USBH_CDC_Process+0x122>
      break;
 800de4c:	bf00      	nop
 800de4e:	e000      	b.n	800de52 <USBH_CDC_Process+0x122>
      break;
 800de50:	bf00      	nop

  }

  return status;
 800de52:	7bfb      	ldrb	r3, [r7, #15]
}
 800de54:	4618      	mov	r0, r3
 800de56:	3710      	adds	r7, #16
 800de58:	46bd      	mov	sp, r7
 800de5a:	bd80      	pop	{r7, pc}

0800de5c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800de5c:	b480      	push	{r7}
 800de5e:	b083      	sub	sp, #12
 800de60:	af00      	add	r7, sp, #0
 800de62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800de64:	2300      	movs	r3, #0
}
 800de66:	4618      	mov	r0, r3
 800de68:	370c      	adds	r7, #12
 800de6a:	46bd      	mov	sp, r7
 800de6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de70:	4770      	bx	lr

0800de72 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800de72:	b580      	push	{r7, lr}
 800de74:	b082      	sub	sp, #8
 800de76:	af00      	add	r7, sp, #0
 800de78:	6078      	str	r0, [r7, #4]
 800de7a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	22a1      	movs	r2, #161	; 0xa1
 800de80:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	2221      	movs	r2, #33	; 0x21
 800de86:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	2200      	movs	r2, #0
 800de8c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	2200      	movs	r2, #0
 800de92:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	2207      	movs	r2, #7
 800de98:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	2207      	movs	r2, #7
 800de9e:	4619      	mov	r1, r3
 800dea0:	6878      	ldr	r0, [r7, #4]
 800dea2:	f001 f988 	bl	800f1b6 <USBH_CtlReq>
 800dea6:	4603      	mov	r3, r0
}
 800dea8:	4618      	mov	r0, r3
 800deaa:	3708      	adds	r7, #8
 800deac:	46bd      	mov	sp, r7
 800deae:	bd80      	pop	{r7, pc}

0800deb0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	b082      	sub	sp, #8
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
 800deb8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	2221      	movs	r2, #33	; 0x21
 800debe:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2220      	movs	r2, #32
 800dec4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	2200      	movs	r2, #0
 800deca:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	2200      	movs	r2, #0
 800ded0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	2207      	movs	r2, #7
 800ded6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ded8:	683b      	ldr	r3, [r7, #0]
 800deda:	2207      	movs	r2, #7
 800dedc:	4619      	mov	r1, r3
 800dede:	6878      	ldr	r0, [r7, #4]
 800dee0:	f001 f969 	bl	800f1b6 <USBH_CtlReq>
 800dee4:	4603      	mov	r3, r0
}
 800dee6:	4618      	mov	r0, r3
 800dee8:	3708      	adds	r7, #8
 800deea:	46bd      	mov	sp, r7
 800deec:	bd80      	pop	{r7, pc}

0800deee <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800deee:	b580      	push	{r7, lr}
 800def0:	b086      	sub	sp, #24
 800def2:	af02      	add	r7, sp, #8
 800def4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800defc:	69db      	ldr	r3, [r3, #28]
 800defe:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800df00:	2300      	movs	r3, #0
 800df02:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800df0a:	2b01      	cmp	r3, #1
 800df0c:	d002      	beq.n	800df14 <CDC_ProcessTransmission+0x26>
 800df0e:	2b02      	cmp	r3, #2
 800df10:	d023      	beq.n	800df5a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800df12:	e05e      	b.n	800dfd2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df18:	68fa      	ldr	r2, [r7, #12]
 800df1a:	8b12      	ldrh	r2, [r2, #24]
 800df1c:	4293      	cmp	r3, r2
 800df1e:	d90b      	bls.n	800df38 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	69d9      	ldr	r1, [r3, #28]
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	8b1a      	ldrh	r2, [r3, #24]
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	7b5b      	ldrb	r3, [r3, #13]
 800df2c:	2001      	movs	r0, #1
 800df2e:	9000      	str	r0, [sp, #0]
 800df30:	6878      	ldr	r0, [r7, #4]
 800df32:	f001 fb4e 	bl	800f5d2 <USBH_BulkSendData>
 800df36:	e00b      	b.n	800df50 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800df40:	b29a      	uxth	r2, r3
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	7b5b      	ldrb	r3, [r3, #13]
 800df46:	2001      	movs	r0, #1
 800df48:	9000      	str	r0, [sp, #0]
 800df4a:	6878      	ldr	r0, [r7, #4]
 800df4c:	f001 fb41 	bl	800f5d2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	2202      	movs	r2, #2
 800df54:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800df58:	e03b      	b.n	800dfd2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	7b5b      	ldrb	r3, [r3, #13]
 800df5e:	4619      	mov	r1, r3
 800df60:	6878      	ldr	r0, [r7, #4]
 800df62:	f001 fe65 	bl	800fc30 <USBH_LL_GetURBState>
 800df66:	4603      	mov	r3, r0
 800df68:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800df6a:	7afb      	ldrb	r3, [r7, #11]
 800df6c:	2b01      	cmp	r3, #1
 800df6e:	d128      	bne.n	800dfc2 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df74:	68fa      	ldr	r2, [r7, #12]
 800df76:	8b12      	ldrh	r2, [r2, #24]
 800df78:	4293      	cmp	r3, r2
 800df7a:	d90e      	bls.n	800df9a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df80:	68fa      	ldr	r2, [r7, #12]
 800df82:	8b12      	ldrh	r2, [r2, #24]
 800df84:	1a9a      	subs	r2, r3, r2
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	69db      	ldr	r3, [r3, #28]
 800df8e:	68fa      	ldr	r2, [r7, #12]
 800df90:	8b12      	ldrh	r2, [r2, #24]
 800df92:	441a      	add	r2, r3
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	61da      	str	r2, [r3, #28]
 800df98:	e002      	b.n	800dfa0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	2200      	movs	r2, #0
 800df9e:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d004      	beq.n	800dfb2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	2201      	movs	r2, #1
 800dfac:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800dfb0:	e00e      	b.n	800dfd0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800dfba:	6878      	ldr	r0, [r7, #4]
 800dfbc:	f000 f868 	bl	800e090 <USBH_CDC_TransmitCallback>
      break;
 800dfc0:	e006      	b.n	800dfd0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800dfc2:	7afb      	ldrb	r3, [r7, #11]
 800dfc4:	2b02      	cmp	r3, #2
 800dfc6:	d103      	bne.n	800dfd0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	2201      	movs	r2, #1
 800dfcc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800dfd0:	bf00      	nop
  }
}
 800dfd2:	bf00      	nop
 800dfd4:	3710      	adds	r7, #16
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	bd80      	pop	{r7, pc}

0800dfda <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800dfda:	b580      	push	{r7, lr}
 800dfdc:	b086      	sub	sp, #24
 800dfde:	af00      	add	r7, sp, #0
 800dfe0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dfe8:	69db      	ldr	r3, [r3, #28]
 800dfea:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800dfec:	2300      	movs	r3, #0
 800dfee:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800dff0:	697b      	ldr	r3, [r7, #20]
 800dff2:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800dff6:	2b03      	cmp	r3, #3
 800dff8:	d002      	beq.n	800e000 <CDC_ProcessReception+0x26>
 800dffa:	2b04      	cmp	r3, #4
 800dffc:	d00e      	beq.n	800e01c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800dffe:	e043      	b.n	800e088 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 800e000:	697b      	ldr	r3, [r7, #20]
 800e002:	6a19      	ldr	r1, [r3, #32]
 800e004:	697b      	ldr	r3, [r7, #20]
 800e006:	8b5a      	ldrh	r2, [r3, #26]
 800e008:	697b      	ldr	r3, [r7, #20]
 800e00a:	7b1b      	ldrb	r3, [r3, #12]
 800e00c:	6878      	ldr	r0, [r7, #4]
 800e00e:	f001 fb05 	bl	800f61c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800e012:	697b      	ldr	r3, [r7, #20]
 800e014:	2204      	movs	r2, #4
 800e016:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800e01a:	e035      	b.n	800e088 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800e01c:	697b      	ldr	r3, [r7, #20]
 800e01e:	7b1b      	ldrb	r3, [r3, #12]
 800e020:	4619      	mov	r1, r3
 800e022:	6878      	ldr	r0, [r7, #4]
 800e024:	f001 fe04 	bl	800fc30 <USBH_LL_GetURBState>
 800e028:	4603      	mov	r3, r0
 800e02a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800e02c:	7cfb      	ldrb	r3, [r7, #19]
 800e02e:	2b01      	cmp	r3, #1
 800e030:	d129      	bne.n	800e086 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800e032:	697b      	ldr	r3, [r7, #20]
 800e034:	7b1b      	ldrb	r3, [r3, #12]
 800e036:	4619      	mov	r1, r3
 800e038:	6878      	ldr	r0, [r7, #4]
 800e03a:	f001 fd67 	bl	800fb0c <USBH_LL_GetLastXferSize>
 800e03e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800e040:	697b      	ldr	r3, [r7, #20]
 800e042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e044:	68fa      	ldr	r2, [r7, #12]
 800e046:	429a      	cmp	r2, r3
 800e048:	d016      	beq.n	800e078 <CDC_ProcessReception+0x9e>
 800e04a:	697b      	ldr	r3, [r7, #20]
 800e04c:	8b5b      	ldrh	r3, [r3, #26]
 800e04e:	461a      	mov	r2, r3
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	4293      	cmp	r3, r2
 800e054:	d910      	bls.n	800e078 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800e056:	697b      	ldr	r3, [r7, #20]
 800e058:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	1ad2      	subs	r2, r2, r3
 800e05e:	697b      	ldr	r3, [r7, #20]
 800e060:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800e062:	697b      	ldr	r3, [r7, #20]
 800e064:	6a1a      	ldr	r2, [r3, #32]
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	441a      	add	r2, r3
 800e06a:	697b      	ldr	r3, [r7, #20]
 800e06c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800e06e:	697b      	ldr	r3, [r7, #20]
 800e070:	2203      	movs	r2, #3
 800e072:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800e076:	e006      	b.n	800e086 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800e078:	697b      	ldr	r3, [r7, #20]
 800e07a:	2200      	movs	r2, #0
 800e07c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800e080:	6878      	ldr	r0, [r7, #4]
 800e082:	f000 f80f 	bl	800e0a4 <USBH_CDC_ReceiveCallback>
      break;
 800e086:	bf00      	nop
  }
}
 800e088:	bf00      	nop
 800e08a:	3718      	adds	r7, #24
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd80      	pop	{r7, pc}

0800e090 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800e090:	b480      	push	{r7}
 800e092:	b083      	sub	sp, #12
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800e098:	bf00      	nop
 800e09a:	370c      	adds	r7, #12
 800e09c:	46bd      	mov	sp, r7
 800e09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a2:	4770      	bx	lr

0800e0a4 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800e0a4:	b480      	push	{r7}
 800e0a6:	b083      	sub	sp, #12
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800e0ac:	bf00      	nop
 800e0ae:	370c      	adds	r7, #12
 800e0b0:	46bd      	mov	sp, r7
 800e0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b6:	4770      	bx	lr

0800e0b8 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800e0b8:	b480      	push	{r7}
 800e0ba:	b083      	sub	sp, #12
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800e0c0:	bf00      	nop
 800e0c2:	370c      	adds	r7, #12
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ca:	4770      	bx	lr

0800e0cc <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800e0cc:	b580      	push	{r7, lr}
 800e0ce:	b084      	sub	sp, #16
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	60f8      	str	r0, [r7, #12]
 800e0d4:	60b9      	str	r1, [r7, #8]
 800e0d6:	4613      	mov	r3, r2
 800e0d8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d101      	bne.n	800e0e4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800e0e0:	2302      	movs	r3, #2
 800e0e2:	e029      	b.n	800e138 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	79fa      	ldrb	r2, [r7, #7]
 800e0e8:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	2200      	movs	r2, #0
 800e0f0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800e0fc:	68f8      	ldr	r0, [r7, #12]
 800e0fe:	f000 f81f 	bl	800e140 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	2200      	movs	r2, #0
 800e106:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	2200      	movs	r2, #0
 800e10e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	2200      	movs	r2, #0
 800e116:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	2200      	movs	r2, #0
 800e11e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800e122:	68bb      	ldr	r3, [r7, #8]
 800e124:	2b00      	cmp	r3, #0
 800e126:	d003      	beq.n	800e130 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	68ba      	ldr	r2, [r7, #8]
 800e12c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800e130:	68f8      	ldr	r0, [r7, #12]
 800e132:	f001 fc37 	bl	800f9a4 <USBH_LL_Init>

  return USBH_OK;
 800e136:	2300      	movs	r3, #0
}
 800e138:	4618      	mov	r0, r3
 800e13a:	3710      	adds	r7, #16
 800e13c:	46bd      	mov	sp, r7
 800e13e:	bd80      	pop	{r7, pc}

0800e140 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800e140:	b480      	push	{r7}
 800e142:	b085      	sub	sp, #20
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800e148:	2300      	movs	r3, #0
 800e14a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800e14c:	2300      	movs	r3, #0
 800e14e:	60fb      	str	r3, [r7, #12]
 800e150:	e009      	b.n	800e166 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800e152:	687a      	ldr	r2, [r7, #4]
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	33e0      	adds	r3, #224	; 0xe0
 800e158:	009b      	lsls	r3, r3, #2
 800e15a:	4413      	add	r3, r2
 800e15c:	2200      	movs	r2, #0
 800e15e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	3301      	adds	r3, #1
 800e164:	60fb      	str	r3, [r7, #12]
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	2b0e      	cmp	r3, #14
 800e16a:	d9f2      	bls.n	800e152 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800e16c:	2300      	movs	r3, #0
 800e16e:	60fb      	str	r3, [r7, #12]
 800e170:	e009      	b.n	800e186 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800e172:	687a      	ldr	r2, [r7, #4]
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	4413      	add	r3, r2
 800e178:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e17c:	2200      	movs	r2, #0
 800e17e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	3301      	adds	r3, #1
 800e184:	60fb      	str	r3, [r7, #12]
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e18c:	d3f1      	bcc.n	800e172 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	2200      	movs	r2, #0
 800e192:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	2200      	movs	r2, #0
 800e198:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	2201      	movs	r2, #1
 800e19e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	2200      	movs	r2, #0
 800e1a4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	2201      	movs	r2, #1
 800e1ac:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	2240      	movs	r2, #64	; 0x40
 800e1b2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	2200      	movs	r2, #0
 800e1be:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	2201      	movs	r2, #1
 800e1c6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	2200      	movs	r2, #0
 800e1d6:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800e1da:	2300      	movs	r3, #0
}
 800e1dc:	4618      	mov	r0, r3
 800e1de:	3714      	adds	r7, #20
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e6:	4770      	bx	lr

0800e1e8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	b085      	sub	sp, #20
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
 800e1f0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d016      	beq.n	800e22a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800e202:	2b00      	cmp	r3, #0
 800e204:	d10e      	bne.n	800e224 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800e20c:	1c59      	adds	r1, r3, #1
 800e20e:	687a      	ldr	r2, [r7, #4]
 800e210:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800e214:	687a      	ldr	r2, [r7, #4]
 800e216:	33de      	adds	r3, #222	; 0xde
 800e218:	6839      	ldr	r1, [r7, #0]
 800e21a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800e21e:	2300      	movs	r3, #0
 800e220:	73fb      	strb	r3, [r7, #15]
 800e222:	e004      	b.n	800e22e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800e224:	2302      	movs	r3, #2
 800e226:	73fb      	strb	r3, [r7, #15]
 800e228:	e001      	b.n	800e22e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800e22a:	2302      	movs	r3, #2
 800e22c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e22e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e230:	4618      	mov	r0, r3
 800e232:	3714      	adds	r7, #20
 800e234:	46bd      	mov	sp, r7
 800e236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23a:	4770      	bx	lr

0800e23c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800e23c:	b480      	push	{r7}
 800e23e:	b085      	sub	sp, #20
 800e240:	af00      	add	r7, sp, #0
 800e242:	6078      	str	r0, [r7, #4]
 800e244:	460b      	mov	r3, r1
 800e246:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800e248:	2300      	movs	r3, #0
 800e24a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800e252:	78fa      	ldrb	r2, [r7, #3]
 800e254:	429a      	cmp	r2, r3
 800e256:	d204      	bcs.n	800e262 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	78fa      	ldrb	r2, [r7, #3]
 800e25c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800e260:	e001      	b.n	800e266 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800e262:	2302      	movs	r3, #2
 800e264:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e266:	7bfb      	ldrb	r3, [r7, #15]
}
 800e268:	4618      	mov	r0, r3
 800e26a:	3714      	adds	r7, #20
 800e26c:	46bd      	mov	sp, r7
 800e26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e272:	4770      	bx	lr

0800e274 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800e274:	b480      	push	{r7}
 800e276:	b087      	sub	sp, #28
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
 800e27c:	4608      	mov	r0, r1
 800e27e:	4611      	mov	r1, r2
 800e280:	461a      	mov	r2, r3
 800e282:	4603      	mov	r3, r0
 800e284:	70fb      	strb	r3, [r7, #3]
 800e286:	460b      	mov	r3, r1
 800e288:	70bb      	strb	r3, [r7, #2]
 800e28a:	4613      	mov	r3, r2
 800e28c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800e28e:	2300      	movs	r3, #0
 800e290:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800e292:	2300      	movs	r3, #0
 800e294:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800e29c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800e29e:	e025      	b.n	800e2ec <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800e2a0:	7dfb      	ldrb	r3, [r7, #23]
 800e2a2:	221a      	movs	r2, #26
 800e2a4:	fb02 f303 	mul.w	r3, r2, r3
 800e2a8:	3308      	adds	r3, #8
 800e2aa:	68fa      	ldr	r2, [r7, #12]
 800e2ac:	4413      	add	r3, r2
 800e2ae:	3302      	adds	r3, #2
 800e2b0:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800e2b2:	693b      	ldr	r3, [r7, #16]
 800e2b4:	795b      	ldrb	r3, [r3, #5]
 800e2b6:	78fa      	ldrb	r2, [r7, #3]
 800e2b8:	429a      	cmp	r2, r3
 800e2ba:	d002      	beq.n	800e2c2 <USBH_FindInterface+0x4e>
 800e2bc:	78fb      	ldrb	r3, [r7, #3]
 800e2be:	2bff      	cmp	r3, #255	; 0xff
 800e2c0:	d111      	bne.n	800e2e6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800e2c2:	693b      	ldr	r3, [r7, #16]
 800e2c4:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800e2c6:	78ba      	ldrb	r2, [r7, #2]
 800e2c8:	429a      	cmp	r2, r3
 800e2ca:	d002      	beq.n	800e2d2 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800e2cc:	78bb      	ldrb	r3, [r7, #2]
 800e2ce:	2bff      	cmp	r3, #255	; 0xff
 800e2d0:	d109      	bne.n	800e2e6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800e2d2:	693b      	ldr	r3, [r7, #16]
 800e2d4:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800e2d6:	787a      	ldrb	r2, [r7, #1]
 800e2d8:	429a      	cmp	r2, r3
 800e2da:	d002      	beq.n	800e2e2 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800e2dc:	787b      	ldrb	r3, [r7, #1]
 800e2de:	2bff      	cmp	r3, #255	; 0xff
 800e2e0:	d101      	bne.n	800e2e6 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800e2e2:	7dfb      	ldrb	r3, [r7, #23]
 800e2e4:	e006      	b.n	800e2f4 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800e2e6:	7dfb      	ldrb	r3, [r7, #23]
 800e2e8:	3301      	adds	r3, #1
 800e2ea:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800e2ec:	7dfb      	ldrb	r3, [r7, #23]
 800e2ee:	2b01      	cmp	r3, #1
 800e2f0:	d9d6      	bls.n	800e2a0 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800e2f2:	23ff      	movs	r3, #255	; 0xff
}
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	371c      	adds	r7, #28
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2fe:	4770      	bx	lr

0800e300 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b082      	sub	sp, #8
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f001 fb87 	bl	800fa1c <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800e30e:	2101      	movs	r1, #1
 800e310:	6878      	ldr	r0, [r7, #4]
 800e312:	f001 fca0 	bl	800fc56 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800e316:	2300      	movs	r3, #0
}
 800e318:	4618      	mov	r0, r3
 800e31a:	3708      	adds	r7, #8
 800e31c:	46bd      	mov	sp, r7
 800e31e:	bd80      	pop	{r7, pc}

0800e320 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800e320:	b580      	push	{r7, lr}
 800e322:	b088      	sub	sp, #32
 800e324:	af04      	add	r7, sp, #16
 800e326:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800e328:	2302      	movs	r3, #2
 800e32a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800e32c:	2300      	movs	r3, #0
 800e32e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800e336:	b2db      	uxtb	r3, r3
 800e338:	2b01      	cmp	r3, #1
 800e33a:	d102      	bne.n	800e342 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	2203      	movs	r2, #3
 800e340:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	781b      	ldrb	r3, [r3, #0]
 800e346:	b2db      	uxtb	r3, r3
 800e348:	2b0b      	cmp	r3, #11
 800e34a:	f200 81b3 	bhi.w	800e6b4 <USBH_Process+0x394>
 800e34e:	a201      	add	r2, pc, #4	; (adr r2, 800e354 <USBH_Process+0x34>)
 800e350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e354:	0800e385 	.word	0x0800e385
 800e358:	0800e3b7 	.word	0x0800e3b7
 800e35c:	0800e41f 	.word	0x0800e41f
 800e360:	0800e64f 	.word	0x0800e64f
 800e364:	0800e6b5 	.word	0x0800e6b5
 800e368:	0800e4c3 	.word	0x0800e4c3
 800e36c:	0800e5f5 	.word	0x0800e5f5
 800e370:	0800e4f9 	.word	0x0800e4f9
 800e374:	0800e519 	.word	0x0800e519
 800e378:	0800e539 	.word	0x0800e539
 800e37c:	0800e567 	.word	0x0800e567
 800e380:	0800e637 	.word	0x0800e637
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800e38a:	b2db      	uxtb	r3, r3
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	f000 8193 	beq.w	800e6b8 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	2201      	movs	r2, #1
 800e396:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800e398:	20c8      	movs	r0, #200	; 0xc8
 800e39a:	f001 fc9a 	bl	800fcd2 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800e39e:	6878      	ldr	r0, [r7, #4]
 800e3a0:	f001 fb99 	bl	800fad6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e3b4:	e180      	b.n	800e6b8 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800e3bc:	2b01      	cmp	r3, #1
 800e3be:	d107      	bne.n	800e3d0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	2202      	movs	r2, #2
 800e3cc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e3ce:	e182      	b.n	800e6d6 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800e3d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e3da:	d914      	bls.n	800e406 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800e3e2:	3301      	adds	r3, #1
 800e3e4:	b2da      	uxtb	r2, r3
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800e3f2:	2b03      	cmp	r3, #3
 800e3f4:	d903      	bls.n	800e3fe <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	220d      	movs	r2, #13
 800e3fa:	701a      	strb	r2, [r3, #0]
      break;
 800e3fc:	e16b      	b.n	800e6d6 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	2200      	movs	r2, #0
 800e402:	701a      	strb	r2, [r3, #0]
      break;
 800e404:	e167      	b.n	800e6d6 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800e40c:	f103 020a 	add.w	r2, r3, #10
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800e416:	200a      	movs	r0, #10
 800e418:	f001 fc5b 	bl	800fcd2 <USBH_Delay>
      break;
 800e41c:	e15b      	b.n	800e6d6 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e424:	2b00      	cmp	r3, #0
 800e426:	d005      	beq.n	800e434 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e42e:	2104      	movs	r1, #4
 800e430:	6878      	ldr	r0, [r7, #4]
 800e432:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800e434:	2064      	movs	r0, #100	; 0x64
 800e436:	f001 fc4c 	bl	800fcd2 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800e43a:	6878      	ldr	r0, [r7, #4]
 800e43c:	f001 fb24 	bl	800fa88 <USBH_LL_GetSpeed>
 800e440:	4603      	mov	r3, r0
 800e442:	461a      	mov	r2, r3
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	2205      	movs	r2, #5
 800e44e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800e450:	2100      	movs	r1, #0
 800e452:	6878      	ldr	r0, [r7, #4]
 800e454:	f001 f92f 	bl	800f6b6 <USBH_AllocPipe>
 800e458:	4603      	mov	r3, r0
 800e45a:	461a      	mov	r2, r3
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800e460:	2180      	movs	r1, #128	; 0x80
 800e462:	6878      	ldr	r0, [r7, #4]
 800e464:	f001 f927 	bl	800f6b6 <USBH_AllocPipe>
 800e468:	4603      	mov	r3, r0
 800e46a:	461a      	mov	r2, r3
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	7919      	ldrb	r1, [r3, #4]
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800e480:	687a      	ldr	r2, [r7, #4]
 800e482:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800e484:	b292      	uxth	r2, r2
 800e486:	9202      	str	r2, [sp, #8]
 800e488:	2200      	movs	r2, #0
 800e48a:	9201      	str	r2, [sp, #4]
 800e48c:	9300      	str	r3, [sp, #0]
 800e48e:	4603      	mov	r3, r0
 800e490:	2280      	movs	r2, #128	; 0x80
 800e492:	6878      	ldr	r0, [r7, #4]
 800e494:	f001 f8e0 	bl	800f658 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	7959      	ldrb	r1, [r3, #5]
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800e4a8:	687a      	ldr	r2, [r7, #4]
 800e4aa:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800e4ac:	b292      	uxth	r2, r2
 800e4ae:	9202      	str	r2, [sp, #8]
 800e4b0:	2200      	movs	r2, #0
 800e4b2:	9201      	str	r2, [sp, #4]
 800e4b4:	9300      	str	r3, [sp, #0]
 800e4b6:	4603      	mov	r3, r0
 800e4b8:	2200      	movs	r2, #0
 800e4ba:	6878      	ldr	r0, [r7, #4]
 800e4bc:	f001 f8cc 	bl	800f658 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e4c0:	e109      	b.n	800e6d6 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800e4c2:	6878      	ldr	r0, [r7, #4]
 800e4c4:	f000 f90c 	bl	800e6e0 <USBH_HandleEnum>
 800e4c8:	4603      	mov	r3, r0
 800e4ca:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800e4cc:	7bbb      	ldrb	r3, [r7, #14]
 800e4ce:	b2db      	uxtb	r3, r3
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	f040 80f3 	bne.w	800e6bc <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	2200      	movs	r2, #0
 800e4da:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800e4e4:	2b01      	cmp	r3, #1
 800e4e6:	d103      	bne.n	800e4f0 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	2208      	movs	r2, #8
 800e4ec:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e4ee:	e0e5      	b.n	800e6bc <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	2207      	movs	r2, #7
 800e4f4:	701a      	strb	r2, [r3, #0]
      break;
 800e4f6:	e0e1      	b.n	800e6bc <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	f000 80de 	beq.w	800e6c0 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e50a:	2101      	movs	r1, #1
 800e50c:	6878      	ldr	r0, [r7, #4]
 800e50e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	2208      	movs	r2, #8
 800e514:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800e516:	e0d3      	b.n	800e6c0 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800e51e:	b29b      	uxth	r3, r3
 800e520:	4619      	mov	r1, r3
 800e522:	6878      	ldr	r0, [r7, #4]
 800e524:	f000 fc20 	bl	800ed68 <USBH_SetCfg>
 800e528:	4603      	mov	r3, r0
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	f040 80ca 	bne.w	800e6c4 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	2209      	movs	r2, #9
 800e534:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e536:	e0c5      	b.n	800e6c4 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800e53e:	f003 0320 	and.w	r3, r3, #32
 800e542:	2b00      	cmp	r3, #0
 800e544:	d00b      	beq.n	800e55e <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800e546:	2101      	movs	r1, #1
 800e548:	6878      	ldr	r0, [r7, #4]
 800e54a:	f000 fc30 	bl	800edae <USBH_SetFeature>
 800e54e:	4603      	mov	r3, r0
 800e550:	2b00      	cmp	r3, #0
 800e552:	f040 80b9 	bne.w	800e6c8 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	220a      	movs	r2, #10
 800e55a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e55c:	e0b4      	b.n	800e6c8 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	220a      	movs	r2, #10
 800e562:	701a      	strb	r2, [r3, #0]
      break;
 800e564:	e0b0      	b.n	800e6c8 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	f000 80ad 	beq.w	800e6cc <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	2200      	movs	r2, #0
 800e576:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800e57a:	2300      	movs	r3, #0
 800e57c:	73fb      	strb	r3, [r7, #15]
 800e57e:	e016      	b.n	800e5ae <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800e580:	7bfa      	ldrb	r2, [r7, #15]
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	32de      	adds	r2, #222	; 0xde
 800e586:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e58a:	791a      	ldrb	r2, [r3, #4]
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800e592:	429a      	cmp	r2, r3
 800e594:	d108      	bne.n	800e5a8 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800e596:	7bfa      	ldrb	r2, [r7, #15]
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	32de      	adds	r2, #222	; 0xde
 800e59c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800e5a6:	e005      	b.n	800e5b4 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800e5a8:	7bfb      	ldrb	r3, [r7, #15]
 800e5aa:	3301      	adds	r3, #1
 800e5ac:	73fb      	strb	r3, [r7, #15]
 800e5ae:	7bfb      	ldrb	r3, [r7, #15]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d0e5      	beq.n	800e580 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d016      	beq.n	800e5ec <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e5c4:	689b      	ldr	r3, [r3, #8]
 800e5c6:	6878      	ldr	r0, [r7, #4]
 800e5c8:	4798      	blx	r3
 800e5ca:	4603      	mov	r3, r0
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d109      	bne.n	800e5e4 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	2206      	movs	r2, #6
 800e5d4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e5dc:	2103      	movs	r1, #3
 800e5de:	6878      	ldr	r0, [r7, #4]
 800e5e0:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e5e2:	e073      	b.n	800e6cc <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	220d      	movs	r2, #13
 800e5e8:	701a      	strb	r2, [r3, #0]
      break;
 800e5ea:	e06f      	b.n	800e6cc <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	220d      	movs	r2, #13
 800e5f0:	701a      	strb	r2, [r3, #0]
      break;
 800e5f2:	e06b      	b.n	800e6cc <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d017      	beq.n	800e62e <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e604:	691b      	ldr	r3, [r3, #16]
 800e606:	6878      	ldr	r0, [r7, #4]
 800e608:	4798      	blx	r3
 800e60a:	4603      	mov	r3, r0
 800e60c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800e60e:	7bbb      	ldrb	r3, [r7, #14]
 800e610:	b2db      	uxtb	r3, r3
 800e612:	2b00      	cmp	r3, #0
 800e614:	d103      	bne.n	800e61e <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	220b      	movs	r2, #11
 800e61a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e61c:	e058      	b.n	800e6d0 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 800e61e:	7bbb      	ldrb	r3, [r7, #14]
 800e620:	b2db      	uxtb	r3, r3
 800e622:	2b02      	cmp	r3, #2
 800e624:	d154      	bne.n	800e6d0 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	220d      	movs	r2, #13
 800e62a:	701a      	strb	r2, [r3, #0]
      break;
 800e62c:	e050      	b.n	800e6d0 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	220d      	movs	r2, #13
 800e632:	701a      	strb	r2, [r3, #0]
      break;
 800e634:	e04c      	b.n	800e6d0 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d049      	beq.n	800e6d4 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e646:	695b      	ldr	r3, [r3, #20]
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	4798      	blx	r3
      }
      break;
 800e64c:	e042      	b.n	800e6d4 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	2200      	movs	r2, #0
 800e652:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800e656:	6878      	ldr	r0, [r7, #4]
 800e658:	f7ff fd72 	bl	800e140 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e662:	2b00      	cmp	r3, #0
 800e664:	d009      	beq.n	800e67a <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e66c:	68db      	ldr	r3, [r3, #12]
 800e66e:	6878      	ldr	r0, [r7, #4]
 800e670:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	2200      	movs	r2, #0
 800e676:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e680:	2b00      	cmp	r3, #0
 800e682:	d005      	beq.n	800e690 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e68a:	2105      	movs	r1, #5
 800e68c:	6878      	ldr	r0, [r7, #4]
 800e68e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800e696:	b2db      	uxtb	r3, r3
 800e698:	2b01      	cmp	r3, #1
 800e69a:	d107      	bne.n	800e6ac <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	2200      	movs	r2, #0
 800e6a0:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800e6a4:	6878      	ldr	r0, [r7, #4]
 800e6a6:	f7ff fe2b 	bl	800e300 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800e6aa:	e014      	b.n	800e6d6 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800e6ac:	6878      	ldr	r0, [r7, #4]
 800e6ae:	f001 f9b5 	bl	800fa1c <USBH_LL_Start>
      break;
 800e6b2:	e010      	b.n	800e6d6 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 800e6b4:	bf00      	nop
 800e6b6:	e00e      	b.n	800e6d6 <USBH_Process+0x3b6>
      break;
 800e6b8:	bf00      	nop
 800e6ba:	e00c      	b.n	800e6d6 <USBH_Process+0x3b6>
      break;
 800e6bc:	bf00      	nop
 800e6be:	e00a      	b.n	800e6d6 <USBH_Process+0x3b6>
    break;
 800e6c0:	bf00      	nop
 800e6c2:	e008      	b.n	800e6d6 <USBH_Process+0x3b6>
      break;
 800e6c4:	bf00      	nop
 800e6c6:	e006      	b.n	800e6d6 <USBH_Process+0x3b6>
      break;
 800e6c8:	bf00      	nop
 800e6ca:	e004      	b.n	800e6d6 <USBH_Process+0x3b6>
      break;
 800e6cc:	bf00      	nop
 800e6ce:	e002      	b.n	800e6d6 <USBH_Process+0x3b6>
      break;
 800e6d0:	bf00      	nop
 800e6d2:	e000      	b.n	800e6d6 <USBH_Process+0x3b6>
      break;
 800e6d4:	bf00      	nop
  }
  return USBH_OK;
 800e6d6:	2300      	movs	r3, #0
}
 800e6d8:	4618      	mov	r0, r3
 800e6da:	3710      	adds	r7, #16
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	bd80      	pop	{r7, pc}

0800e6e0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800e6e0:	b580      	push	{r7, lr}
 800e6e2:	b088      	sub	sp, #32
 800e6e4:	af04      	add	r7, sp, #16
 800e6e6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800e6e8:	2301      	movs	r3, #1
 800e6ea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800e6ec:	2301      	movs	r3, #1
 800e6ee:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	785b      	ldrb	r3, [r3, #1]
 800e6f4:	2b07      	cmp	r3, #7
 800e6f6:	f200 81c1 	bhi.w	800ea7c <USBH_HandleEnum+0x39c>
 800e6fa:	a201      	add	r2, pc, #4	; (adr r2, 800e700 <USBH_HandleEnum+0x20>)
 800e6fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e700:	0800e721 	.word	0x0800e721
 800e704:	0800e7df 	.word	0x0800e7df
 800e708:	0800e849 	.word	0x0800e849
 800e70c:	0800e8d7 	.word	0x0800e8d7
 800e710:	0800e941 	.word	0x0800e941
 800e714:	0800e9b1 	.word	0x0800e9b1
 800e718:	0800e9f7 	.word	0x0800e9f7
 800e71c:	0800ea3d 	.word	0x0800ea3d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800e720:	2108      	movs	r1, #8
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f000 fa50 	bl	800ebc8 <USBH_Get_DevDesc>
 800e728:	4603      	mov	r3, r0
 800e72a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e72c:	7bbb      	ldrb	r3, [r7, #14]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d130      	bne.n	800e794 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	2201      	movs	r2, #1
 800e740:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	7919      	ldrb	r1, [r3, #4]
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e752:	687a      	ldr	r2, [r7, #4]
 800e754:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800e756:	b292      	uxth	r2, r2
 800e758:	9202      	str	r2, [sp, #8]
 800e75a:	2200      	movs	r2, #0
 800e75c:	9201      	str	r2, [sp, #4]
 800e75e:	9300      	str	r3, [sp, #0]
 800e760:	4603      	mov	r3, r0
 800e762:	2280      	movs	r2, #128	; 0x80
 800e764:	6878      	ldr	r0, [r7, #4]
 800e766:	f000 ff77 	bl	800f658 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	7959      	ldrb	r1, [r3, #5]
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e77a:	687a      	ldr	r2, [r7, #4]
 800e77c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e77e:	b292      	uxth	r2, r2
 800e780:	9202      	str	r2, [sp, #8]
 800e782:	2200      	movs	r2, #0
 800e784:	9201      	str	r2, [sp, #4]
 800e786:	9300      	str	r3, [sp, #0]
 800e788:	4603      	mov	r3, r0
 800e78a:	2200      	movs	r2, #0
 800e78c:	6878      	ldr	r0, [r7, #4]
 800e78e:	f000 ff63 	bl	800f658 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800e792:	e175      	b.n	800ea80 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e794:	7bbb      	ldrb	r3, [r7, #14]
 800e796:	2b03      	cmp	r3, #3
 800e798:	f040 8172 	bne.w	800ea80 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e7a2:	3301      	adds	r3, #1
 800e7a4:	b2da      	uxtb	r2, r3
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e7b2:	2b03      	cmp	r3, #3
 800e7b4:	d903      	bls.n	800e7be <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	220d      	movs	r2, #13
 800e7ba:	701a      	strb	r2, [r3, #0]
      break;
 800e7bc:	e160      	b.n	800ea80 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	795b      	ldrb	r3, [r3, #5]
 800e7c2:	4619      	mov	r1, r3
 800e7c4:	6878      	ldr	r0, [r7, #4]
 800e7c6:	f000 ff97 	bl	800f6f8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	791b      	ldrb	r3, [r3, #4]
 800e7ce:	4619      	mov	r1, r3
 800e7d0:	6878      	ldr	r0, [r7, #4]
 800e7d2:	f000 ff91 	bl	800f6f8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	2200      	movs	r2, #0
 800e7da:	701a      	strb	r2, [r3, #0]
      break;
 800e7dc:	e150      	b.n	800ea80 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800e7de:	2112      	movs	r1, #18
 800e7e0:	6878      	ldr	r0, [r7, #4]
 800e7e2:	f000 f9f1 	bl	800ebc8 <USBH_Get_DevDesc>
 800e7e6:	4603      	mov	r3, r0
 800e7e8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e7ea:	7bbb      	ldrb	r3, [r7, #14]
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d103      	bne.n	800e7f8 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	2202      	movs	r2, #2
 800e7f4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e7f6:	e145      	b.n	800ea84 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e7f8:	7bbb      	ldrb	r3, [r7, #14]
 800e7fa:	2b03      	cmp	r3, #3
 800e7fc:	f040 8142 	bne.w	800ea84 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e806:	3301      	adds	r3, #1
 800e808:	b2da      	uxtb	r2, r3
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e816:	2b03      	cmp	r3, #3
 800e818:	d903      	bls.n	800e822 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	220d      	movs	r2, #13
 800e81e:	701a      	strb	r2, [r3, #0]
      break;
 800e820:	e130      	b.n	800ea84 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	795b      	ldrb	r3, [r3, #5]
 800e826:	4619      	mov	r1, r3
 800e828:	6878      	ldr	r0, [r7, #4]
 800e82a:	f000 ff65 	bl	800f6f8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	791b      	ldrb	r3, [r3, #4]
 800e832:	4619      	mov	r1, r3
 800e834:	6878      	ldr	r0, [r7, #4]
 800e836:	f000 ff5f 	bl	800f6f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	2200      	movs	r2, #0
 800e83e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	2200      	movs	r2, #0
 800e844:	701a      	strb	r2, [r3, #0]
      break;
 800e846:	e11d      	b.n	800ea84 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800e848:	2101      	movs	r1, #1
 800e84a:	6878      	ldr	r0, [r7, #4]
 800e84c:	f000 fa68 	bl	800ed20 <USBH_SetAddress>
 800e850:	4603      	mov	r3, r0
 800e852:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e854:	7bbb      	ldrb	r3, [r7, #14]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d132      	bne.n	800e8c0 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800e85a:	2002      	movs	r0, #2
 800e85c:	f001 fa39 	bl	800fcd2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	2201      	movs	r2, #1
 800e864:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	2203      	movs	r2, #3
 800e86c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	7919      	ldrb	r1, [r3, #4]
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e87e:	687a      	ldr	r2, [r7, #4]
 800e880:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e882:	b292      	uxth	r2, r2
 800e884:	9202      	str	r2, [sp, #8]
 800e886:	2200      	movs	r2, #0
 800e888:	9201      	str	r2, [sp, #4]
 800e88a:	9300      	str	r3, [sp, #0]
 800e88c:	4603      	mov	r3, r0
 800e88e:	2280      	movs	r2, #128	; 0x80
 800e890:	6878      	ldr	r0, [r7, #4]
 800e892:	f000 fee1 	bl	800f658 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	7959      	ldrb	r1, [r3, #5]
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e8a6:	687a      	ldr	r2, [r7, #4]
 800e8a8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e8aa:	b292      	uxth	r2, r2
 800e8ac:	9202      	str	r2, [sp, #8]
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	9201      	str	r2, [sp, #4]
 800e8b2:	9300      	str	r3, [sp, #0]
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	2200      	movs	r2, #0
 800e8b8:	6878      	ldr	r0, [r7, #4]
 800e8ba:	f000 fecd 	bl	800f658 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800e8be:	e0e3      	b.n	800ea88 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e8c0:	7bbb      	ldrb	r3, [r7, #14]
 800e8c2:	2b03      	cmp	r3, #3
 800e8c4:	f040 80e0 	bne.w	800ea88 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	220d      	movs	r2, #13
 800e8cc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	705a      	strb	r2, [r3, #1]
      break;
 800e8d4:	e0d8      	b.n	800ea88 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800e8d6:	2109      	movs	r1, #9
 800e8d8:	6878      	ldr	r0, [r7, #4]
 800e8da:	f000 f99d 	bl	800ec18 <USBH_Get_CfgDesc>
 800e8de:	4603      	mov	r3, r0
 800e8e0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e8e2:	7bbb      	ldrb	r3, [r7, #14]
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d103      	bne.n	800e8f0 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2204      	movs	r2, #4
 800e8ec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e8ee:	e0cd      	b.n	800ea8c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e8f0:	7bbb      	ldrb	r3, [r7, #14]
 800e8f2:	2b03      	cmp	r3, #3
 800e8f4:	f040 80ca 	bne.w	800ea8c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e8fe:	3301      	adds	r3, #1
 800e900:	b2da      	uxtb	r2, r3
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e90e:	2b03      	cmp	r3, #3
 800e910:	d903      	bls.n	800e91a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	220d      	movs	r2, #13
 800e916:	701a      	strb	r2, [r3, #0]
      break;
 800e918:	e0b8      	b.n	800ea8c <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	795b      	ldrb	r3, [r3, #5]
 800e91e:	4619      	mov	r1, r3
 800e920:	6878      	ldr	r0, [r7, #4]
 800e922:	f000 fee9 	bl	800f6f8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	791b      	ldrb	r3, [r3, #4]
 800e92a:	4619      	mov	r1, r3
 800e92c:	6878      	ldr	r0, [r7, #4]
 800e92e:	f000 fee3 	bl	800f6f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2200      	movs	r2, #0
 800e936:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	2200      	movs	r2, #0
 800e93c:	701a      	strb	r2, [r3, #0]
      break;
 800e93e:	e0a5      	b.n	800ea8c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800e946:	4619      	mov	r1, r3
 800e948:	6878      	ldr	r0, [r7, #4]
 800e94a:	f000 f965 	bl	800ec18 <USBH_Get_CfgDesc>
 800e94e:	4603      	mov	r3, r0
 800e950:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e952:	7bbb      	ldrb	r3, [r7, #14]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d103      	bne.n	800e960 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	2205      	movs	r2, #5
 800e95c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e95e:	e097      	b.n	800ea90 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e960:	7bbb      	ldrb	r3, [r7, #14]
 800e962:	2b03      	cmp	r3, #3
 800e964:	f040 8094 	bne.w	800ea90 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e96e:	3301      	adds	r3, #1
 800e970:	b2da      	uxtb	r2, r3
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e97e:	2b03      	cmp	r3, #3
 800e980:	d903      	bls.n	800e98a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	220d      	movs	r2, #13
 800e986:	701a      	strb	r2, [r3, #0]
      break;
 800e988:	e082      	b.n	800ea90 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	795b      	ldrb	r3, [r3, #5]
 800e98e:	4619      	mov	r1, r3
 800e990:	6878      	ldr	r0, [r7, #4]
 800e992:	f000 feb1 	bl	800f6f8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	791b      	ldrb	r3, [r3, #4]
 800e99a:	4619      	mov	r1, r3
 800e99c:	6878      	ldr	r0, [r7, #4]
 800e99e:	f000 feab 	bl	800f6f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	701a      	strb	r2, [r3, #0]
      break;
 800e9ae:	e06f      	b.n	800ea90 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d019      	beq.n	800e9ee <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e9c6:	23ff      	movs	r3, #255	; 0xff
 800e9c8:	6878      	ldr	r0, [r7, #4]
 800e9ca:	f000 f949 	bl	800ec60 <USBH_Get_StringDesc>
 800e9ce:	4603      	mov	r3, r0
 800e9d0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e9d2:	7bbb      	ldrb	r3, [r7, #14]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d103      	bne.n	800e9e0 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2206      	movs	r2, #6
 800e9dc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e9de:	e059      	b.n	800ea94 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e9e0:	7bbb      	ldrb	r3, [r7, #14]
 800e9e2:	2b03      	cmp	r3, #3
 800e9e4:	d156      	bne.n	800ea94 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	2206      	movs	r2, #6
 800e9ea:	705a      	strb	r2, [r3, #1]
      break;
 800e9ec:	e052      	b.n	800ea94 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2206      	movs	r2, #6
 800e9f2:	705a      	strb	r2, [r3, #1]
      break;
 800e9f4:	e04e      	b.n	800ea94 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d019      	beq.n	800ea34 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800ea0c:	23ff      	movs	r3, #255	; 0xff
 800ea0e:	6878      	ldr	r0, [r7, #4]
 800ea10:	f000 f926 	bl	800ec60 <USBH_Get_StringDesc>
 800ea14:	4603      	mov	r3, r0
 800ea16:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ea18:	7bbb      	ldrb	r3, [r7, #14]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d103      	bne.n	800ea26 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	2207      	movs	r2, #7
 800ea22:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800ea24:	e038      	b.n	800ea98 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ea26:	7bbb      	ldrb	r3, [r7, #14]
 800ea28:	2b03      	cmp	r3, #3
 800ea2a:	d135      	bne.n	800ea98 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	2207      	movs	r2, #7
 800ea30:	705a      	strb	r2, [r3, #1]
      break;
 800ea32:	e031      	b.n	800ea98 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	2207      	movs	r2, #7
 800ea38:	705a      	strb	r2, [r3, #1]
      break;
 800ea3a:	e02d      	b.n	800ea98 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d017      	beq.n	800ea76 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800ea52:	23ff      	movs	r3, #255	; 0xff
 800ea54:	6878      	ldr	r0, [r7, #4]
 800ea56:	f000 f903 	bl	800ec60 <USBH_Get_StringDesc>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ea5e:	7bbb      	ldrb	r3, [r7, #14]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d102      	bne.n	800ea6a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800ea64:	2300      	movs	r3, #0
 800ea66:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800ea68:	e018      	b.n	800ea9c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ea6a:	7bbb      	ldrb	r3, [r7, #14]
 800ea6c:	2b03      	cmp	r3, #3
 800ea6e:	d115      	bne.n	800ea9c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800ea70:	2300      	movs	r3, #0
 800ea72:	73fb      	strb	r3, [r7, #15]
      break;
 800ea74:	e012      	b.n	800ea9c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800ea76:	2300      	movs	r3, #0
 800ea78:	73fb      	strb	r3, [r7, #15]
      break;
 800ea7a:	e00f      	b.n	800ea9c <USBH_HandleEnum+0x3bc>

    default:
      break;
 800ea7c:	bf00      	nop
 800ea7e:	e00e      	b.n	800ea9e <USBH_HandleEnum+0x3be>
      break;
 800ea80:	bf00      	nop
 800ea82:	e00c      	b.n	800ea9e <USBH_HandleEnum+0x3be>
      break;
 800ea84:	bf00      	nop
 800ea86:	e00a      	b.n	800ea9e <USBH_HandleEnum+0x3be>
      break;
 800ea88:	bf00      	nop
 800ea8a:	e008      	b.n	800ea9e <USBH_HandleEnum+0x3be>
      break;
 800ea8c:	bf00      	nop
 800ea8e:	e006      	b.n	800ea9e <USBH_HandleEnum+0x3be>
      break;
 800ea90:	bf00      	nop
 800ea92:	e004      	b.n	800ea9e <USBH_HandleEnum+0x3be>
      break;
 800ea94:	bf00      	nop
 800ea96:	e002      	b.n	800ea9e <USBH_HandleEnum+0x3be>
      break;
 800ea98:	bf00      	nop
 800ea9a:	e000      	b.n	800ea9e <USBH_HandleEnum+0x3be>
      break;
 800ea9c:	bf00      	nop
  }
  return Status;
 800ea9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800eaa0:	4618      	mov	r0, r3
 800eaa2:	3710      	adds	r7, #16
 800eaa4:	46bd      	mov	sp, r7
 800eaa6:	bd80      	pop	{r7, pc}

0800eaa8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800eaa8:	b480      	push	{r7}
 800eaaa:	b083      	sub	sp, #12
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
 800eab0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	683a      	ldr	r2, [r7, #0]
 800eab6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800eaba:	bf00      	nop
 800eabc:	370c      	adds	r7, #12
 800eabe:	46bd      	mov	sp, r7
 800eac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac4:	4770      	bx	lr

0800eac6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800eac6:	b580      	push	{r7, lr}
 800eac8:	b082      	sub	sp, #8
 800eaca:	af00      	add	r7, sp, #0
 800eacc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ead4:	1c5a      	adds	r2, r3, #1
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800eadc:	6878      	ldr	r0, [r7, #4]
 800eade:	f000 f804 	bl	800eaea <USBH_HandleSof>
}
 800eae2:	bf00      	nop
 800eae4:	3708      	adds	r7, #8
 800eae6:	46bd      	mov	sp, r7
 800eae8:	bd80      	pop	{r7, pc}

0800eaea <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800eaea:	b580      	push	{r7, lr}
 800eaec:	b082      	sub	sp, #8
 800eaee:	af00      	add	r7, sp, #0
 800eaf0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	781b      	ldrb	r3, [r3, #0]
 800eaf6:	b2db      	uxtb	r3, r3
 800eaf8:	2b0b      	cmp	r3, #11
 800eafa:	d10a      	bne.n	800eb12 <USBH_HandleSof+0x28>
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d005      	beq.n	800eb12 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800eb0c:	699b      	ldr	r3, [r3, #24]
 800eb0e:	6878      	ldr	r0, [r7, #4]
 800eb10:	4798      	blx	r3
  }
}
 800eb12:	bf00      	nop
 800eb14:	3708      	adds	r7, #8
 800eb16:	46bd      	mov	sp, r7
 800eb18:	bd80      	pop	{r7, pc}

0800eb1a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800eb1a:	b480      	push	{r7}
 800eb1c:	b083      	sub	sp, #12
 800eb1e:	af00      	add	r7, sp, #0
 800eb20:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	2201      	movs	r2, #1
 800eb26:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800eb2a:	bf00      	nop
}
 800eb2c:	370c      	adds	r7, #12
 800eb2e:	46bd      	mov	sp, r7
 800eb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb34:	4770      	bx	lr

0800eb36 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800eb36:	b480      	push	{r7}
 800eb38:	b083      	sub	sp, #12
 800eb3a:	af00      	add	r7, sp, #0
 800eb3c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	2200      	movs	r2, #0
 800eb42:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800eb46:	bf00      	nop
}
 800eb48:	370c      	adds	r7, #12
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb50:	4770      	bx	lr

0800eb52 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800eb52:	b480      	push	{r7}
 800eb54:	b083      	sub	sp, #12
 800eb56:	af00      	add	r7, sp, #0
 800eb58:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	2201      	movs	r2, #1
 800eb5e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	2200      	movs	r2, #0
 800eb66:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800eb72:	2300      	movs	r3, #0
}
 800eb74:	4618      	mov	r0, r3
 800eb76:	370c      	adds	r7, #12
 800eb78:	46bd      	mov	sp, r7
 800eb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb7e:	4770      	bx	lr

0800eb80 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b082      	sub	sp, #8
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2201      	movs	r2, #1
 800eb8c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	2200      	movs	r2, #0
 800eb94:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800eba0:	6878      	ldr	r0, [r7, #4]
 800eba2:	f000 ff56 	bl	800fa52 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	791b      	ldrb	r3, [r3, #4]
 800ebaa:	4619      	mov	r1, r3
 800ebac:	6878      	ldr	r0, [r7, #4]
 800ebae:	f000 fda3 	bl	800f6f8 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	795b      	ldrb	r3, [r3, #5]
 800ebb6:	4619      	mov	r1, r3
 800ebb8:	6878      	ldr	r0, [r7, #4]
 800ebba:	f000 fd9d 	bl	800f6f8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800ebbe:	2300      	movs	r3, #0
}
 800ebc0:	4618      	mov	r0, r3
 800ebc2:	3708      	adds	r7, #8
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	bd80      	pop	{r7, pc}

0800ebc8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b086      	sub	sp, #24
 800ebcc:	af02      	add	r7, sp, #8
 800ebce:	6078      	str	r0, [r7, #4]
 800ebd0:	460b      	mov	r3, r1
 800ebd2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800ebda:	78fb      	ldrb	r3, [r7, #3]
 800ebdc:	b29b      	uxth	r3, r3
 800ebde:	9300      	str	r3, [sp, #0]
 800ebe0:	4613      	mov	r3, r2
 800ebe2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ebe6:	2100      	movs	r1, #0
 800ebe8:	6878      	ldr	r0, [r7, #4]
 800ebea:	f000 f864 	bl	800ecb6 <USBH_GetDescriptor>
 800ebee:	4603      	mov	r3, r0
 800ebf0:	73fb      	strb	r3, [r7, #15]
 800ebf2:	7bfb      	ldrb	r3, [r7, #15]
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d10a      	bne.n	800ec0e <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f203 3026 	addw	r0, r3, #806	; 0x326
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ec04:	78fa      	ldrb	r2, [r7, #3]
 800ec06:	b292      	uxth	r2, r2
 800ec08:	4619      	mov	r1, r3
 800ec0a:	f000 f918 	bl	800ee3e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800ec0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec10:	4618      	mov	r0, r3
 800ec12:	3710      	adds	r7, #16
 800ec14:	46bd      	mov	sp, r7
 800ec16:	bd80      	pop	{r7, pc}

0800ec18 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b086      	sub	sp, #24
 800ec1c:	af02      	add	r7, sp, #8
 800ec1e:	6078      	str	r0, [r7, #4]
 800ec20:	460b      	mov	r3, r1
 800ec22:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	331c      	adds	r3, #28
 800ec28:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800ec2a:	887b      	ldrh	r3, [r7, #2]
 800ec2c:	9300      	str	r3, [sp, #0]
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ec34:	2100      	movs	r1, #0
 800ec36:	6878      	ldr	r0, [r7, #4]
 800ec38:	f000 f83d 	bl	800ecb6 <USBH_GetDescriptor>
 800ec3c:	4603      	mov	r3, r0
 800ec3e:	72fb      	strb	r3, [r7, #11]
 800ec40:	7afb      	ldrb	r3, [r7, #11]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d107      	bne.n	800ec56 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800ec4c:	887a      	ldrh	r2, [r7, #2]
 800ec4e:	68f9      	ldr	r1, [r7, #12]
 800ec50:	4618      	mov	r0, r3
 800ec52:	f000 f964 	bl	800ef1e <USBH_ParseCfgDesc>
  }

  return status;
 800ec56:	7afb      	ldrb	r3, [r7, #11]
}
 800ec58:	4618      	mov	r0, r3
 800ec5a:	3710      	adds	r7, #16
 800ec5c:	46bd      	mov	sp, r7
 800ec5e:	bd80      	pop	{r7, pc}

0800ec60 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800ec60:	b580      	push	{r7, lr}
 800ec62:	b088      	sub	sp, #32
 800ec64:	af02      	add	r7, sp, #8
 800ec66:	60f8      	str	r0, [r7, #12]
 800ec68:	607a      	str	r2, [r7, #4]
 800ec6a:	461a      	mov	r2, r3
 800ec6c:	460b      	mov	r3, r1
 800ec6e:	72fb      	strb	r3, [r7, #11]
 800ec70:	4613      	mov	r3, r2
 800ec72:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800ec74:	7afb      	ldrb	r3, [r7, #11]
 800ec76:	b29b      	uxth	r3, r3
 800ec78:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800ec7c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800ec84:	893b      	ldrh	r3, [r7, #8]
 800ec86:	9300      	str	r3, [sp, #0]
 800ec88:	460b      	mov	r3, r1
 800ec8a:	2100      	movs	r1, #0
 800ec8c:	68f8      	ldr	r0, [r7, #12]
 800ec8e:	f000 f812 	bl	800ecb6 <USBH_GetDescriptor>
 800ec92:	4603      	mov	r3, r0
 800ec94:	75fb      	strb	r3, [r7, #23]
 800ec96:	7dfb      	ldrb	r3, [r7, #23]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d107      	bne.n	800ecac <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800eca2:	893a      	ldrh	r2, [r7, #8]
 800eca4:	6879      	ldr	r1, [r7, #4]
 800eca6:	4618      	mov	r0, r3
 800eca8:	f000 fa37 	bl	800f11a <USBH_ParseStringDesc>
  }

  return status;
 800ecac:	7dfb      	ldrb	r3, [r7, #23]
}
 800ecae:	4618      	mov	r0, r3
 800ecb0:	3718      	adds	r7, #24
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	bd80      	pop	{r7, pc}

0800ecb6 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800ecb6:	b580      	push	{r7, lr}
 800ecb8:	b084      	sub	sp, #16
 800ecba:	af00      	add	r7, sp, #0
 800ecbc:	60f8      	str	r0, [r7, #12]
 800ecbe:	607b      	str	r3, [r7, #4]
 800ecc0:	460b      	mov	r3, r1
 800ecc2:	72fb      	strb	r3, [r7, #11]
 800ecc4:	4613      	mov	r3, r2
 800ecc6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	789b      	ldrb	r3, [r3, #2]
 800eccc:	2b01      	cmp	r3, #1
 800ecce:	d11c      	bne.n	800ed0a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800ecd0:	7afb      	ldrb	r3, [r7, #11]
 800ecd2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ecd6:	b2da      	uxtb	r2, r3
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	2206      	movs	r2, #6
 800ece0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	893a      	ldrh	r2, [r7, #8]
 800ece6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800ece8:	893b      	ldrh	r3, [r7, #8]
 800ecea:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ecee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ecf2:	d104      	bne.n	800ecfe <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	f240 4209 	movw	r2, #1033	; 0x409
 800ecfa:	829a      	strh	r2, [r3, #20]
 800ecfc:	e002      	b.n	800ed04 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	2200      	movs	r2, #0
 800ed02:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	8b3a      	ldrh	r2, [r7, #24]
 800ed08:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800ed0a:	8b3b      	ldrh	r3, [r7, #24]
 800ed0c:	461a      	mov	r2, r3
 800ed0e:	6879      	ldr	r1, [r7, #4]
 800ed10:	68f8      	ldr	r0, [r7, #12]
 800ed12:	f000 fa50 	bl	800f1b6 <USBH_CtlReq>
 800ed16:	4603      	mov	r3, r0
}
 800ed18:	4618      	mov	r0, r3
 800ed1a:	3710      	adds	r7, #16
 800ed1c:	46bd      	mov	sp, r7
 800ed1e:	bd80      	pop	{r7, pc}

0800ed20 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800ed20:	b580      	push	{r7, lr}
 800ed22:	b082      	sub	sp, #8
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	6078      	str	r0, [r7, #4]
 800ed28:	460b      	mov	r3, r1
 800ed2a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	789b      	ldrb	r3, [r3, #2]
 800ed30:	2b01      	cmp	r3, #1
 800ed32:	d10f      	bne.n	800ed54 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	2200      	movs	r2, #0
 800ed38:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	2205      	movs	r2, #5
 800ed3e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800ed40:	78fb      	ldrb	r3, [r7, #3]
 800ed42:	b29a      	uxth	r2, r3
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	2200      	movs	r2, #0
 800ed52:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800ed54:	2200      	movs	r2, #0
 800ed56:	2100      	movs	r1, #0
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f000 fa2c 	bl	800f1b6 <USBH_CtlReq>
 800ed5e:	4603      	mov	r3, r0
}
 800ed60:	4618      	mov	r0, r3
 800ed62:	3708      	adds	r7, #8
 800ed64:	46bd      	mov	sp, r7
 800ed66:	bd80      	pop	{r7, pc}

0800ed68 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800ed68:	b580      	push	{r7, lr}
 800ed6a:	b082      	sub	sp, #8
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
 800ed70:	460b      	mov	r3, r1
 800ed72:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	789b      	ldrb	r3, [r3, #2]
 800ed78:	2b01      	cmp	r3, #1
 800ed7a:	d10e      	bne.n	800ed9a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	2200      	movs	r2, #0
 800ed80:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	2209      	movs	r2, #9
 800ed86:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	887a      	ldrh	r2, [r7, #2]
 800ed8c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	2200      	movs	r2, #0
 800ed92:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	2200      	movs	r2, #0
 800ed98:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	2100      	movs	r1, #0
 800ed9e:	6878      	ldr	r0, [r7, #4]
 800eda0:	f000 fa09 	bl	800f1b6 <USBH_CtlReq>
 800eda4:	4603      	mov	r3, r0
}
 800eda6:	4618      	mov	r0, r3
 800eda8:	3708      	adds	r7, #8
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}

0800edae <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800edae:	b580      	push	{r7, lr}
 800edb0:	b082      	sub	sp, #8
 800edb2:	af00      	add	r7, sp, #0
 800edb4:	6078      	str	r0, [r7, #4]
 800edb6:	460b      	mov	r3, r1
 800edb8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	789b      	ldrb	r3, [r3, #2]
 800edbe:	2b01      	cmp	r3, #1
 800edc0:	d10f      	bne.n	800ede2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	2200      	movs	r2, #0
 800edc6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	2203      	movs	r2, #3
 800edcc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800edce:	78fb      	ldrb	r3, [r7, #3]
 800edd0:	b29a      	uxth	r2, r3
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	2200      	movs	r2, #0
 800edda:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	2200      	movs	r2, #0
 800ede0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800ede2:	2200      	movs	r2, #0
 800ede4:	2100      	movs	r1, #0
 800ede6:	6878      	ldr	r0, [r7, #4]
 800ede8:	f000 f9e5 	bl	800f1b6 <USBH_CtlReq>
 800edec:	4603      	mov	r3, r0
}
 800edee:	4618      	mov	r0, r3
 800edf0:	3708      	adds	r7, #8
 800edf2:	46bd      	mov	sp, r7
 800edf4:	bd80      	pop	{r7, pc}

0800edf6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800edf6:	b580      	push	{r7, lr}
 800edf8:	b082      	sub	sp, #8
 800edfa:	af00      	add	r7, sp, #0
 800edfc:	6078      	str	r0, [r7, #4]
 800edfe:	460b      	mov	r3, r1
 800ee00:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	789b      	ldrb	r3, [r3, #2]
 800ee06:	2b01      	cmp	r3, #1
 800ee08:	d10f      	bne.n	800ee2a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	2202      	movs	r2, #2
 800ee0e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	2201      	movs	r2, #1
 800ee14:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	2200      	movs	r2, #0
 800ee1a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ee1c:	78fb      	ldrb	r3, [r7, #3]
 800ee1e:	b29a      	uxth	r2, r3
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	2200      	movs	r2, #0
 800ee28:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	2100      	movs	r1, #0
 800ee2e:	6878      	ldr	r0, [r7, #4]
 800ee30:	f000 f9c1 	bl	800f1b6 <USBH_CtlReq>
 800ee34:	4603      	mov	r3, r0
}
 800ee36:	4618      	mov	r0, r3
 800ee38:	3708      	adds	r7, #8
 800ee3a:	46bd      	mov	sp, r7
 800ee3c:	bd80      	pop	{r7, pc}

0800ee3e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800ee3e:	b480      	push	{r7}
 800ee40:	b085      	sub	sp, #20
 800ee42:	af00      	add	r7, sp, #0
 800ee44:	60f8      	str	r0, [r7, #12]
 800ee46:	60b9      	str	r1, [r7, #8]
 800ee48:	4613      	mov	r3, r2
 800ee4a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800ee4c:	68bb      	ldr	r3, [r7, #8]
 800ee4e:	781a      	ldrb	r2, [r3, #0]
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800ee54:	68bb      	ldr	r3, [r7, #8]
 800ee56:	785a      	ldrb	r2, [r3, #1]
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800ee5c:	68bb      	ldr	r3, [r7, #8]
 800ee5e:	3302      	adds	r3, #2
 800ee60:	781b      	ldrb	r3, [r3, #0]
 800ee62:	b29a      	uxth	r2, r3
 800ee64:	68bb      	ldr	r3, [r7, #8]
 800ee66:	3303      	adds	r3, #3
 800ee68:	781b      	ldrb	r3, [r3, #0]
 800ee6a:	b29b      	uxth	r3, r3
 800ee6c:	021b      	lsls	r3, r3, #8
 800ee6e:	b29b      	uxth	r3, r3
 800ee70:	4313      	orrs	r3, r2
 800ee72:	b29a      	uxth	r2, r3
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800ee78:	68bb      	ldr	r3, [r7, #8]
 800ee7a:	791a      	ldrb	r2, [r3, #4]
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800ee80:	68bb      	ldr	r3, [r7, #8]
 800ee82:	795a      	ldrb	r2, [r3, #5]
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800ee88:	68bb      	ldr	r3, [r7, #8]
 800ee8a:	799a      	ldrb	r2, [r3, #6]
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800ee90:	68bb      	ldr	r3, [r7, #8]
 800ee92:	79da      	ldrb	r2, [r3, #7]
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800ee98:	88fb      	ldrh	r3, [r7, #6]
 800ee9a:	2b08      	cmp	r3, #8
 800ee9c:	d939      	bls.n	800ef12 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800ee9e:	68bb      	ldr	r3, [r7, #8]
 800eea0:	3308      	adds	r3, #8
 800eea2:	781b      	ldrb	r3, [r3, #0]
 800eea4:	b29a      	uxth	r2, r3
 800eea6:	68bb      	ldr	r3, [r7, #8]
 800eea8:	3309      	adds	r3, #9
 800eeaa:	781b      	ldrb	r3, [r3, #0]
 800eeac:	b29b      	uxth	r3, r3
 800eeae:	021b      	lsls	r3, r3, #8
 800eeb0:	b29b      	uxth	r3, r3
 800eeb2:	4313      	orrs	r3, r2
 800eeb4:	b29a      	uxth	r2, r3
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800eeba:	68bb      	ldr	r3, [r7, #8]
 800eebc:	330a      	adds	r3, #10
 800eebe:	781b      	ldrb	r3, [r3, #0]
 800eec0:	b29a      	uxth	r2, r3
 800eec2:	68bb      	ldr	r3, [r7, #8]
 800eec4:	330b      	adds	r3, #11
 800eec6:	781b      	ldrb	r3, [r3, #0]
 800eec8:	b29b      	uxth	r3, r3
 800eeca:	021b      	lsls	r3, r3, #8
 800eecc:	b29b      	uxth	r3, r3
 800eece:	4313      	orrs	r3, r2
 800eed0:	b29a      	uxth	r2, r3
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800eed6:	68bb      	ldr	r3, [r7, #8]
 800eed8:	330c      	adds	r3, #12
 800eeda:	781b      	ldrb	r3, [r3, #0]
 800eedc:	b29a      	uxth	r2, r3
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	330d      	adds	r3, #13
 800eee2:	781b      	ldrb	r3, [r3, #0]
 800eee4:	b29b      	uxth	r3, r3
 800eee6:	021b      	lsls	r3, r3, #8
 800eee8:	b29b      	uxth	r3, r3
 800eeea:	4313      	orrs	r3, r2
 800eeec:	b29a      	uxth	r2, r3
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800eef2:	68bb      	ldr	r3, [r7, #8]
 800eef4:	7b9a      	ldrb	r2, [r3, #14]
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800eefa:	68bb      	ldr	r3, [r7, #8]
 800eefc:	7bda      	ldrb	r2, [r3, #15]
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800ef02:	68bb      	ldr	r3, [r7, #8]
 800ef04:	7c1a      	ldrb	r2, [r3, #16]
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800ef0a:	68bb      	ldr	r3, [r7, #8]
 800ef0c:	7c5a      	ldrb	r2, [r3, #17]
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	745a      	strb	r2, [r3, #17]
  }
}
 800ef12:	bf00      	nop
 800ef14:	3714      	adds	r7, #20
 800ef16:	46bd      	mov	sp, r7
 800ef18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef1c:	4770      	bx	lr

0800ef1e <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800ef1e:	b580      	push	{r7, lr}
 800ef20:	b08a      	sub	sp, #40	; 0x28
 800ef22:	af00      	add	r7, sp, #0
 800ef24:	60f8      	str	r0, [r7, #12]
 800ef26:	60b9      	str	r1, [r7, #8]
 800ef28:	4613      	mov	r3, r2
 800ef2a:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800ef2c:	68bb      	ldr	r3, [r7, #8]
 800ef2e:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800ef30:	2300      	movs	r3, #0
 800ef32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800ef36:	2300      	movs	r3, #0
 800ef38:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800ef3c:	68bb      	ldr	r3, [r7, #8]
 800ef3e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800ef40:	68bb      	ldr	r3, [r7, #8]
 800ef42:	781a      	ldrb	r2, [r3, #0]
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800ef48:	68bb      	ldr	r3, [r7, #8]
 800ef4a:	785a      	ldrb	r2, [r3, #1]
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800ef50:	68bb      	ldr	r3, [r7, #8]
 800ef52:	3302      	adds	r3, #2
 800ef54:	781b      	ldrb	r3, [r3, #0]
 800ef56:	b29a      	uxth	r2, r3
 800ef58:	68bb      	ldr	r3, [r7, #8]
 800ef5a:	3303      	adds	r3, #3
 800ef5c:	781b      	ldrb	r3, [r3, #0]
 800ef5e:	b29b      	uxth	r3, r3
 800ef60:	021b      	lsls	r3, r3, #8
 800ef62:	b29b      	uxth	r3, r3
 800ef64:	4313      	orrs	r3, r2
 800ef66:	b29a      	uxth	r2, r3
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800ef6c:	68bb      	ldr	r3, [r7, #8]
 800ef6e:	791a      	ldrb	r2, [r3, #4]
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800ef74:	68bb      	ldr	r3, [r7, #8]
 800ef76:	795a      	ldrb	r2, [r3, #5]
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800ef7c:	68bb      	ldr	r3, [r7, #8]
 800ef7e:	799a      	ldrb	r2, [r3, #6]
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800ef84:	68bb      	ldr	r3, [r7, #8]
 800ef86:	79da      	ldrb	r2, [r3, #7]
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800ef8c:	68bb      	ldr	r3, [r7, #8]
 800ef8e:	7a1a      	ldrb	r2, [r3, #8]
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800ef94:	88fb      	ldrh	r3, [r7, #6]
 800ef96:	2b09      	cmp	r3, #9
 800ef98:	d95f      	bls.n	800f05a <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800ef9a:	2309      	movs	r3, #9
 800ef9c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800ef9e:	2300      	movs	r3, #0
 800efa0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800efa2:	e051      	b.n	800f048 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800efa4:	f107 0316 	add.w	r3, r7, #22
 800efa8:	4619      	mov	r1, r3
 800efaa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800efac:	f000 f8e8 	bl	800f180 <USBH_GetNextDesc>
 800efb0:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800efb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efb4:	785b      	ldrb	r3, [r3, #1]
 800efb6:	2b04      	cmp	r3, #4
 800efb8:	d146      	bne.n	800f048 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800efba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800efbe:	221a      	movs	r2, #26
 800efc0:	fb02 f303 	mul.w	r3, r2, r3
 800efc4:	3308      	adds	r3, #8
 800efc6:	68fa      	ldr	r2, [r7, #12]
 800efc8:	4413      	add	r3, r2
 800efca:	3302      	adds	r3, #2
 800efcc:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800efce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800efd0:	69f8      	ldr	r0, [r7, #28]
 800efd2:	f000 f846 	bl	800f062 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800efd6:	2300      	movs	r3, #0
 800efd8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800efdc:	2300      	movs	r3, #0
 800efde:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800efe0:	e022      	b.n	800f028 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800efe2:	f107 0316 	add.w	r3, r7, #22
 800efe6:	4619      	mov	r1, r3
 800efe8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800efea:	f000 f8c9 	bl	800f180 <USBH_GetNextDesc>
 800efee:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800eff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eff2:	785b      	ldrb	r3, [r3, #1]
 800eff4:	2b05      	cmp	r3, #5
 800eff6:	d117      	bne.n	800f028 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800eff8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800effc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800f000:	3201      	adds	r2, #1
 800f002:	00d2      	lsls	r2, r2, #3
 800f004:	211a      	movs	r1, #26
 800f006:	fb01 f303 	mul.w	r3, r1, r3
 800f00a:	4413      	add	r3, r2
 800f00c:	3308      	adds	r3, #8
 800f00e:	68fa      	ldr	r2, [r7, #12]
 800f010:	4413      	add	r3, r2
 800f012:	3304      	adds	r3, #4
 800f014:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800f016:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f018:	69b8      	ldr	r0, [r7, #24]
 800f01a:	f000 f851 	bl	800f0c0 <USBH_ParseEPDesc>
            ep_ix++;
 800f01e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800f022:	3301      	adds	r3, #1
 800f024:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800f028:	69fb      	ldr	r3, [r7, #28]
 800f02a:	791b      	ldrb	r3, [r3, #4]
 800f02c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800f030:	429a      	cmp	r2, r3
 800f032:	d204      	bcs.n	800f03e <USBH_ParseCfgDesc+0x120>
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	885a      	ldrh	r2, [r3, #2]
 800f038:	8afb      	ldrh	r3, [r7, #22]
 800f03a:	429a      	cmp	r2, r3
 800f03c:	d8d1      	bhi.n	800efe2 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800f03e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f042:	3301      	adds	r3, #1
 800f044:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800f048:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f04c:	2b01      	cmp	r3, #1
 800f04e:	d804      	bhi.n	800f05a <USBH_ParseCfgDesc+0x13c>
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	885a      	ldrh	r2, [r3, #2]
 800f054:	8afb      	ldrh	r3, [r7, #22]
 800f056:	429a      	cmp	r2, r3
 800f058:	d8a4      	bhi.n	800efa4 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800f05a:	bf00      	nop
 800f05c:	3728      	adds	r7, #40	; 0x28
 800f05e:	46bd      	mov	sp, r7
 800f060:	bd80      	pop	{r7, pc}

0800f062 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800f062:	b480      	push	{r7}
 800f064:	b083      	sub	sp, #12
 800f066:	af00      	add	r7, sp, #0
 800f068:	6078      	str	r0, [r7, #4]
 800f06a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	781a      	ldrb	r2, [r3, #0]
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800f074:	683b      	ldr	r3, [r7, #0]
 800f076:	785a      	ldrb	r2, [r3, #1]
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	789a      	ldrb	r2, [r3, #2]
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800f084:	683b      	ldr	r3, [r7, #0]
 800f086:	78da      	ldrb	r2, [r3, #3]
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800f08c:	683b      	ldr	r3, [r7, #0]
 800f08e:	791a      	ldrb	r2, [r3, #4]
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800f094:	683b      	ldr	r3, [r7, #0]
 800f096:	795a      	ldrb	r2, [r3, #5]
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800f09c:	683b      	ldr	r3, [r7, #0]
 800f09e:	799a      	ldrb	r2, [r3, #6]
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800f0a4:	683b      	ldr	r3, [r7, #0]
 800f0a6:	79da      	ldrb	r2, [r3, #7]
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800f0ac:	683b      	ldr	r3, [r7, #0]
 800f0ae:	7a1a      	ldrb	r2, [r3, #8]
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	721a      	strb	r2, [r3, #8]
}
 800f0b4:	bf00      	nop
 800f0b6:	370c      	adds	r7, #12
 800f0b8:	46bd      	mov	sp, r7
 800f0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0be:	4770      	bx	lr

0800f0c0 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800f0c0:	b480      	push	{r7}
 800f0c2:	b083      	sub	sp, #12
 800f0c4:	af00      	add	r7, sp, #0
 800f0c6:	6078      	str	r0, [r7, #4]
 800f0c8:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800f0ca:	683b      	ldr	r3, [r7, #0]
 800f0cc:	781a      	ldrb	r2, [r3, #0]
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800f0d2:	683b      	ldr	r3, [r7, #0]
 800f0d4:	785a      	ldrb	r2, [r3, #1]
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800f0da:	683b      	ldr	r3, [r7, #0]
 800f0dc:	789a      	ldrb	r2, [r3, #2]
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800f0e2:	683b      	ldr	r3, [r7, #0]
 800f0e4:	78da      	ldrb	r2, [r3, #3]
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800f0ea:	683b      	ldr	r3, [r7, #0]
 800f0ec:	3304      	adds	r3, #4
 800f0ee:	781b      	ldrb	r3, [r3, #0]
 800f0f0:	b29a      	uxth	r2, r3
 800f0f2:	683b      	ldr	r3, [r7, #0]
 800f0f4:	3305      	adds	r3, #5
 800f0f6:	781b      	ldrb	r3, [r3, #0]
 800f0f8:	b29b      	uxth	r3, r3
 800f0fa:	021b      	lsls	r3, r3, #8
 800f0fc:	b29b      	uxth	r3, r3
 800f0fe:	4313      	orrs	r3, r2
 800f100:	b29a      	uxth	r2, r3
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800f106:	683b      	ldr	r3, [r7, #0]
 800f108:	799a      	ldrb	r2, [r3, #6]
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	719a      	strb	r2, [r3, #6]
}
 800f10e:	bf00      	nop
 800f110:	370c      	adds	r7, #12
 800f112:	46bd      	mov	sp, r7
 800f114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f118:	4770      	bx	lr

0800f11a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800f11a:	b480      	push	{r7}
 800f11c:	b087      	sub	sp, #28
 800f11e:	af00      	add	r7, sp, #0
 800f120:	60f8      	str	r0, [r7, #12]
 800f122:	60b9      	str	r1, [r7, #8]
 800f124:	4613      	mov	r3, r2
 800f126:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	3301      	adds	r3, #1
 800f12c:	781b      	ldrb	r3, [r3, #0]
 800f12e:	2b03      	cmp	r3, #3
 800f130:	d120      	bne.n	800f174 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	781b      	ldrb	r3, [r3, #0]
 800f136:	1e9a      	subs	r2, r3, #2
 800f138:	88fb      	ldrh	r3, [r7, #6]
 800f13a:	4293      	cmp	r3, r2
 800f13c:	bf28      	it	cs
 800f13e:	4613      	movcs	r3, r2
 800f140:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	3302      	adds	r3, #2
 800f146:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800f148:	2300      	movs	r3, #0
 800f14a:	82fb      	strh	r3, [r7, #22]
 800f14c:	e00b      	b.n	800f166 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800f14e:	8afb      	ldrh	r3, [r7, #22]
 800f150:	68fa      	ldr	r2, [r7, #12]
 800f152:	4413      	add	r3, r2
 800f154:	781a      	ldrb	r2, [r3, #0]
 800f156:	68bb      	ldr	r3, [r7, #8]
 800f158:	701a      	strb	r2, [r3, #0]
      pdest++;
 800f15a:	68bb      	ldr	r3, [r7, #8]
 800f15c:	3301      	adds	r3, #1
 800f15e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800f160:	8afb      	ldrh	r3, [r7, #22]
 800f162:	3302      	adds	r3, #2
 800f164:	82fb      	strh	r3, [r7, #22]
 800f166:	8afa      	ldrh	r2, [r7, #22]
 800f168:	8abb      	ldrh	r3, [r7, #20]
 800f16a:	429a      	cmp	r2, r3
 800f16c:	d3ef      	bcc.n	800f14e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800f16e:	68bb      	ldr	r3, [r7, #8]
 800f170:	2200      	movs	r2, #0
 800f172:	701a      	strb	r2, [r3, #0]
  }
}
 800f174:	bf00      	nop
 800f176:	371c      	adds	r7, #28
 800f178:	46bd      	mov	sp, r7
 800f17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17e:	4770      	bx	lr

0800f180 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800f180:	b480      	push	{r7}
 800f182:	b085      	sub	sp, #20
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
 800f188:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800f18a:	683b      	ldr	r3, [r7, #0]
 800f18c:	881a      	ldrh	r2, [r3, #0]
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	781b      	ldrb	r3, [r3, #0]
 800f192:	b29b      	uxth	r3, r3
 800f194:	4413      	add	r3, r2
 800f196:	b29a      	uxth	r2, r3
 800f198:	683b      	ldr	r3, [r7, #0]
 800f19a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	781b      	ldrb	r3, [r3, #0]
 800f1a0:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	4413      	add	r3, r2
 800f1a6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f1a8:	68fb      	ldr	r3, [r7, #12]
}
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	3714      	adds	r7, #20
 800f1ae:	46bd      	mov	sp, r7
 800f1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1b4:	4770      	bx	lr

0800f1b6 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800f1b6:	b580      	push	{r7, lr}
 800f1b8:	b086      	sub	sp, #24
 800f1ba:	af00      	add	r7, sp, #0
 800f1bc:	60f8      	str	r0, [r7, #12]
 800f1be:	60b9      	str	r1, [r7, #8]
 800f1c0:	4613      	mov	r3, r2
 800f1c2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	789b      	ldrb	r3, [r3, #2]
 800f1cc:	2b01      	cmp	r3, #1
 800f1ce:	d002      	beq.n	800f1d6 <USBH_CtlReq+0x20>
 800f1d0:	2b02      	cmp	r3, #2
 800f1d2:	d00f      	beq.n	800f1f4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800f1d4:	e027      	b.n	800f226 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	68ba      	ldr	r2, [r7, #8]
 800f1da:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	88fa      	ldrh	r2, [r7, #6]
 800f1e0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	2201      	movs	r2, #1
 800f1e6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	2202      	movs	r2, #2
 800f1ec:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800f1ee:	2301      	movs	r3, #1
 800f1f0:	75fb      	strb	r3, [r7, #23]
      break;
 800f1f2:	e018      	b.n	800f226 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800f1f4:	68f8      	ldr	r0, [r7, #12]
 800f1f6:	f000 f81b 	bl	800f230 <USBH_HandleControl>
 800f1fa:	4603      	mov	r3, r0
 800f1fc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800f1fe:	7dfb      	ldrb	r3, [r7, #23]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d002      	beq.n	800f20a <USBH_CtlReq+0x54>
 800f204:	7dfb      	ldrb	r3, [r7, #23]
 800f206:	2b03      	cmp	r3, #3
 800f208:	d106      	bne.n	800f218 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	2201      	movs	r2, #1
 800f20e:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	2200      	movs	r2, #0
 800f214:	761a      	strb	r2, [r3, #24]
      break;
 800f216:	e005      	b.n	800f224 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800f218:	7dfb      	ldrb	r3, [r7, #23]
 800f21a:	2b02      	cmp	r3, #2
 800f21c:	d102      	bne.n	800f224 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	2201      	movs	r2, #1
 800f222:	709a      	strb	r2, [r3, #2]
      break;
 800f224:	bf00      	nop
  }
  return status;
 800f226:	7dfb      	ldrb	r3, [r7, #23]
}
 800f228:	4618      	mov	r0, r3
 800f22a:	3718      	adds	r7, #24
 800f22c:	46bd      	mov	sp, r7
 800f22e:	bd80      	pop	{r7, pc}

0800f230 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800f230:	b580      	push	{r7, lr}
 800f232:	b086      	sub	sp, #24
 800f234:	af02      	add	r7, sp, #8
 800f236:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800f238:	2301      	movs	r3, #1
 800f23a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800f23c:	2300      	movs	r3, #0
 800f23e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	7e1b      	ldrb	r3, [r3, #24]
 800f244:	3b01      	subs	r3, #1
 800f246:	2b0a      	cmp	r3, #10
 800f248:	f200 8156 	bhi.w	800f4f8 <USBH_HandleControl+0x2c8>
 800f24c:	a201      	add	r2, pc, #4	; (adr r2, 800f254 <USBH_HandleControl+0x24>)
 800f24e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f252:	bf00      	nop
 800f254:	0800f281 	.word	0x0800f281
 800f258:	0800f29b 	.word	0x0800f29b
 800f25c:	0800f305 	.word	0x0800f305
 800f260:	0800f32b 	.word	0x0800f32b
 800f264:	0800f363 	.word	0x0800f363
 800f268:	0800f38d 	.word	0x0800f38d
 800f26c:	0800f3df 	.word	0x0800f3df
 800f270:	0800f401 	.word	0x0800f401
 800f274:	0800f43d 	.word	0x0800f43d
 800f278:	0800f463 	.word	0x0800f463
 800f27c:	0800f4a1 	.word	0x0800f4a1
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	f103 0110 	add.w	r1, r3, #16
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	795b      	ldrb	r3, [r3, #5]
 800f28a:	461a      	mov	r2, r3
 800f28c:	6878      	ldr	r0, [r7, #4]
 800f28e:	f000 f943 	bl	800f518 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2202      	movs	r2, #2
 800f296:	761a      	strb	r2, [r3, #24]
      break;
 800f298:	e139      	b.n	800f50e <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	795b      	ldrb	r3, [r3, #5]
 800f29e:	4619      	mov	r1, r3
 800f2a0:	6878      	ldr	r0, [r7, #4]
 800f2a2:	f000 fcc5 	bl	800fc30 <USBH_LL_GetURBState>
 800f2a6:	4603      	mov	r3, r0
 800f2a8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800f2aa:	7bbb      	ldrb	r3, [r7, #14]
 800f2ac:	2b01      	cmp	r3, #1
 800f2ae:	d11e      	bne.n	800f2ee <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	7c1b      	ldrb	r3, [r3, #16]
 800f2b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f2b8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	8adb      	ldrh	r3, [r3, #22]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d00a      	beq.n	800f2d8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800f2c2:	7b7b      	ldrb	r3, [r7, #13]
 800f2c4:	2b80      	cmp	r3, #128	; 0x80
 800f2c6:	d103      	bne.n	800f2d0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	2203      	movs	r2, #3
 800f2cc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f2ce:	e115      	b.n	800f4fc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	2205      	movs	r2, #5
 800f2d4:	761a      	strb	r2, [r3, #24]
      break;
 800f2d6:	e111      	b.n	800f4fc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800f2d8:	7b7b      	ldrb	r3, [r7, #13]
 800f2da:	2b80      	cmp	r3, #128	; 0x80
 800f2dc:	d103      	bne.n	800f2e6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	2209      	movs	r2, #9
 800f2e2:	761a      	strb	r2, [r3, #24]
      break;
 800f2e4:	e10a      	b.n	800f4fc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	2207      	movs	r2, #7
 800f2ea:	761a      	strb	r2, [r3, #24]
      break;
 800f2ec:	e106      	b.n	800f4fc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800f2ee:	7bbb      	ldrb	r3, [r7, #14]
 800f2f0:	2b04      	cmp	r3, #4
 800f2f2:	d003      	beq.n	800f2fc <USBH_HandleControl+0xcc>
 800f2f4:	7bbb      	ldrb	r3, [r7, #14]
 800f2f6:	2b02      	cmp	r3, #2
 800f2f8:	f040 8100 	bne.w	800f4fc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	220b      	movs	r2, #11
 800f300:	761a      	strb	r2, [r3, #24]
      break;
 800f302:	e0fb      	b.n	800f4fc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800f30a:	b29a      	uxth	r2, r3
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	6899      	ldr	r1, [r3, #8]
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	899a      	ldrh	r2, [r3, #12]
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	791b      	ldrb	r3, [r3, #4]
 800f31c:	6878      	ldr	r0, [r7, #4]
 800f31e:	f000 f93a 	bl	800f596 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	2204      	movs	r2, #4
 800f326:	761a      	strb	r2, [r3, #24]
      break;
 800f328:	e0f1      	b.n	800f50e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	791b      	ldrb	r3, [r3, #4]
 800f32e:	4619      	mov	r1, r3
 800f330:	6878      	ldr	r0, [r7, #4]
 800f332:	f000 fc7d 	bl	800fc30 <USBH_LL_GetURBState>
 800f336:	4603      	mov	r3, r0
 800f338:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800f33a:	7bbb      	ldrb	r3, [r7, #14]
 800f33c:	2b01      	cmp	r3, #1
 800f33e:	d102      	bne.n	800f346 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	2209      	movs	r2, #9
 800f344:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800f346:	7bbb      	ldrb	r3, [r7, #14]
 800f348:	2b05      	cmp	r3, #5
 800f34a:	d102      	bne.n	800f352 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800f34c:	2303      	movs	r3, #3
 800f34e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f350:	e0d6      	b.n	800f500 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800f352:	7bbb      	ldrb	r3, [r7, #14]
 800f354:	2b04      	cmp	r3, #4
 800f356:	f040 80d3 	bne.w	800f500 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	220b      	movs	r2, #11
 800f35e:	761a      	strb	r2, [r3, #24]
      break;
 800f360:	e0ce      	b.n	800f500 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	6899      	ldr	r1, [r3, #8]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	899a      	ldrh	r2, [r3, #12]
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	795b      	ldrb	r3, [r3, #5]
 800f36e:	2001      	movs	r0, #1
 800f370:	9000      	str	r0, [sp, #0]
 800f372:	6878      	ldr	r0, [r7, #4]
 800f374:	f000 f8ea 	bl	800f54c <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800f37e:	b29a      	uxth	r2, r3
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	2206      	movs	r2, #6
 800f388:	761a      	strb	r2, [r3, #24]
      break;
 800f38a:	e0c0      	b.n	800f50e <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	795b      	ldrb	r3, [r3, #5]
 800f390:	4619      	mov	r1, r3
 800f392:	6878      	ldr	r0, [r7, #4]
 800f394:	f000 fc4c 	bl	800fc30 <USBH_LL_GetURBState>
 800f398:	4603      	mov	r3, r0
 800f39a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800f39c:	7bbb      	ldrb	r3, [r7, #14]
 800f39e:	2b01      	cmp	r3, #1
 800f3a0:	d103      	bne.n	800f3aa <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	2207      	movs	r2, #7
 800f3a6:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f3a8:	e0ac      	b.n	800f504 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800f3aa:	7bbb      	ldrb	r3, [r7, #14]
 800f3ac:	2b05      	cmp	r3, #5
 800f3ae:	d105      	bne.n	800f3bc <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	220c      	movs	r2, #12
 800f3b4:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800f3b6:	2303      	movs	r3, #3
 800f3b8:	73fb      	strb	r3, [r7, #15]
      break;
 800f3ba:	e0a3      	b.n	800f504 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800f3bc:	7bbb      	ldrb	r3, [r7, #14]
 800f3be:	2b02      	cmp	r3, #2
 800f3c0:	d103      	bne.n	800f3ca <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	2205      	movs	r2, #5
 800f3c6:	761a      	strb	r2, [r3, #24]
      break;
 800f3c8:	e09c      	b.n	800f504 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800f3ca:	7bbb      	ldrb	r3, [r7, #14]
 800f3cc:	2b04      	cmp	r3, #4
 800f3ce:	f040 8099 	bne.w	800f504 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	220b      	movs	r2, #11
 800f3d6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800f3d8:	2302      	movs	r3, #2
 800f3da:	73fb      	strb	r3, [r7, #15]
      break;
 800f3dc:	e092      	b.n	800f504 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	791b      	ldrb	r3, [r3, #4]
 800f3e2:	2200      	movs	r2, #0
 800f3e4:	2100      	movs	r1, #0
 800f3e6:	6878      	ldr	r0, [r7, #4]
 800f3e8:	f000 f8d5 	bl	800f596 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800f3f2:	b29a      	uxth	r2, r3
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	2208      	movs	r2, #8
 800f3fc:	761a      	strb	r2, [r3, #24]

      break;
 800f3fe:	e086      	b.n	800f50e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	791b      	ldrb	r3, [r3, #4]
 800f404:	4619      	mov	r1, r3
 800f406:	6878      	ldr	r0, [r7, #4]
 800f408:	f000 fc12 	bl	800fc30 <USBH_LL_GetURBState>
 800f40c:	4603      	mov	r3, r0
 800f40e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800f410:	7bbb      	ldrb	r3, [r7, #14]
 800f412:	2b01      	cmp	r3, #1
 800f414:	d105      	bne.n	800f422 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	220d      	movs	r2, #13
 800f41a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800f41c:	2300      	movs	r3, #0
 800f41e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f420:	e072      	b.n	800f508 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800f422:	7bbb      	ldrb	r3, [r7, #14]
 800f424:	2b04      	cmp	r3, #4
 800f426:	d103      	bne.n	800f430 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	220b      	movs	r2, #11
 800f42c:	761a      	strb	r2, [r3, #24]
      break;
 800f42e:	e06b      	b.n	800f508 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800f430:	7bbb      	ldrb	r3, [r7, #14]
 800f432:	2b05      	cmp	r3, #5
 800f434:	d168      	bne.n	800f508 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800f436:	2303      	movs	r3, #3
 800f438:	73fb      	strb	r3, [r7, #15]
      break;
 800f43a:	e065      	b.n	800f508 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	795b      	ldrb	r3, [r3, #5]
 800f440:	2201      	movs	r2, #1
 800f442:	9200      	str	r2, [sp, #0]
 800f444:	2200      	movs	r2, #0
 800f446:	2100      	movs	r1, #0
 800f448:	6878      	ldr	r0, [r7, #4]
 800f44a:	f000 f87f 	bl	800f54c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800f454:	b29a      	uxth	r2, r3
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	220a      	movs	r2, #10
 800f45e:	761a      	strb	r2, [r3, #24]
      break;
 800f460:	e055      	b.n	800f50e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	795b      	ldrb	r3, [r3, #5]
 800f466:	4619      	mov	r1, r3
 800f468:	6878      	ldr	r0, [r7, #4]
 800f46a:	f000 fbe1 	bl	800fc30 <USBH_LL_GetURBState>
 800f46e:	4603      	mov	r3, r0
 800f470:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800f472:	7bbb      	ldrb	r3, [r7, #14]
 800f474:	2b01      	cmp	r3, #1
 800f476:	d105      	bne.n	800f484 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800f478:	2300      	movs	r3, #0
 800f47a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	220d      	movs	r2, #13
 800f480:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800f482:	e043      	b.n	800f50c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800f484:	7bbb      	ldrb	r3, [r7, #14]
 800f486:	2b02      	cmp	r3, #2
 800f488:	d103      	bne.n	800f492 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	2209      	movs	r2, #9
 800f48e:	761a      	strb	r2, [r3, #24]
      break;
 800f490:	e03c      	b.n	800f50c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800f492:	7bbb      	ldrb	r3, [r7, #14]
 800f494:	2b04      	cmp	r3, #4
 800f496:	d139      	bne.n	800f50c <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	220b      	movs	r2, #11
 800f49c:	761a      	strb	r2, [r3, #24]
      break;
 800f49e:	e035      	b.n	800f50c <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	7e5b      	ldrb	r3, [r3, #25]
 800f4a4:	3301      	adds	r3, #1
 800f4a6:	b2da      	uxtb	r2, r3
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	765a      	strb	r2, [r3, #25]
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	7e5b      	ldrb	r3, [r3, #25]
 800f4b0:	2b02      	cmp	r3, #2
 800f4b2:	d806      	bhi.n	800f4c2 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	2201      	movs	r2, #1
 800f4b8:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	2201      	movs	r2, #1
 800f4be:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800f4c0:	e025      	b.n	800f50e <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800f4c8:	2106      	movs	r1, #6
 800f4ca:	6878      	ldr	r0, [r7, #4]
 800f4cc:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	2200      	movs	r2, #0
 800f4d2:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	795b      	ldrb	r3, [r3, #5]
 800f4d8:	4619      	mov	r1, r3
 800f4da:	6878      	ldr	r0, [r7, #4]
 800f4dc:	f000 f90c 	bl	800f6f8 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	791b      	ldrb	r3, [r3, #4]
 800f4e4:	4619      	mov	r1, r3
 800f4e6:	6878      	ldr	r0, [r7, #4]
 800f4e8:	f000 f906 	bl	800f6f8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800f4f2:	2302      	movs	r3, #2
 800f4f4:	73fb      	strb	r3, [r7, #15]
      break;
 800f4f6:	e00a      	b.n	800f50e <USBH_HandleControl+0x2de>

    default:
      break;
 800f4f8:	bf00      	nop
 800f4fa:	e008      	b.n	800f50e <USBH_HandleControl+0x2de>
      break;
 800f4fc:	bf00      	nop
 800f4fe:	e006      	b.n	800f50e <USBH_HandleControl+0x2de>
      break;
 800f500:	bf00      	nop
 800f502:	e004      	b.n	800f50e <USBH_HandleControl+0x2de>
      break;
 800f504:	bf00      	nop
 800f506:	e002      	b.n	800f50e <USBH_HandleControl+0x2de>
      break;
 800f508:	bf00      	nop
 800f50a:	e000      	b.n	800f50e <USBH_HandleControl+0x2de>
      break;
 800f50c:	bf00      	nop
  }

  return status;
 800f50e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f510:	4618      	mov	r0, r3
 800f512:	3710      	adds	r7, #16
 800f514:	46bd      	mov	sp, r7
 800f516:	bd80      	pop	{r7, pc}

0800f518 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	b088      	sub	sp, #32
 800f51c:	af04      	add	r7, sp, #16
 800f51e:	60f8      	str	r0, [r7, #12]
 800f520:	60b9      	str	r1, [r7, #8]
 800f522:	4613      	mov	r3, r2
 800f524:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f526:	79f9      	ldrb	r1, [r7, #7]
 800f528:	2300      	movs	r3, #0
 800f52a:	9303      	str	r3, [sp, #12]
 800f52c:	2308      	movs	r3, #8
 800f52e:	9302      	str	r3, [sp, #8]
 800f530:	68bb      	ldr	r3, [r7, #8]
 800f532:	9301      	str	r3, [sp, #4]
 800f534:	2300      	movs	r3, #0
 800f536:	9300      	str	r3, [sp, #0]
 800f538:	2300      	movs	r3, #0
 800f53a:	2200      	movs	r2, #0
 800f53c:	68f8      	ldr	r0, [r7, #12]
 800f53e:	f000 fb46 	bl	800fbce <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800f542:	2300      	movs	r3, #0
}
 800f544:	4618      	mov	r0, r3
 800f546:	3710      	adds	r7, #16
 800f548:	46bd      	mov	sp, r7
 800f54a:	bd80      	pop	{r7, pc}

0800f54c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800f54c:	b580      	push	{r7, lr}
 800f54e:	b088      	sub	sp, #32
 800f550:	af04      	add	r7, sp, #16
 800f552:	60f8      	str	r0, [r7, #12]
 800f554:	60b9      	str	r1, [r7, #8]
 800f556:	4611      	mov	r1, r2
 800f558:	461a      	mov	r2, r3
 800f55a:	460b      	mov	r3, r1
 800f55c:	80fb      	strh	r3, [r7, #6]
 800f55e:	4613      	mov	r3, r2
 800f560:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d001      	beq.n	800f570 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800f56c:	2300      	movs	r3, #0
 800f56e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f570:	7979      	ldrb	r1, [r7, #5]
 800f572:	7e3b      	ldrb	r3, [r7, #24]
 800f574:	9303      	str	r3, [sp, #12]
 800f576:	88fb      	ldrh	r3, [r7, #6]
 800f578:	9302      	str	r3, [sp, #8]
 800f57a:	68bb      	ldr	r3, [r7, #8]
 800f57c:	9301      	str	r3, [sp, #4]
 800f57e:	2301      	movs	r3, #1
 800f580:	9300      	str	r3, [sp, #0]
 800f582:	2300      	movs	r3, #0
 800f584:	2200      	movs	r2, #0
 800f586:	68f8      	ldr	r0, [r7, #12]
 800f588:	f000 fb21 	bl	800fbce <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800f58c:	2300      	movs	r3, #0
}
 800f58e:	4618      	mov	r0, r3
 800f590:	3710      	adds	r7, #16
 800f592:	46bd      	mov	sp, r7
 800f594:	bd80      	pop	{r7, pc}

0800f596 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800f596:	b580      	push	{r7, lr}
 800f598:	b088      	sub	sp, #32
 800f59a:	af04      	add	r7, sp, #16
 800f59c:	60f8      	str	r0, [r7, #12]
 800f59e:	60b9      	str	r1, [r7, #8]
 800f5a0:	4611      	mov	r1, r2
 800f5a2:	461a      	mov	r2, r3
 800f5a4:	460b      	mov	r3, r1
 800f5a6:	80fb      	strh	r3, [r7, #6]
 800f5a8:	4613      	mov	r3, r2
 800f5aa:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f5ac:	7979      	ldrb	r1, [r7, #5]
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	9303      	str	r3, [sp, #12]
 800f5b2:	88fb      	ldrh	r3, [r7, #6]
 800f5b4:	9302      	str	r3, [sp, #8]
 800f5b6:	68bb      	ldr	r3, [r7, #8]
 800f5b8:	9301      	str	r3, [sp, #4]
 800f5ba:	2301      	movs	r3, #1
 800f5bc:	9300      	str	r3, [sp, #0]
 800f5be:	2300      	movs	r3, #0
 800f5c0:	2201      	movs	r2, #1
 800f5c2:	68f8      	ldr	r0, [r7, #12]
 800f5c4:	f000 fb03 	bl	800fbce <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800f5c8:	2300      	movs	r3, #0

}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	3710      	adds	r7, #16
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd80      	pop	{r7, pc}

0800f5d2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800f5d2:	b580      	push	{r7, lr}
 800f5d4:	b088      	sub	sp, #32
 800f5d6:	af04      	add	r7, sp, #16
 800f5d8:	60f8      	str	r0, [r7, #12]
 800f5da:	60b9      	str	r1, [r7, #8]
 800f5dc:	4611      	mov	r1, r2
 800f5de:	461a      	mov	r2, r3
 800f5e0:	460b      	mov	r3, r1
 800f5e2:	80fb      	strh	r3, [r7, #6]
 800f5e4:	4613      	mov	r3, r2
 800f5e6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f5e8:	68fb      	ldr	r3, [r7, #12]
 800f5ea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d001      	beq.n	800f5f6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f5f6:	7979      	ldrb	r1, [r7, #5]
 800f5f8:	7e3b      	ldrb	r3, [r7, #24]
 800f5fa:	9303      	str	r3, [sp, #12]
 800f5fc:	88fb      	ldrh	r3, [r7, #6]
 800f5fe:	9302      	str	r3, [sp, #8]
 800f600:	68bb      	ldr	r3, [r7, #8]
 800f602:	9301      	str	r3, [sp, #4]
 800f604:	2301      	movs	r3, #1
 800f606:	9300      	str	r3, [sp, #0]
 800f608:	2302      	movs	r3, #2
 800f60a:	2200      	movs	r2, #0
 800f60c:	68f8      	ldr	r0, [r7, #12]
 800f60e:	f000 fade 	bl	800fbce <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800f612:	2300      	movs	r3, #0
}
 800f614:	4618      	mov	r0, r3
 800f616:	3710      	adds	r7, #16
 800f618:	46bd      	mov	sp, r7
 800f61a:	bd80      	pop	{r7, pc}

0800f61c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800f61c:	b580      	push	{r7, lr}
 800f61e:	b088      	sub	sp, #32
 800f620:	af04      	add	r7, sp, #16
 800f622:	60f8      	str	r0, [r7, #12]
 800f624:	60b9      	str	r1, [r7, #8]
 800f626:	4611      	mov	r1, r2
 800f628:	461a      	mov	r2, r3
 800f62a:	460b      	mov	r3, r1
 800f62c:	80fb      	strh	r3, [r7, #6]
 800f62e:	4613      	mov	r3, r2
 800f630:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f632:	7979      	ldrb	r1, [r7, #5]
 800f634:	2300      	movs	r3, #0
 800f636:	9303      	str	r3, [sp, #12]
 800f638:	88fb      	ldrh	r3, [r7, #6]
 800f63a:	9302      	str	r3, [sp, #8]
 800f63c:	68bb      	ldr	r3, [r7, #8]
 800f63e:	9301      	str	r3, [sp, #4]
 800f640:	2301      	movs	r3, #1
 800f642:	9300      	str	r3, [sp, #0]
 800f644:	2302      	movs	r3, #2
 800f646:	2201      	movs	r2, #1
 800f648:	68f8      	ldr	r0, [r7, #12]
 800f64a:	f000 fac0 	bl	800fbce <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800f64e:	2300      	movs	r3, #0
}
 800f650:	4618      	mov	r0, r3
 800f652:	3710      	adds	r7, #16
 800f654:	46bd      	mov	sp, r7
 800f656:	bd80      	pop	{r7, pc}

0800f658 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f658:	b580      	push	{r7, lr}
 800f65a:	b086      	sub	sp, #24
 800f65c:	af04      	add	r7, sp, #16
 800f65e:	6078      	str	r0, [r7, #4]
 800f660:	4608      	mov	r0, r1
 800f662:	4611      	mov	r1, r2
 800f664:	461a      	mov	r2, r3
 800f666:	4603      	mov	r3, r0
 800f668:	70fb      	strb	r3, [r7, #3]
 800f66a:	460b      	mov	r3, r1
 800f66c:	70bb      	strb	r3, [r7, #2]
 800f66e:	4613      	mov	r3, r2
 800f670:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800f672:	7878      	ldrb	r0, [r7, #1]
 800f674:	78ba      	ldrb	r2, [r7, #2]
 800f676:	78f9      	ldrb	r1, [r7, #3]
 800f678:	8b3b      	ldrh	r3, [r7, #24]
 800f67a:	9302      	str	r3, [sp, #8]
 800f67c:	7d3b      	ldrb	r3, [r7, #20]
 800f67e:	9301      	str	r3, [sp, #4]
 800f680:	7c3b      	ldrb	r3, [r7, #16]
 800f682:	9300      	str	r3, [sp, #0]
 800f684:	4603      	mov	r3, r0
 800f686:	6878      	ldr	r0, [r7, #4]
 800f688:	f000 fa53 	bl	800fb32 <USBH_LL_OpenPipe>

  return USBH_OK;
 800f68c:	2300      	movs	r3, #0
}
 800f68e:	4618      	mov	r0, r3
 800f690:	3708      	adds	r7, #8
 800f692:	46bd      	mov	sp, r7
 800f694:	bd80      	pop	{r7, pc}

0800f696 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800f696:	b580      	push	{r7, lr}
 800f698:	b082      	sub	sp, #8
 800f69a:	af00      	add	r7, sp, #0
 800f69c:	6078      	str	r0, [r7, #4]
 800f69e:	460b      	mov	r3, r1
 800f6a0:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800f6a2:	78fb      	ldrb	r3, [r7, #3]
 800f6a4:	4619      	mov	r1, r3
 800f6a6:	6878      	ldr	r0, [r7, #4]
 800f6a8:	f000 fa72 	bl	800fb90 <USBH_LL_ClosePipe>

  return USBH_OK;
 800f6ac:	2300      	movs	r3, #0
}
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	3708      	adds	r7, #8
 800f6b2:	46bd      	mov	sp, r7
 800f6b4:	bd80      	pop	{r7, pc}

0800f6b6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800f6b6:	b580      	push	{r7, lr}
 800f6b8:	b084      	sub	sp, #16
 800f6ba:	af00      	add	r7, sp, #0
 800f6bc:	6078      	str	r0, [r7, #4]
 800f6be:	460b      	mov	r3, r1
 800f6c0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800f6c2:	6878      	ldr	r0, [r7, #4]
 800f6c4:	f000 f836 	bl	800f734 <USBH_GetFreePipe>
 800f6c8:	4603      	mov	r3, r0
 800f6ca:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800f6cc:	89fb      	ldrh	r3, [r7, #14]
 800f6ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f6d2:	4293      	cmp	r3, r2
 800f6d4:	d00a      	beq.n	800f6ec <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800f6d6:	78fa      	ldrb	r2, [r7, #3]
 800f6d8:	89fb      	ldrh	r3, [r7, #14]
 800f6da:	f003 030f 	and.w	r3, r3, #15
 800f6de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f6e2:	6879      	ldr	r1, [r7, #4]
 800f6e4:	33e0      	adds	r3, #224	; 0xe0
 800f6e6:	009b      	lsls	r3, r3, #2
 800f6e8:	440b      	add	r3, r1
 800f6ea:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800f6ec:	89fb      	ldrh	r3, [r7, #14]
 800f6ee:	b2db      	uxtb	r3, r3
}
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	3710      	adds	r7, #16
 800f6f4:	46bd      	mov	sp, r7
 800f6f6:	bd80      	pop	{r7, pc}

0800f6f8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800f6f8:	b480      	push	{r7}
 800f6fa:	b083      	sub	sp, #12
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	6078      	str	r0, [r7, #4]
 800f700:	460b      	mov	r3, r1
 800f702:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800f704:	78fb      	ldrb	r3, [r7, #3]
 800f706:	2b0a      	cmp	r3, #10
 800f708:	d80d      	bhi.n	800f726 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800f70a:	78fb      	ldrb	r3, [r7, #3]
 800f70c:	687a      	ldr	r2, [r7, #4]
 800f70e:	33e0      	adds	r3, #224	; 0xe0
 800f710:	009b      	lsls	r3, r3, #2
 800f712:	4413      	add	r3, r2
 800f714:	685a      	ldr	r2, [r3, #4]
 800f716:	78fb      	ldrb	r3, [r7, #3]
 800f718:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f71c:	6879      	ldr	r1, [r7, #4]
 800f71e:	33e0      	adds	r3, #224	; 0xe0
 800f720:	009b      	lsls	r3, r3, #2
 800f722:	440b      	add	r3, r1
 800f724:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800f726:	2300      	movs	r3, #0
}
 800f728:	4618      	mov	r0, r3
 800f72a:	370c      	adds	r7, #12
 800f72c:	46bd      	mov	sp, r7
 800f72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f732:	4770      	bx	lr

0800f734 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800f734:	b480      	push	{r7}
 800f736:	b085      	sub	sp, #20
 800f738:	af00      	add	r7, sp, #0
 800f73a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800f73c:	2300      	movs	r3, #0
 800f73e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800f740:	2300      	movs	r3, #0
 800f742:	73fb      	strb	r3, [r7, #15]
 800f744:	e00f      	b.n	800f766 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800f746:	7bfb      	ldrb	r3, [r7, #15]
 800f748:	687a      	ldr	r2, [r7, #4]
 800f74a:	33e0      	adds	r3, #224	; 0xe0
 800f74c:	009b      	lsls	r3, r3, #2
 800f74e:	4413      	add	r3, r2
 800f750:	685b      	ldr	r3, [r3, #4]
 800f752:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f756:	2b00      	cmp	r3, #0
 800f758:	d102      	bne.n	800f760 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800f75a:	7bfb      	ldrb	r3, [r7, #15]
 800f75c:	b29b      	uxth	r3, r3
 800f75e:	e007      	b.n	800f770 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800f760:	7bfb      	ldrb	r3, [r7, #15]
 800f762:	3301      	adds	r3, #1
 800f764:	73fb      	strb	r3, [r7, #15]
 800f766:	7bfb      	ldrb	r3, [r7, #15]
 800f768:	2b0a      	cmp	r3, #10
 800f76a:	d9ec      	bls.n	800f746 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800f76c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800f770:	4618      	mov	r0, r3
 800f772:	3714      	adds	r7, #20
 800f774:	46bd      	mov	sp, r7
 800f776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f77a:	4770      	bx	lr

0800f77c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800f77c:	b580      	push	{r7, lr}
 800f77e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800f780:	2201      	movs	r2, #1
 800f782:	490e      	ldr	r1, [pc, #56]	; (800f7bc <MX_USB_HOST_Init+0x40>)
 800f784:	480e      	ldr	r0, [pc, #56]	; (800f7c0 <MX_USB_HOST_Init+0x44>)
 800f786:	f7fe fca1 	bl	800e0cc <USBH_Init>
 800f78a:	4603      	mov	r3, r0
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d001      	beq.n	800f794 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800f790:	f7f2 fa2e 	bl	8001bf0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800f794:	490b      	ldr	r1, [pc, #44]	; (800f7c4 <MX_USB_HOST_Init+0x48>)
 800f796:	480a      	ldr	r0, [pc, #40]	; (800f7c0 <MX_USB_HOST_Init+0x44>)
 800f798:	f7fe fd26 	bl	800e1e8 <USBH_RegisterClass>
 800f79c:	4603      	mov	r3, r0
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d001      	beq.n	800f7a6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800f7a2:	f7f2 fa25 	bl	8001bf0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800f7a6:	4806      	ldr	r0, [pc, #24]	; (800f7c0 <MX_USB_HOST_Init+0x44>)
 800f7a8:	f7fe fdaa 	bl	800e300 <USBH_Start>
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d001      	beq.n	800f7b6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800f7b2:	f7f2 fa1d 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800f7b6:	bf00      	nop
 800f7b8:	bd80      	pop	{r7, pc}
 800f7ba:	bf00      	nop
 800f7bc:	0800f7dd 	.word	0x0800f7dd
 800f7c0:	20000730 	.word	0x20000730
 800f7c4:	20000274 	.word	0x20000274

0800f7c8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800f7c8:	b580      	push	{r7, lr}
 800f7ca:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800f7cc:	4802      	ldr	r0, [pc, #8]	; (800f7d8 <MX_USB_HOST_Process+0x10>)
 800f7ce:	f7fe fda7 	bl	800e320 <USBH_Process>
}
 800f7d2:	bf00      	nop
 800f7d4:	bd80      	pop	{r7, pc}
 800f7d6:	bf00      	nop
 800f7d8:	20000730 	.word	0x20000730

0800f7dc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800f7dc:	b480      	push	{r7}
 800f7de:	b083      	sub	sp, #12
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	6078      	str	r0, [r7, #4]
 800f7e4:	460b      	mov	r3, r1
 800f7e6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800f7e8:	78fb      	ldrb	r3, [r7, #3]
 800f7ea:	3b01      	subs	r3, #1
 800f7ec:	2b04      	cmp	r3, #4
 800f7ee:	d819      	bhi.n	800f824 <USBH_UserProcess+0x48>
 800f7f0:	a201      	add	r2, pc, #4	; (adr r2, 800f7f8 <USBH_UserProcess+0x1c>)
 800f7f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7f6:	bf00      	nop
 800f7f8:	0800f825 	.word	0x0800f825
 800f7fc:	0800f815 	.word	0x0800f815
 800f800:	0800f825 	.word	0x0800f825
 800f804:	0800f81d 	.word	0x0800f81d
 800f808:	0800f80d 	.word	0x0800f80d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800f80c:	4b09      	ldr	r3, [pc, #36]	; (800f834 <USBH_UserProcess+0x58>)
 800f80e:	2203      	movs	r2, #3
 800f810:	701a      	strb	r2, [r3, #0]
  break;
 800f812:	e008      	b.n	800f826 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800f814:	4b07      	ldr	r3, [pc, #28]	; (800f834 <USBH_UserProcess+0x58>)
 800f816:	2202      	movs	r2, #2
 800f818:	701a      	strb	r2, [r3, #0]
  break;
 800f81a:	e004      	b.n	800f826 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800f81c:	4b05      	ldr	r3, [pc, #20]	; (800f834 <USBH_UserProcess+0x58>)
 800f81e:	2201      	movs	r2, #1
 800f820:	701a      	strb	r2, [r3, #0]
  break;
 800f822:	e000      	b.n	800f826 <USBH_UserProcess+0x4a>

  default:
  break;
 800f824:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800f826:	bf00      	nop
 800f828:	370c      	adds	r7, #12
 800f82a:	46bd      	mov	sp, r7
 800f82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f830:	4770      	bx	lr
 800f832:	bf00      	nop
 800f834:	2000032d 	.word	0x2000032d

0800f838 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800f838:	b580      	push	{r7, lr}
 800f83a:	b08a      	sub	sp, #40	; 0x28
 800f83c:	af00      	add	r7, sp, #0
 800f83e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f840:	f107 0314 	add.w	r3, r7, #20
 800f844:	2200      	movs	r2, #0
 800f846:	601a      	str	r2, [r3, #0]
 800f848:	605a      	str	r2, [r3, #4]
 800f84a:	609a      	str	r2, [r3, #8]
 800f84c:	60da      	str	r2, [r3, #12]
 800f84e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f858:	d147      	bne.n	800f8ea <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f85a:	2300      	movs	r3, #0
 800f85c:	613b      	str	r3, [r7, #16]
 800f85e:	4b25      	ldr	r3, [pc, #148]	; (800f8f4 <HAL_HCD_MspInit+0xbc>)
 800f860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f862:	4a24      	ldr	r2, [pc, #144]	; (800f8f4 <HAL_HCD_MspInit+0xbc>)
 800f864:	f043 0301 	orr.w	r3, r3, #1
 800f868:	6313      	str	r3, [r2, #48]	; 0x30
 800f86a:	4b22      	ldr	r3, [pc, #136]	; (800f8f4 <HAL_HCD_MspInit+0xbc>)
 800f86c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f86e:	f003 0301 	and.w	r3, r3, #1
 800f872:	613b      	str	r3, [r7, #16]
 800f874:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800f876:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f87a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f87c:	2300      	movs	r3, #0
 800f87e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f880:	2300      	movs	r3, #0
 800f882:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800f884:	f107 0314 	add.w	r3, r7, #20
 800f888:	4619      	mov	r1, r3
 800f88a:	481b      	ldr	r0, [pc, #108]	; (800f8f8 <HAL_HCD_MspInit+0xc0>)
 800f88c:	f7f6 fef6 	bl	800667c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800f890:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800f894:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f896:	2302      	movs	r3, #2
 800f898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f89a:	2300      	movs	r3, #0
 800f89c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f89e:	2300      	movs	r3, #0
 800f8a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f8a2:	230a      	movs	r3, #10
 800f8a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f8a6:	f107 0314 	add.w	r3, r7, #20
 800f8aa:	4619      	mov	r1, r3
 800f8ac:	4812      	ldr	r0, [pc, #72]	; (800f8f8 <HAL_HCD_MspInit+0xc0>)
 800f8ae:	f7f6 fee5 	bl	800667c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f8b2:	4b10      	ldr	r3, [pc, #64]	; (800f8f4 <HAL_HCD_MspInit+0xbc>)
 800f8b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f8b6:	4a0f      	ldr	r2, [pc, #60]	; (800f8f4 <HAL_HCD_MspInit+0xbc>)
 800f8b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8bc:	6353      	str	r3, [r2, #52]	; 0x34
 800f8be:	2300      	movs	r3, #0
 800f8c0:	60fb      	str	r3, [r7, #12]
 800f8c2:	4b0c      	ldr	r3, [pc, #48]	; (800f8f4 <HAL_HCD_MspInit+0xbc>)
 800f8c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f8c6:	4a0b      	ldr	r2, [pc, #44]	; (800f8f4 <HAL_HCD_MspInit+0xbc>)
 800f8c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f8cc:	6453      	str	r3, [r2, #68]	; 0x44
 800f8ce:	4b09      	ldr	r3, [pc, #36]	; (800f8f4 <HAL_HCD_MspInit+0xbc>)
 800f8d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f8d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f8d6:	60fb      	str	r3, [r7, #12]
 800f8d8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f8da:	2200      	movs	r2, #0
 800f8dc:	2100      	movs	r1, #0
 800f8de:	2043      	movs	r0, #67	; 0x43
 800f8e0:	f7f6 fe95 	bl	800660e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f8e4:	2043      	movs	r0, #67	; 0x43
 800f8e6:	f7f6 feae 	bl	8006646 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f8ea:	bf00      	nop
 800f8ec:	3728      	adds	r7, #40	; 0x28
 800f8ee:	46bd      	mov	sp, r7
 800f8f0:	bd80      	pop	{r7, pc}
 800f8f2:	bf00      	nop
 800f8f4:	40023800 	.word	0x40023800
 800f8f8:	40020000 	.word	0x40020000

0800f8fc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800f8fc:	b580      	push	{r7, lr}
 800f8fe:	b082      	sub	sp, #8
 800f900:	af00      	add	r7, sp, #0
 800f902:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f90a:	4618      	mov	r0, r3
 800f90c:	f7ff f8db 	bl	800eac6 <USBH_LL_IncTimer>
}
 800f910:	bf00      	nop
 800f912:	3708      	adds	r7, #8
 800f914:	46bd      	mov	sp, r7
 800f916:	bd80      	pop	{r7, pc}

0800f918 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f918:	b580      	push	{r7, lr}
 800f91a:	b082      	sub	sp, #8
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f926:	4618      	mov	r0, r3
 800f928:	f7ff f913 	bl	800eb52 <USBH_LL_Connect>
}
 800f92c:	bf00      	nop
 800f92e:	3708      	adds	r7, #8
 800f930:	46bd      	mov	sp, r7
 800f932:	bd80      	pop	{r7, pc}

0800f934 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f934:	b580      	push	{r7, lr}
 800f936:	b082      	sub	sp, #8
 800f938:	af00      	add	r7, sp, #0
 800f93a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f942:	4618      	mov	r0, r3
 800f944:	f7ff f91c 	bl	800eb80 <USBH_LL_Disconnect>
}
 800f948:	bf00      	nop
 800f94a:	3708      	adds	r7, #8
 800f94c:	46bd      	mov	sp, r7
 800f94e:	bd80      	pop	{r7, pc}

0800f950 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800f950:	b480      	push	{r7}
 800f952:	b083      	sub	sp, #12
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]
 800f958:	460b      	mov	r3, r1
 800f95a:	70fb      	strb	r3, [r7, #3]
 800f95c:	4613      	mov	r3, r2
 800f95e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800f960:	bf00      	nop
 800f962:	370c      	adds	r7, #12
 800f964:	46bd      	mov	sp, r7
 800f966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f96a:	4770      	bx	lr

0800f96c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f96c:	b580      	push	{r7, lr}
 800f96e:	b082      	sub	sp, #8
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f97a:	4618      	mov	r0, r3
 800f97c:	f7ff f8cd 	bl	800eb1a <USBH_LL_PortEnabled>
}
 800f980:	bf00      	nop
 800f982:	3708      	adds	r7, #8
 800f984:	46bd      	mov	sp, r7
 800f986:	bd80      	pop	{r7, pc}

0800f988 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f988:	b580      	push	{r7, lr}
 800f98a:	b082      	sub	sp, #8
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f996:	4618      	mov	r0, r3
 800f998:	f7ff f8cd 	bl	800eb36 <USBH_LL_PortDisabled>
}
 800f99c:	bf00      	nop
 800f99e:	3708      	adds	r7, #8
 800f9a0:	46bd      	mov	sp, r7
 800f9a2:	bd80      	pop	{r7, pc}

0800f9a4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800f9a4:	b580      	push	{r7, lr}
 800f9a6:	b082      	sub	sp, #8
 800f9a8:	af00      	add	r7, sp, #0
 800f9aa:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800f9b2:	2b01      	cmp	r3, #1
 800f9b4:	d12a      	bne.n	800fa0c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800f9b6:	4a18      	ldr	r2, [pc, #96]	; (800fa18 <USBH_LL_Init+0x74>)
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	4a15      	ldr	r2, [pc, #84]	; (800fa18 <USBH_LL_Init+0x74>)
 800f9c2:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f9c6:	4b14      	ldr	r3, [pc, #80]	; (800fa18 <USBH_LL_Init+0x74>)
 800f9c8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800f9cc:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800f9ce:	4b12      	ldr	r3, [pc, #72]	; (800fa18 <USBH_LL_Init+0x74>)
 800f9d0:	2208      	movs	r2, #8
 800f9d2:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800f9d4:	4b10      	ldr	r3, [pc, #64]	; (800fa18 <USBH_LL_Init+0x74>)
 800f9d6:	2201      	movs	r2, #1
 800f9d8:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f9da:	4b0f      	ldr	r3, [pc, #60]	; (800fa18 <USBH_LL_Init+0x74>)
 800f9dc:	2200      	movs	r2, #0
 800f9de:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800f9e0:	4b0d      	ldr	r3, [pc, #52]	; (800fa18 <USBH_LL_Init+0x74>)
 800f9e2:	2202      	movs	r2, #2
 800f9e4:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f9e6:	4b0c      	ldr	r3, [pc, #48]	; (800fa18 <USBH_LL_Init+0x74>)
 800f9e8:	2200      	movs	r2, #0
 800f9ea:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800f9ec:	480a      	ldr	r0, [pc, #40]	; (800fa18 <USBH_LL_Init+0x74>)
 800f9ee:	f7f7 f845 	bl	8006a7c <HAL_HCD_Init>
 800f9f2:	4603      	mov	r3, r0
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d001      	beq.n	800f9fc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800f9f8:	f7f2 f8fa 	bl	8001bf0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800f9fc:	4806      	ldr	r0, [pc, #24]	; (800fa18 <USBH_LL_Init+0x74>)
 800f9fe:	f7f7 fc21 	bl	8007244 <HAL_HCD_GetCurrentFrame>
 800fa02:	4603      	mov	r3, r0
 800fa04:	4619      	mov	r1, r3
 800fa06:	6878      	ldr	r0, [r7, #4]
 800fa08:	f7ff f84e 	bl	800eaa8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800fa0c:	2300      	movs	r3, #0
}
 800fa0e:	4618      	mov	r0, r3
 800fa10:	3708      	adds	r7, #8
 800fa12:	46bd      	mov	sp, r7
 800fa14:	bd80      	pop	{r7, pc}
 800fa16:	bf00      	nop
 800fa18:	20000b08 	.word	0x20000b08

0800fa1c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800fa1c:	b580      	push	{r7, lr}
 800fa1e:	b084      	sub	sp, #16
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fa24:	2300      	movs	r3, #0
 800fa26:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fa28:	2300      	movs	r3, #0
 800fa2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fa32:	4618      	mov	r0, r3
 800fa34:	f7f7 fb90 	bl	8007158 <HAL_HCD_Start>
 800fa38:	4603      	mov	r3, r0
 800fa3a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fa3c:	7bfb      	ldrb	r3, [r7, #15]
 800fa3e:	4618      	mov	r0, r3
 800fa40:	f000 f952 	bl	800fce8 <USBH_Get_USB_Status>
 800fa44:	4603      	mov	r3, r0
 800fa46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fa48:	7bbb      	ldrb	r3, [r7, #14]
}
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	3710      	adds	r7, #16
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}

0800fa52 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800fa52:	b580      	push	{r7, lr}
 800fa54:	b084      	sub	sp, #16
 800fa56:	af00      	add	r7, sp, #0
 800fa58:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fa5a:	2300      	movs	r3, #0
 800fa5c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fa5e:	2300      	movs	r3, #0
 800fa60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fa68:	4618      	mov	r0, r3
 800fa6a:	f7f7 fb98 	bl	800719e <HAL_HCD_Stop>
 800fa6e:	4603      	mov	r3, r0
 800fa70:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fa72:	7bfb      	ldrb	r3, [r7, #15]
 800fa74:	4618      	mov	r0, r3
 800fa76:	f000 f937 	bl	800fce8 <USBH_Get_USB_Status>
 800fa7a:	4603      	mov	r3, r0
 800fa7c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fa7e:	7bbb      	ldrb	r3, [r7, #14]
}
 800fa80:	4618      	mov	r0, r3
 800fa82:	3710      	adds	r7, #16
 800fa84:	46bd      	mov	sp, r7
 800fa86:	bd80      	pop	{r7, pc}

0800fa88 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800fa88:	b580      	push	{r7, lr}
 800fa8a:	b084      	sub	sp, #16
 800fa8c:	af00      	add	r7, sp, #0
 800fa8e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800fa90:	2301      	movs	r3, #1
 800fa92:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fa9a:	4618      	mov	r0, r3
 800fa9c:	f7f7 fbe0 	bl	8007260 <HAL_HCD_GetCurrentSpeed>
 800faa0:	4603      	mov	r3, r0
 800faa2:	2b02      	cmp	r3, #2
 800faa4:	d00c      	beq.n	800fac0 <USBH_LL_GetSpeed+0x38>
 800faa6:	2b02      	cmp	r3, #2
 800faa8:	d80d      	bhi.n	800fac6 <USBH_LL_GetSpeed+0x3e>
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d002      	beq.n	800fab4 <USBH_LL_GetSpeed+0x2c>
 800faae:	2b01      	cmp	r3, #1
 800fab0:	d003      	beq.n	800faba <USBH_LL_GetSpeed+0x32>
 800fab2:	e008      	b.n	800fac6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800fab4:	2300      	movs	r3, #0
 800fab6:	73fb      	strb	r3, [r7, #15]
    break;
 800fab8:	e008      	b.n	800facc <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800faba:	2301      	movs	r3, #1
 800fabc:	73fb      	strb	r3, [r7, #15]
    break;
 800fabe:	e005      	b.n	800facc <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800fac0:	2302      	movs	r3, #2
 800fac2:	73fb      	strb	r3, [r7, #15]
    break;
 800fac4:	e002      	b.n	800facc <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800fac6:	2301      	movs	r3, #1
 800fac8:	73fb      	strb	r3, [r7, #15]
    break;
 800faca:	bf00      	nop
  }
  return  speed;
 800facc:	7bfb      	ldrb	r3, [r7, #15]
}
 800face:	4618      	mov	r0, r3
 800fad0:	3710      	adds	r7, #16
 800fad2:	46bd      	mov	sp, r7
 800fad4:	bd80      	pop	{r7, pc}

0800fad6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800fad6:	b580      	push	{r7, lr}
 800fad8:	b084      	sub	sp, #16
 800fada:	af00      	add	r7, sp, #0
 800fadc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fade:	2300      	movs	r3, #0
 800fae0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fae2:	2300      	movs	r3, #0
 800fae4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800faec:	4618      	mov	r0, r3
 800faee:	f7f7 fb73 	bl	80071d8 <HAL_HCD_ResetPort>
 800faf2:	4603      	mov	r3, r0
 800faf4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800faf6:	7bfb      	ldrb	r3, [r7, #15]
 800faf8:	4618      	mov	r0, r3
 800fafa:	f000 f8f5 	bl	800fce8 <USBH_Get_USB_Status>
 800fafe:	4603      	mov	r3, r0
 800fb00:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fb02:	7bbb      	ldrb	r3, [r7, #14]
}
 800fb04:	4618      	mov	r0, r3
 800fb06:	3710      	adds	r7, #16
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	bd80      	pop	{r7, pc}

0800fb0c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	b082      	sub	sp, #8
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
 800fb14:	460b      	mov	r3, r1
 800fb16:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fb1e:	78fa      	ldrb	r2, [r7, #3]
 800fb20:	4611      	mov	r1, r2
 800fb22:	4618      	mov	r0, r3
 800fb24:	f7f7 fb7a 	bl	800721c <HAL_HCD_HC_GetXferCount>
 800fb28:	4603      	mov	r3, r0
}
 800fb2a:	4618      	mov	r0, r3
 800fb2c:	3708      	adds	r7, #8
 800fb2e:	46bd      	mov	sp, r7
 800fb30:	bd80      	pop	{r7, pc}

0800fb32 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800fb32:	b590      	push	{r4, r7, lr}
 800fb34:	b089      	sub	sp, #36	; 0x24
 800fb36:	af04      	add	r7, sp, #16
 800fb38:	6078      	str	r0, [r7, #4]
 800fb3a:	4608      	mov	r0, r1
 800fb3c:	4611      	mov	r1, r2
 800fb3e:	461a      	mov	r2, r3
 800fb40:	4603      	mov	r3, r0
 800fb42:	70fb      	strb	r3, [r7, #3]
 800fb44:	460b      	mov	r3, r1
 800fb46:	70bb      	strb	r3, [r7, #2]
 800fb48:	4613      	mov	r3, r2
 800fb4a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb4c:	2300      	movs	r3, #0
 800fb4e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fb50:	2300      	movs	r3, #0
 800fb52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800fb5a:	787c      	ldrb	r4, [r7, #1]
 800fb5c:	78ba      	ldrb	r2, [r7, #2]
 800fb5e:	78f9      	ldrb	r1, [r7, #3]
 800fb60:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800fb62:	9302      	str	r3, [sp, #8]
 800fb64:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800fb68:	9301      	str	r3, [sp, #4]
 800fb6a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800fb6e:	9300      	str	r3, [sp, #0]
 800fb70:	4623      	mov	r3, r4
 800fb72:	f7f6 ffe5 	bl	8006b40 <HAL_HCD_HC_Init>
 800fb76:	4603      	mov	r3, r0
 800fb78:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800fb7a:	7bfb      	ldrb	r3, [r7, #15]
 800fb7c:	4618      	mov	r0, r3
 800fb7e:	f000 f8b3 	bl	800fce8 <USBH_Get_USB_Status>
 800fb82:	4603      	mov	r3, r0
 800fb84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fb86:	7bbb      	ldrb	r3, [r7, #14]
}
 800fb88:	4618      	mov	r0, r3
 800fb8a:	3714      	adds	r7, #20
 800fb8c:	46bd      	mov	sp, r7
 800fb8e:	bd90      	pop	{r4, r7, pc}

0800fb90 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b084      	sub	sp, #16
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]
 800fb98:	460b      	mov	r3, r1
 800fb9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb9c:	2300      	movs	r3, #0
 800fb9e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fba0:	2300      	movs	r3, #0
 800fba2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fbaa:	78fa      	ldrb	r2, [r7, #3]
 800fbac:	4611      	mov	r1, r2
 800fbae:	4618      	mov	r0, r3
 800fbb0:	f7f7 f855 	bl	8006c5e <HAL_HCD_HC_Halt>
 800fbb4:	4603      	mov	r3, r0
 800fbb6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fbb8:	7bfb      	ldrb	r3, [r7, #15]
 800fbba:	4618      	mov	r0, r3
 800fbbc:	f000 f894 	bl	800fce8 <USBH_Get_USB_Status>
 800fbc0:	4603      	mov	r3, r0
 800fbc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fbc4:	7bbb      	ldrb	r3, [r7, #14]
}
 800fbc6:	4618      	mov	r0, r3
 800fbc8:	3710      	adds	r7, #16
 800fbca:	46bd      	mov	sp, r7
 800fbcc:	bd80      	pop	{r7, pc}

0800fbce <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800fbce:	b590      	push	{r4, r7, lr}
 800fbd0:	b089      	sub	sp, #36	; 0x24
 800fbd2:	af04      	add	r7, sp, #16
 800fbd4:	6078      	str	r0, [r7, #4]
 800fbd6:	4608      	mov	r0, r1
 800fbd8:	4611      	mov	r1, r2
 800fbda:	461a      	mov	r2, r3
 800fbdc:	4603      	mov	r3, r0
 800fbde:	70fb      	strb	r3, [r7, #3]
 800fbe0:	460b      	mov	r3, r1
 800fbe2:	70bb      	strb	r3, [r7, #2]
 800fbe4:	4613      	mov	r3, r2
 800fbe6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fbe8:	2300      	movs	r3, #0
 800fbea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fbec:	2300      	movs	r3, #0
 800fbee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800fbf6:	787c      	ldrb	r4, [r7, #1]
 800fbf8:	78ba      	ldrb	r2, [r7, #2]
 800fbfa:	78f9      	ldrb	r1, [r7, #3]
 800fbfc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800fc00:	9303      	str	r3, [sp, #12]
 800fc02:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800fc04:	9302      	str	r3, [sp, #8]
 800fc06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc08:	9301      	str	r3, [sp, #4]
 800fc0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800fc0e:	9300      	str	r3, [sp, #0]
 800fc10:	4623      	mov	r3, r4
 800fc12:	f7f7 f847 	bl	8006ca4 <HAL_HCD_HC_SubmitRequest>
 800fc16:	4603      	mov	r3, r0
 800fc18:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800fc1a:	7bfb      	ldrb	r3, [r7, #15]
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f000 f863 	bl	800fce8 <USBH_Get_USB_Status>
 800fc22:	4603      	mov	r3, r0
 800fc24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fc26:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc28:	4618      	mov	r0, r3
 800fc2a:	3714      	adds	r7, #20
 800fc2c:	46bd      	mov	sp, r7
 800fc2e:	bd90      	pop	{r4, r7, pc}

0800fc30 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b082      	sub	sp, #8
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]
 800fc38:	460b      	mov	r3, r1
 800fc3a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fc42:	78fa      	ldrb	r2, [r7, #3]
 800fc44:	4611      	mov	r1, r2
 800fc46:	4618      	mov	r0, r3
 800fc48:	f7f7 fad4 	bl	80071f4 <HAL_HCD_HC_GetURBState>
 800fc4c:	4603      	mov	r3, r0
}
 800fc4e:	4618      	mov	r0, r3
 800fc50:	3708      	adds	r7, #8
 800fc52:	46bd      	mov	sp, r7
 800fc54:	bd80      	pop	{r7, pc}

0800fc56 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800fc56:	b580      	push	{r7, lr}
 800fc58:	b082      	sub	sp, #8
 800fc5a:	af00      	add	r7, sp, #0
 800fc5c:	6078      	str	r0, [r7, #4]
 800fc5e:	460b      	mov	r3, r1
 800fc60:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 800fc62:	20c8      	movs	r0, #200	; 0xc8
 800fc64:	f7f6 fbd4 	bl	8006410 <HAL_Delay>
  return USBH_OK;
 800fc68:	2300      	movs	r3, #0
}
 800fc6a:	4618      	mov	r0, r3
 800fc6c:	3708      	adds	r7, #8
 800fc6e:	46bd      	mov	sp, r7
 800fc70:	bd80      	pop	{r7, pc}

0800fc72 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800fc72:	b480      	push	{r7}
 800fc74:	b085      	sub	sp, #20
 800fc76:	af00      	add	r7, sp, #0
 800fc78:	6078      	str	r0, [r7, #4]
 800fc7a:	460b      	mov	r3, r1
 800fc7c:	70fb      	strb	r3, [r7, #3]
 800fc7e:	4613      	mov	r3, r2
 800fc80:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fc88:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800fc8a:	78fb      	ldrb	r3, [r7, #3]
 800fc8c:	68fa      	ldr	r2, [r7, #12]
 800fc8e:	212c      	movs	r1, #44	; 0x2c
 800fc90:	fb01 f303 	mul.w	r3, r1, r3
 800fc94:	4413      	add	r3, r2
 800fc96:	333b      	adds	r3, #59	; 0x3b
 800fc98:	781b      	ldrb	r3, [r3, #0]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d009      	beq.n	800fcb2 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800fc9e:	78fb      	ldrb	r3, [r7, #3]
 800fca0:	68fa      	ldr	r2, [r7, #12]
 800fca2:	212c      	movs	r1, #44	; 0x2c
 800fca4:	fb01 f303 	mul.w	r3, r1, r3
 800fca8:	4413      	add	r3, r2
 800fcaa:	3354      	adds	r3, #84	; 0x54
 800fcac:	78ba      	ldrb	r2, [r7, #2]
 800fcae:	701a      	strb	r2, [r3, #0]
 800fcb0:	e008      	b.n	800fcc4 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800fcb2:	78fb      	ldrb	r3, [r7, #3]
 800fcb4:	68fa      	ldr	r2, [r7, #12]
 800fcb6:	212c      	movs	r1, #44	; 0x2c
 800fcb8:	fb01 f303 	mul.w	r3, r1, r3
 800fcbc:	4413      	add	r3, r2
 800fcbe:	3355      	adds	r3, #85	; 0x55
 800fcc0:	78ba      	ldrb	r2, [r7, #2]
 800fcc2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800fcc4:	2300      	movs	r3, #0
}
 800fcc6:	4618      	mov	r0, r3
 800fcc8:	3714      	adds	r7, #20
 800fcca:	46bd      	mov	sp, r7
 800fccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcd0:	4770      	bx	lr

0800fcd2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800fcd2:	b580      	push	{r7, lr}
 800fcd4:	b082      	sub	sp, #8
 800fcd6:	af00      	add	r7, sp, #0
 800fcd8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800fcda:	6878      	ldr	r0, [r7, #4]
 800fcdc:	f7f6 fb98 	bl	8006410 <HAL_Delay>
}
 800fce0:	bf00      	nop
 800fce2:	3708      	adds	r7, #8
 800fce4:	46bd      	mov	sp, r7
 800fce6:	bd80      	pop	{r7, pc}

0800fce8 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800fce8:	b480      	push	{r7}
 800fcea:	b085      	sub	sp, #20
 800fcec:	af00      	add	r7, sp, #0
 800fcee:	4603      	mov	r3, r0
 800fcf0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fcf2:	2300      	movs	r3, #0
 800fcf4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800fcf6:	79fb      	ldrb	r3, [r7, #7]
 800fcf8:	2b03      	cmp	r3, #3
 800fcfa:	d817      	bhi.n	800fd2c <USBH_Get_USB_Status+0x44>
 800fcfc:	a201      	add	r2, pc, #4	; (adr r2, 800fd04 <USBH_Get_USB_Status+0x1c>)
 800fcfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd02:	bf00      	nop
 800fd04:	0800fd15 	.word	0x0800fd15
 800fd08:	0800fd1b 	.word	0x0800fd1b
 800fd0c:	0800fd21 	.word	0x0800fd21
 800fd10:	0800fd27 	.word	0x0800fd27
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800fd14:	2300      	movs	r3, #0
 800fd16:	73fb      	strb	r3, [r7, #15]
    break;
 800fd18:	e00b      	b.n	800fd32 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800fd1a:	2302      	movs	r3, #2
 800fd1c:	73fb      	strb	r3, [r7, #15]
    break;
 800fd1e:	e008      	b.n	800fd32 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800fd20:	2301      	movs	r3, #1
 800fd22:	73fb      	strb	r3, [r7, #15]
    break;
 800fd24:	e005      	b.n	800fd32 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800fd26:	2302      	movs	r3, #2
 800fd28:	73fb      	strb	r3, [r7, #15]
    break;
 800fd2a:	e002      	b.n	800fd32 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800fd2c:	2302      	movs	r3, #2
 800fd2e:	73fb      	strb	r3, [r7, #15]
    break;
 800fd30:	bf00      	nop
  }
  return usb_status;
 800fd32:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd34:	4618      	mov	r0, r3
 800fd36:	3714      	adds	r7, #20
 800fd38:	46bd      	mov	sp, r7
 800fd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3e:	4770      	bx	lr

0800fd40 <__errno>:
 800fd40:	4b01      	ldr	r3, [pc, #4]	; (800fd48 <__errno+0x8>)
 800fd42:	6818      	ldr	r0, [r3, #0]
 800fd44:	4770      	bx	lr
 800fd46:	bf00      	nop
 800fd48:	20000294 	.word	0x20000294

0800fd4c <__libc_init_array>:
 800fd4c:	b570      	push	{r4, r5, r6, lr}
 800fd4e:	4d0d      	ldr	r5, [pc, #52]	; (800fd84 <__libc_init_array+0x38>)
 800fd50:	4c0d      	ldr	r4, [pc, #52]	; (800fd88 <__libc_init_array+0x3c>)
 800fd52:	1b64      	subs	r4, r4, r5
 800fd54:	10a4      	asrs	r4, r4, #2
 800fd56:	2600      	movs	r6, #0
 800fd58:	42a6      	cmp	r6, r4
 800fd5a:	d109      	bne.n	800fd70 <__libc_init_array+0x24>
 800fd5c:	4d0b      	ldr	r5, [pc, #44]	; (800fd8c <__libc_init_array+0x40>)
 800fd5e:	4c0c      	ldr	r4, [pc, #48]	; (800fd90 <__libc_init_array+0x44>)
 800fd60:	f000 fc78 	bl	8010654 <_init>
 800fd64:	1b64      	subs	r4, r4, r5
 800fd66:	10a4      	asrs	r4, r4, #2
 800fd68:	2600      	movs	r6, #0
 800fd6a:	42a6      	cmp	r6, r4
 800fd6c:	d105      	bne.n	800fd7a <__libc_init_array+0x2e>
 800fd6e:	bd70      	pop	{r4, r5, r6, pc}
 800fd70:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd74:	4798      	blx	r3
 800fd76:	3601      	adds	r6, #1
 800fd78:	e7ee      	b.n	800fd58 <__libc_init_array+0xc>
 800fd7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd7e:	4798      	blx	r3
 800fd80:	3601      	adds	r6, #1
 800fd82:	e7f2      	b.n	800fd6a <__libc_init_array+0x1e>
 800fd84:	08010d28 	.word	0x08010d28
 800fd88:	08010d28 	.word	0x08010d28
 800fd8c:	08010d28 	.word	0x08010d28
 800fd90:	08010d2c 	.word	0x08010d2c

0800fd94 <malloc>:
 800fd94:	4b02      	ldr	r3, [pc, #8]	; (800fda0 <malloc+0xc>)
 800fd96:	4601      	mov	r1, r0
 800fd98:	6818      	ldr	r0, [r3, #0]
 800fd9a:	f000 b871 	b.w	800fe80 <_malloc_r>
 800fd9e:	bf00      	nop
 800fda0:	20000294 	.word	0x20000294

0800fda4 <free>:
 800fda4:	4b02      	ldr	r3, [pc, #8]	; (800fdb0 <free+0xc>)
 800fda6:	4601      	mov	r1, r0
 800fda8:	6818      	ldr	r0, [r3, #0]
 800fdaa:	f000 b819 	b.w	800fde0 <_free_r>
 800fdae:	bf00      	nop
 800fdb0:	20000294 	.word	0x20000294

0800fdb4 <memcpy>:
 800fdb4:	440a      	add	r2, r1
 800fdb6:	4291      	cmp	r1, r2
 800fdb8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800fdbc:	d100      	bne.n	800fdc0 <memcpy+0xc>
 800fdbe:	4770      	bx	lr
 800fdc0:	b510      	push	{r4, lr}
 800fdc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fdc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fdca:	4291      	cmp	r1, r2
 800fdcc:	d1f9      	bne.n	800fdc2 <memcpy+0xe>
 800fdce:	bd10      	pop	{r4, pc}

0800fdd0 <memset>:
 800fdd0:	4402      	add	r2, r0
 800fdd2:	4603      	mov	r3, r0
 800fdd4:	4293      	cmp	r3, r2
 800fdd6:	d100      	bne.n	800fdda <memset+0xa>
 800fdd8:	4770      	bx	lr
 800fdda:	f803 1b01 	strb.w	r1, [r3], #1
 800fdde:	e7f9      	b.n	800fdd4 <memset+0x4>

0800fde0 <_free_r>:
 800fde0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fde2:	2900      	cmp	r1, #0
 800fde4:	d048      	beq.n	800fe78 <_free_r+0x98>
 800fde6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fdea:	9001      	str	r0, [sp, #4]
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	f1a1 0404 	sub.w	r4, r1, #4
 800fdf2:	bfb8      	it	lt
 800fdf4:	18e4      	addlt	r4, r4, r3
 800fdf6:	f000 f8c1 	bl	800ff7c <__malloc_lock>
 800fdfa:	4a20      	ldr	r2, [pc, #128]	; (800fe7c <_free_r+0x9c>)
 800fdfc:	9801      	ldr	r0, [sp, #4]
 800fdfe:	6813      	ldr	r3, [r2, #0]
 800fe00:	4615      	mov	r5, r2
 800fe02:	b933      	cbnz	r3, 800fe12 <_free_r+0x32>
 800fe04:	6063      	str	r3, [r4, #4]
 800fe06:	6014      	str	r4, [r2, #0]
 800fe08:	b003      	add	sp, #12
 800fe0a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fe0e:	f000 b8bb 	b.w	800ff88 <__malloc_unlock>
 800fe12:	42a3      	cmp	r3, r4
 800fe14:	d90b      	bls.n	800fe2e <_free_r+0x4e>
 800fe16:	6821      	ldr	r1, [r4, #0]
 800fe18:	1862      	adds	r2, r4, r1
 800fe1a:	4293      	cmp	r3, r2
 800fe1c:	bf04      	itt	eq
 800fe1e:	681a      	ldreq	r2, [r3, #0]
 800fe20:	685b      	ldreq	r3, [r3, #4]
 800fe22:	6063      	str	r3, [r4, #4]
 800fe24:	bf04      	itt	eq
 800fe26:	1852      	addeq	r2, r2, r1
 800fe28:	6022      	streq	r2, [r4, #0]
 800fe2a:	602c      	str	r4, [r5, #0]
 800fe2c:	e7ec      	b.n	800fe08 <_free_r+0x28>
 800fe2e:	461a      	mov	r2, r3
 800fe30:	685b      	ldr	r3, [r3, #4]
 800fe32:	b10b      	cbz	r3, 800fe38 <_free_r+0x58>
 800fe34:	42a3      	cmp	r3, r4
 800fe36:	d9fa      	bls.n	800fe2e <_free_r+0x4e>
 800fe38:	6811      	ldr	r1, [r2, #0]
 800fe3a:	1855      	adds	r5, r2, r1
 800fe3c:	42a5      	cmp	r5, r4
 800fe3e:	d10b      	bne.n	800fe58 <_free_r+0x78>
 800fe40:	6824      	ldr	r4, [r4, #0]
 800fe42:	4421      	add	r1, r4
 800fe44:	1854      	adds	r4, r2, r1
 800fe46:	42a3      	cmp	r3, r4
 800fe48:	6011      	str	r1, [r2, #0]
 800fe4a:	d1dd      	bne.n	800fe08 <_free_r+0x28>
 800fe4c:	681c      	ldr	r4, [r3, #0]
 800fe4e:	685b      	ldr	r3, [r3, #4]
 800fe50:	6053      	str	r3, [r2, #4]
 800fe52:	4421      	add	r1, r4
 800fe54:	6011      	str	r1, [r2, #0]
 800fe56:	e7d7      	b.n	800fe08 <_free_r+0x28>
 800fe58:	d902      	bls.n	800fe60 <_free_r+0x80>
 800fe5a:	230c      	movs	r3, #12
 800fe5c:	6003      	str	r3, [r0, #0]
 800fe5e:	e7d3      	b.n	800fe08 <_free_r+0x28>
 800fe60:	6825      	ldr	r5, [r4, #0]
 800fe62:	1961      	adds	r1, r4, r5
 800fe64:	428b      	cmp	r3, r1
 800fe66:	bf04      	itt	eq
 800fe68:	6819      	ldreq	r1, [r3, #0]
 800fe6a:	685b      	ldreq	r3, [r3, #4]
 800fe6c:	6063      	str	r3, [r4, #4]
 800fe6e:	bf04      	itt	eq
 800fe70:	1949      	addeq	r1, r1, r5
 800fe72:	6021      	streq	r1, [r4, #0]
 800fe74:	6054      	str	r4, [r2, #4]
 800fe76:	e7c7      	b.n	800fe08 <_free_r+0x28>
 800fe78:	b003      	add	sp, #12
 800fe7a:	bd30      	pop	{r4, r5, pc}
 800fe7c:	20000330 	.word	0x20000330

0800fe80 <_malloc_r>:
 800fe80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe82:	1ccd      	adds	r5, r1, #3
 800fe84:	f025 0503 	bic.w	r5, r5, #3
 800fe88:	3508      	adds	r5, #8
 800fe8a:	2d0c      	cmp	r5, #12
 800fe8c:	bf38      	it	cc
 800fe8e:	250c      	movcc	r5, #12
 800fe90:	2d00      	cmp	r5, #0
 800fe92:	4606      	mov	r6, r0
 800fe94:	db01      	blt.n	800fe9a <_malloc_r+0x1a>
 800fe96:	42a9      	cmp	r1, r5
 800fe98:	d903      	bls.n	800fea2 <_malloc_r+0x22>
 800fe9a:	230c      	movs	r3, #12
 800fe9c:	6033      	str	r3, [r6, #0]
 800fe9e:	2000      	movs	r0, #0
 800fea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fea2:	f000 f86b 	bl	800ff7c <__malloc_lock>
 800fea6:	4921      	ldr	r1, [pc, #132]	; (800ff2c <_malloc_r+0xac>)
 800fea8:	680a      	ldr	r2, [r1, #0]
 800feaa:	4614      	mov	r4, r2
 800feac:	b99c      	cbnz	r4, 800fed6 <_malloc_r+0x56>
 800feae:	4f20      	ldr	r7, [pc, #128]	; (800ff30 <_malloc_r+0xb0>)
 800feb0:	683b      	ldr	r3, [r7, #0]
 800feb2:	b923      	cbnz	r3, 800febe <_malloc_r+0x3e>
 800feb4:	4621      	mov	r1, r4
 800feb6:	4630      	mov	r0, r6
 800feb8:	f000 f83c 	bl	800ff34 <_sbrk_r>
 800febc:	6038      	str	r0, [r7, #0]
 800febe:	4629      	mov	r1, r5
 800fec0:	4630      	mov	r0, r6
 800fec2:	f000 f837 	bl	800ff34 <_sbrk_r>
 800fec6:	1c43      	adds	r3, r0, #1
 800fec8:	d123      	bne.n	800ff12 <_malloc_r+0x92>
 800feca:	230c      	movs	r3, #12
 800fecc:	6033      	str	r3, [r6, #0]
 800fece:	4630      	mov	r0, r6
 800fed0:	f000 f85a 	bl	800ff88 <__malloc_unlock>
 800fed4:	e7e3      	b.n	800fe9e <_malloc_r+0x1e>
 800fed6:	6823      	ldr	r3, [r4, #0]
 800fed8:	1b5b      	subs	r3, r3, r5
 800feda:	d417      	bmi.n	800ff0c <_malloc_r+0x8c>
 800fedc:	2b0b      	cmp	r3, #11
 800fede:	d903      	bls.n	800fee8 <_malloc_r+0x68>
 800fee0:	6023      	str	r3, [r4, #0]
 800fee2:	441c      	add	r4, r3
 800fee4:	6025      	str	r5, [r4, #0]
 800fee6:	e004      	b.n	800fef2 <_malloc_r+0x72>
 800fee8:	6863      	ldr	r3, [r4, #4]
 800feea:	42a2      	cmp	r2, r4
 800feec:	bf0c      	ite	eq
 800feee:	600b      	streq	r3, [r1, #0]
 800fef0:	6053      	strne	r3, [r2, #4]
 800fef2:	4630      	mov	r0, r6
 800fef4:	f000 f848 	bl	800ff88 <__malloc_unlock>
 800fef8:	f104 000b 	add.w	r0, r4, #11
 800fefc:	1d23      	adds	r3, r4, #4
 800fefe:	f020 0007 	bic.w	r0, r0, #7
 800ff02:	1ac2      	subs	r2, r0, r3
 800ff04:	d0cc      	beq.n	800fea0 <_malloc_r+0x20>
 800ff06:	1a1b      	subs	r3, r3, r0
 800ff08:	50a3      	str	r3, [r4, r2]
 800ff0a:	e7c9      	b.n	800fea0 <_malloc_r+0x20>
 800ff0c:	4622      	mov	r2, r4
 800ff0e:	6864      	ldr	r4, [r4, #4]
 800ff10:	e7cc      	b.n	800feac <_malloc_r+0x2c>
 800ff12:	1cc4      	adds	r4, r0, #3
 800ff14:	f024 0403 	bic.w	r4, r4, #3
 800ff18:	42a0      	cmp	r0, r4
 800ff1a:	d0e3      	beq.n	800fee4 <_malloc_r+0x64>
 800ff1c:	1a21      	subs	r1, r4, r0
 800ff1e:	4630      	mov	r0, r6
 800ff20:	f000 f808 	bl	800ff34 <_sbrk_r>
 800ff24:	3001      	adds	r0, #1
 800ff26:	d1dd      	bne.n	800fee4 <_malloc_r+0x64>
 800ff28:	e7cf      	b.n	800feca <_malloc_r+0x4a>
 800ff2a:	bf00      	nop
 800ff2c:	20000330 	.word	0x20000330
 800ff30:	20000334 	.word	0x20000334

0800ff34 <_sbrk_r>:
 800ff34:	b538      	push	{r3, r4, r5, lr}
 800ff36:	4d06      	ldr	r5, [pc, #24]	; (800ff50 <_sbrk_r+0x1c>)
 800ff38:	2300      	movs	r3, #0
 800ff3a:	4604      	mov	r4, r0
 800ff3c:	4608      	mov	r0, r1
 800ff3e:	602b      	str	r3, [r5, #0]
 800ff40:	f7f2 f992 	bl	8002268 <_sbrk>
 800ff44:	1c43      	adds	r3, r0, #1
 800ff46:	d102      	bne.n	800ff4e <_sbrk_r+0x1a>
 800ff48:	682b      	ldr	r3, [r5, #0]
 800ff4a:	b103      	cbz	r3, 800ff4e <_sbrk_r+0x1a>
 800ff4c:	6023      	str	r3, [r4, #0]
 800ff4e:	bd38      	pop	{r3, r4, r5, pc}
 800ff50:	20000e0c 	.word	0x20000e0c

0800ff54 <strncat>:
 800ff54:	b530      	push	{r4, r5, lr}
 800ff56:	4604      	mov	r4, r0
 800ff58:	7825      	ldrb	r5, [r4, #0]
 800ff5a:	4623      	mov	r3, r4
 800ff5c:	3401      	adds	r4, #1
 800ff5e:	2d00      	cmp	r5, #0
 800ff60:	d1fa      	bne.n	800ff58 <strncat+0x4>
 800ff62:	3a01      	subs	r2, #1
 800ff64:	d304      	bcc.n	800ff70 <strncat+0x1c>
 800ff66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ff6a:	f803 4b01 	strb.w	r4, [r3], #1
 800ff6e:	b904      	cbnz	r4, 800ff72 <strncat+0x1e>
 800ff70:	bd30      	pop	{r4, r5, pc}
 800ff72:	2a00      	cmp	r2, #0
 800ff74:	d1f5      	bne.n	800ff62 <strncat+0xe>
 800ff76:	701a      	strb	r2, [r3, #0]
 800ff78:	e7f3      	b.n	800ff62 <strncat+0xe>
	...

0800ff7c <__malloc_lock>:
 800ff7c:	4801      	ldr	r0, [pc, #4]	; (800ff84 <__malloc_lock+0x8>)
 800ff7e:	f000 b809 	b.w	800ff94 <__retarget_lock_acquire_recursive>
 800ff82:	bf00      	nop
 800ff84:	20000e14 	.word	0x20000e14

0800ff88 <__malloc_unlock>:
 800ff88:	4801      	ldr	r0, [pc, #4]	; (800ff90 <__malloc_unlock+0x8>)
 800ff8a:	f000 b804 	b.w	800ff96 <__retarget_lock_release_recursive>
 800ff8e:	bf00      	nop
 800ff90:	20000e14 	.word	0x20000e14

0800ff94 <__retarget_lock_acquire_recursive>:
 800ff94:	4770      	bx	lr

0800ff96 <__retarget_lock_release_recursive>:
 800ff96:	4770      	bx	lr

0800ff98 <atan>:
 800ff98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff9c:	ec55 4b10 	vmov	r4, r5, d0
 800ffa0:	4bc3      	ldr	r3, [pc, #780]	; (80102b0 <atan+0x318>)
 800ffa2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ffa6:	429e      	cmp	r6, r3
 800ffa8:	46ab      	mov	fp, r5
 800ffaa:	dd18      	ble.n	800ffde <atan+0x46>
 800ffac:	4bc1      	ldr	r3, [pc, #772]	; (80102b4 <atan+0x31c>)
 800ffae:	429e      	cmp	r6, r3
 800ffb0:	dc01      	bgt.n	800ffb6 <atan+0x1e>
 800ffb2:	d109      	bne.n	800ffc8 <atan+0x30>
 800ffb4:	b144      	cbz	r4, 800ffc8 <atan+0x30>
 800ffb6:	4622      	mov	r2, r4
 800ffb8:	462b      	mov	r3, r5
 800ffba:	4620      	mov	r0, r4
 800ffbc:	4629      	mov	r1, r5
 800ffbe:	f7f0 f909 	bl	80001d4 <__adddf3>
 800ffc2:	4604      	mov	r4, r0
 800ffc4:	460d      	mov	r5, r1
 800ffc6:	e006      	b.n	800ffd6 <atan+0x3e>
 800ffc8:	f1bb 0f00 	cmp.w	fp, #0
 800ffcc:	f300 8131 	bgt.w	8010232 <atan+0x29a>
 800ffd0:	a59b      	add	r5, pc, #620	; (adr r5, 8010240 <atan+0x2a8>)
 800ffd2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ffd6:	ec45 4b10 	vmov	d0, r4, r5
 800ffda:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffde:	4bb6      	ldr	r3, [pc, #728]	; (80102b8 <atan+0x320>)
 800ffe0:	429e      	cmp	r6, r3
 800ffe2:	dc14      	bgt.n	801000e <atan+0x76>
 800ffe4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800ffe8:	429e      	cmp	r6, r3
 800ffea:	dc0d      	bgt.n	8010008 <atan+0x70>
 800ffec:	a396      	add	r3, pc, #600	; (adr r3, 8010248 <atan+0x2b0>)
 800ffee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fff2:	ee10 0a10 	vmov	r0, s0
 800fff6:	4629      	mov	r1, r5
 800fff8:	f7f0 f8ec 	bl	80001d4 <__adddf3>
 800fffc:	4baf      	ldr	r3, [pc, #700]	; (80102bc <atan+0x324>)
 800fffe:	2200      	movs	r2, #0
 8010000:	f7f0 fd2e 	bl	8000a60 <__aeabi_dcmpgt>
 8010004:	2800      	cmp	r0, #0
 8010006:	d1e6      	bne.n	800ffd6 <atan+0x3e>
 8010008:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801000c:	e02b      	b.n	8010066 <atan+0xce>
 801000e:	f000 f963 	bl	80102d8 <fabs>
 8010012:	4bab      	ldr	r3, [pc, #684]	; (80102c0 <atan+0x328>)
 8010014:	429e      	cmp	r6, r3
 8010016:	ec55 4b10 	vmov	r4, r5, d0
 801001a:	f300 80bf 	bgt.w	801019c <atan+0x204>
 801001e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8010022:	429e      	cmp	r6, r3
 8010024:	f300 80a0 	bgt.w	8010168 <atan+0x1d0>
 8010028:	ee10 2a10 	vmov	r2, s0
 801002c:	ee10 0a10 	vmov	r0, s0
 8010030:	462b      	mov	r3, r5
 8010032:	4629      	mov	r1, r5
 8010034:	f7f0 f8ce 	bl	80001d4 <__adddf3>
 8010038:	4ba0      	ldr	r3, [pc, #640]	; (80102bc <atan+0x324>)
 801003a:	2200      	movs	r2, #0
 801003c:	f7f0 f8c8 	bl	80001d0 <__aeabi_dsub>
 8010040:	2200      	movs	r2, #0
 8010042:	4606      	mov	r6, r0
 8010044:	460f      	mov	r7, r1
 8010046:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801004a:	4620      	mov	r0, r4
 801004c:	4629      	mov	r1, r5
 801004e:	f7f0 f8c1 	bl	80001d4 <__adddf3>
 8010052:	4602      	mov	r2, r0
 8010054:	460b      	mov	r3, r1
 8010056:	4630      	mov	r0, r6
 8010058:	4639      	mov	r1, r7
 801005a:	f7f0 fb9b 	bl	8000794 <__aeabi_ddiv>
 801005e:	f04f 0a00 	mov.w	sl, #0
 8010062:	4604      	mov	r4, r0
 8010064:	460d      	mov	r5, r1
 8010066:	4622      	mov	r2, r4
 8010068:	462b      	mov	r3, r5
 801006a:	4620      	mov	r0, r4
 801006c:	4629      	mov	r1, r5
 801006e:	f7f0 fa67 	bl	8000540 <__aeabi_dmul>
 8010072:	4602      	mov	r2, r0
 8010074:	460b      	mov	r3, r1
 8010076:	4680      	mov	r8, r0
 8010078:	4689      	mov	r9, r1
 801007a:	f7f0 fa61 	bl	8000540 <__aeabi_dmul>
 801007e:	a374      	add	r3, pc, #464	; (adr r3, 8010250 <atan+0x2b8>)
 8010080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010084:	4606      	mov	r6, r0
 8010086:	460f      	mov	r7, r1
 8010088:	f7f0 fa5a 	bl	8000540 <__aeabi_dmul>
 801008c:	a372      	add	r3, pc, #456	; (adr r3, 8010258 <atan+0x2c0>)
 801008e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010092:	f7f0 f89f 	bl	80001d4 <__adddf3>
 8010096:	4632      	mov	r2, r6
 8010098:	463b      	mov	r3, r7
 801009a:	f7f0 fa51 	bl	8000540 <__aeabi_dmul>
 801009e:	a370      	add	r3, pc, #448	; (adr r3, 8010260 <atan+0x2c8>)
 80100a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a4:	f7f0 f896 	bl	80001d4 <__adddf3>
 80100a8:	4632      	mov	r2, r6
 80100aa:	463b      	mov	r3, r7
 80100ac:	f7f0 fa48 	bl	8000540 <__aeabi_dmul>
 80100b0:	a36d      	add	r3, pc, #436	; (adr r3, 8010268 <atan+0x2d0>)
 80100b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100b6:	f7f0 f88d 	bl	80001d4 <__adddf3>
 80100ba:	4632      	mov	r2, r6
 80100bc:	463b      	mov	r3, r7
 80100be:	f7f0 fa3f 	bl	8000540 <__aeabi_dmul>
 80100c2:	a36b      	add	r3, pc, #428	; (adr r3, 8010270 <atan+0x2d8>)
 80100c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100c8:	f7f0 f884 	bl	80001d4 <__adddf3>
 80100cc:	4632      	mov	r2, r6
 80100ce:	463b      	mov	r3, r7
 80100d0:	f7f0 fa36 	bl	8000540 <__aeabi_dmul>
 80100d4:	a368      	add	r3, pc, #416	; (adr r3, 8010278 <atan+0x2e0>)
 80100d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100da:	f7f0 f87b 	bl	80001d4 <__adddf3>
 80100de:	4642      	mov	r2, r8
 80100e0:	464b      	mov	r3, r9
 80100e2:	f7f0 fa2d 	bl	8000540 <__aeabi_dmul>
 80100e6:	a366      	add	r3, pc, #408	; (adr r3, 8010280 <atan+0x2e8>)
 80100e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ec:	4680      	mov	r8, r0
 80100ee:	4689      	mov	r9, r1
 80100f0:	4630      	mov	r0, r6
 80100f2:	4639      	mov	r1, r7
 80100f4:	f7f0 fa24 	bl	8000540 <__aeabi_dmul>
 80100f8:	a363      	add	r3, pc, #396	; (adr r3, 8010288 <atan+0x2f0>)
 80100fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100fe:	f7f0 f867 	bl	80001d0 <__aeabi_dsub>
 8010102:	4632      	mov	r2, r6
 8010104:	463b      	mov	r3, r7
 8010106:	f7f0 fa1b 	bl	8000540 <__aeabi_dmul>
 801010a:	a361      	add	r3, pc, #388	; (adr r3, 8010290 <atan+0x2f8>)
 801010c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010110:	f7f0 f85e 	bl	80001d0 <__aeabi_dsub>
 8010114:	4632      	mov	r2, r6
 8010116:	463b      	mov	r3, r7
 8010118:	f7f0 fa12 	bl	8000540 <__aeabi_dmul>
 801011c:	a35e      	add	r3, pc, #376	; (adr r3, 8010298 <atan+0x300>)
 801011e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010122:	f7f0 f855 	bl	80001d0 <__aeabi_dsub>
 8010126:	4632      	mov	r2, r6
 8010128:	463b      	mov	r3, r7
 801012a:	f7f0 fa09 	bl	8000540 <__aeabi_dmul>
 801012e:	a35c      	add	r3, pc, #368	; (adr r3, 80102a0 <atan+0x308>)
 8010130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010134:	f7f0 f84c 	bl	80001d0 <__aeabi_dsub>
 8010138:	4632      	mov	r2, r6
 801013a:	463b      	mov	r3, r7
 801013c:	f7f0 fa00 	bl	8000540 <__aeabi_dmul>
 8010140:	4602      	mov	r2, r0
 8010142:	460b      	mov	r3, r1
 8010144:	4640      	mov	r0, r8
 8010146:	4649      	mov	r1, r9
 8010148:	f7f0 f844 	bl	80001d4 <__adddf3>
 801014c:	4622      	mov	r2, r4
 801014e:	462b      	mov	r3, r5
 8010150:	f7f0 f9f6 	bl	8000540 <__aeabi_dmul>
 8010154:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8010158:	4602      	mov	r2, r0
 801015a:	460b      	mov	r3, r1
 801015c:	d14b      	bne.n	80101f6 <atan+0x25e>
 801015e:	4620      	mov	r0, r4
 8010160:	4629      	mov	r1, r5
 8010162:	f7f0 f835 	bl	80001d0 <__aeabi_dsub>
 8010166:	e72c      	b.n	800ffc2 <atan+0x2a>
 8010168:	ee10 0a10 	vmov	r0, s0
 801016c:	4b53      	ldr	r3, [pc, #332]	; (80102bc <atan+0x324>)
 801016e:	2200      	movs	r2, #0
 8010170:	4629      	mov	r1, r5
 8010172:	f7f0 f82d 	bl	80001d0 <__aeabi_dsub>
 8010176:	4b51      	ldr	r3, [pc, #324]	; (80102bc <atan+0x324>)
 8010178:	4606      	mov	r6, r0
 801017a:	460f      	mov	r7, r1
 801017c:	2200      	movs	r2, #0
 801017e:	4620      	mov	r0, r4
 8010180:	4629      	mov	r1, r5
 8010182:	f7f0 f827 	bl	80001d4 <__adddf3>
 8010186:	4602      	mov	r2, r0
 8010188:	460b      	mov	r3, r1
 801018a:	4630      	mov	r0, r6
 801018c:	4639      	mov	r1, r7
 801018e:	f7f0 fb01 	bl	8000794 <__aeabi_ddiv>
 8010192:	f04f 0a01 	mov.w	sl, #1
 8010196:	4604      	mov	r4, r0
 8010198:	460d      	mov	r5, r1
 801019a:	e764      	b.n	8010066 <atan+0xce>
 801019c:	4b49      	ldr	r3, [pc, #292]	; (80102c4 <atan+0x32c>)
 801019e:	429e      	cmp	r6, r3
 80101a0:	da1d      	bge.n	80101de <atan+0x246>
 80101a2:	ee10 0a10 	vmov	r0, s0
 80101a6:	4b48      	ldr	r3, [pc, #288]	; (80102c8 <atan+0x330>)
 80101a8:	2200      	movs	r2, #0
 80101aa:	4629      	mov	r1, r5
 80101ac:	f7f0 f810 	bl	80001d0 <__aeabi_dsub>
 80101b0:	4b45      	ldr	r3, [pc, #276]	; (80102c8 <atan+0x330>)
 80101b2:	4606      	mov	r6, r0
 80101b4:	460f      	mov	r7, r1
 80101b6:	2200      	movs	r2, #0
 80101b8:	4620      	mov	r0, r4
 80101ba:	4629      	mov	r1, r5
 80101bc:	f7f0 f9c0 	bl	8000540 <__aeabi_dmul>
 80101c0:	4b3e      	ldr	r3, [pc, #248]	; (80102bc <atan+0x324>)
 80101c2:	2200      	movs	r2, #0
 80101c4:	f7f0 f806 	bl	80001d4 <__adddf3>
 80101c8:	4602      	mov	r2, r0
 80101ca:	460b      	mov	r3, r1
 80101cc:	4630      	mov	r0, r6
 80101ce:	4639      	mov	r1, r7
 80101d0:	f7f0 fae0 	bl	8000794 <__aeabi_ddiv>
 80101d4:	f04f 0a02 	mov.w	sl, #2
 80101d8:	4604      	mov	r4, r0
 80101da:	460d      	mov	r5, r1
 80101dc:	e743      	b.n	8010066 <atan+0xce>
 80101de:	462b      	mov	r3, r5
 80101e0:	ee10 2a10 	vmov	r2, s0
 80101e4:	4939      	ldr	r1, [pc, #228]	; (80102cc <atan+0x334>)
 80101e6:	2000      	movs	r0, #0
 80101e8:	f7f0 fad4 	bl	8000794 <__aeabi_ddiv>
 80101ec:	f04f 0a03 	mov.w	sl, #3
 80101f0:	4604      	mov	r4, r0
 80101f2:	460d      	mov	r5, r1
 80101f4:	e737      	b.n	8010066 <atan+0xce>
 80101f6:	4b36      	ldr	r3, [pc, #216]	; (80102d0 <atan+0x338>)
 80101f8:	4e36      	ldr	r6, [pc, #216]	; (80102d4 <atan+0x33c>)
 80101fa:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80101fe:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8010202:	e9da 2300 	ldrd	r2, r3, [sl]
 8010206:	f7ef ffe3 	bl	80001d0 <__aeabi_dsub>
 801020a:	4622      	mov	r2, r4
 801020c:	462b      	mov	r3, r5
 801020e:	f7ef ffdf 	bl	80001d0 <__aeabi_dsub>
 8010212:	4602      	mov	r2, r0
 8010214:	460b      	mov	r3, r1
 8010216:	e9d6 0100 	ldrd	r0, r1, [r6]
 801021a:	f7ef ffd9 	bl	80001d0 <__aeabi_dsub>
 801021e:	f1bb 0f00 	cmp.w	fp, #0
 8010222:	4604      	mov	r4, r0
 8010224:	460d      	mov	r5, r1
 8010226:	f6bf aed6 	bge.w	800ffd6 <atan+0x3e>
 801022a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801022e:	461d      	mov	r5, r3
 8010230:	e6d1      	b.n	800ffd6 <atan+0x3e>
 8010232:	a51d      	add	r5, pc, #116	; (adr r5, 80102a8 <atan+0x310>)
 8010234:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010238:	e6cd      	b.n	800ffd6 <atan+0x3e>
 801023a:	bf00      	nop
 801023c:	f3af 8000 	nop.w
 8010240:	54442d18 	.word	0x54442d18
 8010244:	bff921fb 	.word	0xbff921fb
 8010248:	8800759c 	.word	0x8800759c
 801024c:	7e37e43c 	.word	0x7e37e43c
 8010250:	e322da11 	.word	0xe322da11
 8010254:	3f90ad3a 	.word	0x3f90ad3a
 8010258:	24760deb 	.word	0x24760deb
 801025c:	3fa97b4b 	.word	0x3fa97b4b
 8010260:	a0d03d51 	.word	0xa0d03d51
 8010264:	3fb10d66 	.word	0x3fb10d66
 8010268:	c54c206e 	.word	0xc54c206e
 801026c:	3fb745cd 	.word	0x3fb745cd
 8010270:	920083ff 	.word	0x920083ff
 8010274:	3fc24924 	.word	0x3fc24924
 8010278:	5555550d 	.word	0x5555550d
 801027c:	3fd55555 	.word	0x3fd55555
 8010280:	2c6a6c2f 	.word	0x2c6a6c2f
 8010284:	bfa2b444 	.word	0xbfa2b444
 8010288:	52defd9a 	.word	0x52defd9a
 801028c:	3fadde2d 	.word	0x3fadde2d
 8010290:	af749a6d 	.word	0xaf749a6d
 8010294:	3fb3b0f2 	.word	0x3fb3b0f2
 8010298:	fe231671 	.word	0xfe231671
 801029c:	3fbc71c6 	.word	0x3fbc71c6
 80102a0:	9998ebc4 	.word	0x9998ebc4
 80102a4:	3fc99999 	.word	0x3fc99999
 80102a8:	54442d18 	.word	0x54442d18
 80102ac:	3ff921fb 	.word	0x3ff921fb
 80102b0:	440fffff 	.word	0x440fffff
 80102b4:	7ff00000 	.word	0x7ff00000
 80102b8:	3fdbffff 	.word	0x3fdbffff
 80102bc:	3ff00000 	.word	0x3ff00000
 80102c0:	3ff2ffff 	.word	0x3ff2ffff
 80102c4:	40038000 	.word	0x40038000
 80102c8:	3ff80000 	.word	0x3ff80000
 80102cc:	bff00000 	.word	0xbff00000
 80102d0:	08010cd0 	.word	0x08010cd0
 80102d4:	08010cb0 	.word	0x08010cb0

080102d8 <fabs>:
 80102d8:	ec51 0b10 	vmov	r0, r1, d0
 80102dc:	ee10 2a10 	vmov	r2, s0
 80102e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80102e4:	ec43 2b10 	vmov	d0, r2, r3
 80102e8:	4770      	bx	lr

080102ea <atan2>:
 80102ea:	f000 b835 	b.w	8010358 <__ieee754_atan2>
	...

080102f0 <sqrt>:
 80102f0:	b538      	push	{r3, r4, r5, lr}
 80102f2:	ed2d 8b02 	vpush	{d8}
 80102f6:	ec55 4b10 	vmov	r4, r5, d0
 80102fa:	f000 f8f7 	bl	80104ec <__ieee754_sqrt>
 80102fe:	4b15      	ldr	r3, [pc, #84]	; (8010354 <sqrt+0x64>)
 8010300:	eeb0 8a40 	vmov.f32	s16, s0
 8010304:	eef0 8a60 	vmov.f32	s17, s1
 8010308:	f993 3000 	ldrsb.w	r3, [r3]
 801030c:	3301      	adds	r3, #1
 801030e:	d019      	beq.n	8010344 <sqrt+0x54>
 8010310:	4622      	mov	r2, r4
 8010312:	462b      	mov	r3, r5
 8010314:	4620      	mov	r0, r4
 8010316:	4629      	mov	r1, r5
 8010318:	f7f0 fbac 	bl	8000a74 <__aeabi_dcmpun>
 801031c:	b990      	cbnz	r0, 8010344 <sqrt+0x54>
 801031e:	2200      	movs	r2, #0
 8010320:	2300      	movs	r3, #0
 8010322:	4620      	mov	r0, r4
 8010324:	4629      	mov	r1, r5
 8010326:	f7f0 fb7d 	bl	8000a24 <__aeabi_dcmplt>
 801032a:	b158      	cbz	r0, 8010344 <sqrt+0x54>
 801032c:	f7ff fd08 	bl	800fd40 <__errno>
 8010330:	2321      	movs	r3, #33	; 0x21
 8010332:	6003      	str	r3, [r0, #0]
 8010334:	2200      	movs	r2, #0
 8010336:	2300      	movs	r3, #0
 8010338:	4610      	mov	r0, r2
 801033a:	4619      	mov	r1, r3
 801033c:	f7f0 fa2a 	bl	8000794 <__aeabi_ddiv>
 8010340:	ec41 0b18 	vmov	d8, r0, r1
 8010344:	eeb0 0a48 	vmov.f32	s0, s16
 8010348:	eef0 0a68 	vmov.f32	s1, s17
 801034c:	ecbd 8b02 	vpop	{d8}
 8010350:	bd38      	pop	{r3, r4, r5, pc}
 8010352:	bf00      	nop
 8010354:	200002f8 	.word	0x200002f8

08010358 <__ieee754_atan2>:
 8010358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801035c:	ec57 6b11 	vmov	r6, r7, d1
 8010360:	4273      	negs	r3, r6
 8010362:	f8df e184 	ldr.w	lr, [pc, #388]	; 80104e8 <__ieee754_atan2+0x190>
 8010366:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801036a:	4333      	orrs	r3, r6
 801036c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8010370:	4573      	cmp	r3, lr
 8010372:	ec51 0b10 	vmov	r0, r1, d0
 8010376:	ee11 8a10 	vmov	r8, s2
 801037a:	d80a      	bhi.n	8010392 <__ieee754_atan2+0x3a>
 801037c:	4244      	negs	r4, r0
 801037e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010382:	4304      	orrs	r4, r0
 8010384:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8010388:	4574      	cmp	r4, lr
 801038a:	ee10 9a10 	vmov	r9, s0
 801038e:	468c      	mov	ip, r1
 8010390:	d907      	bls.n	80103a2 <__ieee754_atan2+0x4a>
 8010392:	4632      	mov	r2, r6
 8010394:	463b      	mov	r3, r7
 8010396:	f7ef ff1d 	bl	80001d4 <__adddf3>
 801039a:	ec41 0b10 	vmov	d0, r0, r1
 801039e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80103a2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 80103a6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80103aa:	4334      	orrs	r4, r6
 80103ac:	d103      	bne.n	80103b6 <__ieee754_atan2+0x5e>
 80103ae:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103b2:	f7ff bdf1 	b.w	800ff98 <atan>
 80103b6:	17bc      	asrs	r4, r7, #30
 80103b8:	f004 0402 	and.w	r4, r4, #2
 80103bc:	ea53 0909 	orrs.w	r9, r3, r9
 80103c0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80103c4:	d107      	bne.n	80103d6 <__ieee754_atan2+0x7e>
 80103c6:	2c02      	cmp	r4, #2
 80103c8:	d060      	beq.n	801048c <__ieee754_atan2+0x134>
 80103ca:	2c03      	cmp	r4, #3
 80103cc:	d1e5      	bne.n	801039a <__ieee754_atan2+0x42>
 80103ce:	a142      	add	r1, pc, #264	; (adr r1, 80104d8 <__ieee754_atan2+0x180>)
 80103d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80103d4:	e7e1      	b.n	801039a <__ieee754_atan2+0x42>
 80103d6:	ea52 0808 	orrs.w	r8, r2, r8
 80103da:	d106      	bne.n	80103ea <__ieee754_atan2+0x92>
 80103dc:	f1bc 0f00 	cmp.w	ip, #0
 80103e0:	da5f      	bge.n	80104a2 <__ieee754_atan2+0x14a>
 80103e2:	a13f      	add	r1, pc, #252	; (adr r1, 80104e0 <__ieee754_atan2+0x188>)
 80103e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80103e8:	e7d7      	b.n	801039a <__ieee754_atan2+0x42>
 80103ea:	4572      	cmp	r2, lr
 80103ec:	d10f      	bne.n	801040e <__ieee754_atan2+0xb6>
 80103ee:	4293      	cmp	r3, r2
 80103f0:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80103f4:	d107      	bne.n	8010406 <__ieee754_atan2+0xae>
 80103f6:	2c02      	cmp	r4, #2
 80103f8:	d84c      	bhi.n	8010494 <__ieee754_atan2+0x13c>
 80103fa:	4b35      	ldr	r3, [pc, #212]	; (80104d0 <__ieee754_atan2+0x178>)
 80103fc:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8010400:	e9d4 0100 	ldrd	r0, r1, [r4]
 8010404:	e7c9      	b.n	801039a <__ieee754_atan2+0x42>
 8010406:	2c02      	cmp	r4, #2
 8010408:	d848      	bhi.n	801049c <__ieee754_atan2+0x144>
 801040a:	4b32      	ldr	r3, [pc, #200]	; (80104d4 <__ieee754_atan2+0x17c>)
 801040c:	e7f6      	b.n	80103fc <__ieee754_atan2+0xa4>
 801040e:	4573      	cmp	r3, lr
 8010410:	d0e4      	beq.n	80103dc <__ieee754_atan2+0x84>
 8010412:	1a9b      	subs	r3, r3, r2
 8010414:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8010418:	ea4f 5223 	mov.w	r2, r3, asr #20
 801041c:	da1e      	bge.n	801045c <__ieee754_atan2+0x104>
 801041e:	2f00      	cmp	r7, #0
 8010420:	da01      	bge.n	8010426 <__ieee754_atan2+0xce>
 8010422:	323c      	adds	r2, #60	; 0x3c
 8010424:	db1e      	blt.n	8010464 <__ieee754_atan2+0x10c>
 8010426:	4632      	mov	r2, r6
 8010428:	463b      	mov	r3, r7
 801042a:	f7f0 f9b3 	bl	8000794 <__aeabi_ddiv>
 801042e:	ec41 0b10 	vmov	d0, r0, r1
 8010432:	f7ff ff51 	bl	80102d8 <fabs>
 8010436:	f7ff fdaf 	bl	800ff98 <atan>
 801043a:	ec51 0b10 	vmov	r0, r1, d0
 801043e:	2c01      	cmp	r4, #1
 8010440:	d013      	beq.n	801046a <__ieee754_atan2+0x112>
 8010442:	2c02      	cmp	r4, #2
 8010444:	d015      	beq.n	8010472 <__ieee754_atan2+0x11a>
 8010446:	2c00      	cmp	r4, #0
 8010448:	d0a7      	beq.n	801039a <__ieee754_atan2+0x42>
 801044a:	a319      	add	r3, pc, #100	; (adr r3, 80104b0 <__ieee754_atan2+0x158>)
 801044c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010450:	f7ef febe 	bl	80001d0 <__aeabi_dsub>
 8010454:	a318      	add	r3, pc, #96	; (adr r3, 80104b8 <__ieee754_atan2+0x160>)
 8010456:	e9d3 2300 	ldrd	r2, r3, [r3]
 801045a:	e014      	b.n	8010486 <__ieee754_atan2+0x12e>
 801045c:	a118      	add	r1, pc, #96	; (adr r1, 80104c0 <__ieee754_atan2+0x168>)
 801045e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010462:	e7ec      	b.n	801043e <__ieee754_atan2+0xe6>
 8010464:	2000      	movs	r0, #0
 8010466:	2100      	movs	r1, #0
 8010468:	e7e9      	b.n	801043e <__ieee754_atan2+0xe6>
 801046a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801046e:	4619      	mov	r1, r3
 8010470:	e793      	b.n	801039a <__ieee754_atan2+0x42>
 8010472:	a30f      	add	r3, pc, #60	; (adr r3, 80104b0 <__ieee754_atan2+0x158>)
 8010474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010478:	f7ef feaa 	bl	80001d0 <__aeabi_dsub>
 801047c:	4602      	mov	r2, r0
 801047e:	460b      	mov	r3, r1
 8010480:	a10d      	add	r1, pc, #52	; (adr r1, 80104b8 <__ieee754_atan2+0x160>)
 8010482:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010486:	f7ef fea3 	bl	80001d0 <__aeabi_dsub>
 801048a:	e786      	b.n	801039a <__ieee754_atan2+0x42>
 801048c:	a10a      	add	r1, pc, #40	; (adr r1, 80104b8 <__ieee754_atan2+0x160>)
 801048e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010492:	e782      	b.n	801039a <__ieee754_atan2+0x42>
 8010494:	a10c      	add	r1, pc, #48	; (adr r1, 80104c8 <__ieee754_atan2+0x170>)
 8010496:	e9d1 0100 	ldrd	r0, r1, [r1]
 801049a:	e77e      	b.n	801039a <__ieee754_atan2+0x42>
 801049c:	2000      	movs	r0, #0
 801049e:	2100      	movs	r1, #0
 80104a0:	e77b      	b.n	801039a <__ieee754_atan2+0x42>
 80104a2:	a107      	add	r1, pc, #28	; (adr r1, 80104c0 <__ieee754_atan2+0x168>)
 80104a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80104a8:	e777      	b.n	801039a <__ieee754_atan2+0x42>
 80104aa:	bf00      	nop
 80104ac:	f3af 8000 	nop.w
 80104b0:	33145c07 	.word	0x33145c07
 80104b4:	3ca1a626 	.word	0x3ca1a626
 80104b8:	54442d18 	.word	0x54442d18
 80104bc:	400921fb 	.word	0x400921fb
 80104c0:	54442d18 	.word	0x54442d18
 80104c4:	3ff921fb 	.word	0x3ff921fb
 80104c8:	54442d18 	.word	0x54442d18
 80104cc:	3fe921fb 	.word	0x3fe921fb
 80104d0:	08010cf0 	.word	0x08010cf0
 80104d4:	08010d08 	.word	0x08010d08
 80104d8:	54442d18 	.word	0x54442d18
 80104dc:	c00921fb 	.word	0xc00921fb
 80104e0:	54442d18 	.word	0x54442d18
 80104e4:	bff921fb 	.word	0xbff921fb
 80104e8:	7ff00000 	.word	0x7ff00000

080104ec <__ieee754_sqrt>:
 80104ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80104f0:	ec55 4b10 	vmov	r4, r5, d0
 80104f4:	4e56      	ldr	r6, [pc, #344]	; (8010650 <__ieee754_sqrt+0x164>)
 80104f6:	43ae      	bics	r6, r5
 80104f8:	ee10 0a10 	vmov	r0, s0
 80104fc:	ee10 3a10 	vmov	r3, s0
 8010500:	4629      	mov	r1, r5
 8010502:	462a      	mov	r2, r5
 8010504:	d110      	bne.n	8010528 <__ieee754_sqrt+0x3c>
 8010506:	ee10 2a10 	vmov	r2, s0
 801050a:	462b      	mov	r3, r5
 801050c:	f7f0 f818 	bl	8000540 <__aeabi_dmul>
 8010510:	4602      	mov	r2, r0
 8010512:	460b      	mov	r3, r1
 8010514:	4620      	mov	r0, r4
 8010516:	4629      	mov	r1, r5
 8010518:	f7ef fe5c 	bl	80001d4 <__adddf3>
 801051c:	4604      	mov	r4, r0
 801051e:	460d      	mov	r5, r1
 8010520:	ec45 4b10 	vmov	d0, r4, r5
 8010524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010528:	2d00      	cmp	r5, #0
 801052a:	dc10      	bgt.n	801054e <__ieee754_sqrt+0x62>
 801052c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010530:	4330      	orrs	r0, r6
 8010532:	d0f5      	beq.n	8010520 <__ieee754_sqrt+0x34>
 8010534:	b15d      	cbz	r5, 801054e <__ieee754_sqrt+0x62>
 8010536:	ee10 2a10 	vmov	r2, s0
 801053a:	462b      	mov	r3, r5
 801053c:	ee10 0a10 	vmov	r0, s0
 8010540:	f7ef fe46 	bl	80001d0 <__aeabi_dsub>
 8010544:	4602      	mov	r2, r0
 8010546:	460b      	mov	r3, r1
 8010548:	f7f0 f924 	bl	8000794 <__aeabi_ddiv>
 801054c:	e7e6      	b.n	801051c <__ieee754_sqrt+0x30>
 801054e:	1509      	asrs	r1, r1, #20
 8010550:	d076      	beq.n	8010640 <__ieee754_sqrt+0x154>
 8010552:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8010556:	07ce      	lsls	r6, r1, #31
 8010558:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801055c:	bf5e      	ittt	pl
 801055e:	0fda      	lsrpl	r2, r3, #31
 8010560:	005b      	lslpl	r3, r3, #1
 8010562:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8010566:	0fda      	lsrs	r2, r3, #31
 8010568:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801056c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8010570:	2000      	movs	r0, #0
 8010572:	106d      	asrs	r5, r5, #1
 8010574:	005b      	lsls	r3, r3, #1
 8010576:	f04f 0e16 	mov.w	lr, #22
 801057a:	4684      	mov	ip, r0
 801057c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8010580:	eb0c 0401 	add.w	r4, ip, r1
 8010584:	4294      	cmp	r4, r2
 8010586:	bfde      	ittt	le
 8010588:	1b12      	suble	r2, r2, r4
 801058a:	eb04 0c01 	addle.w	ip, r4, r1
 801058e:	1840      	addle	r0, r0, r1
 8010590:	0052      	lsls	r2, r2, #1
 8010592:	f1be 0e01 	subs.w	lr, lr, #1
 8010596:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801059a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801059e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80105a2:	d1ed      	bne.n	8010580 <__ieee754_sqrt+0x94>
 80105a4:	4671      	mov	r1, lr
 80105a6:	2720      	movs	r7, #32
 80105a8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80105ac:	4562      	cmp	r2, ip
 80105ae:	eb04 060e 	add.w	r6, r4, lr
 80105b2:	dc02      	bgt.n	80105ba <__ieee754_sqrt+0xce>
 80105b4:	d113      	bne.n	80105de <__ieee754_sqrt+0xf2>
 80105b6:	429e      	cmp	r6, r3
 80105b8:	d811      	bhi.n	80105de <__ieee754_sqrt+0xf2>
 80105ba:	2e00      	cmp	r6, #0
 80105bc:	eb06 0e04 	add.w	lr, r6, r4
 80105c0:	da43      	bge.n	801064a <__ieee754_sqrt+0x15e>
 80105c2:	f1be 0f00 	cmp.w	lr, #0
 80105c6:	db40      	blt.n	801064a <__ieee754_sqrt+0x15e>
 80105c8:	f10c 0801 	add.w	r8, ip, #1
 80105cc:	eba2 020c 	sub.w	r2, r2, ip
 80105d0:	429e      	cmp	r6, r3
 80105d2:	bf88      	it	hi
 80105d4:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 80105d8:	1b9b      	subs	r3, r3, r6
 80105da:	4421      	add	r1, r4
 80105dc:	46c4      	mov	ip, r8
 80105de:	0052      	lsls	r2, r2, #1
 80105e0:	3f01      	subs	r7, #1
 80105e2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80105e6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80105ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80105ee:	d1dd      	bne.n	80105ac <__ieee754_sqrt+0xc0>
 80105f0:	4313      	orrs	r3, r2
 80105f2:	d006      	beq.n	8010602 <__ieee754_sqrt+0x116>
 80105f4:	1c4c      	adds	r4, r1, #1
 80105f6:	bf13      	iteet	ne
 80105f8:	3101      	addne	r1, #1
 80105fa:	3001      	addeq	r0, #1
 80105fc:	4639      	moveq	r1, r7
 80105fe:	f021 0101 	bicne.w	r1, r1, #1
 8010602:	1043      	asrs	r3, r0, #1
 8010604:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8010608:	0849      	lsrs	r1, r1, #1
 801060a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801060e:	07c2      	lsls	r2, r0, #31
 8010610:	bf48      	it	mi
 8010612:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8010616:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801061a:	460c      	mov	r4, r1
 801061c:	463d      	mov	r5, r7
 801061e:	e77f      	b.n	8010520 <__ieee754_sqrt+0x34>
 8010620:	0ada      	lsrs	r2, r3, #11
 8010622:	3815      	subs	r0, #21
 8010624:	055b      	lsls	r3, r3, #21
 8010626:	2a00      	cmp	r2, #0
 8010628:	d0fa      	beq.n	8010620 <__ieee754_sqrt+0x134>
 801062a:	02d7      	lsls	r7, r2, #11
 801062c:	d50a      	bpl.n	8010644 <__ieee754_sqrt+0x158>
 801062e:	f1c1 0420 	rsb	r4, r1, #32
 8010632:	fa23 f404 	lsr.w	r4, r3, r4
 8010636:	1e4d      	subs	r5, r1, #1
 8010638:	408b      	lsls	r3, r1
 801063a:	4322      	orrs	r2, r4
 801063c:	1b41      	subs	r1, r0, r5
 801063e:	e788      	b.n	8010552 <__ieee754_sqrt+0x66>
 8010640:	4608      	mov	r0, r1
 8010642:	e7f0      	b.n	8010626 <__ieee754_sqrt+0x13a>
 8010644:	0052      	lsls	r2, r2, #1
 8010646:	3101      	adds	r1, #1
 8010648:	e7ef      	b.n	801062a <__ieee754_sqrt+0x13e>
 801064a:	46e0      	mov	r8, ip
 801064c:	e7be      	b.n	80105cc <__ieee754_sqrt+0xe0>
 801064e:	bf00      	nop
 8010650:	7ff00000 	.word	0x7ff00000

08010654 <_init>:
 8010654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010656:	bf00      	nop
 8010658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801065a:	bc08      	pop	{r3}
 801065c:	469e      	mov	lr, r3
 801065e:	4770      	bx	lr

08010660 <_fini>:
 8010660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010662:	bf00      	nop
 8010664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010666:	bc08      	pop	{r3}
 8010668:	469e      	mov	lr, r3
 801066a:	4770      	bx	lr
