
---------- Begin Simulation Statistics ----------
final_tick                                92790615500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168864                       # Simulator instruction rate (inst/s)
host_mem_usage                                 304064                       # Number of bytes of host memory used
host_op_rate                                   191412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   979.33                       # Real time elapsed on the host
host_tick_rate                               94748771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   165374488                       # Number of instructions simulated
sim_ops                                     187456320                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092791                       # Number of seconds simulated
sim_ticks                                 92790615500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  57340089                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 59492802                       # number of cc regfile writes
system.cpu.committedInsts                   165374488                       # Number of Instructions Simulated
system.cpu.committedOps                     187456320                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.122188                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.122188                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          128802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2684230                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 38849381                       # Number of branches executed
system.cpu.iew.exec_nop                       1244204                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.131042                       # Inst execution rate
system.cpu.iew.exec_refs                     78695044                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   31150065                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2562629                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              49902258                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                513                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             34043379                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           224689399                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              47544979                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           5382364                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             209900235                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1762                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 41368                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2553036                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 47124                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3647                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1156793                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1527437                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 180260243                       # num instructions consuming a value
system.cpu.iew.wb_count                     205197351                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.573622                       # average fanout of values written-back
system.cpu.iew.wb_producers                 103401287                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.105701                       # insts written-back per cycle
system.cpu.iew.wb_sent                      205930682                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                242740214                       # number of integer regfile reads
system.cpu.int_regfile_writes               136626935                       # number of integer regfile writes
system.cpu.ipc                               0.891116                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.891116                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             129535613     60.17%     60.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               877254      0.41%     60.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                947693      0.44%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   9      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  61      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   7      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          434353      0.20%     61.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     61.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                300      0.00%     61.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     61.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                11296      0.01%     61.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               879256      0.41%     61.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               329756      0.15%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   19      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3959      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd            136      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                6      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             49885547     23.17%     84.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            32377292     15.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              215282599                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    42316745                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.196564                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                16286230     38.49%     38.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  12637      0.03%     38.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  534790      1.26%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    12      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    4      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    353      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     11      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     39.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               14274116     33.73%     73.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              11208592     26.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              242598874                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          630793888                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    194375070                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         240945004                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  223444682                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 215282599                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 513                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        35988874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            628142                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            193                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     35304066                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     185452430                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.160851                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.186429                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            78245106     42.19%     42.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            33330356     17.97%     60.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            45238613     24.39%     84.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            23081671     12.45%     97.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5553416      2.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3268      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       185452430                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.160045                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               15000459                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           28168627                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     10822281                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          18491173                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            972366                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           499535                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             49902258                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            34043379                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               777048753                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 434053                       # number of misc regfile writes
system.cpu.numCycles                        185581232                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                 1328509                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                 344275                       # number of predicate regfile writes
system.cpu.timesIdled                            1883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  6689413                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 6545241                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       206190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        538671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6640240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        59457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13282000                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          59457                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                50303814                       # Number of BP lookups
system.cpu.branchPred.condPredicted          36506650                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2552802                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             26601402                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                26585140                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.938868                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2319302                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 45                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2943                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1619                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1324                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          466                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        31618179                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             320                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2550485                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    180428475                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.043556                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.911601                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       113230891     62.76%     62.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        25899740     14.35%     77.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        15665948      8.68%     85.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7467796      4.14%     89.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5128449      2.84%     92.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3789578      2.10%     94.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1583799      0.88%     95.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1610513      0.89%     96.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6051761      3.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    180428475                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            166205351                       # Number of instructions committed
system.cpu.commit.opsCommitted              188287183                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    69368290                       # Number of memory references committed
system.cpu.commit.loads                      40974750                       # Number of loads committed
system.cpu.commit.amos                            226                       # Number of atomic instructions committed
system.cpu.commit.membars                         244                       # Number of memory barriers committed
system.cpu.commit.branches                   35323637                       # Number of branches committed
system.cpu.commit.vector                     10023185                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   164953535                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1916685                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    115512567     61.35%     61.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       876474      0.47%     61.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       875803      0.47%     62.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     62.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     62.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     62.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            6      0.00%     62.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc       433400      0.23%     62.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     62.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc          264      0.00%     62.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     62.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        11295      0.01%     62.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       876593      0.47%     62.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp       328424      0.17%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3836      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd          120      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            6      0.00%     63.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     40974750     21.76%     84.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     28393540     15.08%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188287183                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6051761                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     71598306                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         71598306                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     71599004                       # number of overall hits
system.cpu.dcache.overall_hits::total        71599004                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2144934                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2144934                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2144941                       # number of overall misses
system.cpu.dcache.overall_misses::total       2144941                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28035399425                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28035399425                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28035399425                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28035399425                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     73743240                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     73743240                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     73743945                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     73743945                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029087                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029087                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029086                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029086                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13070.518452                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13070.518452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13070.475796                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13070.475796                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       406668                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        48703                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            146490                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8560                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.776080                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.689603                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches           4151719                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      6635728                       # number of writebacks
system.cpu.dcache.writebacks::total           6635728                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       726576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       726576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       726576                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       726576                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1418358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1418365                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      5218393                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6636758                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16058000150                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16058000150                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16058207650                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  45971871659                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  62030079309                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019234                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019234                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019234                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.089997                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 11321.542340                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11321.542340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 11321.632760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  8809.584035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9346.442843                       # average overall mshr miss latency
system.cpu.dcache.replacements                6635728                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43391117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43391117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1918895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1918895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24633899500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24633899500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45310012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45310012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12837.544264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12837.544264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       668959                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       668959                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1249936                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1249936                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14031977500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14031977500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11226.156779                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11226.156779                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     28206542                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       28206542                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1299925158                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1299925158                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28276911                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28276911                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18472.980403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18472.980403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        56986                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        56986                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13383                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13383                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    243485883                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    243485883                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000473                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000473                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 18193.669805                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18193.669805                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          698                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           698                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          705                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          705                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009929                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009929                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       207500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       207500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009929                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009929                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      5218393                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      5218393                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  45971871659                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  45971871659                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  8809.584035                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  8809.584035                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          647                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          647                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data       155670                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       155670                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   2101574767                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   2101574767                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       156317                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       156317                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.995861                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.995861                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 13500.191219                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 13500.191219                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data          631                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total          631                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data       155039                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       155039                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   1782536767                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1782536767                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.991824                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.991824                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 11497.344326                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 11497.344326                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          219                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             219                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            7                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             7                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       127500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       127500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          226                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          226                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.030973                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.030973                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data 18214.285714                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 18214.285714                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            7                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            7                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data       113500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total       113500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.030973                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.030973                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data 16214.285714                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 16214.285714                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued       198701336                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified    278786115                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit     56155657                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull        27575                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      16187897                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.386868                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            78236041                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6636752                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.788303                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   270.518841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   752.868027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.264179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.735223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          642                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.626953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         154125168                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        154125168                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 14249909                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              72273949                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  83739868                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              12635668                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2553036                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             23681565                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2458                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              239966699                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               9401300                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            10                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2191327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      236316344                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    50303814                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28906061                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     180702589                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5110708                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  580                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            11                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2569                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  76361276                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2530                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          185452430                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.431245                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.228366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 57008529     30.74%     30.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 51621331     27.84%     58.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 16661244      8.98%     67.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 60161326     32.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            185452430                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.271061                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.273385                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     76355502                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         76355502                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     76355502                       # number of overall hits
system.cpu.icache.overall_hits::total        76355502                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5762                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5762                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5762                       # number of overall misses
system.cpu.icache.overall_misses::total          5762                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    177177452                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177177452                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    177177452                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177177452                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     76361264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     76361264                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     76361264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     76361264                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30749.297466                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30749.297466                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30749.297466                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30749.297466                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        48144                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               777                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.961390                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4431                       # number of writebacks
system.cpu.icache.writebacks::total              4431                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          818                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          818                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          818                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          818                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4944                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4944                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4944                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4944                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150256961                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150256961                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150256961                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150256961                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30391.780138                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30391.780138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30391.780138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30391.780138                       # average overall mshr miss latency
system.cpu.icache.replacements                   4431                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     76355502                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        76355502                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5762                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5762                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    177177452                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177177452                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     76361264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     76361264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30749.297466                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30749.297466                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          818                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          818                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4944                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4944                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150256961                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150256961                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30391.780138                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30391.780138                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.808865                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            76360445                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4943                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15448.198462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.808865                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         152727471                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        152727471                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            10                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1277549                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 8927508                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                11426                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3647                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                5649839                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               959561                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                 118100                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  92790615500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2553036                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 27028442                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                24679077                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       36795654                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  82646555                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              11749666                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              229359476                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               4912202                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               3788053                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  28806                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  12478                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 318953                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          305863                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           227781051                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   380428417                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                264036792                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  8825323                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups              1108098                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             184341068                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 43439983                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                 1455760                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 146                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  24908065                       # count of insts added to the skid buffer
system.cpu.rob.reads                        394271806                       # The number of ROB reads
system.cpu.rob.writes                       444866723                       # The number of ROB writes
system.cpu.thread_0.numInsts                165374488                       # Number of Instructions committed
system.cpu.thread_0.numOps                  187456320                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2556                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1251822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      5160569                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6414947                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2556                       # number of overall hits
system.l2.overall_hits::.cpu.data             1251822                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      5160569                       # number of overall hits
system.l2.overall_hits::total                 6414947                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10982                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher        57821                       # number of demand (read+write) misses
system.l2.demand_misses::total                  71191                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2388                       # number of overall misses
system.l2.overall_misses::.cpu.data             10982                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher        57821                       # number of overall misses
system.l2.overall_misses::total                 71191                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    127858500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    635636000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher   2960784479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3724278979                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    127858500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    635636000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher   2960784479                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3724278979                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1262804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      5218390                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6486138                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1262804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      5218390                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6486138                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.483010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.008697                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.011080                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010976                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.483010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.008697                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.011080                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010976                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53542.085427                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 57879.803315                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 51206.040695                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52313.901743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53542.085427                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 57879.803315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 51206.040695                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52313.901743                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    157469                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               90650                       # number of writebacks
system.l2.writebacks::total                     90650                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher        11998                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               12039                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher        11998                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              12039                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher        45823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             59152                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher        45823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       221161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           280313                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    113536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    569128000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher   2379652960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3062317460                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    113536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    569128000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher   2379652960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   7062965624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10125283084                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.483010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.008664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.008781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009120                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.483010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.008664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.008781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043217                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47544.597990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 52017.914267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51931.409118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51770.311401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47544.597990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 52017.914267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51931.409118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 31935.854983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36121.346794                       # average overall mshr miss latency
system.l2.replacements                         191186                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6203048                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6203048                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6203048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6203048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       437092                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           437092                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       437092                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       437092                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       221161                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         221161                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   7062965624                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   7062965624                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 31935.854983                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 31935.854983                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data             14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 14                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       253000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       253000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 18071.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18071.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       215000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       215000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 15357.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15357.142857                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             11109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher           60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11169                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1757                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1759                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    117387000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.dcache.prefetcher        70000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     117457000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         12866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.136561                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu.dcache.prefetcher     0.032258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.136061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 66811.041548                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.dcache.prefetcher        35000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 66774.872086                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           36                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               37                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    106323500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.dcache.prefetcher        46500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    106370000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.133763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.016129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.133199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61780.069727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        46500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61771.196283                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127858500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127858500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.483010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.483010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53542.085427                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53542.085427                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    113536500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    113536500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.483010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.483010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47544.597990                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47544.597990                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1240713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      5160509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6401222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher        57819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           67044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    518249000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   2960714479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3478963479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1249938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      5218328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6468266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.011080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.010365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 56178.753388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 51206.601273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 51890.750537                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher        11997                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        12002                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9220                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        45822                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55042                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    462804500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   2379606460                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2842410960                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007376                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.008781                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 50195.715835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51931.527650                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51640.764507                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data        152390                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu.dcache.prefetcher            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            152392                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         3165                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu.dcache.prefetcher            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3166                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data       317000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       317000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data       155555                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu.dcache.prefetcher            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total        155558                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.020347                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.020353                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data   100.157978                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   100.126342                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data         3155                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         3156                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     48466000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu.dcache.prefetcher        15500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     48481500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.020282                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.020288                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15361.648177                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        15500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 15361.692015                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 2731238                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             2995716                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               204891                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                491                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                383420                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30110.519219                       # Cycle average of tags in use
system.l2.tags.total_refs                    13370058                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6801794                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.965666                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   25037.221752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  5073.297467                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.764075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.154825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.918900                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         28599                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        14040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         7355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         7019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.872772                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.107452                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 113056714                       # Number of tag accesses
system.l2.tags.data_accesses                113056714                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         152832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         700608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher      2985472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     10350144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14189056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       152832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        152832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5801472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5801472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher        46648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       161721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              221704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        90648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              90648                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1647063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7550419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher     32174288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    111543004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152914774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1647063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1647063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       62522185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62522185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       62522185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1647063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7550419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher     32174288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    111543004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            215436959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             219975                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        90648                       # Transaction distribution
system.membus.trans_dist::CleanEvict           100536                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1728                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1728                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         219976                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3156                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       637761                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 637761                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19990464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19990464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            332515                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  332515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              332515                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1043828349                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1108515000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           6473209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6293698                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       437111                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100536                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           391785                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12928                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4944                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6468266                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq       155558                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp       155558                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14318                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19909275                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              19923593                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       599936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    839483968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              840083904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          582986                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5802560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7224745                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090346                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7165284     99.18%     99.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  59461      0.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7224745                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  92790615500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        14078734297                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7506316                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9799577499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22523                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
