<def f='tvm/src/target/llvm/codegen_llvm.h' l='245' ll='248'/>
<use f='tvm/src/target/llvm/codegen_llvm.h' l='509'/>
<use f='tvm/src/target/llvm/codegen_amdgpu.cc' l='100' c='_ZN3tvm7codegen13CodeGenAMDGPU10VisitStmt_EPKNS_3tir12AllocateNodeE'/>
<size>4</size>
<doc f='tvm/src/target/llvm/codegen_llvm.h' l='244'>/*! \brief The storage information */</doc>
<mbr r='tvm::codegen::CodeGenLLVM::StorageInfo::alignment' o='0' t='int'/>
<use f='tvm/src/target/llvm/codegen_llvm.cc' l='617' c='_ZN3tvm7codegen11CodeGenLLVM12GetAlignmentENS_7runtime8DataTypeEPKNS_3tir7VarNodeERKNS_8PrimExprEPiSB_'/>
<use f='tvm/src/target/llvm/codegen_llvm.cc' l='1854' c='_ZN3tvm7codegen11CodeGenLLVM10VisitStmt_EPKNS_3tir12AllocateNodeE'/>
<size>4</size>
<use f='tvm/src/target/llvm/codegen_nvptx.cc' l='81' c='_ZN3tvm7codegen12CodeGenNVPTX10VisitStmt_EPKNS_3tir12AllocateNodeE'/>
<size>4</size>
