

================================================================
== Vitis HLS Report for 'kernel_bicg'
================================================================
* Date:           Thu Dec 12 19:57:52 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_bicg
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1445223|  1445223|  5.781 ms|  5.781 ms|  1445224|  1445224|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                           |                               |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                  Instance                 |             Module            |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_merlin_memcpy_0_1_fu_1097              |merlin_memcpy_0_1              |      465|      465|   1.860 us|   1.860 us|     465|     465|       no|
        |grp_merlin_memcpy_1_1_fu_1119              |merlin_memcpy_1_1              |   159991|   159991|   0.640 ms|   0.640 ms|  159991|  159991|       no|
        |grp_merlin_memcpy_3_1_fu_1141              |merlin_memcpy_3_1              |      465|      465|   1.860 us|   1.860 us|     465|     465|       no|
        |grp_kernel_bicg_Pipeline_merlinL9_fu_1163  |kernel_bicg_Pipeline_merlinL9  |       28|       28|   0.112 us|   0.112 us|      28|      28|       no|
        |grp_kernel_bicg_Pipeline_L2_fu_1182        |kernel_bicg_Pipeline_L2        |       29|       29|   0.116 us|   0.116 us|      29|      29|       no|
        |grp_kernel_bicg_Pipeline_L23_fu_1205       |kernel_bicg_Pipeline_L23       |       29|       29|   0.116 us|   0.116 us|      29|      29|       no|
        |grp_merlin_memcpy_2_1_fu_1228              |merlin_memcpy_2_1              |   159991|   159991|   0.640 ms|   0.640 ms|  159991|  159991|       no|
        |grp_kernel_bicg_Pipeline_merlinL6_fu_1250  |kernel_bicg_Pipeline_merlinL6  |     2737|     2737|  10.948 us|  10.948 us|    2737|    2737|       no|
        |grp_kernel_bicg_Pipeline_L3_fu_1317        |kernel_bicg_Pipeline_L3        |       28|       28|   0.112 us|   0.112 us|      28|      28|       no|
        |grp_merlin_memcpy_4_1_fu_1340              |merlin_memcpy_4_1              |      463|      463|   1.852 us|   1.852 us|     463|     463|       no|
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL7  |  1124630|  1124630|      2743|          -|          -|   410|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      134|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       76|     7|    18480|    15660|    0|
|Memory               |      630|     -|     1984|     2046|    0|
|Multiplexer          |        -|     -|        -|     6006|    -|
|Register             |        -|     -|     1069|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      706|     7|    21533|    23846|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       49|    ~0|        2|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       16|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                  Instance                 |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                            |control_s_axi                        |        0|   0|   386|   680|    0|
    |grp_kernel_bicg_Pipeline_L2_fu_1182        |kernel_bicg_Pipeline_L2              |        0|   0|   533|    85|    0|
    |grp_kernel_bicg_Pipeline_L23_fu_1205       |kernel_bicg_Pipeline_L23             |        0|   0|   533|    85|    0|
    |grp_kernel_bicg_Pipeline_L3_fu_1317        |kernel_bicg_Pipeline_L3              |        0|   0|   522|    73|    0|
    |grp_kernel_bicg_Pipeline_merlinL6_fu_1250  |kernel_bicg_Pipeline_merlinL6        |        0|   5|  3274|  1531|    0|
    |grp_kernel_bicg_Pipeline_merlinL9_fu_1163  |kernel_bicg_Pipeline_merlinL9        |        0|   0|     7|    51|    0|
    |merlin_gmem_kernel_bicg_32_0_m_axi_U       |merlin_gmem_kernel_bicg_32_0_m_axi   |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_bicg_32_1_m_axi_U       |merlin_gmem_kernel_bicg_32_1_m_axi   |        4|   0|   878|   966|    0|
    |merlin_gmem_kernel_bicg_32_s_m_axi_U       |merlin_gmem_kernel_bicg_32_s_m_axi   |        4|   0|   878|   966|    0|
    |merlin_gmem_kernel_bicg_512_0_m_axi_U      |merlin_gmem_kernel_bicg_512_0_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_bicg_512_q_m_axi_U      |merlin_gmem_kernel_bicg_512_q_m_axi  |       30|   0|  3521|  2695|    0|
    |grp_merlin_memcpy_0_1_fu_1097              |merlin_memcpy_0_1                    |        0|   0|   284|   680|    0|
    |grp_merlin_memcpy_1_1_fu_1119              |merlin_memcpy_1_1                    |        0|   1|  1219|  1260|    0|
    |grp_merlin_memcpy_2_1_fu_1228              |merlin_memcpy_2_1                    |        0|   1|  1219|  1260|    0|
    |grp_merlin_memcpy_3_1_fu_1141              |merlin_memcpy_3_1                    |        0|   0|   284|   680|    0|
    |grp_merlin_memcpy_4_1_fu_1340              |merlin_memcpy_4_1                    |        0|   0|   240|   771|    0|
    |sparsemux_33_4_32_1_1_U315                 |sparsemux_33_4_32_1_1                |        0|   0|     0|    65|    0|
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                      |                                     |       76|   7| 18480| 15660|    0|
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |A_6_1_buf_U     |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_1_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_2_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_3_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_4_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_5_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_6_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_7_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_8_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_9_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_10_U  |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_11_U  |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_12_U  |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_13_U  |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_1_buf_14_U  |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_U     |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_1_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_2_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_3_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_4_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_5_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_6_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_7_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_8_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_9_U   |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_10_U  |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_11_U  |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_12_U  |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_13_U  |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |A_6_0_buf_14_U  |A_6_1_buf_RAM_AUTO_1R1W  |       21|   0|   0|    0|  10660|   32|     1|       341120|
    |p_6_0_buf_U     |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_1_U   |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_2_U   |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_3_U   |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_4_U   |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_5_U   |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_6_U   |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_7_U   |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_8_U   |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_9_U   |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_10_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_11_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_12_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_13_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |p_6_0_buf_14_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_U     |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_16_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_17_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_18_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_19_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_20_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_21_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_22_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_23_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_24_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_25_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_26_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_27_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_28_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_29_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |r_6_0_buf_30_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_U         |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_16_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_17_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_18_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_19_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_20_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_21_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_22_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_23_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_24_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_25_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_26_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_27_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_28_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_29_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |q_buf_30_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_U         |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_1_U       |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_2_U       |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_3_U       |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_4_U       |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_5_U       |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_6_U       |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_7_U       |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_8_U       |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_9_U       |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_10_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_11_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_12_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_13_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    |s_buf_14_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     26|   32|     1|          832|
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total           |                         |      630|1984|2046|    0| 321412| 2944|    92|     10285184|
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln207_1_fu_1418_p2            |         +|   0|  0|  21|          14|           5|
    |add_ln207_fu_1430_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln95_fu_1470_p2               |         +|   0|  0|  71|          64|          11|
    |icmp_ln207_fu_1424_p2             |      icmp|   0|  0|  16|           9|           8|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state83_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 134|         101|          30|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |A_6_0_buf_10_address0                   |   14|          3|   14|         42|
    |A_6_0_buf_10_ce0                        |   14|          3|    1|          3|
    |A_6_0_buf_10_we0                        |    9|          2|    1|          2|
    |A_6_0_buf_11_address0                   |   14|          3|   14|         42|
    |A_6_0_buf_11_ce0                        |   14|          3|    1|          3|
    |A_6_0_buf_11_we0                        |    9|          2|    1|          2|
    |A_6_0_buf_12_address0                   |   14|          3|   14|         42|
    |A_6_0_buf_12_ce0                        |   14|          3|    1|          3|
    |A_6_0_buf_12_we0                        |    9|          2|    1|          2|
    |A_6_0_buf_13_address0                   |   14|          3|   14|         42|
    |A_6_0_buf_13_ce0                        |   14|          3|    1|          3|
    |A_6_0_buf_13_we0                        |    9|          2|    1|          2|
    |A_6_0_buf_14_address0                   |   14|          3|   14|         42|
    |A_6_0_buf_14_ce0                        |   14|          3|    1|          3|
    |A_6_0_buf_14_we0                        |    9|          2|    1|          2|
    |A_6_0_buf_1_address0                    |   14|          3|   14|         42|
    |A_6_0_buf_1_ce0                         |   14|          3|    1|          3|
    |A_6_0_buf_1_we0                         |    9|          2|    1|          2|
    |A_6_0_buf_2_address0                    |   14|          3|   14|         42|
    |A_6_0_buf_2_ce0                         |   14|          3|    1|          3|
    |A_6_0_buf_2_we0                         |    9|          2|    1|          2|
    |A_6_0_buf_3_address0                    |   14|          3|   14|         42|
    |A_6_0_buf_3_ce0                         |   14|          3|    1|          3|
    |A_6_0_buf_3_we0                         |    9|          2|    1|          2|
    |A_6_0_buf_4_address0                    |   14|          3|   14|         42|
    |A_6_0_buf_4_ce0                         |   14|          3|    1|          3|
    |A_6_0_buf_4_we0                         |    9|          2|    1|          2|
    |A_6_0_buf_5_address0                    |   14|          3|   14|         42|
    |A_6_0_buf_5_ce0                         |   14|          3|    1|          3|
    |A_6_0_buf_5_we0                         |    9|          2|    1|          2|
    |A_6_0_buf_6_address0                    |   14|          3|   14|         42|
    |A_6_0_buf_6_ce0                         |   14|          3|    1|          3|
    |A_6_0_buf_6_we0                         |    9|          2|    1|          2|
    |A_6_0_buf_7_address0                    |   14|          3|   14|         42|
    |A_6_0_buf_7_ce0                         |   14|          3|    1|          3|
    |A_6_0_buf_7_we0                         |    9|          2|    1|          2|
    |A_6_0_buf_8_address0                    |   14|          3|   14|         42|
    |A_6_0_buf_8_ce0                         |   14|          3|    1|          3|
    |A_6_0_buf_8_we0                         |    9|          2|    1|          2|
    |A_6_0_buf_9_address0                    |   14|          3|   14|         42|
    |A_6_0_buf_9_ce0                         |   14|          3|    1|          3|
    |A_6_0_buf_9_we0                         |    9|          2|    1|          2|
    |A_6_0_buf_address0                      |   14|          3|   14|         42|
    |A_6_0_buf_ce0                           |   14|          3|    1|          3|
    |A_6_0_buf_we0                           |    9|          2|    1|          2|
    |A_6_1_buf_10_address0                   |   14|          3|   14|         42|
    |A_6_1_buf_10_ce0                        |   14|          3|    1|          3|
    |A_6_1_buf_10_we0                        |    9|          2|    1|          2|
    |A_6_1_buf_11_address0                   |   14|          3|   14|         42|
    |A_6_1_buf_11_ce0                        |   14|          3|    1|          3|
    |A_6_1_buf_11_we0                        |    9|          2|    1|          2|
    |A_6_1_buf_12_address0                   |   14|          3|   14|         42|
    |A_6_1_buf_12_ce0                        |   14|          3|    1|          3|
    |A_6_1_buf_12_we0                        |    9|          2|    1|          2|
    |A_6_1_buf_13_address0                   |   14|          3|   14|         42|
    |A_6_1_buf_13_ce0                        |   14|          3|    1|          3|
    |A_6_1_buf_13_we0                        |    9|          2|    1|          2|
    |A_6_1_buf_14_address0                   |   14|          3|   14|         42|
    |A_6_1_buf_14_ce0                        |   14|          3|    1|          3|
    |A_6_1_buf_14_we0                        |    9|          2|    1|          2|
    |A_6_1_buf_1_address0                    |   14|          3|   14|         42|
    |A_6_1_buf_1_ce0                         |   14|          3|    1|          3|
    |A_6_1_buf_1_we0                         |    9|          2|    1|          2|
    |A_6_1_buf_2_address0                    |   14|          3|   14|         42|
    |A_6_1_buf_2_ce0                         |   14|          3|    1|          3|
    |A_6_1_buf_2_we0                         |    9|          2|    1|          2|
    |A_6_1_buf_3_address0                    |   14|          3|   14|         42|
    |A_6_1_buf_3_ce0                         |   14|          3|    1|          3|
    |A_6_1_buf_3_we0                         |    9|          2|    1|          2|
    |A_6_1_buf_4_address0                    |   14|          3|   14|         42|
    |A_6_1_buf_4_ce0                         |   14|          3|    1|          3|
    |A_6_1_buf_4_we0                         |    9|          2|    1|          2|
    |A_6_1_buf_5_address0                    |   14|          3|   14|         42|
    |A_6_1_buf_5_ce0                         |   14|          3|    1|          3|
    |A_6_1_buf_5_we0                         |    9|          2|    1|          2|
    |A_6_1_buf_6_address0                    |   14|          3|   14|         42|
    |A_6_1_buf_6_ce0                         |   14|          3|    1|          3|
    |A_6_1_buf_6_we0                         |    9|          2|    1|          2|
    |A_6_1_buf_7_address0                    |   14|          3|   14|         42|
    |A_6_1_buf_7_ce0                         |   14|          3|    1|          3|
    |A_6_1_buf_7_we0                         |    9|          2|    1|          2|
    |A_6_1_buf_8_address0                    |   14|          3|   14|         42|
    |A_6_1_buf_8_ce0                         |   14|          3|    1|          3|
    |A_6_1_buf_8_we0                         |    9|          2|    1|          2|
    |A_6_1_buf_9_address0                    |   14|          3|   14|         42|
    |A_6_1_buf_9_ce0                         |   14|          3|    1|          3|
    |A_6_1_buf_9_we0                         |    9|          2|    1|          2|
    |A_6_1_buf_address0                      |   14|          3|   14|         42|
    |A_6_1_buf_ce0                           |   14|          3|    1|          3|
    |A_6_1_buf_we0                           |    9|          2|    1|          2|
    |ap_NS_fsm                               |  818|        155|    1|        155|
    |ap_done                                 |    9|          2|    1|          2|
    |i_7_fu_194                              |    9|          2|    9|         18|
    |merlin_gmem_kernel_bicg_32_0_ARADDR     |   14|          3|   64|        192|
    |merlin_gmem_kernel_bicg_32_0_ARLEN      |   14|          3|   32|         96|
    |merlin_gmem_kernel_bicg_32_0_ARVALID    |   14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_32_0_RREADY     |   14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_32_1_ARVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_32_1_RREADY     |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_32_s_ARVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_32_s_AWVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_32_s_BREADY     |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_32_s_RREADY     |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_32_s_WVALID     |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_0_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_bicg_512_0_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_bicg_512_0_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_512_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_0_blk_n_AR  |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_q_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_bicg_512_q_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_bicg_512_q_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_512_q_AWADDR    |   20|          4|   64|        256|
    |merlin_gmem_kernel_bicg_512_q_AWLEN     |   20|          4|   32|        128|
    |merlin_gmem_kernel_bicg_512_q_AWVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_512_q_BREADY    |   14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_512_q_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_q_WDATA     |   14|          3|  512|       1536|
    |merlin_gmem_kernel_bicg_512_q_WSTRB     |   14|          3|   64|        192|
    |merlin_gmem_kernel_bicg_512_q_WVALID    |   14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_512_q_blk_n_AR  |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_q_blk_n_AW  |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_q_blk_n_B   |    9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_q_blk_n_W   |    9|          2|    1|          2|
    |p_6_0_buf_10_address0                   |   14|          3|    5|         15|
    |p_6_0_buf_10_ce0                        |   14|          3|    1|          3|
    |p_6_0_buf_10_we0                        |    9|          2|    1|          2|
    |p_6_0_buf_11_address0                   |   14|          3|    5|         15|
    |p_6_0_buf_11_ce0                        |   14|          3|    1|          3|
    |p_6_0_buf_11_we0                        |    9|          2|    1|          2|
    |p_6_0_buf_12_address0                   |   14|          3|    5|         15|
    |p_6_0_buf_12_ce0                        |   14|          3|    1|          3|
    |p_6_0_buf_12_we0                        |    9|          2|    1|          2|
    |p_6_0_buf_13_address0                   |   14|          3|    5|         15|
    |p_6_0_buf_13_ce0                        |   14|          3|    1|          3|
    |p_6_0_buf_13_we0                        |    9|          2|    1|          2|
    |p_6_0_buf_14_address0                   |   14|          3|    5|         15|
    |p_6_0_buf_14_ce0                        |   14|          3|    1|          3|
    |p_6_0_buf_14_we0                        |    9|          2|    1|          2|
    |p_6_0_buf_1_address0                    |   14|          3|    5|         15|
    |p_6_0_buf_1_ce0                         |   14|          3|    1|          3|
    |p_6_0_buf_1_we0                         |    9|          2|    1|          2|
    |p_6_0_buf_2_address0                    |   14|          3|    5|         15|
    |p_6_0_buf_2_ce0                         |   14|          3|    1|          3|
    |p_6_0_buf_2_we0                         |    9|          2|    1|          2|
    |p_6_0_buf_3_address0                    |   14|          3|    5|         15|
    |p_6_0_buf_3_ce0                         |   14|          3|    1|          3|
    |p_6_0_buf_3_we0                         |    9|          2|    1|          2|
    |p_6_0_buf_4_address0                    |   14|          3|    5|         15|
    |p_6_0_buf_4_ce0                         |   14|          3|    1|          3|
    |p_6_0_buf_4_we0                         |    9|          2|    1|          2|
    |p_6_0_buf_5_address0                    |   14|          3|    5|         15|
    |p_6_0_buf_5_ce0                         |   14|          3|    1|          3|
    |p_6_0_buf_5_we0                         |    9|          2|    1|          2|
    |p_6_0_buf_6_address0                    |   14|          3|    5|         15|
    |p_6_0_buf_6_ce0                         |   14|          3|    1|          3|
    |p_6_0_buf_6_we0                         |    9|          2|    1|          2|
    |p_6_0_buf_7_address0                    |   14|          3|    5|         15|
    |p_6_0_buf_7_ce0                         |   14|          3|    1|          3|
    |p_6_0_buf_7_we0                         |    9|          2|    1|          2|
    |p_6_0_buf_8_address0                    |   14|          3|    5|         15|
    |p_6_0_buf_8_ce0                         |   14|          3|    1|          3|
    |p_6_0_buf_8_we0                         |    9|          2|    1|          2|
    |p_6_0_buf_9_address0                    |   14|          3|    5|         15|
    |p_6_0_buf_9_ce0                         |   14|          3|    1|          3|
    |p_6_0_buf_9_we0                         |    9|          2|    1|          2|
    |p_6_0_buf_address0                      |   14|          3|    5|         15|
    |p_6_0_buf_ce0                           |   14|          3|    1|          3|
    |p_6_0_buf_we0                           |    9|          2|    1|          2|
    |phi_mul_fu_190                          |    9|          2|   14|         28|
    |q_buf_16_address0                       |   26|          5|    5|         25|
    |q_buf_16_ce0                            |   20|          4|    1|          4|
    |q_buf_16_d0                             |   14|          3|   32|         96|
    |q_buf_16_we0                            |   14|          3|    1|          3|
    |q_buf_17_address0                       |   26|          5|    5|         25|
    |q_buf_17_ce0                            |   20|          4|    1|          4|
    |q_buf_17_d0                             |   14|          3|   32|         96|
    |q_buf_17_we0                            |   14|          3|    1|          3|
    |q_buf_18_address0                       |   26|          5|    5|         25|
    |q_buf_18_ce0                            |   20|          4|    1|          4|
    |q_buf_18_d0                             |   14|          3|   32|         96|
    |q_buf_18_we0                            |   14|          3|    1|          3|
    |q_buf_19_address0                       |   26|          5|    5|         25|
    |q_buf_19_ce0                            |   20|          4|    1|          4|
    |q_buf_19_d0                             |   14|          3|   32|         96|
    |q_buf_19_we0                            |   14|          3|    1|          3|
    |q_buf_20_address0                       |   26|          5|    5|         25|
    |q_buf_20_ce0                            |   20|          4|    1|          4|
    |q_buf_20_d0                             |   14|          3|   32|         96|
    |q_buf_20_we0                            |   14|          3|    1|          3|
    |q_buf_21_address0                       |   26|          5|    5|         25|
    |q_buf_21_ce0                            |   20|          4|    1|          4|
    |q_buf_21_d0                             |   14|          3|   32|         96|
    |q_buf_21_we0                            |   14|          3|    1|          3|
    |q_buf_22_address0                       |   26|          5|    5|         25|
    |q_buf_22_ce0                            |   20|          4|    1|          4|
    |q_buf_22_d0                             |   14|          3|   32|         96|
    |q_buf_22_we0                            |   14|          3|    1|          3|
    |q_buf_23_address0                       |   26|          5|    5|         25|
    |q_buf_23_ce0                            |   20|          4|    1|          4|
    |q_buf_23_d0                             |   14|          3|   32|         96|
    |q_buf_23_we0                            |   14|          3|    1|          3|
    |q_buf_24_address0                       |   26|          5|    5|         25|
    |q_buf_24_ce0                            |   20|          4|    1|          4|
    |q_buf_24_d0                             |   14|          3|   32|         96|
    |q_buf_24_we0                            |   14|          3|    1|          3|
    |q_buf_25_address0                       |   20|          4|    5|         20|
    |q_buf_25_ce0                            |   20|          4|    1|          4|
    |q_buf_25_d0                             |   14|          3|   32|         96|
    |q_buf_25_we0                            |   14|          3|    1|          3|
    |q_buf_26_address0                       |   20|          4|    5|         20|
    |q_buf_26_ce0                            |   20|          4|    1|          4|
    |q_buf_26_d0                             |   14|          3|   32|         96|
    |q_buf_26_we0                            |   14|          3|    1|          3|
    |q_buf_27_address0                       |   20|          4|    5|         20|
    |q_buf_27_ce0                            |   20|          4|    1|          4|
    |q_buf_27_d0                             |   14|          3|   32|         96|
    |q_buf_27_we0                            |   14|          3|    1|          3|
    |q_buf_28_address0                       |   20|          4|    5|         20|
    |q_buf_28_ce0                            |   20|          4|    1|          4|
    |q_buf_28_d0                             |   14|          3|   32|         96|
    |q_buf_28_we0                            |   14|          3|    1|          3|
    |q_buf_29_address0                       |   20|          4|    5|         20|
    |q_buf_29_ce0                            |   20|          4|    1|          4|
    |q_buf_29_d0                             |   14|          3|   32|         96|
    |q_buf_29_we0                            |   14|          3|    1|          3|
    |q_buf_30_address0                       |   20|          4|    5|         20|
    |q_buf_30_ce0                            |   20|          4|    1|          4|
    |q_buf_30_d0                             |   14|          3|   32|         96|
    |q_buf_30_we0                            |   14|          3|    1|          3|
    |q_buf_address0                          |   26|          5|    5|         25|
    |q_buf_ce0                               |   20|          4|    1|          4|
    |q_buf_d0                                |   14|          3|   32|         96|
    |q_buf_we0                               |   14|          3|    1|          3|
    |r_6_0_buf_16_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_16_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_16_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_17_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_17_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_17_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_18_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_18_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_18_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_19_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_19_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_19_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_20_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_20_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_20_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_21_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_21_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_21_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_22_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_22_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_22_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_23_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_23_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_23_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_24_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_24_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_24_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_25_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_25_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_25_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_26_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_26_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_26_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_27_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_27_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_27_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_28_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_28_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_28_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_29_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_29_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_29_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_30_address0                   |   14|          3|    5|         15|
    |r_6_0_buf_30_ce0                        |   14|          3|    1|          3|
    |r_6_0_buf_30_we0                        |    9|          2|    1|          2|
    |r_6_0_buf_address0                      |   14|          3|    5|         15|
    |r_6_0_buf_ce0                           |   14|          3|    1|          3|
    |r_6_0_buf_we0                           |    9|          2|    1|          2|
    |s_buf_10_address0                       |   26|          5|    5|         25|
    |s_buf_10_ce0                            |   26|          5|    1|          5|
    |s_buf_10_d0                             |   20|          4|   32|        128|
    |s_buf_10_we0                            |   20|          4|    1|          4|
    |s_buf_11_address0                       |   26|          5|    5|         25|
    |s_buf_11_ce0                            |   26|          5|    1|          5|
    |s_buf_11_d0                             |   20|          4|   32|        128|
    |s_buf_11_we0                            |   20|          4|    1|          4|
    |s_buf_12_address0                       |   26|          5|    5|         25|
    |s_buf_12_ce0                            |   26|          5|    1|          5|
    |s_buf_12_d0                             |   20|          4|   32|        128|
    |s_buf_12_we0                            |   20|          4|    1|          4|
    |s_buf_13_address0                       |   26|          5|    5|         25|
    |s_buf_13_ce0                            |   26|          5|    1|          5|
    |s_buf_13_d0                             |   20|          4|   32|        128|
    |s_buf_13_we0                            |   20|          4|    1|          4|
    |s_buf_14_address0                       |   26|          5|    5|         25|
    |s_buf_14_ce0                            |   26|          5|    1|          5|
    |s_buf_14_d0                             |   20|          4|   32|        128|
    |s_buf_14_we0                            |   20|          4|    1|          4|
    |s_buf_1_address0                        |   26|          5|    5|         25|
    |s_buf_1_ce0                             |   26|          5|    1|          5|
    |s_buf_1_d0                              |   20|          4|   32|        128|
    |s_buf_1_we0                             |   20|          4|    1|          4|
    |s_buf_2_address0                        |   26|          5|    5|         25|
    |s_buf_2_ce0                             |   26|          5|    1|          5|
    |s_buf_2_d0                              |   20|          4|   32|        128|
    |s_buf_2_we0                             |   20|          4|    1|          4|
    |s_buf_3_address0                        |   26|          5|    5|         25|
    |s_buf_3_ce0                             |   26|          5|    1|          5|
    |s_buf_3_d0                              |   20|          4|   32|        128|
    |s_buf_3_we0                             |   20|          4|    1|          4|
    |s_buf_4_address0                        |   26|          5|    5|         25|
    |s_buf_4_ce0                             |   26|          5|    1|          5|
    |s_buf_4_d0                              |   20|          4|   32|        128|
    |s_buf_4_we0                             |   20|          4|    1|          4|
    |s_buf_5_address0                        |   26|          5|    5|         25|
    |s_buf_5_ce0                             |   26|          5|    1|          5|
    |s_buf_5_d0                              |   20|          4|   32|        128|
    |s_buf_5_we0                             |   20|          4|    1|          4|
    |s_buf_6_address0                        |   26|          5|    5|         25|
    |s_buf_6_ce0                             |   26|          5|    1|          5|
    |s_buf_6_d0                              |   20|          4|   32|        128|
    |s_buf_6_we0                             |   20|          4|    1|          4|
    |s_buf_7_address0                        |   26|          5|    5|         25|
    |s_buf_7_ce0                             |   26|          5|    1|          5|
    |s_buf_7_d0                              |   20|          4|   32|        128|
    |s_buf_7_we0                             |   20|          4|    1|          4|
    |s_buf_8_address0                        |   26|          5|    5|         25|
    |s_buf_8_ce0                             |   26|          5|    1|          5|
    |s_buf_8_d0                              |   20|          4|   32|        128|
    |s_buf_8_we0                             |   20|          4|    1|          4|
    |s_buf_9_address0                        |   26|          5|    5|         25|
    |s_buf_9_ce0                             |   26|          5|    1|          5|
    |s_buf_9_d0                              |   20|          4|   32|        128|
    |s_buf_9_we0                             |   20|          4|    1|          4|
    |s_buf_address0                          |   26|          5|    5|         25|
    |s_buf_ce0                               |   26|          5|    1|          5|
    |s_buf_d0                                |   20|          4|   32|        128|
    |s_buf_we0                               |   20|          4|    1|          4|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 6006|       1234| 2912|       9706|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                          |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |A_read_reg_1682                                         |   64|   0|   64|          0|
    |add_ln207_1_reg_1720                                    |   14|   0|   14|          0|
    |add_ln207_reg_1728                                      |    9|   0|    9|          0|
    |ap_CS_fsm                                               |  154|   0|  154|          0|
    |ap_done_reg                                             |    1|   0|    1|          0|
    |ap_rst_n_inv                                            |    1|   0|    1|          0|
    |ap_rst_reg_1                                            |    1|   0|    1|          0|
    |ap_rst_reg_2                                            |    1|   0|    1|          0|
    |buf_tmp_16_reg_1903                                     |   32|   0|   32|          0|
    |buf_tmp_17_reg_1908                                     |   32|   0|   32|          0|
    |buf_tmp_18_reg_1913                                     |   32|   0|   32|          0|
    |buf_tmp_19_reg_1918                                     |   32|   0|   32|          0|
    |buf_tmp_20_reg_1923                                     |   32|   0|   32|          0|
    |buf_tmp_21_reg_1928                                     |   32|   0|   32|          0|
    |buf_tmp_22_reg_1933                                     |   32|   0|   32|          0|
    |buf_tmp_23_reg_1938                                     |   32|   0|   32|          0|
    |buf_tmp_24_reg_1943                                     |   32|   0|   32|          0|
    |buf_tmp_reg_1898                                        |   32|   0|   32|          0|
    |grp_kernel_bicg_Pipeline_L23_fu_1205_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_L2_fu_1182_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_L3_fu_1317_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_merlinL6_fu_1250_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_merlinL9_fu_1163_ap_start_reg  |    1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_1097_ap_start_reg              |    1|   0|    1|          0|
    |grp_merlin_memcpy_1_1_fu_1119_ap_start_reg              |    1|   0|    1|          0|
    |grp_merlin_memcpy_2_1_fu_1228_ap_start_reg              |    1|   0|    1|          0|
    |grp_merlin_memcpy_3_1_fu_1141_ap_start_reg              |    1|   0|    1|          0|
    |grp_merlin_memcpy_4_1_fu_1340_ap_start_reg              |    1|   0|    1|          0|
    |i_7_fu_194                                              |    9|   0|    9|          0|
    |merlin_gmem_kernel_bicg_512_q_addr_reg_1707             |   64|   0|   64|          0|
    |p_read_reg_1666                                         |   64|   0|   64|          0|
    |phi_mul_fu_190                                          |   14|   0|   14|          0|
    |q_read_reg_1671                                         |   64|   0|   64|          0|
    |s_read_reg_1676                                         |   64|   0|   64|          0|
    |tmp_reg_1843                                            |   32|   0|   32|          0|
    |trunc_ln207_reg_1733                                    |    4|   0|    4|          0|
    |trunc_ln3421_1_reg_1701                                 |   58|   0|   58|          0|
    |trunc_ln95_s_reg_1838                                   |   58|   0|   58|          0|
    |trunc_ln_reg_1694                                       |   58|   0|   58|          0|
    |zext_ln147_reg_1738                                     |    5|   0|   64|         59|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                   | 1069|   0| 1128|         59|
    +--------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_bicg|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_bicg|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_bicg|  return value|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_WDATA      |  out|  128|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_WSTRB      |  out|   16|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_RDATA      |   in|  128|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_WDATA      |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_WSTRB      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_RDATA      |   in|   64|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_s_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_WDATA      |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_WSTRB      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_RDATA      |   in|   64|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_32_1_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_32_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

