-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Wed Jan 10 19:41:46 2018
-- Host        : JavierPC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               F:/ProyectosARTY/DDR_Access/DDR_Access.srcs/sources_1/bd/design_1/ip/design_1_axi_vfifo_ctrl_0_0/design_1_axi_vfifo_ctrl_0_0_sim_netlist.vhdl
-- Design      : design_1_axi_vfifo_ctrl_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\ is
  port (
    counts_matched : out STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \plusOp__1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_init_done_reg_0 : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_17_compare";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal carrynet_6 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => mem_init_done_reg(1),
      S(2 downto 1) => v1_reg(2 downto 1),
      S(0) => mem_init_done_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(0),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(0),
      I3 => \plusOp__1\(1),
      I4 => sdpo_int(1),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(2),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(2),
      I3 => \plusOp__1\(3),
      I4 => sdpo_int(3),
      O => v1_reg(2)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => counts_matched,
      CO(2) => carrynet_6,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => v1_reg(7),
      S(2) => mem_init_done_reg(2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(4),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(4),
      I3 => \plusOp__1\(5),
      I4 => sdpo_int(5),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(6),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(6),
      I3 => \plusOp__1\(7),
      I4 => sdpo_int(7),
      O => v1_reg(5)
    );
\gmux.gm[7].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(8),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(8),
      I3 => \plusOp__1\(9),
      I4 => sdpo_int(9),
      O => v1_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay is
  port (
    B : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_2\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    \gstage1.q_dly_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay is
  signal \^b\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gstage1.q_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[31]\ : STD_LOGIC;
begin
  B(12 downto 0) <= \^b\(12 downto 0);
\eqOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^b\(0),
      I1 => A(0),
      O => \gstage1.q_dly_reg[0]_0\(0)
    );
eqOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[1]\,
      I1 => \gstage1.q_dly_reg_n_0_[2]\,
      I2 => \gstage1.q_dly_reg[31]_0\(0),
      I3 => \gstage1.q_dly_reg_n_0_[0]\,
      O => S(0)
    );
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(0),
      Q => \gstage1.q_dly_reg_n_0_[0]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(10),
      Q => \gstage1.q_dly_reg[0]_2\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(11),
      Q => \gstage1.q_dly_reg[0]_2\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(12),
      Q => \gstage1.q_dly_reg[0]_2\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(13),
      Q => \gstage1.q_dly_reg[0]_2\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(14),
      Q => \gstage1.q_dly_reg[0]_2\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(15),
      Q => \^b\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(16),
      Q => \^b\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(17),
      Q => \^b\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(18),
      Q => \^b\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(19),
      Q => \^b\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(1),
      Q => \gstage1.q_dly_reg_n_0_[1]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(20),
      Q => \^b\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(21),
      Q => \^b\(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(22),
      Q => \^b\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(23),
      Q => \^b\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(24),
      Q => \^b\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(25),
      Q => \^b\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(26),
      Q => \^b\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(27),
      Q => \^b\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(28),
      Q => \gstage1.q_dly_reg[0]_2\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(29),
      Q => \gstage1.q_dly_reg[0]_2\(13),
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(2),
      Q => \gstage1.q_dly_reg_n_0_[2]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(30),
      Q => \gstage1.q_dly_reg[0]_2\(14),
      R => Q(0)
    );
\gstage1.q_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(31),
      Q => \gstage1.q_dly_reg_n_0_[31]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(3),
      Q => \gstage1.q_dly_reg[0]_2\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(4),
      Q => \gstage1.q_dly_reg[0]_2\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(5),
      Q => \gstage1.q_dly_reg[0]_2\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(6),
      Q => \gstage1.q_dly_reg[0]_2\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(7),
      Q => \gstage1.q_dly_reg[0]_2\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(8),
      Q => \gstage1.q_dly_reg[0]_2\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(9),
      Q => \gstage1.q_dly_reg[0]_2\(6),
      R => Q(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[31]\,
      I1 => \gstage1.q_dly_reg[31]_0\(1),
      O => \gstage1.q_dly_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 is
  port (
    A : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_3\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_4\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_5\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_6\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_7\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_8\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_9\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_10\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_11\ : in STD_LOGIC;
    \gstage1.q_dly_reg[30]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 is
  signal \^a\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gstage1.q_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[28]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[29]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[30]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[9]\ : STD_LOGIC;
begin
  A(12 downto 0) <= \^a\(12 downto 0);
\eqOp_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[12]\,
      I1 => \gstage1.q_dly_reg[30]_0\(9),
      I2 => \gstage1.q_dly_reg[30]_0\(11),
      I3 => \gstage1.q_dly_reg_n_0_[14]\,
      I4 => \gstage1.q_dly_reg[30]_0\(10),
      I5 => \gstage1.q_dly_reg_n_0_[13]\,
      O => \gstage1.q_dly_reg[0]\(0)
    );
eqOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[9]\,
      I1 => \gstage1.q_dly_reg[30]_0\(6),
      I2 => \gstage1.q_dly_reg[30]_0\(8),
      I3 => \gstage1.q_dly_reg_n_0_[11]\,
      I4 => \gstage1.q_dly_reg[30]_0\(7),
      I5 => \gstage1.q_dly_reg_n_0_[10]\,
      O => S(2)
    );
eqOp_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[6]\,
      I1 => \gstage1.q_dly_reg[30]_0\(3),
      I2 => \gstage1.q_dly_reg[30]_0\(5),
      I3 => \gstage1.q_dly_reg_n_0_[8]\,
      I4 => \gstage1.q_dly_reg[30]_0\(4),
      I5 => \gstage1.q_dly_reg_n_0_[7]\,
      O => S(1)
    );
eqOp_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[3]\,
      I1 => \gstage1.q_dly_reg[30]_0\(0),
      I2 => \gstage1.q_dly_reg[30]_0\(2),
      I3 => \gstage1.q_dly_reg_n_0_[5]\,
      I4 => \gstage1.q_dly_reg[30]_0\(1),
      I5 => \gstage1.q_dly_reg_n_0_[4]\,
      O => S(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => \gstage1.q_dly_reg_n_0_[10]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => \gstage1.q_dly_reg_n_0_[11]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => \gstage1.q_dly_reg_n_0_[12]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => \gstage1.q_dly_reg_n_0_[13]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => \gstage1.q_dly_reg_n_0_[14]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\,
      Q => \^a\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^a\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_1\,
      Q => \^a\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_2\,
      Q => \^a\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_3\,
      Q => \^a\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_4\,
      Q => \^a\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_5\,
      Q => \^a\(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_6\,
      Q => \^a\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_7\,
      Q => \^a\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_8\,
      Q => \^a\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_9\,
      Q => \^a\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_10\,
      Q => \^a\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_11\,
      Q => \^a\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => \gstage1.q_dly_reg_n_0_[28]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => \gstage1.q_dly_reg_n_0_[29]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \gstage1.q_dly_reg[0]_2\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(15),
      Q => \gstage1.q_dly_reg_n_0_[30]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(16),
      Q => \gstage1.q_dly_reg[0]_2\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \gstage1.q_dly_reg_n_0_[3]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \gstage1.q_dly_reg_n_0_[4]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \gstage1.q_dly_reg_n_0_[5]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => \gstage1.q_dly_reg_n_0_[6]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => \gstage1.q_dly_reg_n_0_[7]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => \gstage1.q_dly_reg_n_0_[8]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => \gstage1.q_dly_reg_n_0_[9]\,
      R => Q(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[28]\,
      I1 => \gstage1.q_dly_reg[30]_0\(12),
      I2 => \gstage1.q_dly_reg[30]_0\(14),
      I3 => \gstage1.q_dly_reg_n_0_[30]\,
      I4 => \gstage1.q_dly_reg[30]_0\(13),
      I5 => \gstage1.q_dly_reg_n_0_[29]\,
      O => \gstage1.q_dly_reg[0]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(10),
      I1 => B(9),
      I2 => B(11),
      I3 => \^a\(12),
      I4 => B(10),
      I5 => \^a\(11),
      O => \gstage1.q_dly_reg[0]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(7),
      I1 => B(6),
      I2 => B(8),
      I3 => \^a\(9),
      I4 => B(7),
      I5 => \^a\(8),
      O => \gstage1.q_dly_reg[0]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(4),
      I1 => B(3),
      I2 => B(5),
      I3 => \^a\(6),
      I4 => B(4),
      I5 => \^a\(5),
      O => \gstage1.q_dly_reg[0]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(1),
      I1 => B(0),
      I2 => B(2),
      I3 => \^a\(3),
      I4 => B(1),
      I5 => \^a\(2),
      O => \gstage1.q_dly_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\ is
  port (
    pntrs_eql_dly : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\ is
  signal pntrs_eql : STD_LOGIC;
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \gstage1.q_dly_reg[15]\(0),
      O => pntrs_eql
    );
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntrs_eql,
      Q => pntrs_eql_dly,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\ is
  port (
    I147 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\ is
  signal \gnstage1.q_dly_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(0),
      Q => \gnstage1.q_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_n_0_[0][0]\,
      Q => I147(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\ is
  port (
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_ar_txn : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\ is
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg[0]_13\ : STD_LOGIC;
begin
  \gcc0.gc0.count_d1_reg[3]\ <= \^gcc0.gc0.count_d1_reg[3]\;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => \out\,
      O => p_19_out
    );
\gcc0.gc0.count_d1[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => ram_full_fb_i_reg,
      O => \gcc0.gc0.count_d1_reg[3]_0\(0)
    );
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => bram_rd_en,
      Q => \gnstage1.q_dly_reg[0]_13\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0]_13\,
      Q => \^gcc0.gc0.count_d1_reg[3]\,
      R => Q(0)
    );
\ram_reg_0_1_0_5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => mem_init_done,
      O => we_ar_txn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\ is
  port (
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\ is
  signal \gnstage1.q_dly_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(0),
      Q => \gnstage1.q_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_n_0_[0][0]\,
      Q => DIN(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\ is
  port (
    mcpf_to_argen_tvalid : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\ is
  signal \gnstage1.q_dly_reg[0]_17\ : STD_LOGIC;
  signal \^mcpf_to_argen_tvalid\ : STD_LOGIC;
begin
  mcpf_to_argen_tvalid <= \^mcpf_to_argen_tvalid\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcpf_to_argen_tvalid\,
      I1 => \out\,
      O => WEBWE(0)
    );
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => bram_rd_en,
      Q => \gnstage1.q_dly_reg[0]_17\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0]_17\,
      Q => \^mcpf_to_argen_tvalid\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    mem_init_done : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => \^q\(12),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => \^q\(13),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => \^q\(14),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => \wr_rst_reg_reg[15]\(0)
    );
\ram_reg_0_1_0_5_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(1),
      O => WR_DATA(1)
    );
ram_reg_0_1_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(0),
      O => WR_DATA(0)
    );
\ram_reg_0_1_0_5_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(3),
      O => WR_DATA(3)
    );
\ram_reg_0_1_0_5_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(2),
      O => WR_DATA(2)
    );
ram_reg_0_1_12_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(11),
      O => WR_DATA(11)
    );
ram_reg_0_1_12_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(10),
      O => WR_DATA(10)
    );
ram_reg_0_1_12_17_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(13),
      O => WR_DATA(13)
    );
ram_reg_0_1_12_17_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(12),
      O => WR_DATA(12)
    );
ram_reg_0_1_12_17_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(15),
      O => WR_DATA(15)
    );
ram_reg_0_1_12_17_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(14),
      O => WR_DATA(14)
    );
ram_reg_0_1_18_23_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(17),
      O => WR_DATA(17)
    );
ram_reg_0_1_18_23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(16),
      O => WR_DATA(16)
    );
ram_reg_0_1_18_23_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(19),
      O => WR_DATA(19)
    );
\ram_reg_0_1_18_23_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \gnstage1.q_dly_reg[1][0]\(18),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(18)
    );
ram_reg_0_1_18_23_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(21),
      O => WR_DATA(21)
    );
ram_reg_0_1_18_23_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(20),
      O => WR_DATA(20)
    );
ram_reg_0_1_24_29_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(22),
      O => WR_DATA(22)
    );
ram_reg_0_1_24_29_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(24),
      O => WR_DATA(24)
    );
ram_reg_0_1_24_29_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(23),
      O => WR_DATA(23)
    );
ram_reg_0_1_24_29_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(26),
      O => WR_DATA(26)
    );
ram_reg_0_1_24_29_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(25),
      O => WR_DATA(25)
    );
ram_reg_0_1_30_31_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(28),
      O => WR_DATA(28)
    );
ram_reg_0_1_30_31_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(27),
      O => WR_DATA(27)
    );
\ram_reg_0_1_6_11_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(5),
      O => WR_DATA(5)
    );
\ram_reg_0_1_6_11_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(4),
      O => WR_DATA(4)
    );
\ram_reg_0_1_6_11_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(7),
      O => WR_DATA(7)
    );
\ram_reg_0_1_6_11_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(6),
      O => WR_DATA(6)
    );
\ram_reg_0_1_6_11_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(9),
      O => WR_DATA(9)
    );
\ram_reg_0_1_6_11_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(8),
      O => WR_DATA(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\ is
  port (
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    curr_state_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\ is
  signal \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg_gate_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ";
begin
\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => curr_state_reg(0),
      Q => \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\
    );
\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\,
      Q => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      R => '0'
    );
\gnstage1.q_dly_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_gate_n_0\,
      Q => DIN(0),
      R => Q(0)
    );
\gnstage1.q_dly_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      I1 => active_ch_dly_reg_r_2,
      O => \gnstage1.q_dly_reg_gate_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\ is
  port (
    DIN : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\ is
begin
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => DIN(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => DIN(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => DIN(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => DIN(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => DIN(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => DIN(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => DIN(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => DIN(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => DIN(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => DIN(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => DIN(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => DIN(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => DIN(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axic_register_slice is
  port (
    Q_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_arb_rs_in : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    mux4_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \ch_arb_cntr_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    DOA : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg_0 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_mask_mm2s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reset_addr : in STD_LOGIC;
    counts_matched : in STD_LOGIC;
    next_channel14_out : in STD_LOGIC;
    reg_slice_payload_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    Q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axic_register_slice : entity is "axic_register_slice";
end design_1_axi_vfifo_ctrl_0_0_axic_register_slice;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axic_register_slice is
  signal \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^addrc\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\ : signal is "yes";
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Q_i_3_n_0 : STD_LOGIC;
  signal areset_d1_0 : STD_LOGIC;
  signal \gfwd_rev.s_ready_i_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state[1]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state_reg_n_0_[1]\ : STD_LOGIC;
  signal \gfwd_rev.storage_data1[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data1[1]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data2[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data2[1]_i_1_n_0\ : STD_LOGIC;
  signal load_s1 : STD_LOGIC;
  signal load_s1_from_s2 : STD_LOGIC;
  attribute RTL_KEEP of load_s1_from_s2 : signal is "yes";
  signal ram_reg_0_1_0_3_i_8_n_0 : STD_LOGIC;
  signal reg_slice_payload_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axis_tready_arb_rs_in\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[0]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[1]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[2]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[3]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Q_i_2__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gfwd_rev.state[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of ram_reg_0_1_0_3_i_8 : label is "soft_lutpair30";
begin
  ADDRC(0) <= \^addrc\(0);
  Q(0) <= \^q\(0);
  s_axis_tready_arb_rs_in <= \^s_axis_tready_arb_rs_in\;
\/FSM_onehot_gfwd_rev.state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \gpfs.prog_full_i_reg_1\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      O => \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0\
    );
\/FSM_onehot_gfwd_rev.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA02"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \gpfs.prog_full_i_reg_1\,
      I3 => Q_reg_2,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      O => \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0\
    );
\/FSM_onehot_gfwd_rev.state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444447"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \gpfs.prog_full_i_reg_1\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      O => \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFAD8F88"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg\,
      I1 => load_s1_from_s2,
      I2 => Q_reg_2,
      I3 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I5 => areset_d1_0,
      O => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_0\,
      I1 => \gpfs.prog_full_i_reg_1\,
      I2 => Q_reg_2,
      I3 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      O => \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\
    );
\FSM_onehot_gfwd_rev.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\FSM_onehot_gfwd_rev.state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      S => \wr_rst_reg_reg[1]\(0)
    );
\FSM_onehot_gfwd_rev.state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\FSM_onehot_gfwd_rev.state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\,
      Q => load_s1_from_s2,
      R => \wr_rst_reg_reg[1]\(0)
    );
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE000E"
    )
        port map (
      I0 => mem_init_done_reg_0,
      I1 => \gfwd_mode.storage_data1_reg[36]\(0),
      I2 => Q_i_3_n_0,
      I3 => \^addrc\(0),
      I4 => ch_mask_mm2s(0),
      I5 => \wr_rst_reg_reg[1]\(0),
      O => Q_reg_0
    );
\Q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD0D00"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[36]\(0),
      I1 => mem_init_done_reg_0,
      I2 => Q_i_3_n_0,
      I3 => \^addrc\(0),
      I4 => ch_mask_mm2s(1),
      I5 => \wr_rst_reg_reg[1]\(0),
      O => Q_reg_1
    );
\Q_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => counts_matched,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \^q\(0),
      I4 => \gpfs.prog_full_i_reg_1\,
      O => mux4_out(1)
    );
\Q_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => counts_matched,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \^q\(0),
      I4 => \gpfs.prog_full_i_reg_1\,
      O => mux4_out(0)
    );
Q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => reg_slice_payload_out(1),
      I1 => \gpfs.prog_full_i_reg_1\,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \^q\(0),
      O => Q_i_3_n_0
    );
\ch_arb_cntr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0020"
    )
        port map (
      I0 => curr_state,
      I1 => \ch_arb_cntr_reg_reg[1]\(0),
      I2 => \^s_axis_tready_arb_rs_in\,
      I3 => Q_reg_2,
      I4 => \ch_arb_cntr_reg_reg[1]\(1),
      O => D(0)
    );
\gfwd_mode.storage_data1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => argen_to_mctf_tvalid,
      I2 => areset_d1,
      I3 => sdp_rd_addr_in_i,
      O => \gfwd_mode.storage_data1_reg[0]\
    );
\gfwd_rev.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \wr_rst_reg_reg[1]\(0),
      Q => areset_d1_0,
      R => '0'
    );
\gfwd_rev.s_ready_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFFFFF8888"
    )
        port map (
      I0 => load_s1_from_s2,
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I3 => Q_reg_2,
      I4 => areset_d1_0,
      I5 => \^s_axis_tready_arb_rs_in\,
      O => \gfwd_rev.s_ready_i_i_1_n_0\
    );
\gfwd_rev.s_ready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.s_ready_i_i_1_n_0\,
      Q => \^s_axis_tready_arb_rs_in\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\gfwd_rev.state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5551111D"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \^q\(0),
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \gpfs.prog_full_i_reg_1\,
      I4 => \gfwd_rev.state_reg_n_0_[1]\,
      O => \gfwd_rev.state[0]_i_1_n_0\
    );
\gfwd_rev.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"838383CF"
    )
        port map (
      I0 => \gfwd_rev.state_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => Q_reg_2,
      I3 => \gpfs.prog_full_i_reg_0\,
      I4 => \gpfs.prog_full_i_reg_1\,
      O => \gfwd_rev.state[1]_i_1_n_0\
    );
\gfwd_rev.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \gfwd_rev.state[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\gfwd_rev.state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \gfwd_rev.state[1]_i_1_n_0\,
      Q => \gfwd_rev.state_reg_n_0_[1]\,
      S => \wr_rst_reg_reg[1]\(0)
    );
\gfwd_rev.storage_data1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => storage_data2(0),
      I1 => load_s1_from_s2,
      I2 => reg_slice_payload_in(0),
      I3 => load_s1,
      I4 => \^addrc\(0),
      O => \gfwd_rev.storage_data1[0]_i_1_n_0\
    );
\gfwd_rev.storage_data1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => storage_data2(1),
      I1 => load_s1_from_s2,
      I2 => next_channel14_out,
      I3 => load_s1,
      I4 => reg_slice_payload_out(1),
      O => \gfwd_rev.storage_data1[1]_i_1_n_0\
    );
\gfwd_rev.storage_data1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFFFF000C000E"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I1 => load_s1_from_s2,
      I2 => \gpfs.prog_full_i_reg_1\,
      I3 => \gpfs.prog_full_i_reg_0\,
      I4 => Q_reg_2,
      I5 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      O => load_s1
    );
\gfwd_rev.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1[0]_i_1_n_0\,
      Q => \^addrc\(0),
      R => '0'
    );
\gfwd_rev.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1[1]_i_1_n_0\,
      Q => reg_slice_payload_out(1),
      R => '0'
    );
\gfwd_rev.storage_data2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000000010"
    )
        port map (
      I0 => Q_reg_4,
      I1 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I2 => p_2_in,
      I3 => ch_mask_mm2s(1),
      I4 => Q_reg_5,
      I5 => storage_data2(0),
      O => \gfwd_rev.storage_data2[0]_i_1_n_0\
    );
\gfwd_rev.storage_data2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => next_channel14_out,
      I1 => \^s_axis_tready_arb_rs_in\,
      I2 => Q_reg_2,
      I3 => storage_data2(1),
      O => \gfwd_rev.storage_data2[1]_i_1_n_0\
    );
\gfwd_rev.storage_data2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data2[0]_i_1_n_0\,
      Q => storage_data2(0),
      R => '0'
    );
\gfwd_rev.storage_data2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data2[1]_i_1_n_0\,
      Q => storage_data2(1),
      R => '0'
    );
\ram_reg_0_1_0_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_1\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \^q\(0),
      I3 => mem_init_done_reg,
      O => Q_reg
    );
ram_reg_0_1_0_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808AAAA02A20000"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => Q_reg_3,
      I2 => \^addrc\(0),
      I3 => Q_reg_4,
      I4 => ram_reg_0_1_0_3_i_8_n_0,
      I5 => DOA(0),
      O => DIA(0)
    );
ram_reg_0_1_0_3_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => ADDRD(0)
    );
ram_reg_0_1_0_3_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \gpfs.prog_full_i_reg_1\,
      O => ram_reg_0_1_0_3_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ is
  port (
    p_0_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \tstart_reg_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \tstart_reg_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \arb_granularity_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \end_of_txn_reg[1]\ : out STD_LOGIC;
    \end_of_txn_reg[0]\ : out STD_LOGIC;
    \tid_r_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tready_i : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    tstart_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tid_r : in STD_LOGIC;
    \arb_granularity_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    payload_s2mm_awg1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \arb_granularity_reg[0]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    end_of_txn1 : in STD_LOGIC;
    \s_axis_tid[0]\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \gfwd_mode.m_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^p_0_out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arb_granularity[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \end_of_txn[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[32]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[9]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tid_r[0]_i_1\ : label is "soft_lutpair36";
begin
  Q(39 downto 0) <= \^q\(39 downto 0);
  p_0_out <= \^p_0_out\;
\arb_granularity[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \wr_rst_reg_reg[15]\(0),
      I1 => s_axis_tready_i,
      I2 => \^p_0_out\,
      O => SR(0)
    );
\arb_granularity[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => \arb_granularity_reg[6]\(0),
      O => \arb_granularity_reg[0]\(0)
    );
\end_of_txn[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CEE"
    )
        port map (
      I0 => payload_s2mm_awg1(0),
      I1 => end_of_txn1,
      I2 => \^p_0_out\,
      I3 => s_axis_tready_i,
      I4 => \wr_rst_reg_reg[15]\(0),
      O => \end_of_txn_reg[0]\
    );
\end_of_txn[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFA0BFBFA0A0A0A0"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => payload_s2mm_awg1(0),
      I2 => s_axis_tready_i,
      I3 => \arb_granularity_reg[0]_0\,
      I4 => \arb_granularity_reg[6]\(0),
      I5 => p_0_in,
      O => \end_of_txn_reg[1]\
    );
\gfwd_mode.m_valid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => s_axis_tvalid,
      I3 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.m_valid_i_i_1_n_0\
    );
\gfwd_mode.m_valid_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => s_axis_tready_i,
      I1 => \^p_0_out\,
      I2 => payload_s2mm_awg1(0),
      I3 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.m_valid_i_reg_1\
    );
\gfwd_mode.m_valid_i_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.m_valid_i_reg_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_i_1_n_0\,
      Q => \^p_0_out\,
      R => '0'
    );
\gfwd_mode.storage_data1[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axis_tready_i,
      I1 => \^p_0_out\,
      I2 => \gfwd_mode.areset_d1_reg\,
      O => E(0)
    );
\gfwd_mode.storage_data1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      I3 => \gfwd_mode.areset_d1_reg\,
      O => p_0_out_0
    );
\gfwd_mode.storage_data1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tstart_reg(1),
      I1 => \^q\(0),
      I2 => tstart_reg(0),
      O => D(0)
    );
\gfwd_mode.storage_data1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => payload_s2mm_awg1(0),
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      I3 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.storage_data1_reg[9]_0\(0)
    );
\gfwd_mode.storage_data1[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tid_r,
      I1 => \^q\(0),
      O => D(1)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(17),
      Q => \^q\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(18),
      Q => \^q\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(19),
      Q => \^q\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(20),
      Q => \^q\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(21),
      Q => \^q\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(22),
      Q => \^q\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(23),
      Q => \^q\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(24),
      Q => \^q\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(25),
      Q => \^q\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(26),
      Q => \^q\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(27),
      Q => \^q\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(28),
      Q => \^q\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(29),
      Q => \^q\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(30),
      Q => \^q\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(31),
      Q => \^q\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(32),
      Q => \^q\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(33),
      Q => \^q\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(34),
      Q => \^q\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(35),
      Q => \^q\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(36),
      Q => \^q\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(37),
      Q => \^q\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(38),
      Q => \^q\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(39),
      Q => \^q\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(9),
      Q => \^q\(9),
      R => '0'
    );
\tid_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      I3 => tid_r,
      O => \tid_r_reg[0]\
    );
\tstart_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^q\(33),
      I1 => s_axis_tready_i,
      I2 => \^p_0_out\,
      I3 => \^q\(0),
      I4 => tstart_reg(0),
      O => \tstart_reg_reg[0]\
    );
\tstart_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \^q\(33),
      I1 => s_axis_tready_i,
      I2 => \^p_0_out\,
      I3 => \^q\(0),
      I4 => tstart_reg(1),
      O => \tstart_reg_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ is
  port (
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : in STD_LOGIC;
    s_axis_tready_i : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \end_of_txn_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ is
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
  signal valid_s2mm_awg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[9]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of s_axis_tready_INST_0 : label is "soft_lutpair39";
begin
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
\gfwd_mode.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => \^gfwd_mode.m_valid_i_reg_0\,
      R => '0'
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      Q => valid_s2mm_awg2,
      R => '0'
    );
\gfwd_mode.storage_data1[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => valid_s2mm_awg2,
      I1 => \^gfwd_mode.m_valid_i_reg_0\,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(0),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(1),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(2),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(3),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(4),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(5),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(6),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(7),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(8),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(9),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(9),
      R => '0'
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^gfwd_mode.m_valid_i_reg_0\,
      I1 => s_axis_tready_i,
      I2 => p_0_out,
      O => s_axis_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \aw_addr_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awvalid_i\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  E(0) <= \^e\(0);
  m_axi_awvalid_i <= \^m_axi_awvalid_i\;
\gcc0.gc0.count_d1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awvalid_i\,
      I1 => \out\,
      O => \gcc0.gc0.count_d1_reg[3]\(0)
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^e\(0),
      Q => \^m_axi_awvalid_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ready_reg(0),
      I1 => areset_d1,
      O => \^e\(0)
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(5),
      Q => DI(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(6),
      Q => DI(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(7),
      Q => DI(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(0),
      Q => DI(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(1),
      Q => DI(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(2),
      Q => DI(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(3),
      Q => DI(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(4),
      Q => DI(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(5),
      Q => DI(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(6),
      Q => DI(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(7),
      Q => DI(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(8),
      Q => DI(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(9),
      Q => DI(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(10),
      Q => DI(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(11),
      Q => DI(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(12),
      Q => DI(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(13),
      Q => DI(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(14),
      Q => DI(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(15),
      Q => DI(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(16),
      Q => DI(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(17),
      Q => DI(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(18),
      Q => DI(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(19),
      Q => DI(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(20),
      Q => DI(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(21),
      Q => DI(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(22),
      Q => DI(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(23),
      Q => DI(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(24),
      Q => DI(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(25),
      Q => DI(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(26),
      Q => DI(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => '1',
      Q => m_axi_awsize(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(27),
      Q => DI(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(28),
      Q => DI(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(29),
      Q => DI(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(30),
      Q => DI(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(31),
      Q => DI(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => D(0),
      Q => \^addra\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(0),
      Q => DI(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(1),
      Q => DI(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(2),
      Q => DI(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(3),
      Q => DI(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(4),
      Q => DI(4),
      R => '0'
    );
\greg_out.QSPO[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^addra\(0),
      O => \greg_out.QSPO_reg[15]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ is
  port (
    m_axi_wvalid_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[33]_1\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    addr_ready : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    \packet_cnt_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfwd_mode.m_valid_i_i_4_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[33]_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[33]_1\ : STD_LOGIC;
  signal \^m_axi_wvalid_i\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \gfwd_mode.storage_data1_reg[33]_0\ <= \^gfwd_mode.storage_data1_reg[33]_0\;
  \gfwd_mode.storage_data1_reg[33]_1\ <= \^gfwd_mode.storage_data1_reg[33]_1\;
  m_axi_wvalid_i <= \^m_axi_wvalid_i\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_wvalid_i\,
      I1 => ram_full_fb_i_reg,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gfwd_mode.m_valid_i_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A8AA"
    )
        port map (
      I0 => addr_ready,
      I1 => \gfwd_mode.m_valid_i_reg_0\,
      I2 => \^gfwd_mode.storage_data1_reg[33]_0\,
      I3 => \^gfwd_mode.storage_data1_reg[33]_1\,
      I4 => \gfwd_mode.m_valid_i_i_4_n_0\,
      O => \^d\(0)
    );
\gfwd_mode.m_valid_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \^gfwd_mode.storage_data1_reg[33]_1\
    );
\gfwd_mode.m_valid_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      O => \gfwd_mode.m_valid_i_i_4_n_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      Q => \^m_axi_wvalid_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \^d\(0),
      I2 => addr_ready,
      I3 => areset_d1,
      O => \gfwd_mode.storage_data1[33]_i_1__0_n_0\
    );
\gfwd_mode.storage_data1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \packet_cnt_reg[2]\(2),
      I1 => \packet_cnt_reg[2]\(1),
      I2 => \packet_cnt_reg[2]\(0),
      O => \^gfwd_mode.storage_data1_reg[33]_0\
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(12),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(13),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(14),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(15),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(16),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(17),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(18),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(19),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(20),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(21),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(22),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(23),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(24),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(25),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(26),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(27),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(28),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(29),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(30),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(31),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \^d\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ is
  port (
    m_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ is
  signal \gfwd_mode.m_valid_i_i_1__7_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_wr_in_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[31]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair49";
begin
  m_axis_tvalid_wr_in_i <= \^m_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF88A8"
    )
        port map (
      I0 => \^m_axis_tvalid_wr_in_i\,
      I1 => \out\,
      I2 => \gfwd_mode.m_valid_i_reg_0\,
      I3 => m_axis_tready,
      I4 => m_axi_rvalid,
      I5 => areset_d1,
      O => \gfwd_mode.m_valid_i_i_1__7_n_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_i_1__7_n_0\,
      Q => \^m_axis_tvalid_wr_in_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020002"
    )
        port map (
      I0 => \^m_axis_tvalid_wr_in_i\,
      I1 => \out\,
      I2 => areset_d1,
      I3 => \gfwd_mode.m_valid_i_reg_0\,
      I4 => m_axis_tready,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(10),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(11),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(12),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(13),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(14),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(15),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(16),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(17),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(18),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(19),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(20),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(21),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(22),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(23),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(24),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(25),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(26),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(27),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(28),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(29),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(30),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(31),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(5),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(7),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(8),
      Q => Q(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(9),
      Q => Q(9),
      R => '0'
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005500DF"
    )
        port map (
      I0 => \^m_axis_tvalid_wr_in_i\,
      I1 => m_axis_tready,
      I2 => \gfwd_mode.m_valid_i_reg_0\,
      I3 => areset_d1,
      I4 => \out\,
      O => m_axi_rready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ is
  port (
    m_axis_tvalid : out STD_LOGIC;
    we_mm2s_valid : out STD_LOGIC;
    Q_reg : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \gfwd_mode.storage_data1_reg[34]_0\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    mm2s_to_tdf_tvalid : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    curr_state_reg_0 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[7]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[2]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_tvalid_wr_in_i : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[14]\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ is
  signal \^q_reg\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^curr_state_reg\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__8_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[35]_i_3_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[34]_0\ : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[1]_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal s_axis_payload_wr_out_i : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \tlen_cntr_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[6]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__8\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[6]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[6]_i_4\ : label is "soft_lutpair52";
begin
  Q_reg(40 downto 0) <= \^q_reg\(40 downto 0);
  curr_state_reg <= \^curr_state_reg\;
  \gfwd_mode.storage_data1_reg[34]_0\ <= \^gfwd_mode.storage_data1_reg[34]_0\;
  \gpregsm1.curr_fwft_state_reg[1]\ <= \^gpregsm1.curr_fwft_state_reg[1]\;
  \gpregsm1.curr_fwft_state_reg[1]_0\ <= \^gpregsm1.curr_fwft_state_reg[1]_0\;
  m_axis_tvalid <= \^m_axis_tvalid\;
\curr_state_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44FA44FF44FF44"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => \goreg_bm.dout_i_reg[9]\,
      I2 => Q(0),
      I3 => curr_state_reg_0,
      I4 => \tlen_cntr_reg_reg[5]\,
      I5 => Q(1),
      O => next_state
    );
\gfwd_mode.m_valid_i_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      I2 => areset_d1,
      O => \gfwd_mode.m_valid_i_reg_0\
    );
\gfwd_mode.m_valid_i_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000044F4"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => m_axis_tvalid_wr_in_i,
      I3 => \out\,
      I4 => areset_d1,
      O => \gfwd_mode.m_valid_i_i_1__8_n_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_i_1__8_n_0\,
      Q => \^m_axis_tvalid\,
      R => '0'
    );
\gfwd_mode.storage_data1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^q_reg\(36),
      I1 => m_axis_tready,
      I2 => \^m_axis_tvalid\,
      I3 => areset_d1,
      I4 => sdp_rd_addr_in_i,
      O => \gfwd_mode.storage_data1_reg[0]_0\
    );
\gfwd_mode.storage_data1[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101333300000000"
    )
        port map (
      I0 => \out\,
      I1 => areset_d1,
      I2 => \^m_axis_tvalid\,
      I3 => m_axis_tready,
      I4 => m_axis_tvalid_wr_in_i,
      I5 => m_axi_rvalid,
      O => \gfwd_mode.storage_data1_reg[31]_0\(0)
    );
\gfwd_mode.storage_data1[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[34]_0\,
      I1 => \goreg_bm.dout_i_reg[12]\(1),
      O => s_axis_payload_wr_out_i(34)
    );
\gfwd_mode.storage_data1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEAFFFF"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => Q(0),
      I2 => curr_state_reg_0,
      I3 => \goreg_bm.dout_i_reg[9]\,
      I4 => \goreg_bm.dout_i_reg[12]\(0),
      I5 => \gfwd_mode.storage_data1[35]_i_3_n_0\,
      O => \^gfwd_mode.storage_data1_reg[34]_0\
    );
\gfwd_mode.storage_data1[35]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => Q(1),
      I1 => \tlen_cntr_reg[6]_i_4_n_0\,
      I2 => Q(6),
      I3 => curr_state_reg_0,
      O => \gfwd_mode.storage_data1[35]_i_3_n_0\
    );
\gfwd_mode.storage_data1[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFFF"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => areset_d1,
      I3 => \out\,
      I4 => m_axis_tvalid_wr_in_i,
      O => \^curr_state_reg\
    );
\gfwd_mode.storage_data1[39]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(0),
      I1 => curr_state_reg_0,
      I2 => Q(2),
      I3 => Q(1),
      O => \^gpregsm1.curr_fwft_state_reg[1]_0\
    );
\gfwd_mode.storage_data1[39]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      O => \^gpregsm1.curr_fwft_state_reg[1]\
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(0),
      Q => \^q_reg\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(10),
      Q => \^q_reg\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(11),
      Q => \^q_reg\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(12),
      Q => \^q_reg\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(13),
      Q => \^q_reg\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(14),
      Q => \^q_reg\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(15),
      Q => \^q_reg\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(16),
      Q => \^q_reg\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(17),
      Q => \^q_reg\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(18),
      Q => \^q_reg\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(19),
      Q => \^q_reg\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(1),
      Q => \^q_reg\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(20),
      Q => \^q_reg\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(21),
      Q => \^q_reg\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(22),
      Q => \^q_reg\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(23),
      Q => \^q_reg\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(24),
      Q => \^q_reg\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(25),
      Q => \^q_reg\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(26),
      Q => \^q_reg\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(27),
      Q => \^q_reg\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(28),
      Q => \^q_reg\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(29),
      Q => \^q_reg\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(2),
      Q => \^q_reg\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(30),
      Q => \^q_reg\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(31),
      Q => \^q_reg\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => '1',
      Q => \^q_reg\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(32),
      Q => \^q_reg\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => s_axis_payload_wr_out_i(34),
      Q => \^q_reg\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(33),
      Q => \^q_reg\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(34),
      Q => \^q_reg\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(35),
      Q => \^q_reg\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(36),
      Q => \^q_reg\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(37),
      Q => \^q_reg\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(3),
      Q => \^q_reg\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(38),
      Q => \^q_reg\(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(4),
      Q => \^q_reg\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(5),
      Q => \^q_reg\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(6),
      Q => \^q_reg\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(7),
      Q => \^q_reg\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(8),
      Q => \^q_reg\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(9),
      Q => \^q_reg\(9),
      R => '0'
    );
\goreg_bm.dout_i[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[12]_0\,
      I1 => \goreg_bm.dout_i_reg[6]\,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]\,
      I3 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I4 => \^curr_state_reg\,
      O => mm2s_to_tdf_tvalid
    );
ram_reg_0_1_0_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => \^q_reg\(40),
      I2 => m_axis_tready,
      I3 => mem_init_done,
      O => we_mm2s_valid
    );
\tlen_cntr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"909F"
    )
        port map (
      I0 => Q(0),
      I1 => \^curr_state_reg\,
      I2 => curr_state_reg_0,
      I3 => \goreg_bm.dout_i_reg[12]\(2),
      O => D(0)
    );
\tlen_cntr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882DDD7DDD78882"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => Q(1),
      I2 => \^curr_state_reg\,
      I3 => Q(0),
      I4 => \goreg_bm.dout_i_reg[12]\(3),
      I5 => \goreg_bm.dout_i_reg[12]\(2),
      O => D(1)
    );
\tlen_cntr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84B7B784B784B784"
    )
        port map (
      I0 => \tlen_cntr_reg[6]_i_3_n_0\,
      I1 => curr_state_reg_0,
      I2 => Q(2),
      I3 => \goreg_bm.dout_i_reg[12]\(4),
      I4 => \goreg_bm.dout_i_reg[12]\(3),
      I5 => \goreg_bm.dout_i_reg[12]\(2),
      O => D(2)
    );
\tlen_cntr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A0A0F5D78282D7"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => \tlen_cntr_reg[6]_i_3_n_0\,
      I2 => Q(3),
      I3 => \goreg_bm.dout_i_reg[12]\(5),
      I4 => \goreg_bm.dout_i_reg[7]\,
      I5 => Q(2),
      O => D(3)
    );
\tlen_cntr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A0A0F5D78282D7"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => \tlen_cntr_reg[6]_i_3_n_0\,
      I2 => Q(4),
      I3 => \goreg_bm.dout_i_reg[12]\(6),
      I4 => \goreg_bm.dout_i_reg[8]\,
      I5 => \tlen_cntr_reg_reg[2]\,
      O => D(4)
    );
\tlen_cntr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A0A0F5D78282D7"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => \tlen_cntr_reg[6]_i_3_n_0\,
      I2 => Q(5),
      I3 => \goreg_bm.dout_i_reg[12]\(7),
      I4 => \goreg_bm.dout_i_reg[9]_0\,
      I5 => \tlen_cntr_reg_reg[3]\,
      O => D(5)
    );
\tlen_cntr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDEDED21212121ED"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[10]\,
      I1 => curr_state_reg_0,
      I2 => \goreg_bm.dout_i_reg[12]\(8),
      I3 => \tlen_cntr_reg[6]_i_3_n_0\,
      I4 => \tlen_cntr_reg[6]_i_4_n_0\,
      I5 => Q(6),
      O => D(6)
    );
\tlen_cntr_reg[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(0),
      I1 => \^curr_state_reg\,
      I2 => Q(1),
      O => \tlen_cntr_reg[6]_i_3_n_0\
    );
\tlen_cntr_reg[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(5),
      O => \tlen_cntr_reg[6]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\ is
  port (
    \gfwd_mode.storage_data1_reg[33]\ : out STD_LOGIC;
    \tdest_r_reg[0]\ : out STD_LOGIC;
    PAYLOAD_S2MM : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \tuser_r_reg[0]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\ is
  signal \^payload_s2mm\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s2mm_to_awgen_payload : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal s2mm_to_awgen_tvalid : STD_LOGIC;
begin
  PAYLOAD_S2MM(5 downto 0) <= \^payload_s2mm\(5 downto 0);
\gfwd_mode.m_valid_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => s2mm_to_awgen_tvalid,
      I1 => s2mm_to_awgen_payload(9),
      I2 => \gfwd_mode.storage_data1_reg[65]\(0),
      I3 => s2mm_to_awgen_payload(8),
      O => \gfwd_mode.storage_data1_reg[33]\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => s2mm_to_awgen_tvalid,
      R => '0'
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(0),
      Q => s2mm_to_awgen_payload(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(1),
      Q => \^payload_s2mm\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(2),
      Q => \^payload_s2mm\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(3),
      Q => \^payload_s2mm\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(4),
      Q => \^payload_s2mm\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(5),
      Q => s2mm_to_awgen_payload(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(6),
      Q => \^payload_s2mm\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(7),
      Q => \^payload_s2mm\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(8),
      Q => s2mm_to_awgen_payload(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(9),
      Q => s2mm_to_awgen_payload(9),
      R => '0'
    );
\tdest_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => s2mm_to_awgen_payload(0),
      I1 => mcdf_to_awgen_tvalid,
      I2 => awgen_to_mctf_tvalid,
      I3 => \^payload_s2mm\(5),
      I4 => D(1),
      O => \tdest_r_reg[0]\
    );
\tuser_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => s2mm_to_awgen_payload(5),
      I1 => mcdf_to_awgen_tvalid,
      I2 => awgen_to_mctf_tvalid,
      I3 => \^payload_s2mm\(5),
      I4 => D(0),
      O => \tuser_r_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    ram_init_done_i_reg_rep : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[66]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[12]_i_1\ : label is "soft_lutpair44";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(0),
      Q => \^d\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(10),
      Q => Q(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(11),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(12),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(13),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(14),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(15),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(16),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(17),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(18),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(19),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(1),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(20),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(21),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(22),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(23),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(24),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(25),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(26),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(27),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(28),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(29),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(2),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(30),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(31),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(32),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(3),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(4),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(5),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(6),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(7),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(8),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(9),
      Q => Q(8),
      R => '0'
    );
\gin_reg.wr_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(0),
      O => D_0(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(9),
      O => D_0(9)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(10),
      O => D_0(10)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(11),
      O => D_0(11)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(1),
      O => D_0(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(2),
      O => D_0(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(3),
      O => D_0(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(4),
      O => D_0(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(5),
      O => D_0(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(6),
      O => D_0(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(7),
      O => D_0(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(8),
      O => D_0(8)
    );
\greg_out.QSPO[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \^d\(1)
    );
\ram_reg_0_1_0_5_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i_reg_rep,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\ is
begin
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(9),
      Q => Q(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(10),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(11),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(12),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(13),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(14),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(15),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(16),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(17),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(18),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(19),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(20),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(21),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(22),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(23),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(24),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(25),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(26),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(27),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(28),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(29),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(30),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(31),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(5),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(7),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ is
  port (
    addr_rollover_r_reg : out STD_LOGIC;
    \aw_len_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg_0 : out STD_LOGIC_VECTOR ( 66 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    PAYLOAD_S2MM : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ is
  signal \^addr_rollover_r_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[32]_i_1\ : label is "soft_lutpair43";
begin
  addr_rollover_r_reg <= \^addr_rollover_r_reg\;
\aw_len_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addr_rollover_r_reg\,
      I1 => awgen_to_mctf_tvalid,
      O => \aw_len_i_reg[7]\(0)
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => \^addr_rollover_r_reg\,
      R => '0'
    );
\gfwd_mode.storage_data1[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addr_rollover_r_reg\,
      I1 => areset_d1,
      O => \gfwd_mode.storage_data1_reg[1]_0\(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => addr_rollover_r_reg_0(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => addr_rollover_r_reg_0(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => addr_rollover_r_reg_0(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => addr_rollover_r_reg_0(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => addr_rollover_r_reg_0(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => addr_rollover_r_reg_0(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => addr_rollover_r_reg_0(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => addr_rollover_r_reg_0(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => addr_rollover_r_reg_0(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => addr_rollover_r_reg_0(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => addr_rollover_r_reg_0(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => addr_rollover_r_reg_0(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => addr_rollover_r_reg_0(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => addr_rollover_r_reg_0(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => addr_rollover_r_reg_0(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => addr_rollover_r_reg_0(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => addr_rollover_r_reg_0(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => addr_rollover_r_reg_0(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => addr_rollover_r_reg_0(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => addr_rollover_r_reg_0(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => addr_rollover_r_reg_0(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => addr_rollover_r_reg_0(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => addr_rollover_r_reg_0(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => addr_rollover_r_reg_0(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(31),
      Q => addr_rollover_r_reg_0(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(32),
      Q => addr_rollover_r_reg_0(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(33),
      Q => addr_rollover_r_reg_0(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(34),
      Q => addr_rollover_r_reg_0(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(35),
      Q => addr_rollover_r_reg_0(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(36),
      Q => addr_rollover_r_reg_0(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(37),
      Q => addr_rollover_r_reg_0(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(38),
      Q => addr_rollover_r_reg_0(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(39),
      Q => addr_rollover_r_reg_0(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => addr_rollover_r_reg_0(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(40),
      Q => addr_rollover_r_reg_0(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(41),
      Q => addr_rollover_r_reg_0(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(42),
      Q => addr_rollover_r_reg_0(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(43),
      Q => addr_rollover_r_reg_0(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(44),
      Q => addr_rollover_r_reg_0(44),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(45),
      Q => addr_rollover_r_reg_0(45),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(46),
      Q => addr_rollover_r_reg_0(46),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(47),
      Q => addr_rollover_r_reg_0(47),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(48),
      Q => addr_rollover_r_reg_0(48),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(49),
      Q => addr_rollover_r_reg_0(49),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => addr_rollover_r_reg_0(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(50),
      Q => addr_rollover_r_reg_0(50),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(51),
      Q => addr_rollover_r_reg_0(51),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(52),
      Q => addr_rollover_r_reg_0(52),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(53),
      Q => addr_rollover_r_reg_0(53),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(54),
      Q => addr_rollover_r_reg_0(54),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(55),
      Q => addr_rollover_r_reg_0(55),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(56),
      Q => addr_rollover_r_reg_0(56),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(57),
      Q => addr_rollover_r_reg_0(57),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(58),
      Q => addr_rollover_r_reg_0(58),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(59),
      Q => addr_rollover_r_reg_0(59),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => addr_rollover_r_reg_0(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(60),
      Q => addr_rollover_r_reg_0(60),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(61),
      Q => addr_rollover_r_reg_0(61),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(62),
      Q => addr_rollover_r_reg_0(62),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(63),
      Q => addr_rollover_r_reg_0(63),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(64),
      Q => addr_rollover_r_reg_0(64),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(65),
      Q => addr_rollover_r_reg_0(65),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => CO(0),
      Q => addr_rollover_r_reg_0(66),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => addr_rollover_r_reg_0(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => addr_rollover_r_reg_0(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => addr_rollover_r_reg_0(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => addr_rollover_r_reg_0(9),
      R => '0'
    );
\packet_cnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_rollover_r_reg\,
      I1 => PAYLOAD_S2MM(0),
      O => \packet_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ is
  port (
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
  storage_data1(0) <= \^storage_data1\(0);
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => argen_to_mctf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1_reg[0]\,
      Q => \^storage_data1\(0),
      R => '0'
    );
\greg_out.QSPO[15]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^storage_data1\(0),
      O => \greg_out.QSPO_reg[15]\
    );
\ram_reg_0_1_0_0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    we_int : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gstage1.q_dly_reg[24]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gstage1.q_dly_reg[15]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[16]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[17]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[18]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[19]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[20]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[21]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[22]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[23]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[25]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[26]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[27]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    ram_init_done_i_reg_rep : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 24 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gstage1.q_dly[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gstage1.q_dly[2]_i_1\ : label is "soft_lutpair42";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => '0'
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[36]\,
      Q => \^d\(0),
      R => '0'
    );
\greg_out.QSPO[24]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \^d\(1)
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(3),
      O => \gstage1.q_dly_reg[31]\(3)
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(4),
      O => \gstage1.q_dly_reg[31]\(4)
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(5),
      O => \gstage1.q_dly_reg[31]\(5)
    );
\gstage1.q_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(6),
      O => \gstage1.q_dly_reg[31]\(6)
    );
\gstage1.q_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(7),
      O => \gstage1.q_dly_reg[31]\(7)
    );
\gstage1.q_dly[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(8),
      O => \gstage1.q_dly_reg[15]\
    );
\gstage1.q_dly[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(9),
      O => \gstage1.q_dly_reg[16]\
    );
\gstage1.q_dly[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(10),
      O => \gstage1.q_dly_reg[17]\
    );
\gstage1.q_dly[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(11),
      O => \gstage1.q_dly_reg[18]\
    );
\gstage1.q_dly[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(12),
      O => \gstage1.q_dly_reg[19]\
    );
\gstage1.q_dly[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(13),
      O => \gstage1.q_dly_reg[20]\
    );
\gstage1.q_dly[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(14),
      O => \gstage1.q_dly_reg[21]\
    );
\gstage1.q_dly[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(15),
      O => \gstage1.q_dly_reg[22]\
    );
\gstage1.q_dly[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(16),
      O => \gstage1.q_dly_reg[23]\
    );
\gstage1.q_dly[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => O(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => rom_rd_addr_int,
      I4 => sdpo_int(17),
      O => \gstage1.q_dly_reg[24]\
    );
\gstage1.q_dly[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(18),
      O => \gstage1.q_dly_reg[25]\
    );
\gstage1.q_dly[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(19),
      O => \gstage1.q_dly_reg[26]\
    );
\gstage1.q_dly[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(20),
      O => \gstage1.q_dly_reg[27]\
    );
\gstage1.q_dly[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(21),
      O => \gstage1.q_dly_reg[31]\(8)
    );
\gstage1.q_dly[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(22),
      O => \gstage1.q_dly_reg[31]\(9)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => CO(0),
      I2 => sdpo_int(0),
      O => \gstage1.q_dly_reg[31]\(0)
    );
\gstage1.q_dly[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(23),
      O => \gstage1.q_dly_reg[31]\(10)
    );
\gstage1.q_dly[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(24),
      O => \gstage1.q_dly_reg[31]\(11)
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(1),
      O => \gstage1.q_dly_reg[31]\(1)
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(2),
      O => \gstage1.q_dly_reg[31]\(2)
    );
ram_reg_0_1_0_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i_reg_rep,
      O => we_int
    );
\ram_reg_0_1_18_23_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF8FFFF"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(13),
      I4 => ram_init_done_i_reg_rep,
      O => WR_DATA(0)
    );
\ram_reg_0_1_24_29_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80B08FFFF0000"
    )
        port map (
      I0 => O(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(17),
      I4 => rom_rd_addr_int,
      I5 => ram_init_done_i_reg_rep,
      O => WR_DATA(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\ is
  port (
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
  storage_data1(0) <= \^storage_data1\(0);
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => argen_to_mcpf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \goreg_dm.dout_i_reg[0]\,
      Q => \^storage_data1\(0),
      R => '0'
    );
\greg_out.QSPO[15]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^storage_data1\(0),
      O => \greg_out.QSPO_reg[15]\
    );
\ram_reg_0_1_0_0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => awgen_to_mctf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(5),
      Q => Q(5),
      R => '0'
    );
\ram_reg_0_1_0_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENA_I_10 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ is
  signal ADDRA_1 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal bram_wr_en : STD_LOGIC;
begin
  Q(29 downto 0) <= \^q\(29 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(26),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\,
      I2 => ENA_dly_D,
      O => ENA_I_4
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_5
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      I2 => bram_wr_en,
      I3 => ADDRA_1(4),
      I4 => ENA_dly_D,
      O => ENA_I_6
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      I2 => bram_wr_en,
      I3 => ADDRA_1(4),
      I4 => \^q\(27),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ADDRA_1(4),
      I1 => bram_wr_en,
      I2 => ENA_dly_D,
      O => ENA_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_0
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_3
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_7
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_8
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_9
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_10
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => bram_wr_en,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => \^q\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => \^q\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => \^q\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => \^q\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => \^q\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => \^q\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => ADDRA_1(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ is
  port (
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    ENB_I_20 : out STD_LOGIC;
    ENB_I_21 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^gnstage1.q_dly_reg[0][0]\ : STD_LOGIC;
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  \gnstage1.q_dly_reg[0][0]\ <= \^gnstage1.q_dly_reg[0][0]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\,
      I2 => ENB_dly_D,
      O => ENB_I_15
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_16
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(16),
      I4 => ENB_dly_D,
      O => ENB_I_17
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(16),
      I4 => \^q\(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => ENB_dly_D,
      O => ENB_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_11
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_12
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_13
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_14
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_18
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_19
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_20
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_21
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^gnstage1.q_dly_reg[0][0]\,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(9),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(10),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(11),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(12),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(13),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(14),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(15),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(0),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(1),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(2),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(3),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(4),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(5),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(6),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(7),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(8),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\ is
  port (
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_10 : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^gnstage1.q_dly_reg[0][0]\ : STD_LOGIC;
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  \gnstage1.q_dly_reg[0][0]\ <= \^gnstage1.q_dly_reg[0][0]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0\,
      I2 => ENB_dly_D,
      O => ENB_I_14
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_15
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(16),
      I4 => \^q\(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_11
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_12
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_13
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_16
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_17
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_18
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_19
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => ENB_dly_D,
      O => ENB_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_10
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^gnstage1.q_dly_reg[0][0]\,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(9),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(10),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(11),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(12),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(13),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(14),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(15),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(0),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(1),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(2),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(3),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(4),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(5),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(6),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(7),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(8),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  Q(13 downto 0) <= \^q\(13 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => awgen_to_mcpf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(9),
      Q => \^q\(9),
      R => '0'
    );
\greg_out.QSPO[15]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \greg_out.QSPO_reg[15]\
    );
\ram_reg_0_1_0_0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_PAYLOAD_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ is
  signal ADDRA : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal bram_wr_en : STD_LOGIC;
begin
  Q(27 downto 0) <= \^q\(27 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(24),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0\,
      I2 => ENA_dly_D,
      O => ENA_I_4
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_5
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      I2 => bram_wr_en,
      I3 => ADDRA(4),
      I4 => \^q\(25),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_3
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_6
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_7
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_8
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_9
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ADDRA(4),
      I1 => bram_wr_en,
      I2 => ENA_dly_D,
      O => ENA_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_0
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => bram_wr_en,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(17),
      Q => \^q\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(18),
      Q => \^q\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(19),
      Q => \^q\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(20),
      Q => \^q\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(21),
      Q => \^q\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(22),
      Q => \^q\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(23),
      Q => \^q\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(24),
      Q => \^q\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(25),
      Q => \^q\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(26),
      Q => \^q\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(27),
      Q => \^q\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(28),
      Q => ADDRA(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    bram_rd_en : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ is
  signal \gstage1.q_dly[10]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[10]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[13]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[13]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[14]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[14]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[14]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_3_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(0),
      I2 => sel_pipe(2),
      I3 => sel_pipe(4),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0),
      O => D(0)
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[10]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(4),
      I3 => \gstage1.q_dly[10]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(10)
    );
\gstage1.q_dly[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4),
      O => \gstage1.q_dly[10]_i_2_n_0\
    );
\gstage1.q_dly[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4),
      O => \gstage1.q_dly[10]_i_3_n_0\
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[11]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(5),
      I3 => \gstage1.q_dly[11]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(11)
    );
\gstage1.q_dly[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5),
      O => \gstage1.q_dly[11]_i_2_n_0\
    );
\gstage1.q_dly[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5),
      O => \gstage1.q_dly[11]_i_3_n_0\
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[12]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(6),
      I3 => \gstage1.q_dly[12]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(12)
    );
\gstage1.q_dly[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6),
      O => \gstage1.q_dly[12]_i_2_n_0\
    );
\gstage1.q_dly[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6),
      O => \gstage1.q_dly[12]_i_3_n_0\
    );
\gstage1.q_dly[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[13]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(7),
      I3 => \gstage1.q_dly[13]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(13)
    );
\gstage1.q_dly[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7),
      O => \gstage1.q_dly[13]_i_2_n_0\
    );
\gstage1.q_dly[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7),
      O => \gstage1.q_dly[13]_i_3_n_0\
    );
\gstage1.q_dly[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[14]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(8),
      I3 => \gstage1.q_dly[14]_i_4_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(14)
    );
\gstage1.q_dly[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0),
      O => \gstage1.q_dly[14]_i_2_n_0\
    );
\gstage1.q_dly[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(1),
      I2 => sel_pipe(4),
      I3 => sel_pipe(3),
      I4 => sel_pipe(0),
      O => \gstage1.q_dly[14]_i_3_n_0\
    );
\gstage1.q_dly[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0),
      O => \gstage1.q_dly[14]_i_4_n_0\
    );
\gstage1.q_dly[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(1),
      I2 => sel_pipe(2),
      I3 => sel_pipe(4),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0),
      O => D(1)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0),
      O => D(2)
    );
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0),
      O => D(3)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0),
      O => D(4)
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0),
      O => D(5)
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[6]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(0),
      I3 => \gstage1.q_dly[6]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(6)
    );
\gstage1.q_dly[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      O => \gstage1.q_dly[6]_i_2_n_0\
    );
\gstage1.q_dly[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0),
      O => \gstage1.q_dly[6]_i_3_n_0\
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[7]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(1),
      I3 => \gstage1.q_dly[7]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(7)
    );
\gstage1.q_dly[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      O => \gstage1.q_dly[7]_i_2_n_0\
    );
\gstage1.q_dly[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1),
      O => \gstage1.q_dly[7]_i_3_n_0\
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[8]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(2),
      I3 => \gstage1.q_dly[8]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(8)
    );
\gstage1.q_dly[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      O => \gstage1.q_dly[8]_i_2_n_0\
    );
\gstage1.q_dly[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2),
      O => \gstage1.q_dly[8]_i_3_n_0\
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[9]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(3),
      I3 => \gstage1.q_dly[9]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(9)
    );
\gstage1.q_dly[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      O => \gstage1.q_dly[9]_i_2_n_0\
    );
\gstage1.q_dly[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3),
      O => \gstage1.q_dly[9]_i_3_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(4),
      Q => sel_pipe(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_rd_en : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ : entity is "blk_mem_gen_mux";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ is
  signal \gstage1.q_dly[10]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[10]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_3_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0),
      O => D(0)
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[10]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(6),
      I3 => \gstage1.q_dly[10]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(10)
    );
\gstage1.q_dly[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6),
      O => \gstage1.q_dly[10]_i_2_n_0\
    );
\gstage1.q_dly[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6),
      O => \gstage1.q_dly[10]_i_3_n_0\
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[11]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(7),
      I3 => \gstage1.q_dly[11]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(11)
    );
\gstage1.q_dly[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7),
      O => \gstage1.q_dly[11]_i_2_n_0\
    );
\gstage1.q_dly[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7),
      O => \gstage1.q_dly[11]_i_3_n_0\
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[12]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOPBDOP(0),
      I3 => \gstage1.q_dly[12]_i_4_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(12)
    );
\gstage1.q_dly[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0),
      O => \gstage1.q_dly[12]_i_2_n_0\
    );
\gstage1.q_dly[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(1),
      I2 => sel_pipe(4),
      I3 => sel_pipe(3),
      I4 => sel_pipe(0),
      O => \gstage1.q_dly[12]_i_3_n_0\
    );
\gstage1.q_dly[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0),
      O => \gstage1.q_dly[12]_i_4_n_0\
    );
\gstage1.q_dly[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0),
      O => D(1)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0),
      O => D(2)
    );
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0),
      O => D(3)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[4]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(0),
      I3 => \gstage1.q_dly[4]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(4)
    );
\gstage1.q_dly[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      O => \gstage1.q_dly[4]_i_2_n_0\
    );
\gstage1.q_dly[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0),
      O => \gstage1.q_dly[4]_i_3_n_0\
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[5]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(1),
      I3 => \gstage1.q_dly[5]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(5)
    );
\gstage1.q_dly[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      O => \gstage1.q_dly[5]_i_2_n_0\
    );
\gstage1.q_dly[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1),
      O => \gstage1.q_dly[5]_i_3_n_0\
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[6]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(2),
      I3 => \gstage1.q_dly[6]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(6)
    );
\gstage1.q_dly[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2),
      O => \gstage1.q_dly[6]_i_2_n_0\
    );
\gstage1.q_dly[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2),
      O => \gstage1.q_dly[6]_i_3_n_0\
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[7]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(3),
      I3 => \gstage1.q_dly[7]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(7)
    );
\gstage1.q_dly[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3),
      O => \gstage1.q_dly[7]_i_2_n_0\
    );
\gstage1.q_dly[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3),
      O => \gstage1.q_dly[7]_i_3_n_0\
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[8]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(4),
      I3 => \gstage1.q_dly[8]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(8)
    );
\gstage1.q_dly[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4),
      O => \gstage1.q_dly[8]_i_2_n_0\
    );
\gstage1.q_dly[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4),
      O => \gstage1.q_dly[8]_i_3_n_0\
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[9]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(5),
      I3 => \gstage1.q_dly[9]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(9)
    );
\gstage1.q_dly[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5),
      O => \gstage1.q_dly[9]_i_2_n_0\
    );
\gstage1.q_dly[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5),
      O => \gstage1.q_dly[9]_i_3_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(4),
      Q => sel_pipe(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => \gfwd_mode.storage_data1_reg[33]\(15 downto 8),
      DIADI(7 downto 1) => \gfwd_mode.storage_data1_reg[33]\(6 downto 0),
      DIADI(0) => \gfwd_mode.storage_data1_reg[33]\(32),
      DIBDI(15 downto 0) => \gfwd_mode.storage_data1_reg[33]\(31 downto 16),
      DIPADIP(1) => '0',
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[33]\(7),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => D(16 downto 9),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 0) => D(32 downto 17),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => D(8),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => m_axi_wvalid_i,
      I2 => \out\,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[0]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gfwd_mode.storage_data1_reg[13]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => Q(14 downto 2),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 1) => \gfwd_mode.storage_data1_reg[13]\(12 downto 0),
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => Q(1 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 2),
      DOBDO(1 downto 0) => \gstage1.q_dly_reg[1]\(1 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I_0,
      ENBWREN => ENB_I_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_8,
      ENBWREN => ENB_I_9,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_10,
      ENBWREN => ENB_I_11,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_12,
      ENBWREN => ENB_I_13,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_14,
      ENBWREN => ENB_I_15,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_16,
      ENBWREN => ENB_I_17,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_18,
      ENBWREN => ENB_I_19,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(19 downto 9),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => Q(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => p_2_out(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => p_2_out(8),
      ENARDEN => ENA_I_20,
      ENBWREN => ENB_I_21,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[0]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => Q(15 downto 4),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => Q(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 4),
      DOBDO(3 downto 0) => \gstage1.q_dly_reg[3]\(3 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I_0,
      ENBWREN => ENB_I_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[1]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[1]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[2]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[3]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_2,
      ENBWREN => ENB_I_3,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_4,
      ENBWREN => ENB_I_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_6,
      ENBWREN => ENB_I_7,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_8,
      ENBWREN => ENB_I_9,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_10,
      ENBWREN => ENB_I_11,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_12,
      ENBWREN => ENB_I_13,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_14,
      ENBWREN => ENB_I_15,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_16,
      ENBWREN => ENB_I_17,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[2]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(19 downto 9),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => Q(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => DOPBDOP(0),
      ENARDEN => ENA_I_18,
      ENBWREN => ENB_I_19,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 13 to 13 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 12) => B"0000",
      DIADI(11 downto 8) => DIN(7 downto 4),
      DIADI(7 downto 4) => B"0000",
      DIADI(3 downto 0) => DIN(3 downto 0),
      DIBDI(15 downto 11) => B"00000",
      DIBDI(10 downto 8) => DIN(14 downto 12),
      DIBDI(7 downto 4) => B"0000",
      DIBDI(3 downto 0) => DIN(11 downto 8),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => D(7 downto 4),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\,
      DOADO(3 downto 0) => D(3 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => D(13),
      DOBDO(9) => doutb(13),
      DOBDO(8) => D(12),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3 downto 0) => D(11 downto 8),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \out\,
      I2 => mcpf_to_argen_tvalid,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => Q(15 downto 4),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => Q(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 4),
      DOBDO(3 downto 0) => \gstage1.q_dly_reg[5]\(3 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I_2,
      ENBWREN => ENB_I_3,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[3]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    \gstage1.q_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[4]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[5]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_4,
      ENBWREN => ENB_I_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_6,
      ENBWREN => ENB_I_7,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_dmem is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_dmem : entity is "dmem";
end design_1_axi_vfifo_ctrl_0_0_dmem;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_dmem is
  signal p_0_out : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_36_40 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1 downto 0) => DI(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(13 downto 12),
      DIB(1 downto 0) => DI(15 downto 14),
      DIC(1 downto 0) => DI(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(13 downto 12),
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(19 downto 18),
      DIB(1 downto 0) => DI(21 downto 20),
      DIC(1 downto 0) => DI(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1 downto 0) => p_0_out(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(25 downto 24),
      DIB(1 downto 0) => DI(27 downto 26),
      DIC(1 downto 0) => DI(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(25 downto 24),
      DOB(1 downto 0) => p_0_out(27 downto 26),
      DOC(1 downto 0) => p_0_out(29 downto 28),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(31 downto 30),
      DIB(1 downto 0) => DI(33 downto 32),
      DIC(1 downto 0) => DI(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(31 downto 30),
      DOB(1 downto 0) => p_0_out(33 downto 32),
      DOC(1 downto 0) => p_0_out(35 downto 34),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_36_40: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(37 downto 36),
      DIB(1 downto 0) => DI(39 downto 38),
      DIC(1) => '0',
      DIC(0) => DI(40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(37 downto 36),
      DOB(1 downto 0) => p_0_out(39 downto 38),
      DOC(1) => NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED(1),
      DOC(0) => p_0_out(40),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(7 downto 6),
      DIB(1 downto 0) => DI(9 downto 8),
      DIC(1 downto 0) => DI(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(10),
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(11),
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(12),
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(13),
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(14),
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(15),
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(16),
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(17),
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(18),
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(19),
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(20),
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(21),
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(22),
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(23),
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(24),
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(25),
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(26),
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(27),
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(28),
      Q => D(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(29),
      Q => D(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(30),
      Q => D(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(31),
      Q => D(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(32),
      Q => D(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(33),
      Q => D(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(34),
      Q => D(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(35),
      Q => D(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(36),
      Q => D(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(37),
      Q => D(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(38),
      Q => D(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(39),
      Q => D(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(40),
      Q => D(40),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(7),
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(8),
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(9),
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_dmem_186 is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_dmem_186 : entity is "dmem";
end design_1_axi_vfifo_ctrl_0_0_dmem_186;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_dmem_186 is
  signal RAM_reg_0_15_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_5 : STD_LOGIC;
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_36_40 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(1 downto 0),
      DIB(1 downto 0) => I147(3 downto 2),
      DIC(1 downto 0) => I147(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_0_5_n_0,
      DOA(0) => RAM_reg_0_15_0_5_n_1,
      DOB(1) => RAM_reg_0_15_0_5_n_2,
      DOB(0) => RAM_reg_0_15_0_5_n_3,
      DOC(1) => RAM_reg_0_15_0_5_n_4,
      DOC(0) => RAM_reg_0_15_0_5_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(13 downto 12),
      DIB(1 downto 0) => I147(15 downto 14),
      DIC(1 downto 0) => I147(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_12_17_n_0,
      DOA(0) => RAM_reg_0_15_12_17_n_1,
      DOB(1) => RAM_reg_0_15_12_17_n_2,
      DOB(0) => RAM_reg_0_15_12_17_n_3,
      DOC(1) => RAM_reg_0_15_12_17_n_4,
      DOC(0) => RAM_reg_0_15_12_17_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(19 downto 18),
      DIB(1 downto 0) => I147(21 downto 20),
      DIC(1 downto 0) => I147(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_18_23_n_0,
      DOA(0) => RAM_reg_0_15_18_23_n_1,
      DOB(1) => RAM_reg_0_15_18_23_n_2,
      DOB(0) => RAM_reg_0_15_18_23_n_3,
      DOC(1) => RAM_reg_0_15_18_23_n_4,
      DOC(0) => RAM_reg_0_15_18_23_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(25 downto 24),
      DIB(1 downto 0) => I147(27 downto 26),
      DIC(1 downto 0) => I147(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_24_29_n_0,
      DOA(0) => RAM_reg_0_15_24_29_n_1,
      DOB(1) => RAM_reg_0_15_24_29_n_2,
      DOB(0) => RAM_reg_0_15_24_29_n_3,
      DOC(1) => RAM_reg_0_15_24_29_n_4,
      DOC(0) => RAM_reg_0_15_24_29_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(31 downto 30),
      DIB(1 downto 0) => I147(33 downto 32),
      DIC(1 downto 0) => I147(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_30_35_n_0,
      DOA(0) => RAM_reg_0_15_30_35_n_1,
      DOB(1) => RAM_reg_0_15_30_35_n_2,
      DOB(0) => RAM_reg_0_15_30_35_n_3,
      DOC(1) => RAM_reg_0_15_30_35_n_4,
      DOC(0) => RAM_reg_0_15_30_35_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_36_40: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(37 downto 36),
      DIB(1 downto 0) => I147(39 downto 38),
      DIC(1) => '0',
      DIC(0) => I147(40),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_36_40_n_0,
      DOA(0) => RAM_reg_0_15_36_40_n_1,
      DOB(1) => RAM_reg_0_15_36_40_n_2,
      DOB(0) => RAM_reg_0_15_36_40_n_3,
      DOC(1) => NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED(1),
      DOC(0) => RAM_reg_0_15_36_40_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(7 downto 6),
      DIB(1 downto 0) => I147(9 downto 8),
      DIC(1 downto 0) => I147(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_6_11_n_0,
      DOA(0) => RAM_reg_0_15_6_11_n_1,
      DOB(1) => RAM_reg_0_15_6_11_n_2,
      DOB(0) => RAM_reg_0_15_6_11_n_3,
      DOC(1) => RAM_reg_0_15_6_11_n_4,
      DOC(0) => RAM_reg_0_15_6_11_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_1,
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_5,
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_4,
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_1,
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_0,
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_3,
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_2,
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_5,
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_4,
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_1,
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_0,
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_0,
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_3,
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_2,
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_5,
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_4,
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_1,
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_0,
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_3,
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_2,
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_5,
      Q => D(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_4,
      Q => D(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_3,
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_1,
      Q => D(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_0,
      Q => D(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_3,
      Q => D(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_2,
      Q => D(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_5,
      Q => D(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_4,
      Q => D(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_1,
      Q => D(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_0,
      Q => D(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_3,
      Q => D(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_2,
      Q => D(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_2,
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_5,
      Q => D(40),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_5,
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_4,
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_1,
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_0,
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_3,
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_2,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\ : entity is "dmem";
end \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_6 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => PAYLOAD_FROM_MTF(1 downto 0),
      DIB(1 downto 0) => PAYLOAD_FROM_MTF(3 downto 2),
      DIC(1 downto 0) => PAYLOAD_FROM_MTF(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1) => '0',
      DIA(0) => PAYLOAD_FROM_MTF(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED(1),
      DOA(0) => p_0_out(6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\ : entity is "dmem";
end \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\ is
  signal RAM_reg_0_63_0_1_n_1 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_1 : label is "";
begin
RAM_reg_0_63_0_1: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => D(0),
      DIB => D(1),
      DIC => '0',
      DID => '0',
      DOA => p_0_out(0),
      DOB => RAM_reg_0_63_0_1_n_1,
      DOC => NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED,
      DOD => NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\,
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \ram_full_fb_i_i_2__2_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gc0.count_d1_reg[8]\(2 downto 0),
      S(0) => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\(3)
    );
\ram_full_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAEEAFFFAAEE"
    )
        port map (
      I0 => SR(0),
      I1 => \ram_full_fb_i_i_2__2_n_0\,
      I2 => comp0,
      I3 => E(0),
      I4 => \out\,
      I5 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => ram_full_i_reg
    );
\ram_full_fb_i_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => comp1,
      I1 => m_axi_wvalid_i,
      I2 => \out\,
      O => \ram_full_fb_i_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gc0.count_d1_reg[6]\,
      S(2) => \gc0.count_d1_reg[4]\,
      S(1) => \gc0.count_d1_reg[2]\,
      S(0) => \gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_empty_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAF2F2FAFAF2F2"
    )
        port map (
      I0 => \out\,
      I1 => comp0,
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I3 => E(0),
      I4 => ram_full_fb_i_reg,
      I5 => comp1,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCFCCC4444FCCC"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => E(0),
      I3 => comp1,
      I4 => mcpf_to_argen_tvalid,
      I5 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\ is
  port (
    \ram_full_comb__6\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055000000FFC0C0"
    )
        port map (
      I0 => comp0,
      I1 => mcpf_to_argen_tvalid,
      I2 => comp1,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \out\,
      I5 => p_8_out,
      O => \ram_full_comb__6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \eqOp__2\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55150400"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => \eqOp__2\,
      I2 => ram_rd_en_i,
      I3 => ram_wr_en_i,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => diff_pntr_pad(1),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(4),
      I3 => diff_pntr_pad(3),
      O => \eqOp__2\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1_n_0\,
      Q => \^gpfs.prog_full_i_reg_0\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_19_out,
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 is
  port (
    TREADY_S2MM : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gpfs.prog_full_i_i_1__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \prog_full_i__0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gno_bkp_on_tready.s_axis_tready_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \prog_full_i__0\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => prog_full_i,
      O => TREADY_S2MM
    );
\gpfs.prog_full_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__2_n_0\,
      I1 => \gpfs.prog_full_i_i_3__0_n_0\,
      I2 => \gpfs.prog_full_i_i_4_n_0\,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \prog_full_i__0\,
      O => \gpfs.prog_full_i_i_1__2_n_0\
    );
\gpfs.prog_full_i_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => diff_pntr_pad(4),
      O => \gpfs.prog_full_i_i_2__2_n_0\
    );
\gpfs.prog_full_i_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(1),
      O => \gpfs.prog_full_i_i_3__0_n_0\
    );
\gpfs.prog_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200000"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(4),
      I2 => diff_pntr_pad(2),
      I3 => diff_pntr_pad(1),
      I4 => ram_wr_en_i,
      I5 => ram_rd_en_i,
      O => \gpfs.prog_full_i_i_4_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__2_n_0\,
      Q => \prog_full_i__0\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__4_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__4_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4__0_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\FSM_onehot_gfwd_rev.state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gpfs.prog_full_i_reg_0\,
      I1 => prog_full_i,
      O => \gfwd_rev.s_ready_i_reg\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__4_n_0\,
      I1 => \gpfs.prog_full_i_i_3__2_n_0\,
      I2 => \gpfs.prog_full_i_i_4__0_n_0\,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1__4_n_0\
    );
\gpfs.prog_full_i_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      O => \gpfs.prog_full_i_i_2__4_n_0\
    );
\gpfs.prog_full_i_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      O => \gpfs.prog_full_i_i_3__2_n_0\
    );
\gpfs.prog_full_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I4 => ram_wr_en_i,
      I5 => ram_rd_en_i,
      O => \gpfs.prog_full_i_i_4__0_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__4_n_0\,
      Q => \^gpfs.prog_full_i_reg_0\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\ is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\ : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\ is
  signal \eqOp__7\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__3_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__1_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_7,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_6,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_5,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_4,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      R => SR(0)
    );
\gpfs.prog_full_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550040"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => \eqOp__7\,
      I2 => ram_wr_en_i,
      I3 => ram_rd_en_i,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1__3_n_0\
    );
\gpfs.prog_full_i_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_3__1_n_0\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      O => \eqOp__7\
    );
\gpfs.prog_full_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      O => \gpfs.prog_full_i_i_3__1_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__3_n_0\,
      Q => \^gpfs.prog_full_i_reg_0\,
      S => SR(0)
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_rd_en_i,
      R => SR(0)
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => ram_wr_en_i,
      R => SR(0)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => p_3_out,
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \gc0.count_d1_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\ is
  port (
    prog_full_i : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\ : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\ is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \eqOp__7\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^prog_full_i\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  prog_full_i <= \^prog_full_i\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(7),
      Q => diff_pntr_pad(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(8),
      Q => diff_pntr_pad(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(9),
      Q => diff_pntr_pad(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550040"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_wr_en_i,
      I2 => \eqOp__7\,
      I3 => ram_rd_en_i,
      I4 => \^prog_full_i\,
      O => \gpfs.prog_full_i_i_1__0_n_0\
    );
\gpfs.prog_full_i_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => diff_pntr_pad(1),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(3),
      I3 => diff_pntr_pad(5),
      I4 => \gpfs.prog_full_i_i_3_n_0\,
      O => \eqOp__7\
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => diff_pntr_pad(8),
      I1 => diff_pntr_pad(9),
      I2 => diff_pntr_pad(4),
      I3 => diff_pntr_pad(6),
      I4 => diff_pntr_pad(7),
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__0_n_0\,
      Q => \^prog_full_i\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => WEBWE(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => ram_full_fb_i_reg,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => \gcc0.gc0.count_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(9),
      S(3 downto 1) => B"000",
      S(0) => \gcc0.gc0.count_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\ is
  port (
    prog_full_i_1 : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\ : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\ is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \gpfs.prog_full_i_i_1__1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__1_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^prog_full_i_1\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  prog_full_i_1 <= \^prog_full_i_1\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F70020"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__1_n_0\,
      I1 => ram_rd_en_i,
      I2 => ram_wr_en_i,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \^prog_full_i_1\,
      O => \gpfs.prog_full_i_i_1__1_n_0\
    );
\gpfs.prog_full_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => diff_pntr_pad(4),
      I1 => diff_pntr_pad(1),
      I2 => diff_pntr_pad(3),
      I3 => diff_pntr_pad(5),
      I4 => diff_pntr_pad(2),
      I5 => diff_pntr_pad(6),
      O => \gpfs.prog_full_i_i_2__1_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__1_n_0\,
      Q => \^prog_full_i_1\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => ram_full_fb_i_reg_0,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3 downto 1) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(4),
      O(3 downto 2) => \NLW_plusOp_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(6 downto 5),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gc0.count_d1_reg[5]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_out : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr : entity is "rd_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair9";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BB4D444D44B2BB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[2]\(0),
      I2 => E(0),
      I3 => p_19_out,
      I4 => \^q\(1),
      I5 => \gcc0.gc0.count_reg[2]\(1),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gcc0.gc0.count_reg[2]\(1),
      I2 => ram_empty_fb_i_reg,
      I3 => \^q\(2),
      I4 => \gcc0.gc0.count_reg[2]\(2),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2B2BBDD4D4D44"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc0.count_reg[2]\(2),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[2]\(1),
      I4 => ram_empty_fb_i_reg,
      I5 => \gcc0.gc0.count_reg[3]\,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 : entity is "rd_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_full_fb_i_i_3__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__2\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__0\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AEF751075108AEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => E(0),
      I2 => \gfwd_mode.m_valid_i_reg\(0),
      I3 => \gcc0.gc0.count_reg[3]\(0),
      I4 => \^q\(1),
      I5 => \gcc0.gc0.count_reg[3]\(1),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \gcc0.gc0.count_reg[3]\(3),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222B222B2B2BBB2"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gcc0.gc0.count_reg[3]\(0),
      I3 => \gfwd_mode.m_valid_i_reg\(0),
      I4 => E(0),
      I5 => \^q\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\
    );
\ram_full_fb_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \ram_full_fb_i_i_3__1_n_0\,
      I1 => \^q\(3),
      I2 => \gcc0.gc0.count_reg[3]\(3),
      I3 => \^q\(2),
      I4 => \gcc0.gc0.count_reg[3]\(2),
      I5 => ram_empty_fb_i_reg,
      O => ram_full_i_reg
    );
\ram_full_fb_i_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[3]\(1),
      O => \ram_full_fb_i_i_3__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 : entity is "rd_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_full_fb_i_i_3__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__4\ : label is "soft_lutpair0";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__4\(0)
    );
\gc0.count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__4\(1)
    );
\gc0.count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__4\(2)
    );
\gc0.count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__4\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AEF751075108AEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => E(0),
      I2 => \gnstage1.q_dly_reg[1][0]\(0),
      I3 => \gcc0.gc0.count_reg[3]\(0),
      I4 => \^q\(1),
      I5 => \gcc0.gc0.count_reg[3]\(1),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \gcc0.gc0.count_reg[3]\(3),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222B222B2B2BBB2"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gcc0.gc0.count_reg[3]\(0),
      I3 => \gnstage1.q_dly_reg[1][0]\(0),
      I4 => E(0),
      I5 => \^q\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\
    );
\ram_full_fb_i_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \ram_full_fb_i_i_3__2_n_0\,
      I1 => \^q\(3),
      I2 => \gcc0.gc0.count_reg[3]\(3),
      I3 => \^q\(2),
      I4 => \gcc0.gc0.count_reg[3]\(2),
      I5 => ram_empty_fb_i_reg,
      O => ram_full_i_reg
    );
\ram_full_fb_i_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[3]\(1),
      O => \ram_full_fb_i_i_3__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ is
  port (
    v1_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__0\ : label is "soft_lutpair72";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__2\(0)
    );
\gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__2\(1)
    );
\gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__2\(2)
    );
\gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      O => \plusOp__2\(3)
    );
\gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \plusOp__2\(4)
    );
\gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \plusOp__2\(5)
    );
\gc0.count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \gc0.count[6]_i_2_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \plusOp__2\(6)
    );
\gc0.count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      O => \gc0.count[6]_i_2_n_0\
    );
\gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      O => \plusOp__2\(7)
    );
\gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__2\(8)
    );
\gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \gc0.count[8]_i_2__0_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(0),
      Q => rd_pntr_plus1(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(1),
      Q => rd_pntr_plus1(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(2),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(3),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(4),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(5),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(6),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(7),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(8),
      Q => rd_pntr_plus1(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \gcc0.gc0.count_d1_reg[8]\(1),
      I3 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[8]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[8]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_d1_reg[8]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_d1_reg[8]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_d1_reg[8]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_d1_reg[8]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_d1_reg[8]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_d1_reg[8]\(7),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_reg[8]\(6),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(8),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(8),
      O => v1_reg_1(1)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(8),
      O => ram_empty_i_reg_3
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_reg[8]\(6),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    \gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ : entity is "rd_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair56";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gc0.count_d1_reg[7]_0\(7 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      I2 => \^gc0.count_d1_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(1),
      I1 => \^gc0.count_d1_reg[7]_0\(0),
      I2 => \^gc0.count_d1_reg[7]_0\(2),
      I3 => \^gc0.count_d1_reg[7]_0\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(2),
      I1 => \^gc0.count_d1_reg[7]_0\(0),
      I2 => \^gc0.count_d1_reg[7]_0\(1),
      I3 => \^gc0.count_d1_reg[7]_0\(3),
      I4 => \^gc0.count_d1_reg[7]_0\(4),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(3),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      I2 => \^gc0.count_d1_reg[7]_0\(0),
      I3 => \^gc0.count_d1_reg[7]_0\(2),
      I4 => \^gc0.count_d1_reg[7]_0\(4),
      I5 => \^gc0.count_d1_reg[7]_0\(5),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^gc0.count_d1_reg[7]_0\(6),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^gc0.count_d1_reg[7]_0\(6),
      I2 => \^gc0.count_d1_reg[7]_0\(7),
      O => \plusOp__0\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^gc0.count_d1_reg[7]_0\(7),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__0\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(5),
      I1 => \^gc0.count_d1_reg[7]_0\(3),
      I2 => \^gc0.count_d1_reg[7]_0\(1),
      I3 => \^gc0.count_d1_reg[7]_0\(0),
      I4 => \^gc0.count_d1_reg[7]_0\(2),
      I5 => \^gc0.count_d1_reg[7]_0\(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(6),
      Q => \^q\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(7),
      Q => \^q\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gc0.count_d1_reg[7]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gc0.count_d1_reg[7]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gc0.count_d1_reg[7]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gc0.count_d1_reg[7]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gc0.count_d1_reg[7]_0\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gc0.count_d1_reg[7]_0\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^gc0.count_d1_reg[7]_0\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^gc0.count_d1_reg[7]_0\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => rd_pntr_plus1(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_full_i_reg
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_reg[8]\(0),
      O => ram_full_i_reg_0
    );
\gmux.gm[4].gms.ms_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[1]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ is
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ram_empty_fb_i_i_2__0_n_0\ : STD_LOGIC;
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_7_n_0 : STD_LOGIC;
  signal \^ram_empty_fb_i_reg_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair66";
begin
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
  \gpr1.dout_i_reg[0]\(5 downto 0) <= \^gpr1.dout_i_reg[0]\(5 downto 0);
  ram_empty_fb_i_reg_0 <= \^ram_empty_fb_i_reg_0\;
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      I2 => \^gc0.count_d1_reg[3]_0\(0),
      I3 => \^gc0.count_d1_reg[3]_0\(2),
      I4 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => \^gc0.count_d1_reg[3]_0\(3),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      I3 => \^gc0.count_d1_reg[3]_0\(0),
      I4 => \^gc0.count_d1_reg[3]_0\(1),
      I5 => rd_pntr_plus1(4),
      O => \plusOp__0\(5)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^gpr1.dout_i_reg[0]\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^gpr1.dout_i_reg[0]\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^gpr1.dout_i_reg[0]\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^gpr1.dout_i_reg[0]\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gpr1.dout_i_reg[0]\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^gpr1.dout_i_reg[0]\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => rd_pntr_plus1(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => rd_pntr_plus1(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(5),
      I1 => \gcc0.gc0.count_reg[5]\(2),
      O => S(0)
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFF8FFF8"
    )
        port map (
      I0 => \ram_empty_fb_i_i_2__0_n_0\,
      I1 => ram_full_fb_i_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^ram_empty_fb_i_reg_0\,
      I5 => \out\,
      O => ram_empty_fb_i_reg
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => E(0),
      I1 => \gcc0.gc0.count_d1_reg[5]\(5),
      I2 => rd_pntr_plus1(5),
      I3 => \gcc0.gc0.count_d1_reg[5]\(4),
      I4 => rd_pntr_plus1(4),
      I5 => \gc0.count_reg[1]_0\,
      O => \ram_empty_fb_i_i_2__0_n_0\
    );
\ram_empty_fb_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFBEFFFFFFFF"
    )
        port map (
      I0 => ram_empty_fb_i_i_6_n_0,
      I1 => \^gpr1.dout_i_reg[0]\(2),
      I2 => \gcc0.gc0.count_d1_reg[5]\(2),
      I3 => \^gpr1.dout_i_reg[0]\(3),
      I4 => \gcc0.gc0.count_d1_reg[5]\(3),
      I5 => ram_empty_fb_i_i_7_n_0,
      O => \^ram_empty_fb_i_reg_0\
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(0),
      I1 => \gcc0.gc0.count_d1_reg[5]\(0),
      I2 => \^gpr1.dout_i_reg[0]\(1),
      I3 => \gcc0.gc0.count_d1_reg[5]\(1),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(4),
      I1 => \gcc0.gc0.count_d1_reg[5]\(4),
      I2 => \^gpr1.dout_i_reg[0]\(5),
      I3 => \gcc0.gc0.count_d1_reg[5]\(5),
      O => ram_empty_fb_i_i_7_n_0
    );
\ram_full_fb_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(4),
      I1 => \gcc0.gc0.count_reg[5]\(1),
      I2 => \^gpr1.dout_i_reg[0]\(1),
      I3 => \gcc0.gc0.count_reg[5]\(0),
      I4 => \gcc0.gc0.count_reg[5]\(2),
      I5 => \^gpr1.dout_i_reg[0]\(5),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENB_I : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__3_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__2_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I5 => ENB_dly_D,
      O => ENB_I
    );
\aempty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEAAEEAAFFAA"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_wready,
      I3 => aempty_fwft_fb_i,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => \aempty_fwft_fb_i_i_1__3_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__3_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__3_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFEFEFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => m_axi_wready,
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__2_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__2_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => m_axi_wready,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__2_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gpregsm1.curr_fwft_state[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_wready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
m_axi_wvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_wvalid
    );
plusOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020222020202020"
    )
        port map (
      I0 => m_axi_wvalid_i,
      I1 => ram_full_fb_i_reg,
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(0),
      I4 => m_axi_wready,
      I5 => curr_fwft_state(1),
      O => p_3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 is
  port (
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_10;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__2\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \gfwd_mode.storage_data1_reg[31]\ <= empty_fwft_i;
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => mm2s_to_tdf_tvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__2\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_i_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD40"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => mm2s_to_tdf_tvalid,
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_o_i_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD40"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => mm2s_to_tdf_tvalid,
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\goreg_bm.dout_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B0"
    )
        port map (
      I0 => mm2s_to_tdf_tvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => Q(0),
      I4 => Q(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => mm2s_to_tdf_tvalid,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => mm2s_to_tdf_tvalid,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => mm2s_to_tdf_tvalid,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    pkt_cntr_one : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pkt_cnt_reg_reg[4]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \pkt_cnt_reg_reg[3]\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ar_fifo_dout_zero : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_174;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^pkt_cntr_one\ : STD_LOGIC;
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pkt_cnt_reg[3]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pkt_cnt_reg[5]_i_2\ : label is "soft_lutpair8";
begin
  E(0) <= \^e\(0);
  \gfwd_mode.m_valid_i_reg\ <= empty_fwft_i;
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
  pkt_cntr_one <= \^pkt_cntr_one\;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEAEAEEEAEE"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => aempty_fwft_fb_i,
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(1),
      I4 => curr_state_reg_0,
      I5 => curr_fwft_state(0),
      O => aempty_fwft_fb_i_i_1_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      R => '0'
    );
\curr_state_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F001FF01"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => ar_fifo_dout_zero,
      I2 => prog_full_i,
      I3 => curr_state,
      I4 => \^pkt_cntr_one\,
      O => curr_state_reg
    );
curr_state_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(2),
      I1 => \pkt_cnt_reg_reg[5]\(3),
      I2 => \pkt_cnt_reg_reg[5]\(0),
      I3 => \pkt_cnt_reg_reg[5]\(1),
      I4 => \pkt_cnt_reg_reg[5]\(5),
      I5 => \pkt_cnt_reg_reg[5]\(4),
      O => \^pkt_cntr_one\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFCFFFEFFFC"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => empty_fwft_fb_i,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0EA"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_state_reg_0,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => curr_state_reg_0,
      I3 => ram_empty_fb_i_reg,
      O => \^e\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0404FB"
    )
        port map (
      I0 => \^e\(0),
      I1 => \gnstage1.q_dly_reg[1][0]\,
      I2 => ram_full_fb_i_reg,
      I3 => \gc0.count_d1_reg[0]\(0),
      I4 => \gcc0.gc0.count_reg[0]\(0),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\
    );
\gfwd_mode.m_valid_i_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => curr_state,
      I1 => prog_full_i,
      I2 => empty_fwft_i,
      O => \^gfwd_mode.m_valid_i_reg_0\
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_state_reg_0,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\pkt_cnt_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(1),
      I1 => \pkt_cnt_reg_reg[5]\(0),
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      I3 => \pkt_cnt_reg_reg[5]\(2),
      O => \pkt_cnt_reg_reg[3]\
    );
\pkt_cnt_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(2),
      I1 => \^gfwd_mode.m_valid_i_reg_0\,
      I2 => \pkt_cnt_reg_reg[5]\(0),
      I3 => \pkt_cnt_reg_reg[5]\(1),
      I4 => \pkt_cnt_reg_reg[5]\(3),
      O => \pkt_cnt_reg_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_180;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__2_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__1_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\aempty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEAAEEAAFFAA"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_awready,
      I3 => aempty_fwft_fb_i,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => \aempty_fwft_fb_i_i_1__2_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__2_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__2_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFEFEFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => m_axi_awready,
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__1_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__1_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => m_axi_awready,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__1_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpr1.dout_i[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000101010101"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(0),
      I4 => m_axi_awready,
      I5 => curr_fwft_state(1),
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_awready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_awvalid
    );
\ram_full_fb_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5155FFFFFFFF"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(0),
      I2 => m_axi_awready,
      I3 => curr_fwft_state(1),
      I4 => ram_full_fb_i_reg,
      I5 => m_axi_awvalid_i,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^m_axi_arvalid\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_190;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__4_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__3_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\aempty_fwft_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEAAEEAAFFAA"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_arready,
      I3 => aempty_fwft_fb_i,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => \aempty_fwft_fb_i_i_1__4_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__4_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__4_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFEFEFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => m_axi_arready,
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__3_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__3_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => m_axi_arready,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__3_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpr1.dout_i[40]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000101010101"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(0),
      I4 => m_axi_arready,
      I5 => curr_fwft_state(1),
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_arready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => \^m_axi_arvalid\
    );
\ram_full_fb_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5155FFFFFFFF"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(0),
      I2 => m_axi_arready,
      I3 => curr_fwft_state(1),
      I4 => ram_full_fb_i_reg,
      I5 => M_AXI_ARVALID,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_bcnt : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_4;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__1_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  Q_reg <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\Q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3AAA2"
    )
        port map (
      I0 => mux4_out(0),
      I1 => m_axi_bvalid,
      I2 => empty_fwft_i,
      I3 => \goreg_dm.dout_i_reg[0]\,
      I4 => Q_reg_1,
      O => Q_reg_0
    );
\aempty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_fb_i_i_1__1_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__1_n_0\,
      Q => aempty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__1_n_0\,
      Q => aempty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_fb_i_i_1__0_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => m_axi_bvalid,
      O => E(0)
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000BF"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => Q(1),
      I5 => Q(0),
      O => \gpr1.dout_i_reg[0]\
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_bvalid,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_bvalid,
      I3 => ram_empty_fb_i_reg,
      O => \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\,
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_bready
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202000000"
    )
        port map (
      I0 => awgen_to_mctf_tvalid,
      I1 => ram_full_fb_i_reg,
      I2 => m_axi_bvalid,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => ram_empty_fb_i_reg,
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\
    );
\ram_reg_0_1_0_5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_bvalid,
      I2 => mem_init_done,
      O => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state_reg : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_fb_i_i_1_n_0 : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A0000FFFF888A"
    )
        port map (
      I0 => p_19_out,
      I1 => ram_empty_fb_i,
      I2 => curr_state_reg,
      I3 => \gpregsm1.curr_fwft_state_reg[1]\,
      I4 => \gcc0.gc0.count_reg[0]\(0),
      I5 => \gc0.count_d1_reg[0]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\
    );
\gpr1.dout_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => Q(1),
      I2 => Q(0),
      I3 => E(0),
      O => dm_rd_en
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2AFF2AFF2A"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => comp0,
      I2 => p_19_out,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I4 => E(0),
      I5 => \gc0.count_reg[2]\,
      O => ram_empty_fb_i_i_1_n_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 : entity is "rd_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 : entity is "rd_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ : entity is "rd_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\greg_out.QSPO_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\greg_out.QSPO_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]\,
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => D(1),
      R => Q(0)
    );
\greg_out.QSPO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => ADDRA(0),
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => D(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\ is
  port (
    pf_thresh_dly_reg_r : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\ is
begin
\greg_out.QSPO_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => pf_thresh_dly_reg_r,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => D(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => D(1),
      R => Q(0)
    );
\greg_out.QSPO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram is
  port (
    DOA : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_gcnt : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    DIA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRC : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC;
    Q_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram : entity is "sdpram";
end design_1_axi_vfifo_ctrl_0_0_sdpram;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram is
  signal \^doa\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_reg_0_1_0_3_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_3 : STD_LOGIC;
  signal \^wr_data_gcnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
begin
  DOA(0) <= \^doa\(0);
  wr_data_gcnt(2 downto 0) <= \^wr_data_gcnt\(2 downto 0);
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRC(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRC(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRC(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1) => \^wr_data_gcnt\(0),
      DIA(0) => DIA(0),
      DIB(1 downto 0) => \^wr_data_gcnt\(2 downto 1),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_0_3_n_0,
      DOA(0) => \^doa\(0),
      DOB(1) => ram_reg_0_1_0_3_n_2,
      DOB(0) => ram_reg_0_1_0_3_n_3,
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => \gpfs.prog_full_i_reg\
    );
ram_reg_0_1_0_3_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => Q_reg,
      I2 => \^doa\(0),
      I3 => ram_reg_0_1_0_3_n_0,
      O => \^wr_data_gcnt\(0)
    );
ram_reg_0_1_0_3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => ram_reg_0_1_0_3_n_0,
      I2 => Q_reg,
      I3 => \^doa\(0),
      I4 => ram_reg_0_1_0_3_n_3,
      I5 => ram_reg_0_1_0_3_n_2,
      O => \^wr_data_gcnt\(2)
    );
ram_reg_0_1_0_3_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^doa\(0),
      I2 => Q_reg,
      I3 => ram_reg_0_1_0_3_n_0,
      I4 => ram_reg_0_1_0_3_n_3,
      O => \^wr_data_gcnt\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_155 is
  port (
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    we_mm2s_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC;
    reset_addr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram_155 : entity is "sdpram";
end design_1_axi_vfifo_ctrl_0_0_sdpram_155;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_155 is
  signal \^dib\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^doa\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ram_reg_0_1_0_3_i_2__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_3 : STD_LOGIC;
  signal wr_addr_mm2s_cnt : STD_LOGIC;
  signal wr_data_mm2s_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
begin
  DIB(1 downto 0) <= \^dib\(1 downto 0);
  DOA(1 downto 0) <= \^doa\(1 downto 0);
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => Q(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => Q(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => Q(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_mm2s_cnt,
      DIA(1) => \ram_reg_0_1_0_3_i_2__0_n_0\,
      DIA(0) => wr_data_mm2s_cnt(0),
      DIB(1 downto 0) => \^dib\(1 downto 0),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^doa\(1 downto 0),
      DOB(1) => ram_reg_0_1_0_3_n_2,
      DOB(0) => ram_reg_0_1_0_3_n_3,
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_mm2s_valid
    );
\ram_reg_0_1_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^doa\(1),
      I1 => \^doa\(0),
      I2 => mem_init_done_reg,
      O => \ram_reg_0_1_0_3_i_2__0_n_0\
    );
\ram_reg_0_1_0_3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^doa\(0),
      O => wr_data_mm2s_cnt(0)
    );
\ram_reg_0_1_0_3_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \^doa\(1),
      I1 => \^doa\(0),
      I2 => ram_reg_0_1_0_3_n_3,
      I3 => ram_reg_0_1_0_3_n_2,
      I4 => mem_init_done_reg,
      O => \^dib\(1)
    );
\ram_reg_0_1_0_3_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^doa\(0),
      I2 => \^doa\(1),
      I3 => ram_reg_0_1_0_3_n_3,
      O => \^dib\(0)
    );
\ram_reg_0_1_0_3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => wr_addr_mm2s_cnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_156 is
  port (
    Q_reg : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    wr_data_gcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_trans_last_arb : in STD_LOGIC;
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_init_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram_156 : entity is "sdpram";
end design_1_axi_vfifo_ctrl_0_0_sdpram_156;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_156 is
  signal Q_i_4_n_0 : STD_LOGIC;
  signal rd_data_mm2s_gcnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
begin
Q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => DIB(1),
      I1 => rd_data_mm2s_gcnt(3),
      I2 => Q_i_4_n_0,
      I3 => rd_data_mm2s_gcnt(2),
      I4 => DIB(0),
      O => Q_reg
    );
Q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD7FFFFFDFF7DDDD"
    )
        port map (
      I0 => mm2s_trans_last_arb,
      I1 => rd_data_mm2s_gcnt(0),
      I2 => DOA(1),
      I3 => DOA(0),
      I4 => mem_init_done_reg,
      I5 => rd_data_mm2s_gcnt(1),
      O => Q_i_4_n_0
    );
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => Q(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => Q(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => Q(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => wr_data_gcnt(1 downto 0),
      DIB(1 downto 0) => wr_data_gcnt(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_mm2s_gcnt(1 downto 0),
      DOB(1 downto 0) => rd_data_mm2s_gcnt(3 downto 2),
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => \gpfs.prog_full_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[66]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_1 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[66]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \gfwd_mode.storage_data1[65]_i_2_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(29 downto 0) <= \^wr_data\(29 downto 0);
  sdpo_int(31 downto 0) <= \^sdpo_int\(31 downto 0);
\gfwd_mode.storage_data1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(3),
      I2 => \^sdpo_int\(2),
      I3 => \^sdpo_int\(5),
      I4 => \^sdpo_int\(6),
      I5 => \gfwd_mode.storage_data1[65]_i_2_n_0\,
      O => \gfwd_mode.storage_data1_reg[65]\(0)
    );
\gfwd_mode.storage_data1[65]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => \^sdpo_int\(7),
      I3 => \^sdpo_int\(8),
      I4 => \^sdpo_int\(9),
      O => \gfwd_mode.storage_data1[65]_i_2_n_0\
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => ADDRD(0),
      I4 => \^sdpo_int\(24),
      O => D_0(0)
    );
\pntr_rchd_end_addr0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(17),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \^sdpo_int\(17),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gfwd_mode.storage_data1_reg[66]_2\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28222888"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gfwd_mode.storage_data1_reg[66]_2\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      O => \gfwd_mode.storage_data1_reg[66]_2\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      O => \gfwd_mode.storage_data1_reg[66]_2\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => \^sdpo_int\(23),
      O => \gfwd_mode.storage_data1_reg[66]_1\(2)
    );
\pntr_rchd_end_addr0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02A2"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(21),
      O => \gfwd_mode.storage_data1_reg[66]_1\(1)
    );
\pntr_rchd_end_addr0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEE000"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \^sdpo_int\(19),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gfwd_mode.storage_data1_reg[66]_1\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => \^sdpo_int\(25),
      O => S(3)
    );
\pntr_rchd_end_addr0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => \^sdpo_int\(23),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009A95"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      I4 => \^sdpo_int\(21),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \^sdpo_int\(19),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(0)
    );
\pntr_rchd_end_addr0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(30),
      I1 => \^sdpo_int\(31),
      O => \gfwd_mode.storage_data1_reg[66]_4\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \^sdpo_int\(29),
      O => \gfwd_mode.storage_data1_reg[66]_4\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gfwd_mode.storage_data1_reg[66]_4\(0)
    );
\pntr_rchd_end_addr0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(30),
      I1 => \^sdpo_int\(31),
      O => \gfwd_mode.storage_data1_reg[66]\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \^sdpo_int\(29),
      O => \gfwd_mode.storage_data1_reg[66]\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gfwd_mode.storage_data1_reg[66]\(0)
    );
pntr_rchd_end_addr0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => \gfwd_mode.storage_data1_reg[66]_3\(0)
    );
pntr_rchd_end_addr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      O => \gfwd_mode.storage_data1_reg[66]_0\(3)
    );
pntr_rchd_end_addr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      O => \gfwd_mode.storage_data1_reg[66]_0\(2)
    );
pntr_rchd_end_addr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => \gfwd_mode.storage_data1_reg[66]_0\(1)
    );
\pntr_rchd_end_addr0_carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => \^sdpo_int\(2),
      O => \gfwd_mode.storage_data1_reg[66]_0\(0)
    );
ram_reg_0_1_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data1(0),
      I1 => ram_init_done_i_reg_rep,
      I2 => \init_addr_reg[0]\,
      O => rom_rd_addr_int_1
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => \^wr_data\(1 downto 0),
      DIC(1 downto 0) => \^wr_data\(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_init_done_i_reg_rep,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(2)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(11 downto 10),
      DIB(1 downto 0) => \^wr_data\(13 downto 12),
      DIC(1 downto 0) => \^wr_data\(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => \^sdpo_int\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_17_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_12_17_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_12_17_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_17_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_17_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(17),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(15)
    );
\ram_reg_0_1_12_17_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(14)
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(17 downto 16),
      DIB(1 downto 0) => \^wr_data\(19 downto 18),
      DIC(1 downto 0) => \^wr_data\(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(19 downto 18),
      DOB(1 downto 0) => \^sdpo_int\(21 downto 20),
      DOC(1 downto 0) => \^sdpo_int\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_18_23_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(19),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(17)
    );
\ram_reg_0_1_18_23_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(16)
    );
\ram_reg_0_1_18_23_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(21),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(19)
    );
ram_reg_0_1_18_23_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF8FFFF"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(20),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(18)
    );
\ram_reg_0_1_18_23_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(23),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(21)
    );
\ram_reg_0_1_18_23_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(20)
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(23 downto 22),
      DIB(1 downto 0) => \^wr_data\(25 downto 24),
      DIC(1 downto 0) => \^wr_data\(27 downto 26),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(25 downto 24),
      DOB(1 downto 0) => \^sdpo_int\(27 downto 26),
      DOC(1 downto 0) => \^sdpo_int\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_24_29_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(25),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(23)
    );
ram_reg_0_1_24_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80B08FFFF0000"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(24),
      I4 => ADDRD(0),
      I5 => ram_init_done_i_reg_rep,
      O => \^wr_data\(22)
    );
\ram_reg_0_1_24_29_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(27),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(25)
    );
\ram_reg_0_1_24_29_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(24)
    );
\ram_reg_0_1_24_29_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(29),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(27)
    );
\ram_reg_0_1_24_29_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(26)
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(29 downto 28),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_30_31_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(31),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_5\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(29)
    );
\ram_reg_0_1_30_31_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(30),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(28)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(5 downto 4),
      DIB(1 downto 0) => \^wr_data\(7 downto 6),
      DIC(1 downto 0) => \^wr_data\(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_6_11_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_6_11_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\ is
  port (
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 29 downto 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\ is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  ADDRD(0) <= \^addrd\(0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => WR_DATA(1 downto 0),
      DIC(1 downto 0) => WR_DATA(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(1 downto 0),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(3 downto 2),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_5_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => ram_init_done_i_reg_rep,
      I2 => \init_addr_reg[0]\,
      O => \^addrd\(0)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(11 downto 10),
      DIB(1 downto 0) => WR_DATA(13 downto 12),
      DIC(1 downto 0) => WR_DATA(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(13 downto 12),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(15 downto 14),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(17 downto 16),
      DIB(1 downto 0) => WR_DATA(19 downto 18),
      DIC(1 downto 0) => WR_DATA(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(19 downto 18),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(21 downto 20),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(23 downto 22),
      DIB(1 downto 0) => WR_DATA(25 downto 24),
      DIC(1 downto 0) => WR_DATA(27 downto 26),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(25 downto 24),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(27 downto 26),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(29 downto 28),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(5 downto 4),
      DIB(1 downto 0) => WR_DATA(7 downto 6),
      DIC(1 downto 0) => WR_DATA(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(7 downto 6),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(9 downto 8),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[7]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_0_1_0_5_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_4__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_1 : STD_LOGIC;
  signal \ram_reg_0_1_30_31_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_30_31_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_5__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_6__3_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(15 downto 0) <= \^wr_data\(15 downto 0);
  sdpo_int(29 downto 0) <= \^sdpo_int\(29 downto 0);
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      O => \gstage1.q_dly_reg[7]_5\(0)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      O => \gstage1.q_dly_reg[7]_5\(1)
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      O => \gstage1.q_dly_reg[7]_5\(2)
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      O => \gstage1.q_dly_reg[7]_5\(3)
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      O => \gstage1.q_dly_reg[7]_5\(4)
    );
\pntr_rchd_end_addr0_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(15),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gstage1.q_dly_reg[7]_2\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28222888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gstage1.q_dly_reg[7]_2\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      O => \gstage1.q_dly_reg[7]_2\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      O => \gstage1.q_dly_reg[7]_2\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \^sdpo_int\(21),
      O => \gstage1.q_dly_reg[7]_1\(2)
    );
\pntr_rchd_end_addr0_carry__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02A2"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(19),
      O => \gstage1.q_dly_reg[7]_1\(1)
    );
\pntr_rchd_end_addr0_carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEE000"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \^sdpo_int\(17),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gstage1.q_dly_reg[7]_1\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => \^sdpo_int\(23),
      O => S(3)
    );
\pntr_rchd_end_addr0_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \^sdpo_int\(21),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry__1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009A95"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      I4 => \^sdpo_int\(19),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry__1_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \^sdpo_int\(17),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(0)
    );
\pntr_rchd_end_addr0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \^sdpo_int\(29),
      O => \gstage1.q_dly_reg[7]_4\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gstage1.q_dly_reg[7]_4\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => \^sdpo_int\(25),
      O => \gstage1.q_dly_reg[7]_4\(0)
    );
\pntr_rchd_end_addr0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \^sdpo_int\(29),
      O => \gstage1.q_dly_reg[7]\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gstage1.q_dly_reg[7]\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => \^sdpo_int\(25),
      O => \gstage1.q_dly_reg[7]\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gstage1.q_dly_reg[7]_3\(0)
    );
\pntr_rchd_end_addr0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      O => \gstage1.q_dly_reg[7]_0\(3)
    );
\pntr_rchd_end_addr0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => \gstage1.q_dly_reg[7]_0\(2)
    );
\pntr_rchd_end_addr0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => \gstage1.q_dly_reg[7]_0\(1)
    );
\pntr_rchd_end_addr0_carry_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => \gstage1.q_dly_reg[7]_0\(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => B"00",
      DIB(1) => \ram_reg_0_1_0_5_i_1__2_n_0\,
      DIB(0) => \ram_reg_0_1_0_5_i_2__3_n_0\,
      DIC(1) => \ram_reg_0_1_0_5_i_3__0_n_0\,
      DIC(0) => \ram_reg_0_1_0_5_i_4__3_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_0_5_n_0,
      DOA(0) => ram_reg_0_1_0_5_n_1,
      DOB(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOC(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(0),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_1__2_n_0\
    );
\ram_reg_0_1_0_5_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_2__3_n_0\
    );
\ram_reg_0_1_0_5_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(2),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_3__0_n_0\
    );
\ram_reg_0_1_0_5_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(1),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_4__3_n_0\
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOB(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOC(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_17_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_12_17_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_12_17_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_12_17_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_12_17_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_12_17_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(4)
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1) => \^wr_data\(8),
      DIB(0) => \gfwd_mode.m_valid_i_reg\(0),
      DIC(1 downto 0) => \^wr_data\(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(17 downto 16),
      DOB(1 downto 0) => \^sdpo_int\(19 downto 18),
      DOC(1 downto 0) => \^sdpo_int\(21 downto 20),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_18_23_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(17),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_18_23_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_18_23_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(19),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_18_23_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(21),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_18_23_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(9)
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \^wr_data\(11),
      DIA(0) => \gfwd_mode.m_valid_i_reg\(1),
      DIB(1 downto 0) => \^wr_data\(13 downto 12),
      DIC(1 downto 0) => \^wr_data\(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(23 downto 22),
      DOB(1 downto 0) => \^sdpo_int\(25 downto 24),
      DOC(1 downto 0) => \^sdpo_int\(27 downto 26),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_24_29_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(23),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_24_29_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(25),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_24_29_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_24_29_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(27),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(15)
    );
\ram_reg_0_1_24_29_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(14)
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \ram_reg_0_1_30_31_i_1__1_n_0\,
      DIA(0) => \ram_reg_0_1_30_31_i_2__1_n_0\,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(29 downto 28),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_30_31_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(29),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_5\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_30_31_i_1__1_n_0\
    );
\ram_reg_0_1_30_31_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_30_31_i_2__1_n_0\
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \ram_reg_0_1_6_11_i_1__3_n_0\,
      DIA(0) => \ram_reg_0_1_6_11_i_2__3_n_0\,
      DIB(1) => \ram_reg_0_1_6_11_i_3__3_n_0\,
      DIB(0) => \ram_reg_0_1_6_11_i_4__3_n_0\,
      DIC(1) => \ram_reg_0_1_6_11_i_5__3_n_0\,
      DIC(0) => \ram_reg_0_1_6_11_i_6__3_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOB(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOC(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_1__3_n_0\
    );
\ram_reg_0_1_6_11_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(3),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_2__3_n_0\
    );
\ram_reg_0_1_6_11_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_3__3_n_0\
    );
\ram_reg_0_1_6_11_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_4__3_n_0\
    );
\ram_reg_0_1_6_11_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_5__3_n_0\
    );
\ram_reg_0_1_6_11_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_6__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\ is
  port (
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\ is
  signal ram_reg_0_1_12_17_n_0 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_1 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_3 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_4 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_5 : STD_LOGIC;
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
begin
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_12_17_n_0,
      DOA(0) => ram_reg_0_1_12_17_n_1,
      DOB(1) => \gin_reg.rd_pntr_pf_dly_reg[12]\(0),
      DOB(0) => ram_reg_0_1_12_17_n_3,
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(2 downto 1),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(4 downto 3),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(6 downto 5),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(8 downto 7),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => WR_DATA(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(10 downto 9),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 11),
      DOC(1) => ram_reg_0_1_24_29_n_4,
      DOC(0) => ram_reg_0_1_24_29_n_5,
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\ is
  port (
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I147 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_addr : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\ is
  signal \^i147\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ar_address_inc : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \ram_reg_0_1_0_5_i_7__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__5_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_2__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_30_31_i_3_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_3 : STD_LOGIC;
  signal rom_rd_addr_i : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  I147(31 downto 0) <= \^i147\(31 downto 0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => WR_DATA(1 downto 0),
      DIC(1 downto 0) => WR_DATA(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(1 downto 0),
      DOB(1 downto 0) => \^i147\(3 downto 2),
      DOC(1 downto 0) => \^i147\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_0_5_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => PAYLOAD_FROM_MTF(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => rom_rd_addr_i
    );
\ram_reg_0_1_0_5_i_7__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__5_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__5_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__5_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^i147\(5 downto 2),
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(11 downto 10),
      DIB(1 downto 0) => WR_DATA(13 downto 12),
      DIC(1 downto 0) => WR_DATA(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(13 downto 12),
      DOB(1 downto 0) => \^i147\(15 downto 14),
      DOC(1 downto 0) => \^i147\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
ram_reg_0_1_12_17_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_6_11_i_8_n_0,
      CO(3) => ram_reg_0_1_12_17_i_7_n_0,
      CO(2) => ram_reg_0_1_12_17_i_7_n_1,
      CO(1) => ram_reg_0_1_12_17_i_7_n_2,
      CO(0) => ram_reg_0_1_12_17_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(15 downto 12),
      S(3 downto 0) => \^i147\(17 downto 14)
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(17 downto 16),
      DIB(1 downto 0) => WR_DATA(19 downto 18),
      DIC(1 downto 0) => WR_DATA(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(19 downto 18),
      DOB(1 downto 0) => \^i147\(21 downto 20),
      DOC(1 downto 0) => \^i147\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
ram_reg_0_1_18_23_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_12_17_i_7_n_0,
      CO(3) => ram_reg_0_1_18_23_i_7_n_0,
      CO(2) => ram_reg_0_1_18_23_i_7_n_1,
      CO(1) => ram_reg_0_1_18_23_i_7_n_2,
      CO(0) => ram_reg_0_1_18_23_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(19 downto 16),
      S(3 downto 0) => \^i147\(21 downto 18)
    );
ram_reg_0_1_18_23_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_18_23_i_7_n_0,
      CO(3) => ram_reg_0_1_18_23_i_8_n_0,
      CO(2) => ram_reg_0_1_18_23_i_8_n_1,
      CO(1) => ram_reg_0_1_18_23_i_8_n_2,
      CO(0) => ram_reg_0_1_18_23_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gpr1.dout_i_reg[37]\(22),
      O(2) => ar_address_inc(22),
      O(1 downto 0) => \gpr1.dout_i_reg[37]\(21 downto 20),
      S(3 downto 0) => \^i147\(25 downto 22)
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1) => WR_DATA(22),
      DIA(0) => \ram_reg_0_1_24_29_i_2__1_n_0\,
      DIB(1 downto 0) => WR_DATA(24 downto 23),
      DIC(1 downto 0) => WR_DATA(26 downto 25),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(25 downto 24),
      DOB(1 downto 0) => \^i147\(27 downto 26),
      DOC(1 downto 0) => \^i147\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_24_29_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB3BC808"
    )
        port map (
      I0 => ar_address_inc(22),
      I1 => mem_init_done_reg,
      I2 => \gstage1.q_dly_reg[14]\(0),
      I3 => PAYLOAD_FROM_MTF(0),
      I4 => reset_addr,
      O => \ram_reg_0_1_24_29_i_2__1_n_0\
    );
ram_reg_0_1_24_29_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_18_23_i_8_n_0,
      CO(3) => ram_reg_0_1_24_29_i_7_n_0,
      CO(2) => ram_reg_0_1_24_29_i_7_n_1,
      CO(1) => ram_reg_0_1_24_29_i_7_n_2,
      CO(0) => ram_reg_0_1_24_29_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(26 downto 23),
      S(3 downto 0) => \^i147\(29 downto 26)
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(28 downto 27),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
ram_reg_0_1_30_31_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_24_29_i_7_n_0,
      CO(3 downto 1) => NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_1_30_31_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => \gpr1.dout_i_reg[37]\(28 downto 27),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^i147\(31 downto 30)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(5 downto 4),
      DIB(1 downto 0) => WR_DATA(7 downto 6),
      DIC(1 downto 0) => WR_DATA(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(7 downto 6),
      DOB(1 downto 0) => \^i147\(9 downto 8),
      DOC(1 downto 0) => \^i147\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_6_11_i_7__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__5_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__3_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__3_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__3_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^i147\(9 downto 6),
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(7 downto 4),
      S(3 downto 0) => \gstage1.q_dly_reg[13]\(3 downto 0)
    );
ram_reg_0_1_6_11_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__3_n_0\,
      CO(3) => ram_reg_0_1_6_11_i_8_n_0,
      CO(2) => ram_reg_0_1_6_11_i_8_n_1,
      CO(1) => ram_reg_0_1_6_11_i_8_n_2,
      CO(0) => ram_reg_0_1_6_11_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(11 downto 8),
      S(3 downto 0) => \^i147\(13 downto 10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => ADDRA(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\ is
  port (
    roll_over_int : out STD_LOGIC;
    pntr_roll_over : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\ is
  signal pntr_roll_over_reg : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  roll_over_int <= \^roll_over_int\;
\gin_reg.wr_pntr_roll_over_dly_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => pntr_roll_over_reg,
      DPRA0 => D(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i_reg_rep,
      I1 => pntr_roll_over_reg,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\ is
  port (
    roll_over_int : out STD_LOGIC;
    pntr_roll_over : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\ is
  signal pntr_roll_over_reg : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  roll_over_int <= \^roll_over_int\;
\gin_reg.wr_pntr_roll_over_dly_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => pntr_roll_over_reg,
      DPRA0 => D(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i_reg_rep,
      I1 => pntr_roll_over_reg,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]\(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => ADDRA(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gfwd_mode.storage_data1_reg[0]\(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gfwd_mode.storage_data1_reg[0]\(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]_0\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]\(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram_reg_0_1_0_5_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_13_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_14_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_15_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_16_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_17_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_3 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_9_n_0 : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_data_int_i_1_n_2 : STD_LOGIC;
  signal wr_data_int_i_1_n_3 : STD_LOGIC;
  signal wr_data_int_i_3_n_0 : STD_LOGIC;
  signal wr_data_int_i_4_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_wr_data_int_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_wr_data_int_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5_i_8 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of wr_data_int_i_1 : label is "{SYNTH-8 {cell *THIS*}}";
begin
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\pntr_rchd_end_addr0_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => ADDRA(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
pntr_rchd_end_addr0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
pntr_rchd_end_addr0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_5_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_10_n_0
    );
ram_reg_0_1_0_5_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_11_n_0
    );
ram_reg_0_1_0_5_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_12_n_0
    );
ram_reg_0_1_0_5_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_13_n_0
    );
ram_reg_0_1_0_5_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_14_n_0
    );
ram_reg_0_1_0_5_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_15_n_0
    );
ram_reg_0_1_0_5_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_16_n_0
    );
ram_reg_0_1_0_5_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_17_n_0
    );
\ram_reg_0_1_0_5_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(4),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
ram_reg_0_1_0_5_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_5_i_7_n_0,
      CO(2) => ram_reg_0_1_0_5_i_7_n_1,
      CO(1) => ram_reg_0_1_0_5_i_7_n_2,
      CO(0) => ram_reg_0_1_0_5_i_7_n_3,
      CYINIT => \gfwd_mode.storage_data1_reg[45]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(3 downto 0),
      S(3) => ram_reg_0_1_0_5_i_10_n_0,
      S(2) => ram_reg_0_1_0_5_i_11_n_0,
      S(1) => ram_reg_0_1_0_5_i_12_n_0,
      S(0) => ram_reg_0_1_0_5_i_13_n_0
    );
ram_reg_0_1_0_5_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_5_i_7_n_0,
      CO(3) => ram_reg_0_1_0_5_i_8_n_0,
      CO(2) => ram_reg_0_1_0_5_i_8_n_1,
      CO(1) => ram_reg_0_1_0_5_i_8_n_2,
      CO(0) => ram_reg_0_1_0_5_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(7 downto 4),
      S(3) => ram_reg_0_1_0_5_i_14_n_0,
      S(2) => ram_reg_0_1_0_5_i_15_n_0,
      S(1) => ram_reg_0_1_0_5_i_16_n_0,
      S(0) => ram_reg_0_1_0_5_i_17_n_0
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(12),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(11),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(13),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => ram_reg_0_1_6_11_i_10_n_0
    );
ram_reg_0_1_6_11_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => ram_reg_0_1_6_11_i_11_n_0
    );
\ram_reg_0_1_6_11_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(6),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(5),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(8),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(7),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(10),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(9),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
ram_reg_0_1_6_11_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_5_i_8_n_0,
      CO(3) => ram_reg_0_1_6_11_i_7_n_0,
      CO(2) => ram_reg_0_1_6_11_i_7_n_1,
      CO(1) => ram_reg_0_1_6_11_i_7_n_2,
      CO(0) => ram_reg_0_1_6_11_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(11 downto 8),
      S(3) => \ram_reg_0_1_6_11_i_8__0_n_0\,
      S(2) => ram_reg_0_1_6_11_i_9_n_0,
      S(1) => ram_reg_0_1_6_11_i_10_n_0,
      S(0) => ram_reg_0_1_6_11_i_11_n_0
    );
\ram_reg_0_1_6_11_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__0_n_0\
    );
ram_reg_0_1_6_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => ram_reg_0_1_6_11_i_9_n_0
    );
wr_data_int_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_6_11_i_7_n_0,
      CO(3 downto 2) => NLW_wr_data_int_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => wr_data_int_i_1_n_2,
      CO(0) => wr_data_int_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_wr_data_int_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => \^p_0_in1_in\(14 downto 12),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[45]_0\(0),
      S(1) => wr_data_int_i_3_n_0,
      S(0) => wr_data_int_i_4_n_0
    );
wr_data_int_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => wr_data_int_i_3_n_0
    );
wr_data_int_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => wr_data_int_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ is
  port (
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    reset_addr : in STD_LOGIC;
    \plusOp__1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    aclk : in STD_LOGIC;
    we_arcnt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ is
  signal \ram_reg_0_1_0_5_i_3__7_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_addr_arcnt : STD_LOGIC;
  signal wr_data_arcnt : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4800034B"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => mem_init_done_reg,
      I2 => \gfwd_rev.storage_data1_reg[0]\(0),
      I3 => \plusOp__1\(0),
      I4 => \gfwd_rev.storage_data1_reg[0]\(1),
      O => Q_reg(0)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(5),
      I1 => mem_init_done_reg,
      I2 => \gfwd_rev.storage_data1_reg[0]\(2),
      I3 => \plusOp__1\(6),
      I4 => \gfwd_rev.storage_data1_reg[0]\(3),
      O => Q_reg(1)
    );
\gmux.gm[6].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(11),
      I1 => mem_init_done_reg,
      I2 => \gfwd_rev.storage_data1_reg[0]\(4),
      I3 => \plusOp__1\(12),
      I4 => \gfwd_rev.storage_data1_reg[0]\(5),
      O => Q_reg(2)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_arcnt,
      DIA(1) => wr_data_arcnt(1),
      DIA(0) => \ram_reg_0_1_0_5_i_3__7_n_0\,
      DIB(1 downto 0) => wr_data_arcnt(3 downto 2),
      DIC(1 downto 0) => wr_data_arcnt(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_arcnt
    );
ram_reg_0_1_0_5_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(0),
      O => wr_data_arcnt(1)
    );
\ram_reg_0_1_0_5_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^sdpo_int\(0),
      O => \ram_reg_0_1_0_5_i_3__7_n_0\
    );
ram_reg_0_1_0_5_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(2),
      O => wr_data_arcnt(3)
    );
ram_reg_0_1_0_5_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(1),
      O => wr_data_arcnt(2)
    );
\ram_reg_0_1_0_5_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(4),
      O => wr_data_arcnt(5)
    );
\ram_reg_0_1_0_5_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(3),
      O => wr_data_arcnt(4)
    );
\ram_reg_0_1_0_5_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tid_arb_i,
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => wr_addr_arcnt
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_arcnt,
      DIA(1 downto 0) => wr_data_arcnt(13 downto 12),
      DIB(1 downto 0) => wr_data_arcnt(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_arcnt
    );
ram_reg_0_1_12_15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(12),
      O => wr_data_arcnt(13)
    );
ram_reg_0_1_12_15_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(11),
      O => wr_data_arcnt(12)
    );
ram_reg_0_1_12_15_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(14),
      O => wr_data_arcnt(15)
    );
ram_reg_0_1_12_15_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(13),
      O => wr_data_arcnt(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_arcnt,
      DIA(1 downto 0) => wr_data_arcnt(7 downto 6),
      DIB(1 downto 0) => wr_data_arcnt(9 downto 8),
      DIC(1 downto 0) => wr_data_arcnt(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_arcnt
    );
ram_reg_0_1_6_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(6),
      O => wr_data_arcnt(7)
    );
ram_reg_0_1_6_11_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(5),
      O => wr_data_arcnt(6)
    );
ram_reg_0_1_6_11_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(8),
      O => wr_data_arcnt(9)
    );
ram_reg_0_1_6_11_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(7),
      O => wr_data_arcnt(8)
    );
ram_reg_0_1_6_11_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(10),
      O => wr_data_arcnt(11)
    );
ram_reg_0_1_6_11_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(9),
      O => wr_data_arcnt(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ is
  port (
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    mem_init_done_reg_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_bcnt : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(0) <= \^wr_data\(0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => tid_fifo_dout(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => tid_fifo_dout(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => tid_fifo_dout(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_bcnt(0),
      DIA(1) => mem_init_done_reg_0(0),
      DIA(0) => \^wr_data\(0),
      DIB(1 downto 0) => mem_init_done_reg_0(2 downto 1),
      DIC(1 downto 0) => mem_init_done_reg_0(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_0_5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^sdpo_int\(0),
      O => \^wr_data\(0)
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => tid_fifo_dout(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => tid_fifo_dout(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => tid_fifo_dout(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_bcnt(0),
      DIA(1 downto 0) => mem_init_done_reg_0(12 downto 11),
      DIB(1 downto 0) => mem_init_done_reg_0(14 downto 13),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => tid_fifo_dout(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => tid_fifo_dout(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => tid_fifo_dout(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_bcnt(0),
      DIA(1 downto 0) => mem_init_done_reg_0(6 downto 5),
      DIB(1 downto 0) => mem_init_done_reg_0(8 downto 7),
      DIC(1 downto 0) => mem_init_done_reg_0(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\ is
  port (
    wr_addr_bcnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC;
    reset_addr : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    mem_init_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid_arb_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^wr_addr_bcnt\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  wr_addr_bcnt(0) <= \^wr_addr_bcnt\(0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wr_addr_bcnt\(0),
      DIA(1) => \^wr_data\(0),
      DIA(0) => mem_init_done_reg_0(0),
      DIB(1 downto 0) => \^wr_data\(2 downto 1),
      DIC(1 downto 0) => \^wr_data\(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => sdpo_int(1 downto 0),
      DOB(1 downto 0) => sdpo_int(3 downto 2),
      DOC(1 downto 0) => sdpo_int(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_0_5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(0),
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(2),
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(1),
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(0),
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(3),
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tid_fifo_dout(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => \^wr_addr_bcnt\(0)
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wr_addr_bcnt\(0),
      DIA(1 downto 0) => \^wr_data\(12 downto 11),
      DIB(1 downto 0) => \^wr_data\(14 downto 13),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => sdpo_int(13 downto 12),
      DOB(1 downto 0) => sdpo_int(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_12_15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => O(0),
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(3),
      O => \^wr_data\(11)
    );
\ram_reg_0_1_12_15_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => O(2),
      O => \^wr_data\(14)
    );
\ram_reg_0_1_12_15_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => O(1),
      O => \^wr_data\(13)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wr_addr_bcnt\(0),
      DIA(1 downto 0) => \^wr_data\(6 downto 5),
      DIB(1 downto 0) => \^wr_data\(8 downto 7),
      DIC(1 downto 0) => \^wr_data\(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => sdpo_int(7 downto 6),
      DOB(1 downto 0) => sdpo_int(9 downto 8),
      DOC(1 downto 0) => sdpo_int(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_6_11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(2),
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(1),
      O => \^wr_data\(5)
    );
\ram_reg_0_1_6_11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(0),
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(3),
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(2),
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(1),
      O => \^wr_data\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[12]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[8]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_reg_0_1_0_5_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__0_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wr_data_int_i_1__0_n_2\ : STD_LOGIC;
  signal \wr_data_int_i_1__0_n_3\ : STD_LOGIC;
  signal \wr_data_int_i_3__0_n_0\ : STD_LOGIC;
  signal \wr_data_int_i_4__0_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_wr_data_int_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_data_int_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \wr_data_int_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\pntr_rchd_end_addr0_carry__0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => storage_data1(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__0_n_0\
    );
\ram_reg_0_1_0_5_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__0_n_0\
    );
\ram_reg_0_1_0_5_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__0_n_0\
    );
\ram_reg_0_1_0_5_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__0_n_0\
    );
\ram_reg_0_1_0_5_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__0_n_0\
    );
\ram_reg_0_1_0_5_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__0_n_0\
    );
\ram_reg_0_1_0_5_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__0_n_0\
    );
\ram_reg_0_1_0_5_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__0_n_0\
    );
\ram_reg_0_1_0_5_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__0_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__0_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__0_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__0_n_3\,
      CYINIT => \gfwd_mode.storage_data1_reg[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_10__0_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__0_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__0_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__0_n_0\
    );
\ram_reg_0_1_0_5_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__0_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__0_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__0_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__0_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_14__0_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__0_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__0_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__0_n_0\
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__0_n_0\
    );
\ram_reg_0_1_6_11_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_11__0_n_0\
    );
\ram_reg_0_1_6_11_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__0_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__0_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__0_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__0_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      S(3) => \ram_reg_0_1_6_11_i_8__1_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__0_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__0_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__0_n_0\
    );
\ram_reg_0_1_6_11_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__1_n_0\
    );
\ram_reg_0_1_6_11_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__0_n_0\
    );
\wr_data_int_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__0_n_0\,
      CO(3 downto 2) => \NLW_wr_data_int_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \wr_data_int_i_1__0_n_2\,
      CO(0) => \wr_data_int_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_wr_data_int_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      S(1) => \wr_data_int_i_3__0_n_0\,
      S(0) => \wr_data_int_i_4__0_n_0\
    );
\wr_data_int_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => \wr_data_int_i_3__0_n_0\
    );
\wr_data_int_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => \wr_data_int_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ is
  port (
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \i__i_1_n_2\ : STD_LOGIC;
  signal \i__i_1_n_3\ : STD_LOGIC;
  signal \i__i_3_n_0\ : STD_LOGIC;
  signal \i__i_4_n_0\ : STD_LOGIC;
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ram_reg_0_1_0_5_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__1_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_i__i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i__i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \i__i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\i__i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__1_n_0\,
      CO(3 downto 2) => \NLW_i__i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i__i_1_n_2\,
      CO(0) => \i__i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i__i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^p_0_in1_in\(14 downto 12),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      S(1) => \i__i_3_n_0\,
      S(0) => \i__i_4_n_0\
    );
\i__i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => \i__i_3_n_0\
    );
\i__i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => \i__i_4_n_0\
    );
\pntr_rchd_end_addr0_carry__0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => storage_data1(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__1_n_0\
    );
\ram_reg_0_1_0_5_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__1_n_0\
    );
\ram_reg_0_1_0_5_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__1_n_0\
    );
\ram_reg_0_1_0_5_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__1_n_0\
    );
\ram_reg_0_1_0_5_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__1_n_0\
    );
\ram_reg_0_1_0_5_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__1_n_0\
    );
\ram_reg_0_1_0_5_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__1_n_0\
    );
\ram_reg_0_1_0_5_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__1_n_0\
    );
\ram_reg_0_1_0_5_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(4),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__1_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__1_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__1_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__1_n_3\,
      CYINIT => \gfwd_mode.storage_data1_reg[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_10__1_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__1_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__1_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__1_n_0\
    );
\ram_reg_0_1_0_5_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__1_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__1_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__1_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__1_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(7 downto 4),
      S(3) => \ram_reg_0_1_0_5_i_14__1_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__1_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__1_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__1_n_0\
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(12),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(11),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(13),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__1_n_0\
    );
\ram_reg_0_1_6_11_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_11__1_n_0\
    );
\ram_reg_0_1_6_11_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(6),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(5),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(8),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(7),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(10),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(9),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__1_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__1_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__1_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__1_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(11 downto 8),
      S(3) => \ram_reg_0_1_6_11_i_8__2_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__1_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__1_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__1_n_0\
    );
\ram_reg_0_1_6_11_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__2_n_0\
    );
\ram_reg_0_1_6_11_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\ is
  port (
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[12]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[8]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__i_1__0_n_2\ : STD_LOGIC;
  signal \i__i_1__0_n_3\ : STD_LOGIC;
  signal \i__i_3__0_n_0\ : STD_LOGIC;
  signal \i__i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__2_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_i__i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i__i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \i__i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\i__i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__2_n_0\,
      CO(3 downto 2) => \NLW_i__i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i__i_1__0_n_2\,
      CO(0) => \i__i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i__i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      S(1) => \i__i_3__0_n_0\,
      S(0) => \i__i_4__0_n_0\
    );
\i__i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => \i__i_3__0_n_0\
    );
\i__i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => \i__i_4__0_n_0\
    );
\pntr_rchd_end_addr0_carry__0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => storage_data1(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__2_n_0\
    );
\ram_reg_0_1_0_5_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__2_n_0\
    );
\ram_reg_0_1_0_5_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__2_n_0\
    );
\ram_reg_0_1_0_5_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__2_n_0\
    );
\ram_reg_0_1_0_5_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__2_n_0\
    );
\ram_reg_0_1_0_5_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__2_n_0\
    );
\ram_reg_0_1_0_5_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__2_n_0\
    );
\ram_reg_0_1_0_5_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__2_n_0\
    );
\ram_reg_0_1_0_5_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__2_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__2_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__2_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__2_n_3\,
      CYINIT => \gfwd_mode.storage_data1_reg[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_10__2_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__2_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__2_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__2_n_0\
    );
\ram_reg_0_1_0_5_i_8__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__2_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__2_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__2_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__2_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_14__2_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__2_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__2_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__2_n_0\
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__2_n_0\
    );
\ram_reg_0_1_6_11_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_11__2_n_0\
    );
\ram_reg_0_1_6_11_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__2_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__2_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__2_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__2_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      S(3) => \ram_reg_0_1_6_11_i_8__3_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__2_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__2_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__2_n_0\
    );
\ram_reg_0_1_6_11_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__3_n_0\
    );
\ram_reg_0_1_6_11_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\ is
  port (
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ch_arb_cntr_reg_reg[2]\ : out STD_LOGIC;
    \ch_mask_reg[1]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    \ch_mask_reg[0]\ : in STD_LOGIC;
    reg_slice_payload_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff is
  signal \^ch_arb_cntr_reg_reg[2]\ : STD_LOGIC;
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ch_arb_cntr_reg_reg[2]\ <= \^ch_arb_cntr_reg_reg[2]\;
  ch_mask_mm2s(0) <= \^ch_mask_mm2s\(0);
\FSM_onehot_gfwd_rev.state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^ch_mask_mm2s\(0),
      I1 => \ch_mask_reg[0]\,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I3 => Q_reg_1,
      I4 => reg_slice_payload_in(0),
      O => \^ch_arb_cntr_reg_reg[2]\
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[36]\,
      Q => \^ch_mask_mm2s\(0),
      R => '0'
    );
\ch_arb_cntr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => curr_state,
      I1 => \^ch_arb_cntr_reg_reg[2]\,
      I2 => s_axis_tready_arb_rs_in,
      I3 => Q(0),
      O => D(0)
    );
\ch_arb_cntr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF001000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^ch_arb_cntr_reg_reg[2]\,
      I2 => s_axis_tready_arb_rs_in,
      I3 => Q(0),
      I4 => Q(2),
      I5 => curr_state,
      O => D(1)
    );
\ch_mask[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020202AA"
    )
        port map (
      I0 => \^ch_arb_cntr_reg_reg[2]\,
      I1 => \vfifo_mm2s_channel_full_reg_reg[1]\(1),
      I2 => Q_reg_0,
      I3 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I4 => Q_reg_1,
      O => \ch_mask_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_arb_cntr_reg_reg[3]\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    next_channel14_out : out STD_LOGIC;
    reg_slice_payload_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_mask_reg[1]\ : out STD_LOGIC;
    \ch_mask_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ch_mask_reg[0]_0\ : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 is
  signal \^ch_arb_cntr_reg_reg[3]\ : STD_LOGIC;
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^next_channel14_out\ : STD_LOGIC;
  signal \^reg_slice_payload_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ch_mask[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ch_mask[1]_i_1\ : label is "soft_lutpair32";
begin
  \ch_arb_cntr_reg_reg[3]\ <= \^ch_arb_cntr_reg_reg[3]\;
  ch_mask_mm2s(0) <= \^ch_mask_mm2s\(0);
  next_channel14_out <= \^next_channel14_out\;
  reg_slice_payload_in(0) <= \^reg_slice_payload_in\(0);
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[36]\,
      Q => \^ch_mask_mm2s\(0),
      R => '0'
    );
\ch_arb_cntr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0001FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^ch_arb_cntr_reg_reg[3]\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => curr_state,
      O => D(0)
    );
\ch_mask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => p_2_in,
      I1 => \^next_channel14_out\,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]_0\,
      I3 => \ch_mask_reg[0]_0\,
      O => \ch_mask_reg[0]\
    );
\ch_mask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \ch_mask_reg[0]_0\,
      I1 => \^next_channel14_out\,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]_0\,
      I3 => p_2_in,
      O => \ch_mask_reg[1]\
    );
curr_state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFDFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => curr_state,
      I5 => \^ch_arb_cntr_reg_reg[3]\,
      O => next_state
    );
\gfwd_rev.storage_data1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \vfifo_mm2s_channel_full_reg_reg[1]\(1),
      I2 => p_2_in,
      I3 => \^ch_mask_mm2s\(0),
      O => \^reg_slice_payload_in\(0)
    );
\gfwd_rev.storage_data1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => curr_state,
      I3 => \^ch_arb_cntr_reg_reg[3]\,
      I4 => Q(0),
      I5 => Q(1),
      O => \^next_channel14_out\
    );
\gfwd_rev.storage_data2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555455FFFFFFFF"
    )
        port map (
      I0 => \^reg_slice_payload_in\(0),
      I1 => Q_reg_0,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I3 => \ch_mask_reg[0]_0\,
      I4 => Q_reg_1(0),
      I5 => s_axis_tready_arb_rs_in,
      O => \^ch_arb_cntr_reg_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mctf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mctf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcpf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcpf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcdf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcdf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1][0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ is
begin
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[1][0]\,
      Q => vfifo_idle(0),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\ is
  port (
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\ is
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
begin
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i_reg,
      Q => \^vfifo_mm2s_channel_empty[0]\,
      S => Q(0)
    );
ram_reg_0_1_0_3_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2FFFFFFFF"
    )
        port map (
      I0 => \^vfifo_mm2s_channel_empty[0]\,
      I1 => s_axis_tid_arb_i,
      I2 => Q_reg_1,
      I3 => \gpfs.prog_full_i_reg\,
      I4 => \gpfs.prog_full_i_reg_0\,
      I5 => \gfwd_rev.state_reg[0]\(0),
      O => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\ is
  port (
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    we_arcnt : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\ is
  signal \^argen_to_mctf_tvalid\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
begin
  argen_to_mctf_tvalid <= \^argen_to_mctf_tvalid\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \goreg_dm.dout_i_reg[0]\,
      Q => \^vfifo_mm2s_channel_empty[1]\,
      S => Q(0)
    );
\gfwd_mode.m_valid_i_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000100030"
    )
        port map (
      I0 => \^vfifo_mm2s_channel_empty[1]\,
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \gfwd_rev.state_reg[0]\(0),
      I3 => \gpfs.prog_full_i_reg_0\,
      I4 => s_axis_tid_arb_i,
      I5 => Q_reg_0,
      O => \^argen_to_mctf_tvalid\
    );
ram_reg_0_1_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^argen_to_mctf_tvalid\,
      I1 => mem_init_done_reg,
      O => we_arcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ is
begin
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\,
      Q => vfifo_idle(0),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk is
  port (
    ram_rstram_b : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_rstram_b_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_A_1 : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk : entity is "vfifo_reset_blk";
end design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inverted_reset : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of wr_rst_asreg : signal is "true";
  attribute msgon : string;
  attribute msgon of wr_rst_asreg : signal is "false";
  signal wr_rst_asreg_d1 : STD_LOGIC;
  attribute async_reg of wr_rst_asreg_d1 : signal is "true";
  attribute msgon of wr_rst_asreg_d1 : signal is "false";
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute async_reg of wr_rst_asreg_d2 : signal is "true";
  attribute msgon of wr_rst_asreg_d2 : signal is "false";
  signal wr_rst_i : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \wr_rst_reg[15]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of wr_rst_asreg_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of wr_rst_asreg_d1_reg : label is "yes";
  attribute msgon of wr_rst_asreg_d1_reg : label is "false";
  attribute ASYNC_REG_boolean of wr_rst_asreg_d2_reg : label is std.standard.true;
  attribute KEEP of wr_rst_asreg_d2_reg : label is "yes";
  attribute msgon of wr_rst_asreg_d2_reg : label is "false";
  attribute ASYNC_REG_boolean of wr_rst_asreg_reg : label is std.standard.true;
  attribute KEEP of wr_rst_asreg_reg : label is "yes";
  attribute msgon of wr_rst_asreg_reg : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[9]\ : label is "no";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_A,
      O => ram_rstram_b
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_A_1,
      O => ram_rstram_b_0
    );
wr_rst_asreg_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
wr_rst_asreg_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
wr_rst_asreg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => inverted_reset
    );
wr_rst_asreg_reg: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => wr_rst_asreg_d1,
      D => '0',
      Q => wr_rst_asreg,
      S => inverted_reset
    );
\wr_rst_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      Q => wr_rst_i(0),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(9),
      Q => wr_rst_i(10),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(10),
      Q => wr_rst_i(11),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(11),
      Q => wr_rst_i(12),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(12),
      Q => wr_rst_i(13),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(13),
      Q => wr_rst_i(14),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(14),
      Q => \^q\(1),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(0),
      Q => \^q\(0),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^q\(0),
      Q => wr_rst_i(2),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(2),
      Q => wr_rst_i(3),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(3),
      Q => wr_rst_i(4),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(4),
      Q => wr_rst_i(5),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(5),
      Q => wr_rst_i(6),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(6),
      Q => wr_rst_i(7),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(7),
      Q => wr_rst_i(8),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(8),
      Q => wr_rst_i(9),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    comp0 : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_19_out : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr : entity is "wr_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^comp0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair10";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  comp0 <= \^comp0\;
  \gcc0.gc0.count_d1_reg[2]_0\(2 downto 0) <= \^gcc0.gc0.count_d1_reg[2]_0\(2 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => p_13_out(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(3),
      Q => p_13_out(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_13_out(3),
      I1 => \gc0.count_d1_reg[3]\(3),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^q\(3),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \^comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => ram_empty_fb_i_i_5_n_0,
      I1 => \gc0.count_reg[3]\(2),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[3]\(3),
      I4 => \^q\(3),
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000090099009"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^q\(0),
      I4 => \out\,
      I5 => \gnstage1.q_dly_reg[1][0]\,
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAEEAFFFAAEE"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_full_fb_i_i_2_n_0,
      I2 => \^comp0\,
      I3 => p_8_out,
      I4 => \out\,
      I5 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => ram_full_fb_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => ram_full_fb_i_i_3_n_0,
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \gc0.count_d1_reg[3]\(3),
      I4 => p_13_out(3),
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \out\,
      I1 => \gnstage1.q_dly_reg[1][0]\,
      I2 => \gc0.count_d1_reg[3]\(0),
      I3 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I4 => \gc0.count_d1_reg[3]\(1),
      I5 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 : entity is "wr_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gcc0.gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__1_n_0\ : STD_LOGIC;
  signal \^ram_empty_i_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[0]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2\ : label is "soft_lutpair5";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]_0\(3 downto 0);
  ram_empty_i_reg_0 <= \^ram_empty_i_reg_0\;
\gcc0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\,
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \gc0.count_d1_reg[3]\(2),
      I4 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AAAE"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => m_axi_awvalid_i,
      I2 => \out\,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[3]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\
    );
\ram_empty_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCC8C"
    )
        port map (
      I0 => \^ram_empty_i_reg_0\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_awvalid_i,
      I3 => \out\,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I5 => \ram_empty_fb_i_i_3__1_n_0\,
      O => ram_empty_i_reg
    );
\ram_empty_fb_i_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^q\(3),
      I4 => \ram_empty_fb_i_i_4__1_n_0\,
      O => \^ram_empty_i_reg_0\
    );
\ram_empty_fb_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_reg[3]\(3),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[3]\(2),
      I4 => \ram_empty_fb_i_i_5__1_n_0\,
      I5 => p_8_out,
      O => \ram_empty_fb_i_i_3__1_n_0\
    );
\ram_empty_fb_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      O => \ram_empty_fb_i_i_4__1_n_0\
    );
\ram_empty_fb_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000090099009"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^q\(0),
      I4 => \out\,
      I5 => m_axi_awvalid_i,
      O => \ram_empty_fb_i_i_5__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 : entity is "wr_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gcc0.gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__2_n_0\ : STD_LOGIC;
  signal \^ram_empty_i_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[0]_i_1__4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0\ : label is "soft_lutpair1";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]_0\(3 downto 0);
  ram_empty_i_reg_0 <= \^ram_empty_i_reg_0\;
\gcc0.gc0.count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__5\(0)
    );
\gcc0.gc0.count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__5\(1)
    );
\gcc0.gc0.count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__5\(2)
    );
\gcc0.gc0.count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__5\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(0),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(1),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(2),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(3),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\,
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \gc0.count_d1_reg[3]\(2),
      I4 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AAAE"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => M_AXI_ARVALID,
      I2 => \out\,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[3]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\
    );
\ram_empty_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCC8C"
    )
        port map (
      I0 => \^ram_empty_i_reg_0\,
      I1 => ram_empty_fb_i_reg,
      I2 => M_AXI_ARVALID,
      I3 => \out\,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I5 => \ram_empty_fb_i_i_3__2_n_0\,
      O => ram_empty_i_reg
    );
\ram_empty_fb_i_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^q\(3),
      I4 => \ram_empty_fb_i_i_4__2_n_0\,
      O => \^ram_empty_i_reg_0\
    );
\ram_empty_fb_i_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_reg[3]\(3),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[3]\(2),
      I4 => \ram_empty_fb_i_i_5__2_n_0\,
      I5 => p_8_out,
      O => \ram_empty_fb_i_i_3__2_n_0\
    );
\ram_empty_fb_i_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      O => \ram_empty_fb_i_i_4__2_n_0\
    );
\ram_empty_fb_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000090099009"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^q\(0),
      I4 => \out\,
      I5 => M_AXI_ARVALID,
      O => \ram_empty_fb_i_i_5__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ is
  port (
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gcc0.gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1__0\ : label is "soft_lutpair75";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gcc0.gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__3\(0)
    );
\gcc0.gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__3\(1)
    );
\gcc0.gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__3\(2)
    );
\gcc0.gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \plusOp__3\(3)
    );
\gcc0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__3\(4)
    );
\gcc0.gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__3\(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \gcc0.gc0.count[6]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \plusOp__3\(6)
    );
\gcc0.gc0.count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \gcc0.gc0.count[6]_i_2_n_0\
    );
\gcc0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(7),
      O => \plusOp__3\(7)
    );
\gcc0.gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => \plusOp__3\(8)
    );
\gcc0.gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2__0_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \gc0.count_d1_reg[7]\(1),
      I3 => \gc0.count_d1_reg[7]\(0),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_reg[7]\(1),
      O => ram_empty_i_reg(0)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_reg[7]\(3),
      O => ram_empty_i_reg(1)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_reg[7]\(5),
      O => ram_empty_i_reg(2)
    );
\plusOp_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[7]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[7]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[7]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[7]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[7]\(3),
      O => S(3)
    );
\plusOp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[7]\(2),
      O => S(2)
    );
\plusOp_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[7]\(1),
      O => S(1)
    );
\plusOp_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[7]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ : entity is "wr_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair59";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__1\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__1\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__1\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__1\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \plusOp__1\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(0),
      Q => \^q\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(6),
      Q => \^q\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(7),
      Q => \^q\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(8),
      Q => \^q\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_reg[7]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_reg[7]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_reg[7]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_reg[7]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_reg[7]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => ram_empty_i_reg_2
    );
\plusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => S(3)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => S(2)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => S(1)
    );
plusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ is
  port (
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_empty_fb_i_i_8_n_0 : STD_LOGIC;
  signal \ram_full_fb_i_i_2__0_n_0\ : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair68";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \gpr1.dout_i_reg[0]\(5 downto 0) <= \^gpr1.dout_i_reg[0]\(5 downto 0);
\gcc0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \plusOp__1\(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \plusOp__1\(5)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[0]\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[0]\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[0]\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(3),
      Q => \^gpr1.dout_i_reg[0]\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(4),
      Q => \^gpr1.dout_i_reg[0]\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(5),
      Q => \^gpr1.dout_i_reg[0]\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(0),
      Q => \^q\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\plusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[4]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(0)
    );
\plusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[4]\(3),
      O => S(3)
    );
\plusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      O => S(2)
    );
\plusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[4]\(1),
      O => S(1)
    );
\plusOp_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[4]\(0),
      O => S(0)
    );
\ram_empty_fb_i_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^gpr1.dout_i_reg[0]\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^gpr1.dout_i_reg[0]\(0),
      I4 => ram_empty_fb_i_i_8_n_0,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(3),
      I1 => \gc0.count_reg[3]\(3),
      I2 => \^gpr1.dout_i_reg[0]\(2),
      I3 => \gc0.count_reg[3]\(2),
      O => ram_empty_fb_i_i_8_n_0
    );
\ram_full_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2FFF3F2F2F"
    )
        port map (
      I0 => \ram_full_fb_i_i_2__0_n_0\,
      I1 => E(0),
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I3 => \gc0.count_d1_reg[2]\,
      I4 => \out\,
      I5 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => ram_full_fb_i_reg
    );
\ram_full_fb_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000008"
    )
        port map (
      I0 => \gc0.count_d1_reg[4]_0\,
      I1 => awgen_to_mctf_tvalid,
      I2 => \out\,
      I3 => \^q\(0),
      I4 => \gc0.count_d1_reg[4]\(0),
      I5 => ram_full_fb_i_i_4_n_0,
      O => \ram_full_fb_i_i_2__0_n_0\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[4]\(3),
      O => ram_full_fb_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 : entity is "wr_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0202FD"
    )
        port map (
      I0 => m_axi_awvalid_i,
      I1 => ram_full_fb_i,
      I2 => p_8_out,
      I3 => \gc0.count_d1_reg[0]\(0),
      I4 => Q(0),
      O => D(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 : entity is "wr_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0202FD"
    )
        port map (
      I0 => M_AXI_ARVALID,
      I1 => ram_full_fb_i,
      I2 => p_8_out,
      I3 => \gc0.count_d1_reg[0]\(0),
      I4 => Q(0),
      O => D(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ : entity is "wr_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
\ram_empty_fb_i_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => awgen_to_mctf_tvalid,
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
hZClrjQL2xcvpkOw5/Rk0YfU4cLpkzqVyCWW+vyfGfIwRXry56MPNeJiKWSo2kvUzFNpnQa+st5p
3la0itKKWw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
cJPY46dnrBJ9tXvtxt0uojXUpj8Xad3TGOGCLvqfcn4WvGhwrOJZFUe/HwihZ6YPBs7rBkt5Uhyh
Xkm+k6ryH9Zyr/Cf0z3ghL5tiNSKvqVnr07tvQetVbBj1mTMYyrz9PaJbZ2GSQ3ef7FulEtNjb5d
Ef3ip+c6Tj3HkCyyiY8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TFQ0extCZz/E4dn7YXorUbY21QuuDSbveq26pUf3opJgYPyzCKX0OQxTJaKwiG/DkXlSQ4470vtG
F64mjUEEXYREg0yfX2fIKjT3/pF8aLzpCfQ1udOc8Cqg/Nloo+JsSd2tPEDJWk2su97x6eFnk78x
PW3TR2MiO42VBivqermCpO29mieSZnNoskYUOHLuzvhIR/J/cMXMmiRcjbEh7EJOVeq/jItPudpb
5A7hITRte89rFpkFg/VWLnuc5MEctO7uT/RZTQKLJOglWXp7f+uSlAE8dDm9YI/IS/OO6o9HzTnl
ZjoPWmmJNO5eEka7WEI14Wnl+k/UI8CLPr7knw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vcA6tVBzywmJsvOGZta29NRAU5c4+e//Nq67cIVRUCEbQtu/TBzGuVvmTJqBcU2b72sDpgdn6TWW
HdNlgPm1q0gl2L3X27zzFiw+iTqSprZuK9pz0e0O+7oFIGbnzvM76Betk1rhRGfCV3NKsrQsUZ4u
rDVDPXN7BJIa08/V/boRGCX5871PZGtOEHw8dBNIr2CfDxytdwsQYl6TPm+s32UscdK1DyJij6yT
56KtqClpqYfV67ZmyPtdLKDbmf+XaEr/i5QPah1raC09d1fb7MNxnT1kH7oV8klk6QbDqAwl7To9
5v+jCauuNWvCyX1my3fzbWm8CuK5jAU2vXrvKQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
X0GXe4413l+ZBbytkXE7IOL3xzGFtpeplzzSs/s0NIrsuzQG59hJqM3d6liI4/SHNkEwiUHF5fcA
qPHT1aga/AfSC2fylyJNGOz0sQfh2IYqtvq5E9GT0jShxRibVeFndZ+Y3JIt0LKOKaJRH6y2b8xy
6wfF/6pZIu/XRu0+C7TwIViyLBIOEVkhGghVsgslnz5RcdCiMXcPgHGucu1btmub7Xd0v11aqvjw
nRQYV1gduDrGtNJFU50Dx44Rm8IdndMJI86N8vZpVgUQ/OMe8SMOXjkeT2h3y/ijSSOtaOGLwc4J
4FjK+n1vUWs8aoq0C7jQl8iaVQ0ALnmzBmX20w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
em7m0sQoFdMSKYlp8fNnnGHtha7+YDLScVsLXUfGGlxdfLt8ouCJKEWVOgI2bd9p+aNlNqsE2wgE
0TfwWzF8YzQRyG5k4D71zPHOQYn/Jz0UmLVWoRmjot05b2PQFE7C+HkI08wo5c05ZZCxl6GDqV5l
4gtb5/kTvmII6wfHYVw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jnQk15tdONqg9/ukBwbkokOqw7S046x6VLYIf5awLeVUFwP97gQPSyGyxab08piQmf8PTrUAKX72
uf2gl+T9YzH+MSUDS3lz9X2ZIxf9dJ952dR2W7jJmggGx1ffSB14bOmNaMusHDQuFAc7oIVIlV0N
BQamQACENzbxrEWdKe45iLSoK6YHZ3irufuSJGd0q0JgQk5V5ZCDAo3EeTV45HBV6fY/7cH8XdgX
13Oz8nv27TkWrLmJhkJ7DFi9uNOrMz165v4vI6iRZqSkOSjRpL7Kc10mXKFv7RY+K1N27WQyNX0l
GYRoGLAwwvJfLg9SAlAh9XgCAb9ZxD1SGt9wJw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rBpHsauRbzLeymTP0DYVtm3EwywFBd+/x7GgKfuNbS6JrQs1F6K/3nxh9XJ9a0wsln89ekFC/IZN
eotRQ9L4MSQp4NlS1DTDLyUmcqEx6T6CaqK/mMoIMipUZ/rVgCDxqP9cv3Ez4H1dsxVe9MeZETyO
FJAFYyU8Y0QwbAlNUuouI+plgb5uf2ygte6Ct71QGhfGp0LhYuV0WU5V6UXVVyPbrSTIWCxGm8hH
fTp/Y51uMSvYoAW/Akkt2DmYdzEtu55uLAw2BEsP+TB0NaxwSpp3CibsdacmCXXb14JWRMtL8HLT
rlWMEm8Y1AlvmzcY8vdqCaOU/f+L5DbJDfsFJw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ORVMesiavh+OuthKOOpzYOkVOWdv23Vh3ikzbogbEHtNUF1Vut4sMVsTZ3pIk7+4KrrOFzi01Kp/
F+TVfxTtgorki9BNJ14+qEFfx6Zqq5qJhKXlfudPML0zJWHqO7ayh90QAlOZGO7z/i0a7RV5NHeX
oq3yoG7bDhMbLjcDg4ZvnscQAb5CT6Sw8t20iQtqBjfSCluK67Pxnn8WuJGpeSsRaXIXeUwfhuM7
oQ8ea0mNu2k6Wrv5CLekoowdZFiTtJc1fo7y2AVRZ853V2KiyHTAeWdnoJFWu2lgwWNHBVdTRkwM
yPN527lyK5kW1eAWXy+2VsqGvrCJq5vdaYb1gg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 271024)
`protect data_block
i2Zx89b4Yzoc6sNSOfMyLJN/loxtVzT2saR28a6VB9+2Az3GpJ4Jecf3Nop/bXV2iFoddWX9vIBY
wKiosTXKKCTCL2p/CKtPo4fNGcOcMG5ES1TZnurJe9lnZ941ru6quAE6/n/2Ag7oJWI8nlq3JcvT
KSIUwCi5HTPhPIFziYwEF2Vg31Vz+6SB59to4ZrmpCr+wacKNShj4HTzV/fMqf8Qj6ePz6cCuVHb
X0TspxZH3Roy1IvJQsqg8rDXg/AhoBPtwIyZKz56V7jYmulOjYK2hUNDK7fG5sjWCVt6rBCzID2D
jKPcqx7DWsuhU38mER0AYzGARI83SP0nF8023WVdg/eDita9XIJWe4jXI/L6Y0COa+3PeNWmwteT
Xu2neD+93G1LZ6wGvR+ruwAxTKnlHDROZjoA2SxfEFyXxsm5ev7k/YuHD3KknFBgBZ7hnqkS8SOq
G/lTkA/Rrc1IXeZYBtjvXx8d/WysLVa3YxczH5IHQXeRfBaUIGklthzsCk0mW69ldXzuENBD/YFC
HKFSiE+gE34ForrOIHvti1boLhmJ9znbJJnSBaMhnpZXEyFsYz0A1mzMPdheX6diKuufDAYcuKiY
LVIv/KqouVSv7mC1EJ9FpuLPUWoM51bbhjrdbMuUHuOb9WlETTtrJm1LNtH64KDln0dOW3JdFZ01
sgkbAYEgOstyJKBVMjq5tVGC8HDsaAnIDDD4Y1aBsCcPOICD7uZmE2SJJlP9b7ypy2/7Sl8KK/j4
vpMb79Dh6e6eueAQxSw8m7b4TX2CAW6hgZkxRpvQsR/X+O9+0OTFBDbtmkpYlHFjMzjeIBhJwZ51
spPPMIBL81THyepxg7226BYFooGWz69ZD2mggW/m/zKQV91cAaAFthmNLIXvLZfhqfIiH67LWpnR
SAZann2IWg5/rGh1qswu4b4sR1MMImTH1soHdJfcBIaNfnz3AWTAc5yjDdNGsO6VEtVx4f7kfhNs
pNWdl9wNu/UVnxUlrMudVPOZUSX8FO8OoKoB1qZlgR31IrQJuwinyTMqNPiBlrDpI9D0j2CihYFP
dixwd6NRUIcjCeRawPKV9lU1iaQXL/92na7U4Io6OKDwrQ0gQUg7UcUFnC1O5/9qmyWchg9N9u84
7pnhsTGJ4ZFFRtV2PnPj/Yg+FZsm91RRA909AnlQRTlcMuT53unB1wyDTfvkHbSE3WB8JJteYV9g
IIJKLYUMlt72jgd6aeSHamZvXt5eiAHEiJlnZDxKTubky/oYrO6eQbAbEyg8f75zxygX1X0WONUB
Y+CVs9yksvHmDlMEJafG9afMXeCiMd8gz0SyTd9GCFNrmQK8g80HhnPd+CED6l83bnGoYfOw5q6R
EhFCeoBY5ha6gpF3f/GWaQDUKAF5fs3zCuyTcZqVRoEVWn/Nz2p+ClgUXKEGROD72wIdlqencjn8
z18Imcg/kg8Fuz4zN+Zdz6W4VTJgAfSc6fdKtls9UvB8a8Q1oG8gFFslIV9tTXU3mvstPpyY85Qm
9sbz7Zwl5O7FmD1dQG5UUSrRpeZR+/5ByUX9zEcNQAtY0fdCQ7fjtjOsTyX1n1byknylqf9nB9CS
nF9goz3p80xu5LjotkKB/zDo4be33TUO/Lrf8Sr4R+RXFuqLFQQWG9XPUu3TIMHnyb2Ly8m2NShH
eScez0XKxwXVUCrStRakkYpZ0ZiwHP228t7R6fz6WdZVKswifPXquBKySXXN/cKQLrVPEmPaTgge
lyJgtMM4Q+OJDdTRiTYbtym3bPAdtYCtN/hBf8paG73IvFBrDKIkMHd2DR0LJAgXgrFV+RuDdOb2
bcR5XvvnoL05YfYXjZ4irPzIeoXDJK3aM1jWPKfG33t8DdDCzkXVXAYUcmpwA9MDIkZXYBG56+dO
5teqN++rrXitPxpbeSe0C6I/PQIwh9hR/OwQss+rcGh5wXMYUZCbPtmJlcm52TNthZ5P8NSGX512
3Ven9d77J/fZKBFOVgE6M/CoSfYkJOG/C3IOWC9/m5yfL1iL4+aq7AOqLG8/65tShQfPY67hOr0s
u7480GteQPnMj09hi2xr5HwPMqOUd7URIS1VjGq6Bz2CwNebQlSneHqwSL2H0xn3yLj4/qT1zXpe
p+ti08p89oNNDxTGW77rnbRmQac1Un3x07Gw3GlwwIcxEoCKf/OL1A4jF0lhBlG5DPDGF9MoQJ7E
whhb69XPVpD1QI17N8MnzaseS2koc/BkuxZuHNfB0O0Z8Zx1XX1S00g06KsI8jaiQMohgynl5jGO
3kwzoU7k+/tUP2MYninf9zIDB2OgdFFBqt+pDF9H0KvQCKp7iSHgmqFj6/pdtsvOzsSlAjwj4ous
D/ZXjiYkoaueoObmd46RvSUc6yzZp1c5XbWnBtKM9+Qhzqi2PPLl2mpNqjBsK0MXSbTYClTbxlqT
gn4MGwJhGkuD0olOyP+Yaz3l8ODzBffSov+IHMayjErPdxpMpm57No64GT9PHxpWspsPD0Cmh3tI
Al55SbMlnHDqeAL5X3l1FzfB1sfgdnAxjrG998JOudpIWfAbaicDs7fynZiyFCAstp0POtK9bqQP
O1XDC4xUdwVj0uykkC1SV7dC5iwbgNfYjew5FMwFbdTvTlNUJI3LgbU4mZXDqGGZ6DxfJZFs4VlR
asmtkHeaEtDjMW4mpQM9XH5aatEDj/sWuH1luw4FeU94d1T0BuCHNCaRbSvNRHTCvdeEzh+7Cyot
oZKxLfiDkx229ODo73kmIwVD4FtDYcAnT3Xyug4TRCmMwn8X5bww49spDc7ohAbjyqBE3FgMj2bn
JIwSun9nj8vcSSde2i73JGMInCNjX8PV2vCqPGbrkamtXBhY3TelJhkAgG2dEuMske7KrOOP/lNd
6IRG9roqVs/trGLyUTonzIbIoYtVLhYXt0IDK67jfWwQz+aaT6bIjSaEm+q0YLtlQgBGQpGFlofR
75ldUPmnXk0W9uOAL0r4r6B2ou6ttzqLt9ucP1O0DbcRPi2KGqhImt12kcKTgHk/oeym1YYpOd2c
GwJKTIyLzs7GwLr3J+88kf9bC9lobNpfFlvciK5USTcvq6oeQweQiaRzkqx2F/VxDG9YXGBkuFVl
c/oKenj0z+2MIDCkZs+OSbJvBkXN2hLoHn1PJv2e/Co01yT52kCrqd7b1A52C0zSt8rmnjFNSXrI
cVxcjoSV0lTzm/s7zjPXbWvnRHOsXhupM8MKvY62TDedSAf7xRV3BYqQQdXLyivbooxAYmZKC8yp
bKr/L8JqP6JLu+kmNPkNwYlXXAnxbKiY8bc50TT+yLWj3WjCiESMToSX5LcZ4RCQTpoZEiPNRpYZ
Y2IcnOHBZpZ27uLfUUcIVeFnV/loA/EuUUP9jSq3aO0lkVCK3ZoGfc4FG2FVO2MtM99GyxYpXImO
C6w5CG9Xhaie9puF6IRWTBEaoT6KKeC/raQbZIeDU5yfDofVHNEz5hGzwIEhxhTvGE1MvdF48fXB
8EBHVA3ZCrOo6Lul3oa7U5kyw8LQtaGN9I+tlCD9qVOt39xPNCE6wPB8LPGqYsckpiDmPG/89GIV
vulmAIJ4ggN7sXFKvgGZPlZcNDqOlWpAVg64uxp4jnf2tqr43vNNKtn06RMw0HV0dNZaS8KYvQei
2RGCmm1rmpFTkf9RoAkKRYSmckDPs2RQPxPZvkUFaH+g04Hkd1tF04B0IW4YYVF6E246BCF2Ir3I
FFsmHxpAP65DgG8CayAEFECucq/YYAK3wak/90T1TnUkbl2udnI7EHAFZvyDf/jQPRUrWs3yVoGs
ac7Rap7fJ9ctFZ4egQLhy8uYAWCgsJiniayArF0fbMhoV0ATM+C2oUGOH7VUjRvnYlX7OWLnNyzs
klaGc0LAVxraqd+xvpxvFVpO29OoM9CO6hJGEh1LqZIIY6tv8qiaSmXRRdnBfjFlm1EOFtfKZwvJ
oRrvJIVhSIpWI/Kmi99wziZCJt+GJonbYE9G3CGks2XP0Dap8nWdfXSRWwe5cfvBLlEKka4hyG1L
wYlfYZDY293yXqYs2lfNkBRLPeXI6S3UN9/VLZun8DZZzpYC1PaniSxqiSulvf7bXF2I9VYFyQaR
CjLhvpIQ6cMFTnt6793GfwUOG2bhthGtIop+FjUfC+q8OEwZjMa4OlFDZ/QryMaC7ZJ9QaDD3kE5
XUKoD+TagTjP+D3FesiDCjHoI72wa60wyNr0dGaPqf4ZLvGAz9twQUUrruLDDYbqi2fafWBm0+hq
kJ4/QK/l4Wqf2k0aJ5oMX66sDrVVftE71QPbgzFBcj1v6mEW8+wvJ7ptbfTskdjNfLRnd6IrjUdF
zwD+vA+eNvRN3pt+pu/x7UVYvEDpE4ncLraiWtHV5+cObhxBkogHXcl4h1AmckTfrMwPRSk/272j
7bVy9r1JcXs0wkkK5CQiAJJMvbuOOA9temmVqnEms0ITdbs0S9nZOluMGJkWzg2R/cr2jw21ILAL
sx+MUGpNM8nb7dp9FjlP88FpOE0gJib69X276BZQPNCXDaajPF+h8ZrIf+AgVnBCfCURXM+lDPTc
ijMwXME4RVnNwgwEMSyaTob7JHYZPwDjUXzsd0LLXcKvd7OtRqVJxDS4I+SJ6SxzVrLlbMWUqEM6
4ZbC72OD/TAd9D43BmFZ490Ugfq80l5F/01L/h3J6g+984ds2Zu52NzbbWL6zmsfFYW6jCyVXeew
9fj2G9WhboXxrYynOKOvXjpiYinzAAa4Y6Bt/ev8FxG3qbDpmliqEmQOVeIBMt47OGOuCZ2e7Sch
Glyxu4yG19nEkEI0wIOg9JR3OPlHwFkQHYfSaBtovuDKsU1gRm2dCoIJbB3r0hNn5Qm8U4XySzAZ
vV2mVG/rLDsxCr97WeP7uW9NJ24T9sEWcSTlIcr0Ah5wD7jIshK/mzYkXcauNbwtT0DQ9J2AhXIq
qH5CO3Eec/kc+a1KcsasfFD/lauSberFhSncFOrBeSF/3itDxs+38fgz5zGRKCpEFcpuZOKjkFJ9
prlP7EY/8Pd462/lEAJg96zNA4zaalwQZXy0Q9F9my5lg/+yLbRPEhRHbxgc3leYVDxQf4bT1By/
KF7qBKQxRg+q+YhImCuanmMFXdFM76Ho7tja3nhloOm658sK2MxKHfQ3JgOc4x/lfk8QGYAWgc+O
+4V5QP/a2bRe5kFBlMAEM/99XU0AuKSErYX+PVsc5MfAxi+4FJj2jqwl+gm33HmTEQxUZePiyLsB
ZVWykEb4TmLQFFSMk+weojAkVCkGwy3zI0R0az2EDJDtgEWXzd/DWccf+djZcczPN0e9IShfmzFv
SWg3dVpkr4qoGAoDErzRnfcR7MgdZk1UoP/NfVarbFUuoUsonnAVSKm5ColqvYuKP3SRgAKEEhWp
ELW+iiYDa8A7t/DHK2hm7XIKV8cJsMlhEx4xldvmgfu1yT55DJj5gBtMWJAdU2f9UKGgFU8H2JB9
2cdiPWEjgyg9AM2shN2nHCIOZzokAgIw1N2nXmDsS4Q6aLfI6+IDhli4yhIprxJ6NqFBvq2+coI6
FwpcAvsxNGdbYYRenUrAh2U05uNvZteORYzCyA+KSOVcjCeokoN+JS8L9KAJEs1mLpPapw9TFz8q
L+RVN3wxLjRuNWZzBCOgMReNig/SiAAtb3CVmjBtmR+RVCk4rKzp9FnHTl7u7Pf46Js5W60ieE74
ayYVXR2NdssylDUE6zTKT6m35octlJnHCxaj8V81R94NbvZtjG6zf+hgZofd2Q57ehzy9y+IID0o
I+r8+4Z2oRHFMNOGr59rH99cMMqPb+dehLZgzVSjyFHateoSt14l7pkk5TfCrDC1UGST6UPdb1+r
SaDNX6ZdoNznMcLU5kRVlBaUax3vNWspmyMrAc5ZYWfOXM+auGK6KRA8JfBnFiGzEGbp63kny0ko
cFto7tAXERdRJuqqIynylnWLkAKteEDFVdg1CIcJ4U2Y2a1QrHN1ScumhjBRNGdCIzdQkQ58TsVn
5p2hbna63pa1jQ0FKDS4jcRxWcy9laZeCG3f+4TEZdxiyFLiTqZeTmjBaAKV3/9l3ZMia14R+OZR
SAmhNog0bDkiU3ss8YRywwbxmYzN/lp3XzM1/ITrmuRs4Tq+OV1ht8sKOH6zuLjxJq0ZyUmhtLpg
AENw00EGraHN8dx6ZrzNezCqJ84kcULiLzZLczjKbVZb1uhXWPNr4vk393G85Zv8z/EJhjyewkj/
2A62rT08X/9ypcB1Ej3QGqTGg+dK7HQBMvfTRNSotl4y4DdKtSkyO6NyArn19AitzKirM64E4/8w
EveZTAgaAA5g88NEl8XwUwcBvO4smL1Q8cCdl6nTszI68dQTjwHS3VzFRpT7qgM+PGpA29JMXwiW
hAX8Ckksl8BVTIJmtmSduCl6jwlEjd1XjWnKfxLksnzbdrKrktJeoQDon5gzkW4SYzaKWvTyzMe8
lG60bHMjPE6FgB5HLROdTT+LNqWpLavf6/gXKD1F6e6NIw82dUB0tRsyJZyhKl2XkrSXaxWljbUi
e+iNXdUHYYnYFryaul4B0fKDuQwOOWLQlHxMf7tcQ4Y3jc32fVnbc18juoXX48MjTP5TE+Fm+itp
GdxvDlxTkl9kXI0xDlzvfZPEwvGuO5zZ3PP8vVeqS3CQZEOwYytUvSsHjEXXNCvLoNxt4thANc+T
IVbkRTvbhePFxCeIHHu8qVm4ZKAekW1h1A2HNcTWnUMvda6cQ8Z1DDyX+D8cWdvCkJP0nLHtRjJn
6QrTaSy6lUfXwLsPE7+ZyaYEmRjZY/HMiAo71blxV3kxD85qhQiK3TAQSmh4bbgEs8R0XoAusFif
RH0MbAld78Wx1VDJ3n0aNIxCwaWCXcI6UL17XoWequjHjpevcGroputXZZOxVxD7d4QSYmufhRh2
Svhaptn6gfAenxlmVkNxfv4VSxrMRjR49DvPPuH8mDuB4ptxsBCM/kgiws2gT7X50OsdEWQBI/2M
11aGYy+Q6gg/4Gdvmcgh6Z/TJCaMeAAvY4IZR1ZSMoZ2ybmHGE6JPAcZYeAHHNW9WxR8xIigod09
NJ5PMKjDAV5+BCsXDlPTH6V8VXxcAp2dgvf+QxKfqpsNP9NG3i10rhaX5HarX4XWIiUqUR85QhdI
GAMggRLKamd4fz6fYiAW0XhRjgA+bCJqfzRQN7zuoc3Qce6GQ8RkbdxSFL3ZA/xkhanqOD+OLlTW
FIeqWgSnE+sImhr8VVOLPGDJXC0im8GNrsVeIop+ODMS8VaTnkmRYnG6181gp91SPHAFMkUtOjGn
ysOKq/ivZcWA0xAkJUHNu4RHQayYgwJzNLB7kFpLrxw9uSJtPi32/xYg52N6fsro+VO99PTGp7zV
s1N7TSdM8gyvz6m5Aa8hHdsRKwdeHrMIgq98WXVgssoF+hZpWc48Z5WQ0A6+XJGzlDte8FcKlqnF
SqZaHTIu2F/4odcycLf+tQJhzRe1FyiQ17PyjjcM9RO3HOLoERPa6FZopsZ5sn52el9Jm8/a/EIF
ejXkz/UuoQMSpUXwcAMrn2AN5zXl5zH+NB4phYbiITEJ/WEt0bDUGdT7RR/oECna3JdhJcZeNo65
KgyWl57mYCJzip68a4pJPZrQYE8CDYcUPcE+ZskyJ0OPJmBP2Pxh1ku7T2NWW7Wm6XPkQt3NjJzN
8rKinvNDJO7zB5eJ0f9CicqoPY0Y2+6zl27gQ8/g4Kke5BEa0CyP797fPDWx6yW1evEgqKPgTddR
G19lnybGg8tEg409rBW9aPF7NYoHUlVAf5rckLWSoM1VPAnngG7ftR/c3b2Da5jR0P+y1lzaAS2h
vINS+8emqAw159AIkv9rThu3CdzFgMweMfK9dno+t3GmVQBTE+SUSK5uB/bA9+33Vssw2muIulpk
/6aSxRh/hYqe63NvQKCGF9yPdwPr84Vxj+nd4Xbcn3HyqnT+X/LR1bZxqnt3f3CTrDejJMELbFw7
QBX+xodmM5cAbI4VFFVyVYw06sOoGSxAJLtug68ynfGH13VAySoajuGQETrJUNL+IFPyNSKz1ZHX
sTFO/nO2eFl1GRlr+RDcNqst79y+ORJtagvD39vVwZ+nbOGbTdher82Ws8i58I/7YoYl6wBKjuv2
L0BFeFuF33rNkoB6h724BwYoiEwda24Yof8rC8yX4W34sOKj+PKaYsBEmOPP4n8mSbqy2pW4tkEc
Vi1O75paExf8S79wMCyoEe4csQ5bdWlZd8tSMD2yG4Ld1jl12naK5W35xrIKEmidSX0r1To/+PoP
KwXaDIaQZ1LK0LQuwE1JX/FyaLpKu9sU5/yGreTVD9b8BDQqD6XmPYtiiB5w9PSECfu5hTcPL6oc
UAewyHU/s25AA1FOl6/YNcu1xUK40USyHrhXlIcICV9CwXO2EcpsuESfjoYvF9YT6vYjpUPndQS2
NVORXro0gvpGRxKmk+EGYVknz8iTeYUHobE1wfeipesomfJ0DWQI2706E8OHBZQ3+e8PQyrDwNbx
bFRBcfqemrGR2Hn0lAI7GNiYrfFKNxcUQN+LU3/vPAQQAUTKRd/mgarqohQZhGXUg41SpeQUZbwM
Sc5+BBCpJpTWihjM7kdgaKsu+WVqyAIS0jJW/2zWrzEPJbHB5bQ8rtBsBcd7WmQdWUDU1rPc1121
ieodWqAZHhesJl0o1MWbx1a/cTGKhxi7wkJeRn5/gybIt1spe6k7ekiVq/DvOU9XF4OfUWpi6umr
GMat5lB3eTDW3qjYjb6HukmcNiHnvNcC5fm/NkFzl5lrx7FiUgtIvdqdpxwHQpMrGqD5twVknxu9
AU1HmbE212FWFML7oSBr+XGK5VuuEdxQde2XtaVhHF60wfG9noCsBUqWo7cBApk/m50p+OsJJ8f2
CGmTZaFQzJzWeZAguaDeiRy5Xu3C9qiJ+x1ySDILA1/dl+AVbteCqy+cTHfYxWkx1+d54Yn/sh6V
Eco+aaBDzeH/zcpGcSwvYa1UZTHYXOYONiWJsypjYgADWU0zKZTQAeH4laF2P+yzAVVyrfcOQPml
qi8AqY/LolxUxPlRac8prtOdLc4tW/oBJGAeLnFysvkPMqfDhNJdx35NQ/HPi94us65F9zfcW9GT
CEMC29xa+RbNVwFRwT6/nXTFtv8Gd6Al7WgjzElinDkugHGqwb2b6SwKtdkAYiye6jLKE8W3I8SQ
tg+YR8+GVhDr+41OHIdHCWAVlSsV31q2VdYV8BE52Py0b5CgkyO6emcV1bovRvrOflSifroT6m4U
sFQI9OGQPweImtXQQ55xPEOiVPC2De0eJLgoc17TnWXl9cdm7BKMuJKu8DnxNFsqazbon8V9+tXJ
w6eowm+4sUheyrVQgA1gP3dLNhICQZbMHVEfhMI7nlHTLhP7zkUoYSXA9B7kks2fFrrH7cIb51Pn
PRKsgYLBlM1SbNS0Rk3LCxgIlonICfEMYzOd9vCdUPKyWRSACMwIfDtqb30wlD+Gxybunl0bltsZ
epCgVrVPkx5siMxzyjoNpSxzgXJ+/cH2H4qy1PpmJWPMS93mwbcgJIeypCT4aFvieBSWyA5YXAqX
2afGQ8mi6STIbk5+r/8IdJy63s10D1KZ0BQwLn+z0fhgonJkZDCMYlg97hgIzwxALR+INwghQM3v
stK96T06A45ritWTeVbBxF4Y6ir22PD4e31e3GjUKU+awPtwGR5sc8FBkOa5PDryfaAc35YwUIh8
LJyo1FRrrsdfA6uVFEqlOfSDp4M/ZgHfEhLgztwViRF/CLwU7mwMQqMzgKygrCKArlQ2iZrI7k/8
FeKq8DwrYD1PXAo8MJzZgvrzJviBZmAdsCQSai45whCW0sBXAcUkaeFtWTvjpSOmHDNzTFMoxtZi
PUsEn0H1z9FKSz3+x+rI+AKXYk1LaqgcEHX2vzS1pBWPAlzi5wXPnydzfvz+tIZH6ie8vWUURvbS
jbTpHwnU2KVURE6Gw/mpRFGpHUxEKqhgIDYOnuq+aOUtN9pgO2P+hIYVg82PrKVPnAThaKmWnu2x
4/FoLK+ecz612pqwWsD/ovjVmVL1vyXqBnrIwUBioKaKp4o9ezHve8wp+BOPdtDVwpQyKXECbbFf
KnspaQuUNtsNGs94KZm8g7bTM7p6cTw05dyA0Zjz4ivXF+uhj9Co7QmCDJF6VStO4pphzbNnc270
rTCnjQmqUUmy8ORZH8xSh08192FG52r730EW1meqkS6OrhD+kMPSUqjvKo9HiyC7OS/BA+VBe6j2
F1d1u09S8O4Jqa89dCJXaTIX4GRxU46yuYQrlyU0EjgtxeTufRE2SNwku2CNRbakrUwrIGIE8CzZ
L+T2mHzikTpErfhpBwAik4gY68fpU+PTQE0eJXwL26H53Sl+GpWv4cFf5Yn1OrxWmNDYCibkRi/N
h/XqfsELryNY/6C44a5eOUqb2mbwEhdBgPtD9hXhsetdtbjUAoitCLWD+4raEQwhEGwOQy5djrnv
XaF+mNgtET1Q3oqB6TCOMvGXRcww6JzyotWwPLXC+dHHEZSaAdtjWoKwsByNPTY/4iUNxm1hJHx6
+LwdszD1FqVrDv39U1RKcUJJmiELYTiTv1QKl5oH1JeC1xhz/4dT7mYdAnBG19+JEbB8hCj4mNUZ
v3xNYeR1I3Bci/xczhTqr30Ra2H3TFG4hnY0c/yBgkSSJSbzH9XA30gGm/PXD/1e1d7JgEl1mZFw
nQcURwOxMyRAoomol2M7EaEXQcgQHxHdGTnGt/ntK1dtQGclgujm2iCNgW3/YGw3PjMtc90ns+wT
T7gyrV0oYoqSBUVSvkyyxag7QXyyRpelbxxSK+Ll+0LPcGvXFqurpoaSH2ncsaUVC7UrXJz1I0JP
tVBXyaquzg84cBT+iGGyKw0yMj4KVZ3MWyt9qHY0bAF926jjexe7Ped2hY/2OnsMjEnAlrGPqlVU
UTWKfdlf+PmO+Weglo9IlMssEAlg3oVtgjtAQCRxjPd7Q68zietHhPh+j2Ao8YUUX/rgApxMe4LC
vC0EzqrE87W2lqwgwOud4MBo7UJcLUJevmFO9yKR8X5IxCx+UFv6lEIehoQJDEDwXsiXq7ZtMK+D
d8bTUia/98TLuqV6fuPr7/+8KylF5wM9V98+wr+uFHFXBOWyeyfDY1bLgitwk5vY9PDL3Z0KU7KD
AMMShsxPlXJyFVVK120p+efxpAYXDZ6WK6QLOq09D5RNaj8bjxz+Syh8UNkXm0+j2+YwHiacibCo
+UD/F8udi2HG4ysMu0qgZFdfHCHDnsRf3BwPjdObwQHou/9L+aVsRvTsgO31GBjcL1LqdNWhuzZf
2R8SUd1x4fGc3wIYPNq7N6LxryIiXnQGjkNvz4/smqAfO6GZuJINH7MWUie5lFowrQQvFCH6hyWD
UDP/VQSTc1QpciHGf8f326WCZVM9e5kT6PyinH4+jbQEQ5aufoZfVUeZ7NIR6pnNxdlvIYbX4UCq
1w2vBGADV8qrijZyxkgDJh0BIRjmdxTzHMP2IwGtKCw/z4z4+DBLL//+wa7XWm/I2lKJ4yd0ztyZ
8o52xvLUWpwn1Srq+FO0g8/9iUQlRSAjKqVjcV3AXRMRGiMfvkrul8cOBpNdZHIoPQ+sf6ZZ3Hox
RALig5v+TNHT8pWeeTBmPCt4fg/wiEGcClbHMAKzPgXJmDC/1l/eFH8MvSlnuUspk7uo+e/cU9hs
mYmSnXma6dNiLs55UN9dNf372ifFM4lBlpv8gnYX8inVJpZckoX3FN8QVOfXs42f6REi1jSAX+dy
9/8l2KlU8TdNo4PgB23JXFUIVn8edZUA4Jc98EzDVdeUULXTmUz53WA/XnUtk1PcCxY0CDT+LZD0
cyRLXbkQdwZdOuK0LNG4P+gk4QulBqQgEmkRiZOrzCCHVgUVy7lOtMqTUowuPHtvHzd4L54WB1vF
1vYRu03bPDFbd/ilHnq+sz7hVIiBm7f/vzDeLFcnxpcTd28KClkmohuEAlYeiLYedNn4rlr9e2ND
97FV1PKZSDU2ZGDg2eJguJ1HteeC7ziaP83UQ4Crc+haWLEIdC+SS+Q8CZtDAbzAc50iTdhmteVT
qGn1WQeQrXZjaAR3e6Cubqb+C0qJ3Om40icc5h3YNMcI1GkxxO17qL7nQr/ztK0Fljw8L0cueIHP
75KlwJ3LxlU3JG253eP+op0Bn7P0EfNZQVXW3mKFxNikdgZQBMv/3+pt5qE1mj49JhfpVsBPfo2t
11XujG8o4zESYkfLAORkSzc0nzq2KSduVFwm9/7tnbr/mm/2l84qVkmeWSwFFU/HaPYw+lMpkMIs
aXokfHsIwl35RVoNdz32/UNGf3SMaUckb4ic8W2DSRvwHCOoQsxgcB2V3ANxfg3WcCfzKGPCbd6z
VfGxsa2z6bKlIjwM0JXIKzFLsay8Skj5vu48z3WoYw0CbDoy5yBcJ9YWALN3Pt53SOVkLee/TPU3
nXm+WjBk0144cGdhS0Nj6zaBxs+dgwhYIFNoupA4VodzTKU/GWYsHtNddQtd3MgVPk5ZhvidnK6t
O5QaahHf1VMSti072yOGuM8Gkid2EWAog3SxEfyKPIAFT7j+9lEC3brS8uLhFMZlL7tAUmLnPjHQ
xsOq1hy46rV4fhCOZaLV3ixUBm9st2CAclZ5nO2ehKisON9zjFlUCujHaHVv5c5wFocdoJ3c6wsb
rJkz1ah2wvHmKxk002e/RlPe8IPLXKZDiocRjHxdm0DhtMSPRz3kFI8DvDT+AoJoWb/mx8T2KwMQ
wNNIkrlz4r+7eqtpqnjU+vxsBcgIaOpVoCCPx0Guyu6ml920jIptXJvF8vHYvoqaY3wGX5x7L8eY
gEoH4dH+eT9cTHucZe3Pe/khTdAiGNyszHYIildNgd17EJVFlGLUIwUm1lbaw2Zksf/8xWKxisgk
KOoiinChtndH+WVn/maiY3V3qb/kqG9a6nCEDk5ovzeSQ/3a6pF/ppGmyPu0ftzBhM17ZPbE/93Q
j0NVe15KJVb0FLpY8kMPsJ6O8yxx4VNsQ6wQlGNcr7EzzC0GBTi32kdmndby1SXXcNqZgKpZufpJ
QGFetyzWBnWVTVyA/kYvMP3k4EGyHKYHUrfhgSvzSl4yD+d1ZG0TWuQ4eA652mVQ+cGdfCYXzCrB
ITyyN6uwqu22WHKh/AFsrFY4v7WWykU1bjv3TDnqmFU/U1Ave3Aehwp5NjZUxVNZW/D6IQHZsBy5
6e6bYV+wt807NCHcXzlL9veS+3lgkt3p62UwBZcDpcWtWvzlHHFTt+sddPScg1C2abYkCkdsNjlP
OxQX+PxRzF3B52ueRFatK85IsEbrfpnzGmcHffJyjGfSVhk3ihrz0/OyLZ1bzuS49FnBiR9sfpn6
n4X4pdocMNhK5vbx1aRzzKD5oxqqj4ZzWvQtFsm1Je0g6mEFVJRQeTQVwLEAyJsr27VvdEW//f96
168AclkXkKoOGDsw88AmoeMVZEVqbQmB/8tSYOrhuW8lSkvs+RLz23vD4kz12y3vcLtf63OHxRoc
RZ9xEa4d5NchvqJgaLenjgfWsIQQdWlYI7y0JvkViXSn6BQY8/HsXY21o19ZoUYUo5gZBstrIFjs
kXAcuzi7ChYjzD+8Ke2YfaUnFesQlZ/fNBNn/90d8ETq1iYxrUK1s8lkNI3GJ6hgbdiyKYikTj0T
c8ECeVGD1wVNzm5Dzgv1gr5gcCYjvEoEJWpagSNJaQ8ClWSrJ+nC6KPxfhn1U6QApgsP+A43WyJk
n+sPWGMvDlpjSZDvsYGMP0CNxXm1o4ePx4wx3HgGpjbtyc4WcIuXOocu/8HUtWb1xm9EblVoMj6e
iM3FhcW43MVr+xRbE1SDkXPHjx1i9g+4TPOa0KFZ2Cdc5Et5sf7nzVVM9UAuGXM6NWOLkaY3kN7c
wvaxOncCw1mBwaQrTt1ve4SB2nwhF9k4Ks/xwgAlYrHEQe+OjV48PRarAYD4b9WLzxuaKBjFwd9g
4p8S7xHddpN0horQbFw7TyLaxFHb8KYaUJ5KaaHPlkPd9apuszqSXUVscZfjL3y4SKO3bs8+O2lB
JUNErUUFsfiZnyZ8w+UouKMYHPlelZCY7w850/hpC+l8Qz5irxZ1deGspEIEyQpcAjDvCFHWFizK
4kHrObKF9vQyqK6sgM9LTz088xWqjqXcvkDIvhH33doK10k1KS/66pvkjT2Q+Yw8YivaMqLWypnT
6DDbXuA5Dl0Zy1UO/yRfSNNLhTUV4PfgnWk5cE4uqEv1KvfFPv+rR0IQkvWXOankHYe8JZdE7Joo
LS4SJSdc6ze4i6e/oVnQv4AvtNsPcdenVyn+VxFz2rCLzbcZTmnMTR+m7xOXk60GTW/2pETe9CGN
6cjXrA/HqH2CA+gFz7P2llh8eebYKcWZY6spnrMzenNxgHxQKtxvYVCa4BqcbhHkez9ghswMTmeP
CoQQ1bGzdSrBzVaKoEIgspWIrpOvhcZouyuFXFoGv+bKIw7nVi/z0bjMELdWqyJjEtY8toYy7MLH
zpF4SHTbqheSSXN5Zo+yhyfKBiZLd+nYxg06POISlxK1sF9mJE98CPUOPvzI2BWxQ7ALB9hbU3Pc
ITez/Sx4YsPVRXbKg1BsB4q8ewfqTlIahYWUVtP9Bm+Fn3+D63sqBS5sSahDlNOqq9559InQEQUT
q9cPAb881q4Bd+ahb9RG8R+mwvzvPtlTI3bS+d5kEaPqM1qsRQ8WqY99jptz8dICH3Ho4xZxJr+E
o9UkmGk7UxpygEXrJgZg5IyZUrX9MF0snskaFe80ewb3BiiCzRrUYcK8VKi0rU4nDoejVMsR/162
hcA5tKlt0SCZqAzNBmoxuFEIjS0JN7/Hs7aiRPsWxu4zqRHxwqW4aINJiYPp12icDWvpz1fyzuj8
kRt3H/vvTSQ0JpaAvTjuT3tHqR7S0APvlMlgin7MROTcUOt1fTYPHahFJCVGcBXfj53inU/6TBeM
Vu6RxxKL/5NBb4KE3x+EzV24y9LxU0ZN7m0RzdccJBfPaa612+NQZcr3NP0oAbrIsevoUrRFnCVC
qBgSlUYSk45qr7C1ZA4dM3J6xcqTRKm8Yg+8JLUOe+Zn+dQaq5jK14vf52B9hH9KB6/ICu/lJfHD
ShJeeRXkYxzYIuhQBQrJjBs7XvdtNE6J2HtJN8TINrrv050K7NlL4QWiOxGEkbz3Ep+9LrT8Fpj3
UKgeCVZNj/UtNUpNvjeDZzYDsIow/bDCL1S5+OLdYpSJ28y5DcH6qe7B6esBYTQ/D2IzVSWMXMyL
X5QBZAeZlckxeMRaQZVkjUxafub1vbmB46F6ZKPprp2mleFCz2JuNrj2Ft0tNQk1bEZrvCNsq8jI
7RwhHAgyNOJbV1erdvvDlAPRXQR33WdLFc1JwSmw3Xf7jHPfzpvCGbsUIdMDOjnF9Ldz4KDvQHDI
hwkMUHqF8uOAskt0ImIK7gP2tL/taDRmhH43wVIRfDz7pgp9L99SR8R+cQXTB6+g0+w8ur9czuWS
WV7qfCmZxR/G6Fv+sUnfl6rm4AG5PkGOhgJszqqNoI2puu6AWMEodakE4+firNXqd/ig1AeSSldB
07xjwNWx5f5xwxBNfq7s8gl0Op2YTRJGL9z9pHcffKVMEnUVfOH1fAoKQn1Lt/wwJeevyvAFW0ip
/TQR0G1V8Oe8ZSN3WLoMgshwE3fTyIIHdHny1a9I2MxJVY3whbMxR6VaMpMZyJOLyoPW4qScQI2F
K6dYGAr0XwjgiW9/JH5pwyitIeFbA7N1zTLlwV6dYVK9VEEilZO1UApSop0RAD5jdHT9txLQlHlj
nUcnPOmANbU8TPXLehG7eb1XlUC/PraKotdB22NXqvzCqPmJgnLktJoBiV5jBsDmrtq6wB/vcUl9
RBdSYuLZ/7vzsIaOHnDZutVbiE67zIIh3yjVAAnMmxNPBgSNPFZAVsEGgw1/1JJhfJ33m7qeJANf
UjE6KWyAGRdcWQkH0jvc82qn3TtHUxjAv8zJkx0wglzbOMWTGVATACCBI5HRmQOrZ1tVMApWQbEI
11GqIxHY+aTusLmhqa4BRwHBf/U6utmL7cpAi4BqNG6+nBaI64iubu47l9zX4+oc4sfMwJlNNvjS
o11KbGa7z2Mn4y8XdwhPnT3xMGAMTSPusBVfAKxkS1XZwyK2/hcQLopYPw8RDTi5/83684RBCFyu
UEhaAMt8aqk1v6CVxCxfC4zzcYi+kQErxuESGZKg+YL/BaPuH0wIgX3w9st+pVI/6bHbxGJYqDH3
02aw0u+8Bu4CABdYPQ7ez9RhpAG892yh9y7hbJigsP5DTs9/VyJTEzCFA37fOyo+qvI8ZQD/ITH/
QRMp+ruISARtENjk/5aJaBcONxi8kOvlTazVXnatEPXTbWkjF2hfu6AsyEsj8QHjVN/jT8ZZzhSs
6GVyeTbdLkgxvXO9GxxGbeKYpf0BI/ITguPNWWB7HJI7zjqCtuJ+M8+N8KSsWbWlffFh3TY+gpI2
l6kJy/85OdCJDCUC7D4iAh8tpPZiNN4jTZoYsA0VemyFxbNsTvrLM4bJhO77I6q0V0OGd3NClCBq
l9YhqYzaksem+hvxa9TZMaW8FP5qPwulAqfz3I2/6bWfqt77EmECEOUG9jPbkEY+iOreOLeWJwdb
3qHq/9hxJ5d39fgr+WUO+SMfhkkIUl6JSF7lGBVuRUF768PVDvl2WL3U+hgqGR6OVZLYR7NbbNyJ
PGtjVsQfP+E7upFuTQVLUVV+nf6MQWd3Go/4BucMgi416or2SoocyeOCxFb45VtQrvzPVgYpM88p
PgJr1jcFhkbXo/McGFfFdEP7sOpV8P1IAmokPvfLLT9F/znqtsZFyr5fXo9sl7SaWtZzMQsGuzIp
vc9TFjQJK3gbvvGj8hURfU4Uo1YY/M3LFTUVeqIPelz8C24IW6eaCwlzZdmnENVzS2BVqsd84C6W
GQLFvVJsfH5YiahyOBvXryLPruiUxr/AKPwT4I7wS8hjyp9oo3SAfCgtLIijgOYqfaVogG9HQqOP
1A1Q6Exl84MCm6ZxgPrzR9vARcG9oVQUx5X6cKQPN9AMe8GyubBII4uP8NomL6ZhBGmE07CUWtxm
YucbuRuIluT6098HGt9GWJ5kjrFd0JBWW7Ywo9r02LEXt243LpU99axngIIfmyh+uSFxao+Dq8i5
jxhgjXX0kqRV+hk+ZJ018+421HisQf9Yxie5J5Aa61WrFobWHIWN9QBzY9DD+GU9HB5GaGyHWIxo
DW8lxGPZZY1REEXII/Q0kdg7lZyEDtKO6sdujqY5f6F2Q0ElSWs+p+HHBpSkNtQz+PwZwvjhi6jW
WtZEPMBr6uNeEwmQ18eYZWRjeqAEtfh8SpibVVY0UJpB6jO9IyFVJArntxozVa0B4Vf7THzL6Qu8
bOhvYb2L6e6/Yc0Epb3dfWfed91cBbTiz7EJiBJYqj0ZPfdOg9h61tEQFpZUBG3kMK7BvuyVF6VK
mr6oljAknxezOmQ/7WZ7ctJvYxuPPXty9ExfIJ3Q3QFmo9I0h+aXQLeNoKkSbcpd8kbVvGYnQIdb
20AhsB4R+p8wGan9E9BW6Nkv/3mMcMhIMQqQDXOh9iPTFK8vv5mCN/rkw4UHOADXzRQBAZAEupxJ
ZTRXfdzE9STRFHPCgNH+2e875S10O/0Qec/Fz+skuOX/NY5/a+i9UCt5kEWJxEqSQRhCeKtTAKNp
sLXPsizKs4tRdWnWuYr80Uic5ja06Rp3C6SJVSm598J/PSysoi5vCXvgHrXzzLt+VhkrJ4jQyTUS
rpZ9grJNBCAlcBQZXrSn6tuL0BkM061VD77s4XUfVHy4NV/lqBWGm3fTv4muuCYRsKUgcq/LzjMu
O92w7B834qQLSCu0o2/qmz1Tsrispl5GiVGNDEfz1bCZdXMfRHIQWqluCPS467ef7D+sWm7qYo9K
MW8Eb7g4/bPfNe2dcqmYGPwCN2Y+kKNaCB0sZHp7k4zRCpZUbvuHII/gzsa3nxVgcrknYNfFNneR
/bppDkn6Ri1n0nqvbCpNyP8xgfq5lXCpjZ7YLCEev/I7C+E5JI41qY1S7IWbdhLbvOYy9/ztAaM1
gzBmhVh/rUvuIZNP5n3Gqb0MBEjmxKzNYj8D7uUScjDLiTHFp9kdu32O5HOIAXWZbVaK8ro7s+Bc
59mitfjSroHKCrmq4Gewh/ao8BPuJ0Rb6q5DJKOYzBO3jeZxLS6C+e4e0aIec+kHwK89XAhlNp/f
5YOH5qDWZNBQms3rNDYLU1Zm6PWKRn2pPppF7ceYEr7oKyeQQqpR9axTTpm1EBsSsnQzA0bCf5hE
OcDhGvyOr8XHb1easkUTfs8Ly+seL7uIpI6zTy51tdrZm/od0w/xPzequte5GqwT7+QMGqfELsra
TFuCcYamngU703g8xD5pJIi3Etz8xCs1vwTcNsiWE93fE6/hRd5pO54vwoizSjvmAkoCthxaEtsY
x53BDqG721LRO0hxhdnhz8gRnfh7Sbbm/Rhkzpm9I+TitiAyqY8voWu7myF/mANk/YIV3m4Ar9pW
0EBJbdvl8OJcrWCOiJL/wZ59gAVwVQnHJ9GcsdGZHaOdjwDiPgnTBCfrEwTG16xOQOEF2rYNLO6G
dsRi8XoQylaKA7MV8Il7kJXD/Nx6kvVW+sR0/JyEg+EP92N0wznpIaosqo0RngIhRU/m4PLnPFSG
iCb+G0jgxikzij7IYnEnXIV596m4MJ6l9+KQLQRl/g4hgvTatDrTN2iimYS4Rkc8GACf7BgprWQ5
zbksZUIfXbCh2cXtixW1ti21k3KfiYwl8sCY5ROfG+LavlJ0+/SaMmrNkHuB8lHHDwo/vzUYAQ8O
rKbiTYwKSg7fNC3Z1XjW/rF+aTKkblszVQXs9nwp89l4O1IIvGWKYdCOgnP4HhoSHraASM8lupMR
jM4ixC0rDhmfIpRC5yeYe/VqbmSTuf1ZxWWH5Yzlp6qKT8ZOvLERNAQfSDsWfefyPSr/isJFzqXb
g+1oy8QTXqRSILfYQZ6n1VlSV2wegqgWgBIRT9IBNkwrXBNSHAqwwfQx1Tx8N+DfyM42K87+Vrbu
Uqb4sYLhOdnD06a8dRA5bdKu9K/z5b63YbVUA9PqF4QaYX7J/atOWBv28zJi8F40Tnlzp1nGppnG
fsbMrOTHb5pLmxN2OeY+O4kMdCyvwltl5wotppS4l5Ef1hQxqQMlyMemvp/RZlz04+yo+C7k6lXh
6jOUkMlySVBy8x3gr6Y7AYDc1GoLClPgRxZhcyrkimApeveebsovEqyDvfmjleNieVM0dLXNzuRa
Bh1zXYvx5H7fFIR0EHAhtORf8+Nu71U1Lc0hCij9woPm0FmMbit1BrdhQ3X+8gPjtMNez7MfZr9u
20NfSP0SHnfvs1umGLsxGE2od76L4nWMBMAEwY9PnKIiNrbRRdzCLY6THt8cy4nVdWuOANAI8UKN
kG8dUFp3X4W7tMr+nf7Ba+E7Uq3dvbIHXWbr4hPkNYmq5aIs+jMgf4z/uaGkoHkZojMj9PA6YfLv
Ilcl1ommt7hFYO34iMF8bN6nPdCa8wzmWyawRsdkyHlqkMvPleRdgFBbiohjbZU3QA2KBQj4f3Mk
UG1TqZVPRaN6nSXU28jJkVq5kMSExNDMN1vUkTxGJSmI7ddoTwXxmOzOLD1OZh2OMnQ6c9JJPhqT
3hokc6iseF72pRJfF6ZVWrUjrdSaGLmcjghXkozuuLApYmCrmgHq7JeVXzHImEbGaknGqSGoYPkk
IJmY7//ypV2nNlQci13BiHy90nKI84LopgZQ+Z+yRSZL7L62cH1GulRXLqrHlZlTwL5hIA3isUIR
OEcnw1f62fNEao54+YrtUPjA2zLlgYQmg1DsR0apLVDomw5OlAahWv7ba78F36HHNJbP7Vj0VwUN
qEpc4mdTcTqY8PhOGPEYLsQkFX6OQxCmJXuDdLDeLQ1L/M9dkF6TSpIgx2X9e1BsNX5RdrrQ5sVp
YgyLyaQ5PDMGrcVRrnfgAFdvIEm5j9s5nEFJ76V4o+C/9nKfd1PfcplnS4Qq5iBQoCDW55pCtx5N
hfXoGGSB2okcAtNQN7DaLpag9a/7OuO5LHu2q05cY+jJxN0WJJgJMV0N2ebXNPVlcBwWnSxakO/d
Vsg2V5qHnVkVAoUZyhhEmzhNCEm+/6noUMO8NyPD/95hmHKeA9C1d92ALx1S5d8cfwSj3pueh+hb
odBudit1cnP42rC3Tt/n/ZuCW1od0GYXxJUk9mOcwLUtgWn3BYNy2iV1o/RdHA7LgPAISI7cwLdo
4uuEQDi2n+So6jAAPn4xWZyuTV6cRPE0ouvUwqA8xuVNyai8YdndupSScaAosXDRGadiPxyipYEJ
UNf5ySLv9ed8X0OR3VVZVjkS8w75oeyjJBOwGr94mq0IIotplgzWLtDR9P0WfipxjnZ2bQO/HrX0
Cl0CIAx3fCvCeyU659y+/WUgjLZzwzsGY+EL8laD8pnjLtSlxCyyzOgDCEoW5rrgPqhPgUd2+Udj
rUImXJkNhyVPqVaADlELuuRsPtnGsvEM2pppSeRDyMbJHFNa8jwNdY9ikZ7Szm6Dr4GvQILxEvOp
pc2/ZFAGCLkzCCenjmnzI1RT4aPYZNnAcJB3I98+Q9nBdtKZTzSnaYdXNV6Se2BQzAQ/QcvOiSE8
dVyw6whe824kYqvefOHxZn+v3hWXhXIb3CNxI1lNN6Q/WrC6m/W1ptX2luqU8l7BKdnwfqmwMFcp
qh7Xv1N/a5P2et4rpYrNudORtHeJhoLnDcQgPLOkCLoW47dADLW+EpAcpeax7vECaXw5TBUB80zj
9rDNYeybJP3xV0yKqu9ndzmMVBVg9f7DxdB2cmoeJPfOLNHDgJy9SXWI9bxDQfZZ52kZAO0bwLRN
c1Spjf2byqEQp6tj85KkPFpvE9VoCkcRaL/tdf27m1/73lyxMlDa5KS9SxpG15YPL9auEdAOdcgz
2vkH1ahga8OPGJvn4WSxZazitYj7jzZ0pP63qww+MexSO/wr8qhvh8djbvRM+d0WielnYfC252Qr
3C9HBVOm9ul6QYVKbBNgdItqzRbofoAnKa4Lcp4vGl0ak421vVcWyn0RUdzKZp5v5P4paD4Zqvww
6CgeQwcvTnwl14WN5RuLp30q7y5sn1SmVKAprXcrXyt305nk1lz4cjF81HtDuQ3i7Oqn7/4ePN4b
zpbVa6vC/ywlU5O5Cj+NuKnMKycP5R6VH7KIcX2xUxN0yle4bW9yzLpew2cK7pvCcJEGOOi60Dgi
0yBVwDToUuWJn9ikFxk0uDmfXHU6D/6JBGmp0D69qDslc/nKwd8KDNfZtMOXbZrs22KgJ+b+yZ3z
4/wwzvBrGoxlFTDfPTcgXUj0vjQd1PJ+nPql1FJtpa68707jMJDh23JqWRP97c12LUkiOUmrEViK
7dPittlm3T/ghZhKNnc8Du+LQKlzLGRZ7rkdrIrXEHw73iOuhmmSm/pQi6jbXkrdnoFsc5hQozsH
T4ovAWrpndRKHsxyxoZupbMbmQGMykKcI1xl0ZZ7SMraCs48X+6u/nqvVabThA15jQOSJ0sS/zNp
tyY3OD5OgqXC86WYbsmOMdTKyDS/rGGngR1pOFBVyA4ISTBQnsGghuvWU4CBiXh18mwucBA2YORj
5AjMYqfa7cE3cIABdYsC4Dj7rXsXbEaIs2DzIcGeU6TceyIldpiQ9/GC2fltN0//x3t1oNQfrAGQ
gQJB/k/Uyz/EZ8/AgtmV+RlA5zM9+y/yyII24L6KqZjZesFnPSfwNz6aBGuYkd+r1XmDIUhGlF48
Vw9Ub5B7D3hTruATxRTIbg53zmU2qwnkwbvwycqMtHgCpLA+fyEXBre+XpuBtuWBLUn+POeSnFMg
kJcWL35h5QX7z0hYWtJQ4f4YeKtIE24dDJi/WqJrdupbsZOt/BKFBQTmcDQP8VZAtPrB4OUFV0lb
UX9WrxZK4/jv4ZrTESycE6pN27cjDgk4Ny/f/jIe3ODHYjzs9lqyTU91es0BbtRGamB7ORwx1kAX
t4QJXfsOf9yIRnBp1Lsd3m9qr5OAvRm+qRvaXZhSjAYLmPBVUoT92Ru1JMfGLfQz3/OO71uw9bJG
5rCNDaCMtvAnhQS0QcdN1mnnc22NMCo2r5LfKXp01kJnSj0PEB59yd65OsLD9ws5LalPMv1grHSz
Bman6gYPYRDB5HXl/0WZGI+jHvK7B8NzBmm4bTxK6I0xCdkX6AWasongsx68Y8OWVJxwh45bA5B4
CgAy1Ui3ykVeKXL+hc3AT8vVhSWsTKkFC6QTsuO0ilAaQqjjAWzUAMQM/4dZwANUbNtDmIjVaYVP
X9w4Rspl4InBfCw/3nOn31bKXmEZI+sQ4ANDJkIYOOmr3VC/Xg2P1tsH01pmvytelTaOhqu7mjEj
jN4cwg8RahBlcveGE+vXv9+Vbqb9CdCvqMZ+YpcWuYxN6uG2Lq6wrrDJZS78G/cUAfZ6SLijI3bg
D9XPOKoCcbAb9hScRPkw3Z7bBq28X28/3qJojobo18eQyber5zs+2SmGNmHp6wwlukquiKefa9EG
VCp8dfyypt8Q+P9kDkKjuwtgV2lpfR0arPsjQr8vwYhmFSVg7FS526U+MMhVQcnpBpw/SzVYcbAK
pkniEIOj6nqNW0VIlmkifMJySA2/rTkv7hE+++66gaAB4Vo7cdrAchlKLqs+ogcjJ+kikSiHy9BA
Bm60EQr6Kq6ZGfXuWTFweKKhiVpJoj0dndvZ01GmNHuEUB0+Wnc9NceLzi2tWMFthKlsRQylwyp9
vm+tV5iYiNJS/bUHtTiCk4+xHEJJYF8oxUfuKN4qVw7bTQXXogI1zlQ7Pk/DkFcUvvk8niQu9loU
5w9x2Dp5Esc/vE1Rnev9xpnJrJBmYHjNDA0+jFlBjgn5EcagGZudVAV9w9xsPtlSXLIjEg3mDzfq
xSINhcQTrVnDVENbw4m8NA9MglmgyWr9qXzCG2bBhv+9Gs+o0TScia56sH0y7OBN/kFOMmE8t3Lh
WczNDpTAiBHh2zHEzmuSNBHdw6xlgta6tmKiGZx5lWYQTlCT7EYI/CAGdMKj1IM8a1Vr4qnjP+Pj
dZczIiT0U/1FGbAOKHXGYaYXeIh5YtoyCyFilxmkj64N5dkjBFxxD8pdh9YEOc2uG6bgAOEUe2Rn
Y4p/VjRdWp2hCCGZjI8EaZPCjT0eJFtA6eYmI4ELrDckRZYpG67A3/rJCNzkjhU3DZP7l8zAlPBu
dTo3LXS4WAT9Yozty2n2E8Q2Qe7rNe9JUkRbLAbBRS3yoBa1ybD8fWr9EFZWKC2SKALIekHD5FQn
LOYfv1tc1q/BIHTWW9j1A5YEzNcDi7Xucq+C15he4zKtXM2yL61wvJ7ffF9goism9gNV77DxlYC2
nUhSgPbnTIfP6RnNouZK+/rr5a9ik4SgXmvbKq+7T0Nhpii2RliEr1nOZQyREn7Ojk948HO9YIsi
OwGKStf7q6DHj19bTBxBC3gvePgx7BhM4BsQr9sBv3Mlm/UyxzYLvPK8+B4QUarM8mHENmrovrCA
qVcUjZBEHEzVfKKZFhi9e5YDilv0FkjwhRTGl5SgaqsgcQxro9Mp2mhUiqj45RmgOnTO6sLFr/43
VZjVReDwr1YoSRCGkdk3oFhfN/8cywDPW1a15N1TMM2G110AEp+TK9G+I/QG6Felm4zdLnt3CVpq
tylw5S1zTg1TSCeBg71H2PrnqYWiEaJKUAUv8a4DgWtzEVp+CPdVqB6E3kyhUDFohrF4gRvqZM0B
Hj+VSHexa+ERPsQ0Q8GVl4reOJqXlXTcdaz/zh1zDR4ARR4FziE4jBaGe6fg6vv1Jy2BGErfJTTp
nptQOdaGC9LbfDkPQNb5ZxDOMtyaht5PQGQK2V15qh5VjK0eOaXHIG30RMk4EjC0xgNsoMJlqTJL
ZaoByJ3O8+VTg7dr4PwiKIQPId1bJndGIqKzUE83HYbYlG3fGF9PZqSlu+J1qLDMvM5SqcmCvg7t
0PnmzbEsJv+F2451BRE3kyr4gXLgcp52+Y9mbLOWOjMDrDwVRR8qmo7b1uq+iEIXGUXy220hKOal
rqfxzsaurNKM7RBo38mDhXeDgnWxtw7a9MxPs0Pb9fYe+C1ecZ8obaTCVeYDOwX4OgB3i+O+B419
YJngxkE/7dcMP6Mte5pbgAwiSN49e51ItIgVRq9mETRzpwiLtI5drR4qAqvcC7COk/mKwsBMz0OF
EsiIlEtWArI2T8tuSXi45VEERcHgBjx3JfFaRemQ1fOVg3nfNPyP3bIRMAhkdoCEMIVQHEg10wVD
Wv4lHBWFdQUyUgxzvcxjIleYJdZ4pCdjyRnuNsWoctja6Fm/Gasxi+3Jhlu+G0lsRgvQCBrCEvxs
shi67tnm+l3HNdV1zMj68oWGnypK7XDE2jX7mT6is4JTrdRjn6sW1lvBzcXpJYmAi1zULqFCkb0j
45LtFrReEzEUqaM4hOGmTqJ0Kr+aIrNtDNIEv0+m78jQmYMAOm/GOCb6K44Evcb2xaQOLk/YBTAI
QiJASuxyZ+tOuCCUeqPGO9FEL2d/+6tDqDCmKZW3KHqVz/a4OoMXBfRgL+VgVx4y86Nn+q9JBWcf
iQ3PM55RFIr9266ZeufZH2sMyqqHPZ4kw4V/+223we7FIdnp5H0KG7CiJnYYjQcDE6tKdvHx392x
8pY8JkUQl6s+567dGdcHMGjg1MIzhHVDbxb0YqDUT5qvCrO65SlbsJRqJojP2uqOcyO89rBr+LFP
ksLg/fNrP7VRhhJjiZRef2Ba3bKQtfpz1/oTzEE32kozK8JBZk7nZbIZNaK1kvGT6HxH7PAFJ3O6
XPKbvQG4FUVTLd2YhWHspnRWQVmNupDf7BKK90YI2db2sMLPwsCC8FdEplbr7hwDAOJFuEqqSnF/
CvSILQ8zzwNJFM2jYy/vA94+VItbpBkarESxt/utm6VB6TNuLih5bq2H1Wo4X1CHWc4pbOT5g8CV
gpjsso6iLbP34PyUPPmnzBtxgJGxzckkqgaicwUEF4eNuKhFIcwl/wTvkuCR7czqpRcPNf5baIM2
3buXMNzzR6Y6YTi7s0+j/SznP/cu9yk9VVhBabt0h0w9t6BAMeXC8iMoVweLyG91U5TKWQRjYP0U
dpmHAjq79DIbg07Bm40hpuJ/VMwMY2sixZZZoG2Zv5GYzOnYpPFROTX0WtYabFZAkhqGX83/1Epr
wrDYt/Of3gIAo8sN/C2GQb394ZmaLOxztJg+W4GvZ4zaStAUt9zuAAA3AYF9cIbm4BRjaErAti1e
rE3yiaPracscWYIlW6hghHtDlrS8lUJyaUSgNAi1C3aqydQ72ggimdPgGMcPx9OhwKMJ3tHGLNTI
S/niOX7fv8b+LXdmqDbSU/4ZQQ3FPOUUGMMYujBhChv9ZlUU7UIR8nlAoLMkQ/IgtFlxxBCWUQ+L
yF0/t8Ps5xp2cZhSIL/XvgAEfV7OaY9/KuVzblZbNduV0tDfxSREWJojLr+tNjZLIPGsvgSuJPZ3
1k4rQaSmzuzeBcxaIXm3YDMcQfEOwOYnJt/ZgK7M4rlx9sp1sNAW+PkiYAKpd9tNlAYFVkLLPVws
P4Eqt8UUtOsHvPsvZHCK0POPw/Cbgv6zjHalQRvYPqn2+aXIvBUa1hF3AetFNauU0CPsfwOthaA+
drXf1Xqwjl7iTr3arfCf8XTeSuWXQPnso7SN69Tl/FtQQIzbPhKSgTZd/2W5K3aWcCi6PLkQRZhO
JPCu4Qrj0sLsZMeeGQMgOVcRTNk173eBbjTukwc9dp4IcS5031Oy8WzIFPQ5FmKpr+4GZ3JziUDk
lIOpwJZo2ZKfHe3b6orDelT9Z6W9WxI4Rfc9QziWSVX6L7rxTYS5Ki7PSwhtkFks/2/NWa1nHboR
HeVmviNyF+yaOXo+JaHiBtwCGfWzV4SAU/ovkrJTKNNgTdhIo5SoEwfWm3KW39mZvTa3KOqzRIoL
JK1TyFVy4N6C2xQCmP/uI28kHzkRd9uaSnFrFFJtl/QmdVWJCZIUDWv7xSMrdCk/Kdi4jsQZakdS
DVheAVrGsJ6hT4NmZgy/CKLgpFhRV2qPPaEqTtRMj3Q5W1d4wQBt1XooI6wuy39naHREnZpfT8Qx
aZUjx8NtpudDHhlMFt7QOnJOPGyzZTnavaOflblIMWcr03ReS/UCFlFCZ4RuihJ5wngAACyiT/Je
WLyBiWDtWk8OYtnHqogRgWttMEUqkucFjFAf/W8bN0ZQEq4NUrYrxv9V89Pys0E2K+5bJoPyybPx
wDPlcy6btzysmes45jHYfdpfb1XsfaAxk/eFOpY61phmfJGy7C4me8K94C00t8TS7GIFX40pBvNH
Os7tWLakRUpdajp/Cekg8wiv96DZmkGeclsZG4oKLDCZ0FY4vf77Rd9IG9oqy2/G49fSEDV2nXql
u68fbddBuTgo7KnW/cTk5yYG90mn2tPZuxlzzHFJOUoQETXlAPqNiCC5vxADIVhLeXkDIhFpvqbg
z8Ze3yEv1oPzcKC+gkP25imDh5+jZyXLYFV6kOS/XegZKVe7GCsBrDIUpDMmsUM8Wsnm0/RjB1Am
FQv9WuwP9jDzSJu5CjqdQrqLLJFdBe33g+rxtGyWRR1cRQMpd/pG4+C7LYxjPYzOpowxFMoMFMTj
jfPP8GivxfhPn+c540gWHigYR3rEFgNAMynV1RKRkig95iw3BHBrhEgnvTSsbVZmbWRk/EugYPyX
A8qEEY3ZPKAgmU1Dw3LvwfzaYTGyDEmhbwcofGIEF8TSPERsZNnk0yVcwATak9hi64vIOpCGWc99
mPguj90HfNQiGWmOWwkKXuUvObkSIPspEqfLa60kIUkHPP7XeVW+Xs1EVHB4GvLH3xAPpb4xWzZg
XybNbXN8I4GSAHbwT25GpziZFr1VlHNkrI/8A9svvCpnahF7nzs8l80CMK5ufRE2NI6eLcPgTnVD
Z8f4KhpYRwfnmhPVZWxR1YH0tpXmfyKlhgS8Iok5ik1kJYPBwBoEis5T82aotU/vvvvIGUsP4qFv
xqW9hb0VQhqHLbmJjTKiKWe3DVVNkFzmo+Nay+F36HWF4ON1zYK560ljy51lqJfgZn6qMlfZFDdT
4wKTwTrFo7Nxf1E9gK5z06sJQbLzHd2w5B3BfHtlipnLHwZE/FRLH8rLZhvmkif+ytgbZQNLm6Xp
G5ABkdLM/CQ+mGSNyh1LbSnt3srATW/SiK9d2V8NYdsFsWQqWqUTxJR+1P5Ww8SsaXsNzUdW4N/5
9Nh6/bdbJk1+dTN8VKGbXTiykK3dpiiUo2sZuAPTaUyKRmC8SMPT627FWKKyKsYpjva7F5gK8D0V
t7JJd9wC1Arh3gd0LjBRcaSpMgfhH16jXCbeDi2/V9lBUdbElkrD6P8WPke2JTL+OgAFJNPHquW/
nUIFO7mCIYnfU1XxJDt4WOQrlSKj7eyyTIr6/XUwcdAeKD1ssb1tKAIIAyJfkmR2YIdlpPUKLr7h
IIcLk9M7lYFpRmyeRCZfbejRlPAf2FBUrvXnSdGPyLSSxUL6ZDI7hLQXuXPDLm6sX4Nx2nP0ir83
AZd9vJhF5zjslm06zC84yp+75LPZDC2j6s825p66u0S4Yqfj/iWGTcD9pdQcqLRSNUaY08nWmSWn
gY6yAKkXc4IQ0F6VKxI2NPRWSM/0f3UTQVZ8SkDewcZXlbLfEZr/O5zT5hCxfP4Y6ZILczMmvTGw
j1zLua5I2zs081SfKBBPxOjyP9J/+CIoEqvo90jSOhFZYxewVt/+Ub+Y7ZBKnb/+FbATjnh6Pf3z
rf79SNqpDpvwt+uog7W7d580m9aCZqEqA1i63qXYA7feYu9IsIqVSmiD4g17YDDZfg1071u6ottG
Moy0NeXcXWk1mTKBZcG18sC7F3yxnU2JYJQFERXDCC7cSgF7BA3CHkNOHaiaCVxFB62lxrQUlwI3
brWhJc5pVgEdC93Fs3p+lr8r4J1vKwyVHAdfQh8YqEsMjEYgH0yEAzxFjOCydhODs+3PmZsX2vZq
rOZ+wPquxrNrczJtfDn0Wn7ViRbzpOKTTnc4+9e9sDx3N30/Kpf9kR+rE+PzkdoaY53LqpBzew/W
N3lFh+u+feWc0b/bSfaiTole3/xtNzeVNlFq5ar6cntwdLczmxDjSyVWEMJM1PVG1Yu5pJZHdgeN
6piqbHkJ5pVfNHioUnRejvgK8IjieZgE1iW93SJMKo3kGRaOiQ4g0/SivKgLaouHJdDCXOrXw1Fk
+YGHip2tclYWi8LscaUmeSiwBao1HDvCUV+M39HixU0gswEyNgdEUtWB/ohXr2fdXhWxBOgp0qX0
ZtgrTycszf6drh+5UUCXDy1A/wxdIhxIBW4Syxgqkny26JUpoJiy5YmTzGsfBvkFbwODMhgT3zEp
bzJUNrAChfynC+2gZul8/YYPrKuMwNci9SJM+d+S4AcIjGjsrzoFACWZWZVymMTL+bv6HNxgAFuZ
Y5m0Qvvzs8yu+HQ3PEU8KnGCMpHrBkT1Ba0U2NiLDncgZnV033uFJj60gDH3NpFQ8EvxjzD30jVM
4+c8CVw1UY8eY+3TqAjekbeJWsWuxHd/oGr/eMGBFjuAgDedb+DjC1KZJa8m4s8AnCplw7dEeLcM
LT2i0Ta2rYD/t3e9G/rs3ruGHyJXKhWYLdNY5q7rIg2yv6ggWUf17Zs7KzQq4ZMUzM9rNpyFsIko
Ne5T0L7JNyaOOkzfrqv26eejp1rS+ETzyESDEyws4ynKztZnSQpmpRi7Vbi1pQ0IIAP4y3F57sYH
Sko/ghCiXtrNzreZUJeDAu955tBpytWDUWCmfothlLXJtaDBaOYYg408R0ZrPkULX2nKzyXshYkP
59jZASYblLxanibg9s+D2Zja8KaghcAZUl4NLwEvOhgYPXzKdaB+RDMjhL1ODxce45KutK1LjJ/q
lVMLqA8JR9h1nWLLIiVFHH+3DwVrUe0Uj6iJbLe7fR/wYkDZMhIyQ0cp2XSN2kTp5ksfCu0GFI+x
p7cz4gDo+3KZ3SgaO858QIt18nCwW7x2KelYORXLH1QD3geOm5qzl554AncHZv36uhG+qHnC4lam
guDaK0S9yqB8On+oiX/ptY2aLbeeWGs4jlRIK4AI9H8Xz3P20qw7etWzjgk83CVPJ+9CDFVHERBA
OX3X9Ezhx608FN40kSsPoPvtzie92SDXXgcj1QEnMdQegGEHv3qS1mO3eYMeNaIFC5IJ/YPs2OcE
/Q7ngjVixi+gFCCWFB8zwjNnkkx1kYwhZisZsv9ewDH1yYC8szhsBHU4oyQR6M2wf1FeiJJRfGHT
oJK9a+5GDWcXeQviIBvHbWhtcf7tk1nOzso2OCp+qNiYSlLrgnknloAwsk8h1y1EnAtFZzirjmSM
ppp6a1tN6BNtRG5B7FySdY6Bs6PiJTZ/VVpXO7GrXBk//sy+7ercoBT1iceuT1E3rgczfWFPp0Eh
JQqlkiCi83CdNH1yO7XswBLKplLAMzEvP0+5wLZEGyxmvodSh6/txpqwwv2DoklybwMiiWVPM2UB
8Gr2GdMWNnP1zil56Z+pOeoa8/UHLjmM+D4/EMNsBSQpnsnSY2hfM9hPT9xw/d+D67kvddaae1//
uC1ONLzBOrlTWAYW/Y+W7GpBApHEdnFm6jdCGJHA/pgjghmAs3q6Q8n3Lt+ug8pqln0z2syOMwhY
9D9IDVVKZJJ+rtz+yfbflIpbUMChGRh10DRzNFLqpoAOIGX4mjhV9VHTMAuvQUYJT44zd7qCu6pK
mG76RzGH8l/muzixLoiudgXkSsXMTT3VMQYkkm5rDMeHTRN716CrcqMFqaDaJL748ICrCy32Eir+
NWIdtTBi8JOYJodiNBHgyM6MNEw0pJvBUA2pE48iylrJ0B0Vp3FKVTEojOtB+ld7hbtLOPTIDtyW
pKH7r07M3J87jMawIhNVf+wt9DVN1G/iWqDxHZ6QypOdLcd5XpYcN7HJkA3blAu8Dw8fOBvu7px1
DaPKXl1erDwIIRw81/j8mxEBPcpiPhIOL6RdRIEnYApsCdv5b7CIqDH1Pli4ouQLcpnZ9eiohwTd
JBOWuFoUTgcAUQI28/bqjDYknkGvHVYPS+lnC7z8gNmPyDS3r3ZIgFyotYwir4BcfgSDopmEVp73
bNwV19T4d+Whgiqn/50IhQ7hbO2wqKalx6dDKl9OPUtN0luC/879MbRINyQpKmVjgmPZaoy1GUoH
CFbAKhawMKh8W/dwQgA2Lm6XJ4h5Q43APbu1V42WWo9zAJ28N780NotAKBpmaWf6PjL2kbo39ZIP
y/0yRQG8zUBvFvDv4vO2fc9eJ6hOlyCgdw1Hhw6ZdHDfhhPIDKBNC1PVxdu5JBOnbzcZHwZMLHuU
0FLnzFdP0L4LU77kOoqP5jtJy8Xhd/H2nbc/wBzcHsnWBIYiaMqaGIDnshMZqGqUwSMnmIhHyKyI
aGgnCT/4tPxDQzdT3ZiTcGJF2ZhgkhSQ28mR+GB3Tfkd+7VHcjyQgEJTy/6qC2cA2QrtPDDtvm8U
wlmd1BaWbpWBJfGb+/zcvQ5+KX6dYuQA+u/LeDooIF4QqsPvtHssyU3Gt6LmCa4yX4vLLDvXWDfl
Nz+g4wJ+EqDo8oKRccl7TU5IJ316JOkNyJbOPUrbwOinJZt0Br/tJU8+5HlWbGt4d1xyIiVW5Ztb
gwm6VvGwDfbveFPUQ8enyHuAU34SSc+nO84fisiXSAp/JzwTpeaiB//+1EROu7V970hl++A4M1AL
C/6AefWzvNMBGhWioVAPao4Ya/OPyP6bBPKr4gZbIx+tENH4QWyrLdhEVskcU1ufvYFVwYrAI0xx
rDa0Dk2fiBVnktIURRNWO/0W54qwPZLC1wvq6kI7iroGKxIMDASXI2Vsn/CueE8d2kV+D/HFVGVJ
rfE7A3tFH3E/vPXzoqK7gr/p5HQZ5zUbGV9D45/ISu5BPFvsHJjinDSFH7Xzf3Sb37z2MFEM/Bfc
kSO/CH2JsG1d/mc1BRS1YfAv0krw0osn8+uqgzOIfGnIUaT8TFcVXr7bl3U5caJ48iDJ/XJP+H5s
AQJMt8CMATQxadbrKq2E3VTdePMVcgv9vPmJiIQU8Rg5kYmZOxWD51iGxTePc6jGhUNHsrelWVnV
59wec1FENDjhRFzj8qXUeDMmLbyaJO1TJkJXm9l+kK0k+crdXnBfVijdpHYT6iPz52e+SWKSpgE5
Z1ZpWmRDeyev4CYDKmLcduguGn+i6o/5vpRuzlE451ydOt20t8reFMeuC8ZQe/CRreB1gqp/XtYm
g43A4bpl58j0Tyvat5q30H5edwkYI82DsEzuDVIPVZL9it8J7FGKY/aEqJ9zEL+ik6tNdnOHq/E3
VrDCtmt1h7EpekAwn85j0cASJy0sGqr+dNdQ93V1TvUNf5YPaoyhILsW4s/5HD6AMWhuafDT2C1t
K3MlquySZzQ0EnpSvgnCxb2AEdYrF8erA/qxMFSjmc0ziGimijvTnoB3qJNLtSlWR9Hshg38jrNa
DQ7d1cgRCGkPA/Sj/2chM301gtBqF2pzuhMakK77f+HrvZwpSvoWsVBC2RAIOe/DfXjEe8s8BhjW
51X5itPp6cdcsXMzNZuWILoUOZ2PqSBbe0QbQNPchn2PgIXxRvDoViDPa4vnSCgXF7ll05NfCMas
0TWrJbtAx8v+5A2ReR4sFGCnSLgdVdpK0V533cgGRYN/UdlPgStVPLBBEi27H54kZLkRDzxJYu/B
xaXaL/eoNooxdHLM/3Y1GBURuxV+RwjAHFBv7rdhmKrjlkceFQqmz3qYm8B9iPlOuPR/v12eDrN4
L9fom4VGEUM960Lh4bt6hkOhb8aVxkj+xAIK2Pe8lvJaOtqNySdPdged9rHb4mscZuvxlIM6KAVn
+Vf+e7qS/a5bexuo1ud8+EdWnkpy0txeopudmhE2qr0yDjqGfaC6iKC+9/SmMSEHJYfHL74bRBap
qAzTYw83UnkyW4OdH+qCOnKaQoqkYtzAPtD3UWNnj0UfqRtsJL9iynrNhwmXPzcPaicF0uhQfrYW
xlWH7UpUyDp8jlO0yk6K2yNt7BMWoxAjQdAV3MZ41vz8kLVsnm8jhtKYl+jgTSiv3GEJK7cp1nY/
YxStjDD9yFFnTdgAth/kmb+2ahQeX4paMxE4Q6M0C5QoNYvutK86k1NBos+jc1tf+FV46T0x+dq4
nLnxSP/96/qry7TOHtYxr+U+Z1m5+xk5PvDn7mElEPVppWpQYP6qeBZjbHLH3MZppbBMosE0m5Z4
APgvfDoz1beowNZ4tWtM4TBb7djQSq/64xhzyY+DauZXXSMGkW8KMqWfqxQsMgC2YosogB7Qt/J7
jZ8dJ3z4EMK+sBsl8n0o5VaAhtmAOc+8A0ZHt0GrdYRqBBTqlV/aPhgNBSwPTkgUM+Q+6DYc/8W7
dEstoV0svtPFAQBdaII80BZu6dVk0u3iE0U0i+JH1A3wbeaR6VRFazmmp4+5rnxfqwinCcFPksPt
Y0Iw0eGunkm1dK0yeH6tgZcPApIJLwfBcruDLUxa/HHpwO88GOFsTwhEM6dOX7LiSRvU7HWNNBN6
ejcej5AZE0qaywnta5WDLpqxhJZe3GiTfJCAUuvj4JX7++j0eFrP6Cho8ID+mBs6tqXyoJgiQ0sz
HX7V5USWjH6Ajx/6sO8cV4AUSHAx21jShBtHsz15Xwde0qcriydbtvN7qRyfzdz9fVdcp5iILtdJ
ejswfOfGacTQRdYf2Waqo7qfKsxrWcz/zLNXyQ3830Pv6YN25gYzvhN/Z2KViKzeAax+wU8PHvcf
l5pYLUbewIZvykdsP+G4Fofz+EFQW7StAXsf2ULBOY/vbEqh6n4IKg8UA6FhUvagPkVas8Xt3Zsm
bBYxA2wkkZR+5ECy9lqBE2ErtvtktMngpgm0r3l/bAc5Hal98aW2ws2I4Fq/UIS4aZ0jQRTOtuVz
m1aQ+dCFXLweX2Jkwgos/tKKaaMe7SFqga2iNZKc9+YYybvMbMzqmN8HF5GupNgbY6nX4oMkcQIw
9qKVTnaxSDe08eqh5LErPd4N+omLfMzL5k0NJsEnvdktoWvR+CS7HKDzHlAx61Ao07xP59K3j/v1
4jgSzk78n4Eq/Qn/gwDx/NzE/0thjKOoy6XHoPZha4jXd0zcJbwKm4q5hF7VQEfCBVy9DxJaURY4
z3iHpVi16+t6uPJBTNXiALCpMe6D3Clo5LpS9qL0CI8J2aPwdHQrMzlZsYnmS2ZB8oW0qoLGfw6Y
ahbjNXa2IkopePyq4juZxMS/mgP407vy9KjptUH7aSjNdra2oudv5ghN33M2wsGciq4KTvZGllIp
v5OYJnuCgS8iWPTLQ2a88H6zyeByWfRkTnwaH/MjiH4wjh4JnQDw3gQpoUsTJSpF0/InNGG9NKyM
8cIxpjjKUjMkqJIL3Fxi+JpLN5ic1lwZqYUm4uhM5xXQ+fJuyTatzAOfArVAqwqLKnU3IDPpH382
MkwR2NuYGd/ayeJORy/SuxAnDK26r3ljBNDUJ0rbiq01BBvYVI9yl1ILX6taxKHD6wb3k4ZhkvCm
yP5726QWDQjMv4p1i1hXpjlhVr96uVF66CEJgxZsIgebM1L90xBPGhCNaplyhzpHbs99ujUh4epw
T+j92FpI6pQ9rzrwvy5KDFYMQRex3w0oG5ziehHjW2vzzvOJRUFi1Sn4nz5eBtuBcyhu6sUWBXdE
ZrP9ckF7N7A34IMHEIXTjMl0E5iGs96AGGp3A84ohG4Fh/KiSt1Q1sDhTVo6My2yiL1AnxaFfmAq
k2rT/pHwk7E6daC2K3IyucUMcQxEM9P+2YcszZglEo+hLK8qs4bPvTYbYa+iB+d68GY7tzMDV0Jq
XHirNTx2q4qfLjUuA38vLmURmmOspzFm+7B+uy1TP++tdU1IDN0nypMfFexOfwYRAE2uweH+da13
VkTC5EX+0BYwKmOaqwZY14v2s16JQ8yise83JhbRJO+oXMMUsJhuYmoaaUWdDW0JQIpn8bNIOrLa
0G8UGEKV/XjpYyJH94LkekEcOg4CgyA47B4DqhDue1ZvulDLD5HXUvdcJsjnggGtI3DoY4oVC6D7
31s3KefplrVHDdo10NF3CB1jJdRTR1KO5H2ONpBAial+EcpErj0xJ34L8DU2zaEL/w9Dy0IcnrRE
RriAtIEsSG8zmsEB/dv7ketbQYbuF6UuZDj3wR7cXZZukSlqPfXn4rYfxkK63Ov/Bh6RAHLdNL1U
lqIlBWFJb014h3Ke2Qp9xdVXbjTKQRgbA1Ix03OhsHMa535OZgNWItwLHONmqEkFiax6Jvd5rSFQ
TAp8CE/Q//djx2J77Nsc1oCQTvPYpml2XTPX83fCm0nibYGkuPjEG/reCcz3BlgDEMRJlquA6/p4
03FSVphbL5OYtxjnyMb4MLWBIN+CZbFk9w97UPrNlzP/xuX/bAncai022eS8C8Cyl+TlzJ/8B+6b
WjnelkgzZanGKRYbOkKNyZweorPFJj8DwztL0FQKrr7Ua3Ov3sbZteClqDm3ZM7NDyfs+T9oP2X4
WO96QYnVHHha6ghnLDZawV5kppIX7Ihw9+d1lnir7ZGkC2cUbXQK4tiAcBHgDv5MNhmU+HZ665Yi
iPAnLJvAlHeR7twto4Wu9Ts7ngajBx5XlGGEE6njHxearIxuLXUIn6POvqA7yBLAb/zC2Av5V9Ej
cBO+wh0q2VfurvBAqWJ6pBnQpmPd5TJpY3sjDS4iXSiHcirAi/i3z4aC0FrGDrRYgPtNdS54hmcy
BZUf1a00Z4jM9jeMtN4kM2bcXEXGnQVZxE2YN4cb7pa3Oi2pfqoAeqk5E+vbSGNe1dVLpS/j7Un8
fGCEc6DAIFxt9QANKtxJn+DvlL7n3eWifb5HHA/a/iyDcvSpws2KpqOQs5hlr7l3R7BBd8Myp3fd
N9s81QAdAdrQoqwR5esQyxBugl+UHhToIBfY517aSvCkMkHK8Tmepkuzbu0+zu1mvdhQcfYzGbqm
3EmFYbr01TS3Z+oOcf0kg2aomMVzsy8gKN4mC8GnYOjPKOmgM9KIyBYJwRzzF1fXHx8X0ocyVEtR
ISkHw9hMyhq/bB3Wbn4FwayJMv0jfrCdtx4/DxfJooM0cPs8Kt0EAfW/WDGTgxJluZFtnt8Xgchx
0K8qAHLh8Ygai5c6bVYEsH6HX6pZvNGyIgGNVcL/7nHLq1YaGai6gacj4X6WrqUD0RYaopNBHqth
ZLjL0xjSiC7H3KD5v/tY9KbJvPw74pe2G8ANUa3fFmQK9km0CK3dJkowSOvggk5f7Ylh73mKgxEI
MRjh00TzDaM+JQDmNSXzjS7GeX+ibhe880prq+/185mFpvzEbaNB2DH4r96kBdwgcmxkl3YzuCIe
KfNlrKWFrbFe+AJGOPQLdQdcnfDAw/H6j+QweOPOEyoGlWgDtyJNVG2zvxi8DAwrjzfq6jOW3MJv
Hj3Mng2vEq7VEOu7bN2q5HTttUFbHE2l8V0tOjywW2GIAtogrqnIi33wkQGgdkyEc27B4wVnRQ9s
MNLwTd6V+q/YlzDzdtObfENaJMlwJQfCIuMwU143rSMYxGeBddGP8B2+v1LyUSGj1APovNNb9eWo
O6rq4GU2tAlECX+26ZED7fVPIZ1b/RCGevphLGYwUJuAURPe8+lc5ln0Au68B24rPTcDpKYJttxp
B2yq5m9bEEgbNUT9qo5pWOMwz7OVjmfja8ilwt1PsFx3sbxEJWxTBlQHE/ff+D3BmPFr2PQ5XAXB
/TEsRM6vzf/odbM3cxj2qy5JXkZH6KM/UWPE3yMLBFhKu3UotyDwn8BBE3zOeaCXUK2RDK4TtRTn
aGyTpKMiK8Q6cEDdNODlc+iYim3I3sOs+0/9hkrJFFgxvZLSoEGPypAcU/J0KEwdySXaP0+b/yBk
iJDZ0JGUfJ+Lb4151b7+bpo9iWVHar3QNbk19h5kBNVof04nbwaIU216I8pPhfw7cyzQT29rVAUh
Kcvi+3BM462d3FUS3wUuadYkMapRB1l2DD24cBWoPI0EvzMgGl4rgK21j+6Hm+Hkm4cV0qdx0Mdl
jy/jyAmwt25RmvELfo44eZusyf6I+jy/Nm/+UVQlxKzhMqa1M93yhL44TMtXXxDtJDOrOf8Bow9m
oz2FbNgcUlw4TQK75oT5xwjX49MwgWMI3SRGazW2b1oCmfmQbfFA/hrVKZnS9IpxE/vLb+zhUMJF
OIILGffKTjmzSTfmo6LduH8KzQMru+6d0WmMbylZYmr8XAwkf0Bd4+oBFMEQquU5/UoYntKJpzfM
7wwG7AefsqVDBFUbArNS/u/I5syjbsRoLC7wABkuuGuZtmS6bRKVpmSFEtfaDmASdmy/NQhl+uut
vJKMHuUs9XYPCnrvKIsU5nft51/HyfekKGaGoAxfMbYkmkqoOglvqjpDIYTw2Q3ZBGcJIK+LUE9w
QMncOaHFumfO0sSEqH//P5S+7RUwt7+OEBTJm+cxvZK4FMP5FGcCQ+z/DoOU2uks50/h3f7hBMiU
utiseww0zFidrZ7ItZjC5o8pnhzOiIRTcTgubHggcrsVJ7lpGjRxXht3wFJP3J0Av1Eh7Nc7oHtT
z7l25NJaNROqA3HQZ324cbz+athPbXSnoLLkbyWkTLMejI8gjgfceTJfS1QcjzW2FcS08ymo3IBs
ZzbE5o1JmtY0kQeyq0FvgfX5vYg/acfI0cQ3S8K+2hWrzfavG6vPielA0lPnGR0rTKQmJZzgAfI9
qs+BLK5XUGRXEd/RUM8q/rz60ikuht0ydqi7nwmB/S4fIuxzkniyWE4etWdfbQJW2ZwCbnw54P36
vcOZTfZIsiTh1hUHPguYkHf246jS8K83912PTFGZy1tnNUM08ysaFKnSk74BeB9lSHxKHZbGOLya
BBdnvTczBv/k5gk8AfjRoPDTDSFNSZHSPNKo6pE8c0GBFg5JEvImDXx/AmmfBXPcYiYM32T3iV/t
18ieKDFdoNe2rXp2QgKrd+xAZ95RmH07zrsZyAS5Qf60lK6hfKqRARvxWpt9LK0yCvxE+VkRfsRE
VbbUge1Q1RWcilNO9xen/mxg26hXWphLehvVKjIofQzI3fiaCLbmqOaDI2SCYx9JdR1YUhQGsS+T
eKm+YnMLkn6Sc6X22pn3G8hp+RTUpMEblJi+QRs3cv0ra8OIQ5Qphvp4RA6uVyunZ8KJfdjWfQTr
6FFaxvht/fFsNcf1MznjxiNzFhZbGVk/8NMKEbVQNk2oKUf3sqO5G5Vr74p+OXDJlT0M0jrSmuXu
yKcHlCQT5ItXV+7XPCyCTqP6jWau6rWHb4kMIqBaTvv4neEq9tDJ9taDAujshvaF21rPfn79e4yi
pxP2pmqQ8r97jriUUqD3KzdOVRYDwORpZ+6ujlaOv/ehWC9J9Ur5Ch7t2h/WWO47aIoiuXHtakJF
N/CLqVrBBAWUOm3bJ1mXZFxIBZr+hx3ZZojb7IMuXa9VzcZs4RlPjAhux2Zpl0Gr4FvTAHfmWZuc
EcsTceQBpG/nKSj6o3R5rQa4MHumLGC/R+AhUkh2ilaA7VU9i0HWvmArPBmZqOSBsikE/qSZsAt6
NaaCtCwMUTOo3lHhqmSbMuBEtZrk1iAQBujv9s/RowyttrzI6sQNt8jn538iybO3cH5Z0O+ggllJ
MFnp7XvyPDErPP5BDJwzG91VaMCM4ZQZiNQ7cGvIYGvg3G6+bGOmUH2Phai06Jb/dSMla6/zh8k0
pZR4q0xVFF9OAro4c6N5yto+LLS0nkgl6ZeI4H85rb2fgw6Rxc55iNPgtxOU2wMfW5bIPjZepx/b
tJhLIQP+7GiYEvJMm+aTGP+4f0E2zxDOhBKiJI8Am5qJLdW7yrK8AsK95Rqe+j/gJ08W7XC9C4i4
y0Udf8AdB0s4zIp0ggmsXWKH9ADTJHIosh10hYzXHK19TMByYyKv3WWh35Jbec6m/+beXcP4OrwG
DqllJU3oLcR4ZMTpgYzJS6lEnr6Hk9Hzx755sjqStIMSciI0cfiPYdhkfbfxb2QjzBwr253YDgEu
GdVZn0AYd/rNvRpZKyRTL/I2gYzEvEINM1Fv5exxj3t6FS9fs4peG1eA13m/mvpwmmO1Q0Xg3xMT
3fxGIPqDnSEJVDMedojvpJf2BBKSB0t8HvQqWCcCdVJ7KH5KlCc7aJYKkr4SE2UFrFLCabg5mEDH
T1lQ53l2WZysrX7qcHc3IZwtf7F8q01so0vdt2YOp9SfG324O2SZoF+NFsGeS6IR2fYa1xnj4fHC
B8ITc5D4dYUb0oaUY7ggItGUnYR0rjqsO48mBDdffubu7rA5manjHqfaRJS9OvWrLqiaJ/5ZZf5x
RxrZsp+Ari+WCnyrtm/oDBpGtYjpgeq/JXX5UzhaITFw7x/2W2L5Svhhxi0IRLVb7KKxWXulCCg3
CMvd4TqP/aV9PhcOmyUSWi5Z4rd1CXDPQNswx+uFttXEAFTZ0b+l6PpkywRA8wvnvalZYPk24qaA
wVpWIQs1oD1gfyaI6KhCcDR4EVAFPCrD4qzbhpaa3XgLTksaBMBBZGgxiFNmZXcHjESVcagfvxEl
+rqEkRHVNMHeCJtK5grI+KMsATtyK0nUBbVlpwaO2CIX75upsznItooWnA4IcXCzi0bJSJYXmAgY
wTZGCFDSSPATQy+WiP4A81uThAbS224gbpcKRBNDBmicqmMdOu3yPZr1ZmcfsAGMclLoMWaq4fha
GxYnBgajX2hermWZhBLAjRrBh5E1b2e+R92lELlhINkYqVBf8GWNu5tDsYP+bXmOQsvy9nQqcJTf
V9eAD9V/xSBwE50+rKL/zEVMJU69xGlt+Z5Y03NSjsP7Au0A3AbMmwM+A8KTxPsF9nhlxL6iA4zj
rGoiNE/kUxxuE8myBdL+Y5jZuvAPfhBRClhvk1uwU0U6M0xku5YqZbkkCEEU9q+fk3+wO8LlD8qE
M+TYravrFS/7XX7LDgJ8i1eIYz3B4MiDorGrQRqLk7LalNo/2oxIiE2Zqzvz3Je0T8hFmB4XvuBo
1WXPvB6QTWUQFpbOPcpTRukaTvoS0IzoUXpKTnyYSLl4KzhCqlI+sW6qqnsy2px+IGz+j+fOYFu/
au4WsGSv/2WVpyVSp3c4S1no9OAGegH8mreGXG4Pgz1gngbTgP/BP4VGd0LqLr6ibaUpk2xfW3Pp
As8Lgz9L82Kls0ghXRgRSPMfMi4GJ5wtFJJTM29IONqRBHPvQkpOaej74Anvvb8AdycQ+2oYisFv
Kg9QsHvp46czJnxKIu1FDjRnl7ERDB0vwKp8CfQscy+fRIcctpCC/hJoKQtQ/wN4SDqGkZy1DXwn
xur5NnbdR93jiDcuYOjVQ9fazC6C+KhH6vESgaRbLiC4P9gymaw0hJ9YBtItI0XhHw0Aw0Ukoisj
/Jaj1jfQ0fWq5tJb+Jj7r6AZ4r24SATdTxWLl6jXIt5tf/U9w/46o79yfGBmh/5RTTMgJzKuqCJf
n+jbveK2lfn1Vwcid7ux5+oRb7qnNq6qSY16kVVLwAYBqrxJbrmYPH4gB8WGR3EOCSJ8whf9Uc4e
9q+jXkEcKcj1xqmWCveJUdNU4Ks+tFhwyvm9wDvS3gqi+m5UQDjm2zI3OLiv4n1X4vkfcdDWjJe/
jTIfRqHg0BTpSaBKBp2DL2dt0Tm3CUjK1s8hizjV+RweafaWwScgbxy9YkZuwStNn6JjX08v9Zm9
nw4izbOjJi5cPk+7JUO0N0ULPcVV8phj/3I/iRlCAiiTgjQ8cX5M7+VInUvbaYqm8lFRZbmLPnwg
1gEfg2rtEq3aFGMLFd284MTMSv03ncDvD4YiEkayLrwltqx33hwrbWfIJu/l3RufqLDIWjbtD/pg
vYcVuc0/KXTb6g/WGrXyjqJRyNdcF0ygEIj+XdIJlsyWAqGXt10tjr1rx6DTcEtrBiGyT4TqjT6F
YrmFDfnSTkauK/QtTAUXiNBfO754a+dUB/npzp8rnlNO9fix49IeVZMDKGSh+f6Z1rI4czQ7GEmD
OM+HAW6AcrwgW0OeH/ASAmveIJYd0c3NKuXKdcSeHjEWlkLz1m46WQuV/O+zMyZ6tTXx6+S8MmsK
o66VcNuzQAFmIKNBx3e7DaTxGzZKxjZvgTO6R1IrUHiHAybvqsobpps9Y+8gfHZ1JFj3OOEXDxte
z/vOZoE6ZXKWoqYYJ7G1tFK5aJSMed5mglIX/foL80ArYf1DOg/360DCiI6dyzgTof9By670+/Jx
RIMqtE6b+8ry/Z8Aj3Q8bU0niOnD8nnrj/lxm39TtcGHepN76kodwd7WAFgs0scKFumwcmgMuBM2
Rs7LbYBVbKkbl2Sxd9Btwa2qiLYrewMAaiOyLk9Pd8uyrJtX6rFUz+9fjomu4Jey+K5BN80Pbh+y
zRvFyXyij82oTgwoe4W4WHv09Pe51/xaxv+hjPGD8MS7k46sV4uHqKj21YVwyv40w1/dA5e0Pg4A
3J7ohWRJXNbiSyBpjzKNhKHFhCagSd6uAcfPgMceSifW0hix9Y0HABUvBvOKS6fBkBjc8VSRIJSd
IrgqXPApqZ13by57nSQOuMPunlwhmq+zJP8JludrZUXrd2eXc5yak8xBErN3O8w18L6t0Bf8EtFi
7w3nOmTr+mchV+MYyZm68Al1iFWWXmjv4h1+nwM9hFjmO6nI1Z9hJSBIf2NK/pHpJHgHKL7h776+
/axqHDqUz0jioZUWZWkZ4mZrh4k0sAZfZBUWTpyaTM+yJj+1TT/eTzDM+1T6WCBaqqHgrvMWX3Wp
5C2RFOdk6YVvn12TDQMEsp2PPAV+DxEmQOk3jTvhGl7WPTIMxcgLEv/UqCSRnGqQ58i3ILzNbLY1
Lksjf54KQAUqflefLmA7TuLb9bJyqz1HY+C9FWZk8IaxGIanS5s6/xgQssj0bweklFlJ4Sns0N+g
nlEzImQTiGzhh5x4xq8i/T0xYRZ9M3D0FRXhwmVcgMgkILm40veWW1abanwcCIMSn4Kc4KWWIWg+
r8FrDvlUpFLHUvwn4VXBoZUPUQ6X5tvAdh8g0O39IP1HEHge0ozlcHykkzBr3cTZhppME5o3HzmG
c5ZXJ6tEkXpGXEFNDcxjwGvuj63d9XDSatxrGas2gx9aUzFCxsRqnTPrQnBppi0S1fN02lpnhpPl
6m7DEPqyBG4dAvcvJFkexhHJAn++BTaXS5DNsan2tI42jv9aQzp/vHzf3E1NmcTV6KIYBAgjkJtM
89ZibZj5i5eNB9pLe4lfIqtBmByL8PJuT3MIVqTjisrJA/pHD1gJjhrzj+6gx1PKLixguAfcKByv
QtKXW71LxC/3mRLjtWzgdu9+W6IwvTOHQNRQx8+EU1+mlDwja9+Cyf2Arj5hjaIIoifn169Hzlfm
BxIM3CP8D81PgvElMXBTFV67V9pghlRYVsW3jg8DN+cFhQS5IxUC/Az3WHOdDMThw+G5tteHsBTa
FSsUrfpaCb10tD1LLrAtWMTKcE1DoqoNlSRm0Z7ZJR4Buczl2Ss4Y0Xs6Vz++9H+Q0fDyVDSk95b
ZzvHYbQi1O+vtLdCSJhlsz91BSyZ3bPxxSUkRehpFkjXF4/sPESIVfSQnW4zC7tuGzbx4rr6r9jR
dnlQkcrEvOSPl/VIqSyOIQJKwxF5N+yotgUSwC1japqXn2foyWKmmVf5wSdMUlY9KLPQeWAfSsFJ
ii/KjCeUJ3ae02VAq0th9RPDIbePuIObr1dIDjormgt5+NgOhDuriKu8fB+v9fIBwVCn1VoIisAf
DJRqlBYMW9OJQMPhdvWl2/oSn9oVWekxLy/TirkOF/t7ldswtPsLjU4lkS/aPcpzGk/pbputiCeO
ZOnCehSPRt+9hrD0I6lNs8y1bm9orsGdUjddJfAqFVKiuED6RTO+k1rewcnbcy2aVQ004EfKRBdY
MPGYdx3Cs4Y0R5XVGwGsY1IR/2NZ36DvhvZSnIZNEeOzBLnz//z/Qsp+roX7fuFVqNkWKI76bTbD
nibDiemtO4InjFmA2PyDPRcorfvq3q2JJkcM7zgp5VEaSBadNgnMW4m1/zFj2dXSc9Ue4YpClYgq
giw6zNB00aX2DsB6nYe4gxVD2CI5kVDE/Na4tzpQ8ckHLrjJl/enPpn+AeFxheAY5uVtKvwguEly
eSMPUHi8YnNvoD1tEOTdLLSImfA8g9a8lngqzoUcLQzyBJKmSVGBctOHlpUHaIJjDkuNi/Z0Qdrw
2j5CMG82EREyt2UyxMa3LvQL3IG6Iu5oUa2zjLkqgkj8uUrddLtGZ0EdkS1e5+rHO7XBb2wwdk0z
wvmQH1/z8rnYwieltDb743AtIyDqYHNp028pYk15RXPqPE8CWphnO3xMUEaiWY644vX2ZAzBKN2L
rkzrPlcXt+Axto7Yf0Of0SA+IRSEIMloVyKkrnPnHQ61jNq/p9J/3jwKVpjJaViyz7fsqpbnFLtp
grzrg40b9V2VclE3tOqQiMgrD3cRtzeztt3ko9Z8y3ayod3xGPaCAKH1POImX4Kbn7gRuO/F3Wt+
UyhGoEV5d08P1K63IUXP4T/BXkruswTnthjYf3MLlqNvjzatywLPPIE3XhoZ13q4vpvJEMo+dxEU
/m39v8P2IxiyV3xr0p3dIMEtSsUQVw0BfJn+BxLvfFvjtJow1z17LfKwN9Xewx+Vq94t1/SEBhsb
jWvypbI+PhqZM4morgIRhGBFy/lnbZLMKjn3RrQjWQNMOkDdTVLWmpcVBZcVZ6VCNYaN3+XnhI2E
G8HycruBVBPl2EGV9POR8/9jYYoXNZku9ZvAd4w86IwNepqGUu90HkriWPBg7uqXajyLq6qygL4l
BfeKgcD6WVkI6yJY1BmVMCe6tnliSLfRtzsTvVXnaUVKeGWJ6rurIvzkJLXIfRLB1Z2p7Ca8858y
QNiRDLE6Wgy1AqxeSAkiE0J9czfA561CoOiQVan4ZD6lXW2AlAnyK+1onLrgrM/DkqLECca75UTF
xcXf5yOdz19b2H5CE+kdttADj63ZuJpvzythY+wiF6xKJijU9hbPKR2VkpKj52ABDHxYQWcBFCck
hzOfLSpm1Q8FoZKjAuk7Fhagv8K4TwJIHX+fniZgCmXCvnLCRrVvS8JT5Hb73VaSqYgbcYtBMF73
eeNOmlluXgR7+FDBff9Y0YN64moUCuybOHVg1o8DPIDCjbY1hjjn+pHeBxT/kzEr5QUn8XISbU4O
NdPaLkac9hHSteBF3DENDzWpzI+MzmGyXjfLIlgrEWsVOZgd2sWzErPteZi9vTrTLfLhHU9S+cPg
m/gTLxowZIO/26EPiIe0uYhx0waZlfz9Sks2NELQWS8IpmYLsq7fDq0jgCq6Rxl6Ii5A1Hm8aIaa
UjgKr/KteUWbCPcfEiOb3H+RC4Ryy67TDKN6KiSQuEAT6LDnXrg4gh8b7BF2zQ8E13+mQpsixis+
qUxydMUKm0Sho1h/GZgBWNBVwivPXqwYEyabhyodqatSj79CsWNNLZR2w3yqAwF+7ylQ9sB7kf3D
7qc6D2QcebwCucgrCSgMsUG6TQd2ThT0vSKGbwharRMRKXsBEVbyD0N4OmgdwmkK5IIdxGrf+JIm
oDtbS+T/DExVjBkdlk9/YXa0gcIDVQPlZiX7Tz+90zZeaMuL2wbtEXS3VnMn1tIuPpilAu1OaJHp
zErU7+T/929B0zTzpnj9T3dSz/a4XCFr9Ia+nGzhuifND7hljd4J84c8gpJPLys071o8be4vdejo
JDJpCni3qTHLFthIgDKnRw7Ubr/ubMqbq28qC7wN9BdkFxCG79LlOKw6B82xbCITgvZI6okUXG2k
72sPCzD3KtY5AXmsYWjXVaIxZT/pVMcF9aaITDXTfdFzuoGrclqcaBiEuBYtOOHHdj03sS3Vsq3a
sRhVR0+39vxACDwCt1Do3eYM60Ch4rx4eggJBuFH4rUKFumZ6TjtVPUr0LFZ7EFuUca7Qeex7nCi
yEHOGjNYelAdW7W+jfgo2JP6p5AEXK8Hrv2/7TIQd8qGFIxejf4OWAM0efBDCj1ZG0ZA+Q2tb6Uq
KJtVGW/GTITC5XewDr8wO98uxH1ljbhElLTv7StWHjbn0EvFUl9kR4BL0GrPiyXHIiuTbhgpk4Tf
OroT+MIvd0Je1noOt7FGr5Q71ummk1Cyl6sApGgyqxl1IIdenpYdeFa0+npAaV7nEVwGeRuaLkME
aO9QjkgL/b43gZ06vfcWBWuuNEpxA5jUcMpVrVbtyylR0Ool0sUvx3wZOUBIcaqa2tL5dZMixl8a
8udq12PL7pcx3N3Leuqp84VrpFU0ObYmyYMED6VpRQS/YGxGPks/ipDiFwh0H6WD9qSZ140AqkO4
U+faWWd0S8TG6NqX5xK2OBdPoDGG3C6NV5RmASBOpVLz6BNjIU+Co+MUtMrAvBM6cVyaEiexIHmp
Cr/q9oUOVMocQjBZNujDebH9V9FpCADRtNxXSacqTrIHQsBX/rMyAlHv5pZXtkjK3pigOTGPE31V
J9au9b+qHcURPV8lrUT1wvg0lUf+4oKSN6f9sJ87DKjarRawwqppWJ88WboWueEmt5QxAOFxi0a1
V7yoEeTLecdfNwP2y8JQQZWWvYg9K2GYGi3h8UqnpQVV/n7c+0MJ/v4UKg36Br9OmnB3BHN+76d8
VVDlKxfYKSyXt8Tl4fH8cxadkFqxKamtW6DERjh/tpT8S5FxqyKGm1fouJQrNzEsM8/BryUAtMJr
VhtVa9qYPVlQ3EIU/oKxBfqN58CnvzO6dtOT4/dClYgjhEj0eHnd+G2SPWZLp4xlEZQkIXoFiNt5
2Ch8hS69015dFVk3OtvZoVGQRtK8XGp4joHXPEgP9UdgnPaBzyRO7+6ADMiQ4VM0V1exJZnLeb7T
qaY0fCVxjFqfbFNj1NYzTAy5GObgRbyG7j93EI4UMAhOfAW4/bK2WmNMYE4o5jV5KElk5jK5/P+q
+CE2LRWQKg89L0xaBwNJlDo5nQoPxnytFkU/DeXS/a7zGv/BYm0Dhhd/r3gLxu9hquBjcGqHZVW+
0FrU+SDNYGl/CqgJ23ZPJ2RCC5ql/R6RmHu8fHt6SIFbCo5PPvhOckOjv0Q1KZHsEYZvyugjTXv1
4BdGrUn0GmaoJcCYFq6f0Xo4PX0G3f4QfrV22WmSs2s+EExEIYLDJVDJFmsxbfS0lRXc5FLqV6nO
rJqL/gKHtB2M0PIJowMBmHtEJHPGZjkekDbPZtH+WO1NUfLK1NM8xqJTHPyV9v7K/izwPzvwkqhB
ycpB5crRn8GJWWeime/7qje002sEfJZTZWwRvug6jK36iz83cFtTpC3cswDPllmnrGc8WvIvNgMI
z5//MWlW7XC1eKetJRB3xJwybq2uBSEpwWDeoQ0wCMBFg171ToVN2JBWiaXG1IFdjbpgdzPHykP7
0IIUmj3zZ7Z174ZAv6UJiL2sDnELnrQiolAYwrfwpc1PFjX7GiQqT2xnSN7+uB6+ThYJTy+Zsue1
FGV44lVVHYmoE8AIQaVmbvdZaBCEFJS9Y7g6VUNR4j1xOB5lx/koimFxsbwbsKP2wwc1Pr6IGSLn
owo1NLextVRJZf84tusvV+U+IgJKXGkxmcixiG0gnAfVCDCO3DRa8qdg4IHfMVRVcNV6hmBs3Zwq
bvdUDiN+dHJdSExPLhAt42SFLdVe4AlmHyPz1GwlxPG5O88FOXsQwHqbfH2+49DwVF2fRZaMse/V
sz1170Vkmpl+N5019/bvscv44pI+7zsKrPqYC81WJpPP2hOwW+5XX6+mCQW8T0gpp9e1Z7Os01hw
0jd8t2+dSB4FfSqMGBNBVT6EaWQOjCDPvVBE1uU8Sb7NfUMCEMXHfl9zkoKaLEKxEa9pjqr4qimQ
hCenKYwveiN+b+VQE+pEdU1FoLWMdI1cOUIGKYahU0Q2iJ6CIO45Go/145b5GcV5k49Q8xssn9/i
BTeL05ZFqPmf0pOfYJ85TXHJ4gaujMMPrzpPrni/AybONaPcJU0cFc2rNG/vKHojKjJOGwOx4IlZ
9feJFXUpPOnZKxbahcReK0ffNcF90/r+Gaf/XXnYRLCgn1nayXyaa0oFo6XlzfK76P2xcyqgxSZz
2OjA1Cw/Y3hDZzM+FLfXqMZieUGPoKA/NS3nCFqmamYGrlbV7howfw879lNiR2+WEk4H7okEL8Om
XtdxRQpOFeMsImtCsxoavbXtN+vsMDVlE1zeKX/96NHlSscjkELbWrNRaTaTvPvJ8n63FTcprwAZ
MYNhBQo6BrOw+hZgfJfgAmSkbvJWUaghsJc/gbwrRKsJgkC7OhvUrL9+jl2qKKxsBJjHJecgmF2Y
n+xN1AsXQgSy+IuwEXpaSjlBPxZD0v/Fn+/pyPmgOaDdj7gnuGkGDykldUofNiR2ASEnviZy0zW6
ZFUsj/uEVQkBLSfRO8NflLxZ+dHki4CuF/L3Gw0/UIjPaTkTpl0WNWK0PlUe4zCHl6aV6Prh1wG2
1JvjWEOuZJi5kTpeYI1y1Gekd7SjBj04P/t1KWIvoyBIZ3veVNtPH2ubAJyqEyYAUNmrqJVhWx9H
o2/RAxAl0GqxvcLdjbaVjrNG3NZaxDcs10ZM58t9YhPCCXfqen+gb+YdL+fXO3DYU0Qn/Hrj5n49
ZxaaiYwvuMl00IcFq4CvmHpYxxWNiCvPqNMlR5P7+Zbv0MpZPIeJMlqyNYkNbnAjgp0TSyaky2eN
pQzUwawz1GiW5zbHqj9EKTTVjIe6yzUndLapCw0zBAhTdZbcdM5d+B752hrqQpb+rdMFUUVKiKSg
t3M9TCqSoES5wY8bj1mBaKdm2+XA3zA4DgPffKR/lJ2zwhI/Bxchj3ULxYcfbwDs8B5wnfCLu4M5
w1iCOmAEoEYi7EuAvDXw2/G0RSYJoS+PdPHOxJ8gowjGqQ40dRQqP4JcYTqa0ST2hQC7XWnpHe6V
hUWwoh0zkGECRzt8GOP0OJ8KFdFJllzhWVLCDmZIBYNpCIpDFHQy+DEy0iZ2g1ZPgXFRCHmeZlE1
DzlsyRfceKtGNwvH81q4NVNnhy6sieUriT3+LPJlydMCNoBvAGgzM8wa+7Ga9+4OMishf0sGSPjb
TvpcVweiEeeIvPnnWRbbCzcoywN+8PX6eT/5JSLCTifA6PiTlcrGI7WxVg0QMCxrZuUnWNDk+0Tp
w4RL4hMNXKBQlDMkQ6U36Bn3OGlqdQkKJDOSJ0kSpGLfJrMfbbKcrNGSgVY67J7llLKEwiFTSb2o
LKNYVyhrXUCiw5E4L4sv1BefDCGbeGkDmWjzn5SkV1QDG/eHawdFui6P664CQwDRlHmyvdzo1jZq
xssSFYg3zwUCOl/3SYN8kPMKE+a08oyrEmAAsjJHiOAaIfgtAu5YGjoILJK3oklVkfNpTuiKCdS4
7M2rOcH97Y4PWgPns/d+AT8QULfHyG0ONrYopbOBLkpXOMqWQ9NV/Q+v3dzMYqgUaRtob453FKdE
1uq+M0L0jIL8cQClNfGw/TXQBwSq4wJ8XgjNGnQ15/5urBPqEMzDFoJd5syVbJd5ufqavO8jSXaw
kS4klVoS8G5ffflNxW2iWh/CwJ+M87EIX70WZGgH5BDfRikAb17+ehyWw3F9N+7Jv1C6rt5GVnWu
P7WbOJ7cAXDQZnuBpPoB7ybxY/3kwMUy/nYjGW0M52fgkwY2nzREL2nRsuMCPkC9JVHjM2BgoDtR
57+YkXg20pUAGX/A+knsn4iqG87cNnCaM0CY366a7bDhhrY2ONRdK0YWX5arRgK7hW5pskW11fjO
+w2NUsisnfREbILL1UBtTtzs0VWe58o1HFdhCeJ3iLK4Pe1d/wa/uCbqXB7l32FFP55kqcmahAMN
MJoxSNZ3QINMEetR+NH6k/XOqNLf+FT69oneQgShA4KTvHi9DKD+gxdiPWRLRStgCq99+6U6nDPF
MUoLtdMwhtQjPTEpYuXNgBxb34pd9L2iH/687G27kH5MaCRErjU0Ew3hYvCFYxUUvdPvrCYJYc4y
cz61+Sz5rMKX9JEa/9KJx1UTy3uOz2Ejm2YQglNE9DfWJtlv2Sy5JCLUSA++reEgm0d7jM7Ex9GC
GzIszgQdBwo3bKCFsG3noasJrj+UZSnNZd9bUaMCzk1ZUTZU2blzM9R6PoyGsVmKj905/9Hj7Nu/
6NLQ/xs5QSnh2E7sPTX1JcvM1n6y4vVlb/1ABh9amaVMfQNEoHAMI4NRbhX00IH0cSlNachevko7
5Xgqdo9CPW/BNBmeXIEewlcWLa1wXJutehZwHZhwpBuOLow+QK5Uwuq2MsorJlCuHKxVxpPLvF/H
41y2v8HId2zPqWmKstoL+zSdL+G6JCcAofqJYeLLgjYtTcWU80zn/04KWp25o60nghCEakADQdTr
L+RYuZ1TFy+7JFACwPA98nZBjRqTR2o1A5G5VLMIysnHLXI64t1fRMyGWRvVjPuHoRet3vDTvFhi
mZ8X/aCa1yWO7LFfohF1TS5iP66/hOqw7XTxNsRdZuZ1xRLAXxV5xYG4vDByFDnNa7NNRg7XbLkY
rbx+Fsh6Uas2cePj1dcqxqmPvbY4R3PuqE2b+Wc+Qp/+GiAdpk8Oyv3if7pDPnTchASPpEVFRyQI
sc/cYLNyzqi7ol3xKk07vFTPcjQyDmfoP9OmJhMxyzzk9SQEqC7akMQbfCYJ/JpGtx2OsRSQV/ws
6MdAIsxLyJ8YzCOGPv30it96abVtjuMD3c5WqSr1NXxt4oTjjV4RSiyNXSEQDdFIalEwDiOCEnDf
NTyRgQujk7vjSVs8QZWa4mR0vAqMs/ffA47iPp7opOXkd1FnDNXN7XVtAGl6QrClxahcxr762BVq
eKXGodhLp+hzsCoIZi1nKAY5zqmKZBRqDQK6+1k08+EHImIPygw4lRRNlVakWNLq7nrMN0R+TgOc
7+0+wmgiJ3OHcjDWi+T2t1tJh4yr/AkwlsCqackcbW6Cl5UMBEJnL0KXYMLpzfKZy6+/mjCkqV4p
ZcGD059ezY0mbcSPbTmsMpnsXk2SCiblCKxEOlIWFQUEwB3+QwrEhhyxPllWlTS8mHIbPlEybXh/
AJ1tAT0Q+/JDhj2rO0LI2Rn1NA7/BAJKcpMxY/NGHHiVj/sueoWgkiNws08u4VwnudcsHgEYFEzf
H7w70AIAn+sdm9BFUCL17p+A+pVfWn1/qP90Py4KAdIRhm8chZgnqLsiN/Gtfat6OxWvH926gaZr
bAwssBEMVSbZCZMBZD6YQbc2GYJNmGKEk2OynTyheCdRGqHJ4kUk8UV0/ad/eH+rjzGObZNZ3IxJ
Sg03TavE0yBXEkA/hllBZzewGVqfSdKQLFZVBUcgzrF1XioMVti9XTaanjWkBg327Ebdc1CTlg2r
mNTkDTTdL20+6y8uP2HqoIMmBbGeiat1Pxt+9U29IawH6ABSOKiuskUXdArVyy966P1ocPF6eR4G
f7bF/04QgPUBm+w+SOWaKP5j0kvuiKpn3HnPoLELB7a73Qs2YadoBJlWSIm1UyexE2hs9c6+wUre
RgS/FSzfpqtudL0IHeGq+s1v6Hn1HdckBOTQs/OCBKYE2D/DWzpnl/H2V0qF2d7UWjwb410AMHlA
ioFARNb2ZnmZWRQ4LoSh6Cc5NXuwe5dkc/iLkSytXJXAaeTjv6appYfOGqSEPo0BZqT1x5e1OC8V
8IVg9mWWPP8ALI5w/R1DJXDO5LBdUCz7u4QjLbt63kOCAGsF6SySCBXhcJoqoo0L4K8sb+GEZ6PA
PKUt6Ooc50VuwGv3s7EafeN9+vwe27QOEC67YyEuTYh3VWj7sx+1+wyN9LGpDlLfLxWfL13cPw3f
0c613w298ua9MygWa7F57sp4Ey1FV1dt7C+lH/t0IpVK+l/Q4QWfU20Ihu2SNGldjJhYU4ifk+cW
FLmLhmmSOB0B7q8H8waDoXHrQFEFhwysQX3whz4fZv/93lLUdqEzkOxzNRTkQbw7C3bNuO1toBTZ
EKQWb44tAByggXbhjRqATGVau0izqjG+B4z6I2ghj0XZ7I2IJv+/VqHM0ESN1jTdQIEv3C3f3AgA
0SenE6nD+CxZMO9/7JE1El6Ve7vNRFzLtphMM0WkgMmNfLfnscCdc/DyKwZE4y1ULwd1NMcIy0E4
3KI95cNKdIgsR59tTJqxEc84bzxf7l+RcO6sACkF5UkPBo0ZMS3h/vKK1RZ+pJjSumfRxUWfY5Vl
uIDTVwWrjfjCDqjqv8ZYJ4a2KwRNZsz1LoUVzLKYBI3bB3BI4qDYZiwnnLzM0yNVeScGyxK8GLjj
ucc0kn6vixJciKlKRdIxrUNgeAZpWcZoVxAOJsKigOZffz+W+wywTljfyQpoI85w/aB1aQjNARdP
Zu7McpU/P5W9Xe8mvJPEgh/YB4zg2tl84CRVGIl5NuTQ0vG4AWWuCii4+ruSKlyzrp6z9Ch+uMXy
JycwUvwY3ImMUeke3rGiSVXkOD1Uaaxo6lAw3ACbskKwpAgM66hPyAC5iSm79Tl+jmoDr3DWe8zw
iVjNQrgl3WcEMr8Ih1p+/421tr+Ikh1/rGcgrkH7xkFIyYcI92Luge5e74YBCAVOaqNbvl/gRMfk
74bSdQXzSGapZB7EYIVs/5uMRteVSfsK4gl0z+pgbxAjXnwvsNMYunMnCSKW5M96tJmudB82Vuez
aL+zKEa70nWX2ONds+VxQXOvwj6UjSEkPP3qAUudqGJF/8ynUTdDGT6GxulmgmEeeCPSKz/dXoap
FQL4qP17WX7wv/jhJVDlQmFDOdLi67Ia8NOFtF0KDwQbd5uJ/a2sJtghx3IbBGdHZ9nIeRPLlcKC
WsDFH6dRPld3Kt+XtqiBSf0DMPsHruEPMZnwXYHpNmNsk5dvdnb+vNGW/xWOsN+VL/bvSW1Ztl9y
fjYmZe3W0cd6FY6VM6hhn2BLEnfMttzLOajrMlFYS6e7KFucl5FWX12dfE4fb7MK1fxZ2RJnfA/K
1hvNeejh2CL8s6wuyGT2+T0zIai8t7/5ImDWsxwHARiOYjvvZNQ1I5lIFz7ynRyLPs5I7oOWHUEb
HmqOJDN1SagNu4breUyr1ftZwH4RoaK/W+yhvBBEBkYa5D4FClKEgjFg8RrjlwaJj/Mz8O8zXo5N
0mzKtkVps2zQohRDDof93WT6OgPAHZbw5XzSR+z2gpHWYijd12aHF44EYrMP7BhnhKE8gqu8F/eB
SUksd77X189Bxfguby98yPnQMzh5Qul90xrieXkl1iq0lmvqg3+LgRqUKUgrZak79SQfgPOs6nmK
gcS5uR9hlWyEtE4EnjQqLCTUChLd3Kj84IVdjsJqA4FarryvXBOg0nmRrPYun3LXHbVUbu2Hn931
ssW+EBneeBe8n2Up66G0sD9bxPneFxdaXaAjPXwLYg1gExXvquQgGK+dsP2r7/ERHHQgYkzePv7E
qVkx2TzLoKcJIbyug62XAcOmWaQ/GRwBZxIdBgAPZYudzD5FiC++dbBlbA35HiotoRPGkY5b0CA5
g4XHbIbFLvMAGAWYEK5KM2J9W+7yoURJtmNWMO9M1Fk5CaCQbhnJOV3xciC7FfQGRJi+W7Oi0xbr
9CenY2B41enDmlMyDfOEz1dlOQIpA+bLodvLico64XdfxiUak6QSO7kr5CbupTHP/QA0QiYVVnN/
edU2o1Zqtlw/xkKGlXMOCxfVVepncTFFDqvcgN+eM7aJ+5PUxCdogtDNmOHsCflChPU6jf08pgZg
mHwpokOPtJnQfMGxbjpdvg+2zA2bhfiHh3HzpAqlm0boJkIp8Ze8PTo5+teKQh6pRGCVBuXg8tap
9w+vsYyv62Ol4CvYXWtoJeIdDO28dgAeEwkONs5hYb1DIF5Z+wytOcNTUeYo9/YzDNUDi/vwnKbO
pQNXsHrvVu9l1AL/Nt805PssWqsTD1Zlf7TYpandt7cY9ZFZdUSdS++Flwj1JrWaqVJhUCAVDujF
AIsR7yN8WF39AwQnwv9NienikbtG0cSblVuv6e2F5w0oR/UC2fw6cqoXE+dsLuCUnhWX0XF4w6IC
A24b66KxTCoaUIel8MEkfk9b5isyK3KbQmW4vmPhTAEuR48VVJ5XQczewRHg47tC4mAK7AeV0399
I1AZYb8OOkGnaqdOnie51SX94XDEElzATiCvgsuJfOTkmk55wIYQTTMNnEPJ2tC++Gqr3tJOKzin
rArGBB3Vyln8KKUIpkZEYt6qvnxGxcfS44vaMMO+0SendFedeNbRELsMtCUC4Z+y7neqiVbZXPZr
fzgbvqtmY2vLeXlBiYQILx2VTX8uVOFjsVUV9jL2xRiFLpSaJeX2dkZpFHaoRKPegLWwl7AkiV0k
Y2KbU9if+JcPLh5akF9CmuZMpDR6+MJeJHrMDFVSwirSu8zbCGJQRYCLLcRGSlSZJyx2vTy7ps6X
8isfvefVmcP/LVsD0mJBqHE05L5JJvQFvoOC6GPizHB1jyjw75bf8RCMZj4fLyWCfwtR6FtAgsyr
T7SeUh3nWYW0Y9MIlWhdnAIw7jBtkbBeWfKgMZ1XKKWMLJlJBxjUWT7bUtJIGdL5TAmJnL6ZRyZ6
ijOE+cQnyHb6nzq+nT/yB0wb4HJzZYn9MBVCVA3i4+fOKredsmPdmhXW1Q6w+MuTFV392+kKloV5
h5L8JNTCYih4YNFCGNi9jQ0GpUj708uXbCTp4oPjOL0VwYLY+NByBhmoGbqO8FjlG0ruBaojHC/x
zmlp6q+dQ0K6i0KTcSnOELSELfPR4vtBbylY7+YSV+aRAgcseOL2o4WH2+5vhRxSTwpVqIqtivIa
JwoRHu3IHF/OzSfAm9CPRD+NXgUtBDEP3XSXuiJMIMFWkkWOXB4+/01oBZLUVznT7CPwgFGUm+wW
GIC2L7SKWe80pQyDMLpRmRm6SonzAS9QtJ8mBBS0t/FAb5dLXMp3d3sRKHWaZJRvN/rasrvdEa+q
CW15Kc/lywmelggutryAx1M0Wm82XQ/JYDt5MjuCGj22GbyFWjLrFprkk1X7tbBFoEoknoKoBPim
YrgXz7+J5/3o3wY/c+b4+ba4z5Vir0jsTGK0Lm+gWgFNY68g4+nvQ049xkCUHx/wz7mB2FjIYDlK
g2+99pesLXpvoCFxefPnRZkjyWVGczoYalwlJPeOFfIsPpNa7OdQ0HLZOn2Zh04st1L+7e+VRxH5
TIJO/0EFnFpsBdItKQtMRefpwO29DKgkC9RIdz2O/YrytxUmA47BOqSO+YVc59/NXy1nO/V2DjQb
B+x92oT5f6do9DE9WjngNUjHzlSuTn2Nn3APbQMtdrOnRN+uJjCUrDl5dDG7GTJ8VwG5itcEwzSX
VqzGW2eV6kMCikdLmZ4Nfaj+mSt48HYkWaBzs9KqFc5sWljizTPI3jnlhM+N4GV3uV2PhS15pi7J
9v/e+HxStI2KjktGOU92X1a4UhK0VoTpnerRX6oEm9SuL1fE5YmpX0GZihv/NSRrv1xCkzbXGaSf
mB5DZcYc6DtQ7XiYJnVIbKRY/dDF5swd1XwSLYhlzp+cp98jETa/Neqz9FqBjK8e1CHmP4xengG6
ByZjkeAYXuZxFYTJzHX3SY+CzFnj98ouFb4BtLaox5+F23ZO9UyHj3/R90Au6Bcfyd9zBINFPVTy
uaO9FkpguZgA/js/rKrcCPQOiTW+wTP+9Pe3o6w4euOj6/fcC4r3qB0Wwxy10MWYtZSMY+GOMGI3
a3Ui7I3X52T21NF9J99zd4z0yP85GzfsAQO7GbYyvPzfc9kU/fN+kZmgRy+2M1i5JqqE3V8dP//p
OgXF+5snvoSdaCxEdJddO7V0zHCw5kq/JaoIGR0XUcdmf5kghDTTIq6LZleX25KsZfVVfNrp7FHL
2SQ3dU7rM2zr6FKlKjwvtHFSzvOfBkrqhQ3dn8Xf9QTvKQaRfJOm1uvCrROQg89EGBOeMWSJCbW2
GFUpSOH3dcT89XuD+GnTVvgyqIRyz1dgQBYz5RJWPuyhRVurAlsMX+Gip7TArkhBoXYD1nvKpucU
DOT52K9uIIgk244S1IeEoMuaDJxy4KIKbRpbr3scwwUNCCDR1yryE1Eh+3ZCVVO5yFppGAeclUP0
ieJ9bao4VSJ1a2m6vHcev5vGEnvb9mkg9ZbUTewBLjpxqOLqIv83p1xNF/zt2WAqol7OClNTwlgU
x8ppBKM9aU5jgyqnuLI4VyR/iws0QUz0/+Dbr+iqyXcKkYlspeF1wa3XV9segmuX3z0DT7Rz2ipG
CsH/sui1mIsX/G1l2zs9do0YX7y9fn/q6z3d8+pXzcSP6wj/k8Ew4lcF+JHBWv52olwK59bmIgdd
bKBX1MnzgLPPFgrSXnJHVGZ7QSXFBteYHlHhqXyj5twUwhy5C0lKkC/4XNCC3E+P39IPmFuCBBTo
G2evOJ6Rjg/cpeJuaEOr5bGoifZhop2/BDxPjrf293iFEnpA1+dCRWJjp+lBFsZqNZWZkXKlEaGl
sBE12W+ZC38VnrPtA1E2DUPvSNXVaa8pbBbizPZWDhYZSoTHGivAdoeutljEBPCVC4oWexL2y2vj
kyRNilMnML0SuJZkxCgTN/2aO3orF3lUxcQcb4TcVrtNZbO4jF/mJzMdkyczYPIwxfdWPB6HGpzb
28QSgTPKE/gsp+KMyrtEDzqfvEBaiDQFdvZMRf+aItLosyz8Snd/kVIfBjv+pu140MLmo1/Qd6pQ
GqElREVnalE3p13Wtxcj/PD49ANF6/FNVbBPzPzLrOhzBTDOqgLh6bBnGmhwRx5E1yx3CCGhKhoa
WWvqM3nmXf+/9IAIp4JP6f4cBH0i16l0avIG8gNv5wDmwT425XtYyt6jFDrGwbsD8PdHr6lzFVrB
TFNp/OahjEAJ89SKdSVrmK9PUVF1BaXevD/A7RF7ed7tqQKpIfeWeooX3DtN6rtB3UfIBC5MX9sD
1vG3fPd3yti6Yqg827vArPpQ9PQCk1/R9SLEM3gq8jfOxLGrZxLoc+AjjNgEDFEIL32F0ur7vCes
qi8HwWS4lNSBwmp/NOICNv16f/qOTnl+KilapHOY0k8F6sYd8VVkwRlfi+QoSNXsJDy2PS2tDAY2
aR8ScgrfqQWfa8r3YFyVY8RE9lH6myUxlH4AVqekKl2nbldA9yNg8N/qlkkZHfeM6Mczqyv1vNHx
y3QrdmVMmZSyR5mFjQB+I/vUyor4qg/9jZD2Ir6sxEIRoQasYL3cxmKOfco3UMKVEI7utEsnf+lX
ptcT6EQY/JTq6kaTWA2W558jvU6+gMidcpMIumsIe6mBFy3zgfFTiRei4ClP0SEZC8Ws5NHVYF/5
UT1lku9iOt4td0MbOTgWx/2Npb4I7++uZSu5sD3oOcCSGezlGvj9YimDchMprPxBzgIvJ9qHGZsB
H8Xb7i9idh4M7M2bcwfkY2UyIPQbL+SvYFdyrfgZev5QKE/jCxJTlwYbJuLXiMmjjxs9mxG3QlqM
IZeb8W5dmjNdx4+JvDO4n1VOnbxwXJV4zT1Ubm4KJbUuLC0N0wOwBsH546t3eO8Ej+Byx3FF3b4w
wfEfaZtoLdZZypKjrSr8tIhmVegOkvWodXUL7iInZkkmhXjTQrMQId31n6acgEXlaG3/iXBJD6zN
IOVxAaS23bRr6ZzRT6Q0B1KN2DIqg5iiPuWfulaBlMNnTCKEDLOhT2sM6ZaRZMtc2tt6nPZgmDbo
+GVZ2cQ4u5nb+wxSmrA9Rfv5p8N0H676TWwWVEsQ0Fa5M5nnygPZuoWbz3nwSum45SqiX+NSdEN3
08RwyU99bpqc5rhj4N+uq3p2DKvNGTIfv5KlH2Vx2rWuP4P4X+mLWSO1A45lGlaAFFZGRkEGG13S
XiHTHdtwooqF7v21gmBd2KEMUT664/EV/uEHs13kLPj+SiwEeYzmgTF4tX1+w+WSEw3welo6LVLA
rnspIYaMryRA0rrL7UI6/fKoPJS3+mPd7HO6Io07ktQNhgdufsvda4F2B774jzfAksQCrpIlaqse
h6IVJ1S+JTWx05cpQXsWH+1z2vvKI18Y8A6jWP6+85VSljZagr0xQbPK11hqFCJGhf1euxQOsJJY
E9RJE72YOyBPaVYTJVHAX7Eb3ZELfHtkXRes0n+vfJd6t95odFE1w9jFYyYHywQHnVo+luTr43sU
IODUZFmr9H2n1oL3XXjxqcnzguQyH6j4nAm3NcHfK1H5n97udQNp9nPOSINs5QZlmVwNf0r796Jd
c1Yaq461kMmX3TRg0GyOVGzm4bT36s0I24DNPTPVusS7LyTYKVpn+gcvuJnMzsQs22V6dQzTyN9p
DjmQC46zELofQtOP8Y6kE/hfDV2FbA+c6fzp+AbAz2alO+4cA2rNgQV1fBjNI8+tkFkfN+FqLSnX
4+lcN8+FUMDE67RDDeHau/U1+o5+q1V0tkKHQuccoecyJGjAXzcA9x49yzDSFkCq9vM8sy9Oxn2A
Bk5SKbqEEfjWmsv6RHCt3P9/HZiGkQ3ZrJWSmAGXXQ5rGII23BUoC3xLUPUoBwcI9kjFBdFGmjUn
lifXoub8DAFj7O12RMf03gAt3/j1gsGw2E6o9Qsx0jJsS0f35/yS3OTSZHrmDEWuSVU7wO5yWIc4
Dp/ESqcvaX2wWAT5CYp+L5RjZLOHJ2F8lfY7S7UvN6/KAm4eB4uLQ7Ru4d4LsXbwAPyIkyKU0APE
0NrE8g55fKmRVwZthxFr1Y5GItM7LJ25SrOYcCPCg5WJi1TlP3/B1jxjo4LrhHvmQMkFoS95Q5yQ
/3Z2raJH4p17lNEoseDtJYVRHt5prNGnfyccNbrFHXG/JvOjUkRbXjhDqAGyrks3FfmHcpERdqFv
50Y7Vr+3HAYjtKSWVcnaA1a5ouTVGEeMNMjsVFTKLCqxN+IJsev13mvl5IerWsilOEVMRDrgoMkv
OEVNHIEziHfwK3eLbdfbow+INHAuuekt/triD2Hn1IsG9PrhcglHAJvmZbXzsYD0lh0xBS4UUqR2
b0ZRRMfFyVQMoQSn45klpVz2MdpNxbmzJT+GZ2Ohx0vYIN90S2GBWQagaGauUfiSTh+BjTxm12D/
70H/gwDjowS/0PCxPbUhglVbl00gQZkluGdvKyh86a/9oOhZoV7XXX5fuiRYSXqbVJMCR7HpXJQQ
rOfEzobpxKtR5rox87rscCg7FeEhHs8RshPv31wRfobvXq5EJAOyngV7TXwoZwOwISpt2EvPIX1N
ZHZDJD8yHG2QknxgoYuMPGPdpEBy1hjiIVXHE8KVdMCuomJ7KUjHeum/BhkTmVzXBo6GYWtPgMO1
8h/Z6eUPQ15koiyNRPx8ymMdaUPcvmyaeMA9uZdj9K/SdGb5EPg1dzLf8oLAuF7DDiLzVGR78Zi/
iOTM1yX+dx/NfRbQCvujlN/OjPyEns2mAdpmuBNqkKZdJWZq1GWz8LeTQUYHaBKYRism2Sfl7J6s
nIcbwWYYX9+b+T5i6kIMoAyOxRkndlCX7ZKUH3Dh1LTYpj6SArfrOa/OgzYQ/uq0RfHWcZqpNRGf
161R36VhZa1AHgPqTxllPJRiKvWH1wczhuwgflL/hIboTobpAVG6dC+Y6aM5RQC6Vlnmu3lE8bH1
/5eKV1126aLlzM0sZY1AsHiHtLqfIkAOVYBw+fF8nV2AtmUwl7/dKLDdpMgRJizDIab66tXIY+KJ
eDz1YsHVrj1bi/MfyQF1vNPUTF8Xh5XfTTtgnIFM7dIRllgqNoUe28vESwkcd8T9Wi8EHfkKNvAo
R1wzisbgPXw2E/4MpIhxIyKkoAwsBVxn8LKBV//kkPABU1K5MgPwNPlCfMfuIOqrq/KGQaVrEyRS
Y4hx6UsDJXeJ+p4eCLR1lQu6A3cUDcIohDLRSitQDnO1wEwNjX6u5nhx22ou0QnNfLU/INxUWa9s
MDuhgQ9YtDwOZGqoA9D+O18kCJZSqKSos2ygy0CS0/xpjDRT+M7yI4/Zogr3VH1Bo6ZTSU9IOP+m
4leWsqBqM87KjNSQzkFWwQUv3dgTjsSiODwAaHRyX5AlRUOz8h00a4HMkUlJCmPqpQt24dhIcbCT
jWR+EtAg+pwDd0QWaZow4nzYh1cCXQ9BNRZsrmjgdCatv2o0mAT4+1GpsuhefeZhRro8pyY+MnT+
WzeOU8VPpFbjmySfMls6/JU+XxG2FL2GbVkGC+OGQvR3x93CiuSFAV/jrGPBZSiB/ZcDpkqWBXlo
FH1uMIuxxjF34HkM+e35w4LeJBOh24jubEEvyVU7pdjNmClMV8H2RnB+u33P9ngtY3mUg1nvS+ts
7qaa1XoabrrkEWt0ON6uGTxmxEStuNz28BZMS+6MqsR3SVrBsinvu5SpiAc5Kgjbjlayz7v2utuO
f2HT/PBwOSERuO+XtRXgE8XEKlRUHibclXCk/Db9LqlI2qP8KnTLqoC0GJImMCYCt0i6pJAKMB9X
4V6gVgkhWm6iTOTnEq8vAb/aKkpOjtZWbGYFXCy2a7hKI1KIaQgZFAo1ZI9zRdqTauHWixgMjULN
KmYKNH09vgnUThUQMPWDGi6sMRNuKRjDfpggImarKdQeJrISAIKpNh4EmpxtKA4lcuMCvkbzuCx2
AyopcLkiM8DvpdDAf2P9ZIAj2czi9Mw310PHoTFP5OmK63Xul/YsCjO3SRNUUFnG/ascBVpYc+U7
BXe9bLBgeh31qVyUZ/xMxlk7P8vo80OFAXQnGi1SHso7sC9vGI50reRSzHDZGMHqyNMGufw7O/Jf
v6w5Kd7J0uLeuCLCZmWdIi65aUAmXKjwJrdZxQOaAB7Qy9S3Ez4rLkRhfxSgreKpSHjVvoQS2dAk
LsqSF5LcgxZOu9CCRb/f4i2iqE5a5MNAE6OBp/d8JjK1gHpLxtuS/lkT9Go6LLGZeJaqEtwX8O2i
RfSPxH5qElY3dSqeeTceeyGcJbb/jKJg3/Fur2nqHwl5pUMKK1JIZD12npKGR2/bQyVC49YUpZCh
Stpu4mSc8ToSmKGxgfwfcVIyL5kBs1Dnf0djwaf9b0vzxLoPso+aXfeR5VJrlYh9E+HPguIQaLJ2
F5Jwbhs0Eue5hdYZvcInwBdZPOJ3XKu0VM1QHFUwTpchGwdUjGE9QaWJSKej9j0mw2KWdDKE0kbd
DLUvIl4S9IXOiAyWMjjFFeg/KqG/K/H1tgBURoNFrNrMEklb7sfEK/5+ERk4IGf8KTHQX+EYKiyS
sgrQ2qDu3mXS2rEcs7tx8P3RaQ/nLXGMGiRv+K1CU8PJCCkWDOfSt0VoksnmGvGc4Mxc4t4OzXWd
EA7dNw/h1QbE3IMZSNKeax3ldaob3bBcNzUOw3Rh4sFUPmo9taRZLaNqOC7gfGX17ht7lvjOGtxc
DrYEvA0waIJLUMPduNSHlLOvYDDckO12+Fk8kzP+5CqWmNoB6jJYk2FVkATVVlLFt5nxXYuyhCRS
T10l7W14YkTI/GhGWjRTsivSMfJNNzM8zJt21VvhKGZCfdSvKiEOSHnnYdClk1msI+3F0kbe78m5
By807E5lkSbLoCqVWxlIttDBbTP/df2ufGCW9DejDhxS4z7rTc6UeZTtf4ipe3DqnSCKVu5XKAxg
XQmn1CIjbQAbrYJoVmhw0FPCWSnjmz4aTqY9ejmChdB8RsRo5/VKqhfrQy+xq8sXjA3W8hteFpr6
1EJcxLXeRmeOAJ8xEsdEdDg888ZJmzPIdt2woZzhUis1FhaCGau3gQ9GFsb/Yx4RBT57l8jtLnXI
4ZgIgsWIZYya9p00fc/AnK4gU/xEFa9y4qg/Fv0CkI0AkscdBaghzhuLy8D02xnWAz0SVVRaCxw7
cBx1xFzzIRCg1PajRHViLFTO8GXtrLYm45o0vi5hRuzmHZikFYiJZ69sRg0NqlMaMhj1eCoefHcS
sNqSZSD86XGV4e/ySOH3GbxRW0Z71ybOmABxRTWCnp9O8qlQcUdpFgzsQZoHvRktSz2Dl5L7YwvS
nSNluqxQhdxiY3tbiPFXazgV5otaFKP1KNyyd70wHfuR/hrATP+Jk20x+M9QaduISw7F8xkuZcDy
oIRLPzraS8juPuzTnrxCVeOqN1sZhyMBN1hhPty1KvuXR4W4GuUdTQnTJd5viXUBUlXtOHjGfpcB
0jFNJwnpJtosCYNctoTZFopySNl/MAkSXBen6tyJ1G6U7EMM+60+ibQC9d9i9ERgPrtCVAO2pFdy
xBEUA/DQY1Hu/c4QQ7C92s3kvrsFugMFhMoWboX6AYXQMkixEigot4KfxrUR5AMhxdqb3x98yLwl
PBqw4kJO+Q5JGJwRoTtUrgHxxvMEs9rhGcZYpHdwUjwGb/rXSn2KL7XtlfCw3uPP6DGaPJTwikrW
a94s0A3bDPVFJsurTHuIgUSNFgvLaeQP5BEusWWBbNFICII8dypN8b0YbM8uVvLuJ1YysFyai7CZ
R8vJu82D/GmHHT4BO2aSP7DwAy2RV4uikdufkHpRvyzYWJR9EE5m1672NQh5MwEdd9MMTJeeEzSy
av8WKYgu43x/IBS5NvPt7LLpUwS2+80niHb0/lAb7zr7TLiaHkfcd3yPYklsRstlhJB+HI/On5lJ
S++t/WAETJPtKgS/QyeUFgH1Kp4+ofMsQeZq9kSZoz80VgZG9lPIhMEI4heJZzc3r0p5qZrFZ27D
KSvq9SxMRe/xz11ElZx75+mvcdgiqbFzTxjEKPyjVoyYZWNw49gRDGxo4hshRzRjPzv2yszLKmVD
FRB6tl7imjIzSvPURuWy9QPNCRuXx0zH3SwhBwsU5G7zge2Q81CcQfB5ET30+c7iz45xUEdIFiUs
JuBNKmnv2EySrGuy+AT9O+7ojvK0NyhC1Yu+AwvRr3/N+o34c2guVzhVu7p5MXqWq24kCmtKNOWY
elZy6N/HU9jUFEd5TZwXPveWknDvAxexojGXL+umTkDgiWQPqnabfVn4ap86aSQdrD/g0xPqGRav
kTI2HcE7G8lnQprAo1j/5ncpYmjul9LO3oyNwZVLxcsI1NbJ3Qt3uIv4koe/quyCG9kukonG2PQS
QS6+ITyhU/J3MXRHk7pDnay7PQgbuNCM0yPT4ho7LdK5sIvnk9h5WUFuMiaGNReyJaKz/3fLPqbB
KAy3PdjbP65qw7TUN7mzzfz/6FPXtAK3gaGaGmu8CzV9UD9UbuH8uQebbKWTiiBUhcP6jLQg+GVu
6AiluKt1ImLXKkFiMtConIYCiDgFSiXpipq+MKGFGq+tA9djT85HAEDVy0Fg64575jGZtEUzym2S
SS/qqM99PoJsbOpeMoteZ7spdxC6NH60Ig8uvHSX2xme0/d3U3oFBKAgtIWlW1vasIKFaBYx3MkZ
Gc0dJao15fYcHwR621o2OeHewEUBYpQdOiOcSp4eWUOfe8WzT87PffxND+UeOs7QXfXt5SBGoERa
+yo9OZsMxENEcGPrq2jzn52MyuNlKxLWVVsY4VzjklW1PXofzaLB81gcQZE05SOdgGHZB5dVOEYg
pA8tpruvl0gc1BCyzZ9W5UA7ZRgtaZwmScX4W6Xjym4BNXL/HAiLMQjfYh4NSMYC/12D2oc0/33F
nyWCGsMaukhBdJODg4yg50KWXPlII6n4J7LKOlmWchZ0lK7kaOBCHZQteiyrNTMJeweCeaOagTMk
gPARwGrc6KU8Ayx3j6fMMGALgsYphf9LsKs34eDXxhH8OuknzGQpRmCYx0m4M+XOqXP3bG8OTzTr
D5jI5Kb4OVhaWGKoKmGU/QWLc1ZufcL6kzWKhAwB3jtUXSsy1jz6LKJdD461tnmTFdoLI9T9ae7H
Z7YJtJhfWHDaTSckm1kKaswxgKphvGY4byCR223s9g0acdR369ahipDbEb//qrnXKma0yhYJww1D
kvOrXiayl0oUsi1M/p4WH8i2blbEvKGxFwwkGP4cFRtv/NCwD/F0YOW5qpatWS7SGk76doShRnjt
KK2sTSYnuTjzqJxEUQXASlCpbyBVQqWJm7KrhTGQdvcKIQ7YoloOuOUHTBBvCgWtgY2E2JwOP7+W
eUG+KMZ16D80UZv4Q7ZH2yIf4qysqQ7jfB8dHaRNmkqPXZ9wuVqVqRePljjJCDjPpsiEJP8/4/y/
N0KVfBZRRj0+F6Z+2LAnjGAxp/NXCAYu6OTfuGXPtkS7Wacc0gjXiok/WT0yu7DSBRTH8T432QKp
gVN6VDUOUyTMb95gWC6roVMV4M/K/uRMyQEoJSZ1HEh4WCjpUe3HGihB5arvYJj16SIVhE+i1EEU
MrCvEz1u5M88qI24s+HEUAWAQb16hzXApc/FFRNjXWK4QeXHkHl0QQDU/xmeTapRzhJ3i/ogPKmc
ZG0122LQJTHKdWJAtJLE0k70OBLLp8ilLMlUGNP6uPPoFERllSnVGjueXDFld5Qr7pM3aX5O9YrB
R+vuFh4unNgPaW2MWvoTT2gcyW0HJHNOvB42boeli6XH35WNSHT6GCT+4jTyz+tZhO86fr4MXUsP
/hZa4Vg6yc+RhzfkRDDGFLhhy42f1jpj7uw3wKGwuITDbOp7Lod2HSo43TZq3DX1DsM6xwq4PXsH
A+IGFeDt2lnNf+BVzTYCCJizFjuga4cVWrL8tLNtdZrawHakMIj+l/i76aPn4jH4M0dOGEsh5MdC
iZBKRGpND6izTRGI143BysPrmFgOau24gOB9V2yxH1J5jHu8h1EkDgowk32vFwhyyzXSD8ZLsvXz
Z4DNdKn+JMrLQBvqXdCIJMkR+qRd+Q839r2NxYsVh74RVsAEvvuu4XLC3T5bVwB45Vwr/YeQdh4m
gQ1u7DHAKgY+vAFTmleyE0jNxO5/ERiepkfHqEChItH1CAphP06wl9uocLdGVRX5h7aTSb0uL4bl
b63Gl9iAWFkWPZBsj/OtY/QIRO6orcsYqeoJy0IaA+Uhq/jsQM63+SbpoWzWV41GZzWN5VVMw/u2
yxNcBmmkqgWFRN2vL0YJt/mdi6g/3PSqpP1bjeYH39bqZwgOGxrp20uduW53lEIctWhrZFPJJG1f
ro8/kCFPRVqmTWbLgXD86bWIu/TKhNdp30HHlxjB1CnQImyaEGG8XEdym3nDPrqvwtbTsHe+l+Dg
h+6f3pA1mCmjlCRyWAi83VLfJJg073hM49LoIv1NrwXoMiyJiQ1vi+xnHzr88CSC2ENtWKaalzkb
MFrXhcqeKUj1CIQRtFX9RUPpGEWxmooDvCG/lDRxbSVSoIFG0gnJ53uYjo4JWFyjb4y7D+zX9cJH
DqZ9TcHIkLwyR24kDQz2IRqyMZkR/ZrDRb0VcW76KU9RFJzJpcUtGVmdHt1CPIf0geZncnOR4LcZ
sLPNvf/YYOSc98y5uKbXEE9ffcdp91ATJ/V98+3L9JYO9RmzbRuOQixJBr4m6W0tE4BtwijW17HG
Eq8EbXcXWKIEtJaQn7nOoN0AfcNuXzq54I7WzMHSODqj6xl17eDTgC2noJ6SpujUoDKuopmN1n7y
GRoQrcSdAXDGZfSlqqabltsg8CCVRWfJdy2dh/rM9aFppyXs1jGCuze0tRnigjsq3V+nGqj3vdgo
fDmcRe1iKvFulwIWthsvXHDCN5zzoDhSHqWeEqfF+KUB2s6kO//QFCsY71QrfHJ2CW7QrKS2pCj5
Il3X+Qox0BJR0Ji5Ou98/nIL9W75VUj87YpcuOvQI3QgH6H8Rsba+uikYoiHoGpBSDEfko5UNDJ7
t+wkv/0A5nPVJU45D+F4cMfoiTODg9gACiIAxcGEMy+Yp50O5cphxZFqT4JTPZ6dl+J9c4QYIz3I
zVqe6EwYP5hBlxG+p3+nf5gAMqev7QM4CB4zL9MlB0hcN6PqzBfz7R3XdUwg3L8WISCcYtDF5kxK
AtCeiZX7mcqs4HFuXu8f61xyfLosdu4lb5NwdNstNCgp53mE3pCeNRt6SfSJWc9sgwVF0nALf54K
kIls2Dq7cxk6D1NT2glY1hbLFKl2aTKgx/sRinueErD/4xHXwT3wrL2WLvHWXoXrFB1k9Bhwp70J
eN7J//Pp38giMnywSjYLedKoQPXwn+nlHX299jaFNSvGfo05ulOnOVi+u2gRZrNkE1x65Hw2leZb
AM/GfHQIAMebcWQa0qr6yJOsGsXfxPDBd2koo5BI4tiS3onAMWcub9dHKJwyfB2QoB4C+rE+pLhF
c8gz64nUZeiY8kNzIc9n9XSJe+Uod+tV5hNLeNFHdwE72dxqByVNpQNI2C2MWYD1QHHt3MDBpCyl
cm1YNiaJZSfsrnC63SOPf5PjUnZM13JDS8kdaBYWju9E3qpF4/qKTAbI07XmChMYFH4hGX2OLjH4
spzyfbXkuFBAkxMn7AHLYg2AMy4PDPopWZs+SYqViHXrrj/8NoSAlq+rpodPBUSvH/YvMYUG9eSa
v5/t/zN9mnFekut4e/ggPMRG/4z7mWRteJxKeZ5iUXQZZyWgSUFDULo0Ne9FXY1iblE2K2X8pFB/
GklncvBkU029RmYB5CZIz+U301XVxoqxOxzjKrjuMsdgiNIKchqQgoamsqr0fmqc7xevVfU3omo0
QxctFe+y4Oew468VuSCHEPyf3nNl7y7muIGv1ZkvXpC6Iihh5It0auvuJSa6FqgKoTweIbJidjzc
vCJOW8Yz3qffStKN/yB+YqpQ7v29vglDzvxD3DYjqzymDdp6LboIzKnfyar6u13/h6HTvXBuBvU7
PpiJ6XGE14yayyyEV8f69k3lMMqlHrETJBcRwxoehcXuhib8FmeuQqBpNrl0xY/VXmm2o0pCpgxb
BcZGZ5KYpe9taI1KhsN9Ujh0OUW0TEfeoEKMwzUZLPyT+1Fyu6muLJW/6k026uLS0Q58Y1dI69YC
U6tP9XWL+ELn8AfO28Us6czxFIXlaGnJrCLcRlYiLc94RbB+RdkrO0gL7Kb2DbZI/o09NAaLf0py
VYabGh2j1KWevjs9w+KscCCMsownSLdE7s6B1hkQ+/FOA0cjxaYl4JLfSKkPhi1K3gTJoYQfIg/x
oOQ+PCx0Ea8vZpq+U9DAfaZ5rILfN2EHYDgYhNLcPBbkb6rTOw2V2USwfPcYs3WeITibe1M62eyr
8WJvCMiGfnZKCLSbZou/w8PZJ79ZzWmqvKvKlrJIKta1h/iKSg+9HbminMoL+rpneSOjGDspv4V0
MyT33xo0VeVYLTcgy8krze6VxwLtkY2t53glXKFS9LUSk8Xb/xWP9RvGKlfdGwiJHtsj7Z0dxLjw
/HidlZ9zGdK0rHu17LuzejRN+BtzHUep5L/GXOwiodHlxYH7rxnIJBtTQ2T0FoTj+O0oOvJTjTBN
E6g+JYII8ckYZindVTlM1mXffgQH8Yip2VD6lS6rfyq8jlwlGSFb7EX6eq+LSAz06wzL73UEm9do
AWnQIFf4DMay9t9iA8tXTFGFAKShtHVNMfXERcpPzxFF3jtdvMvtVjY4DSwiA++/Km9NMH9qFvHn
YHZ8w4LCfPPMaon/zOV07lVVOi4P1ke0iRn+OvUuRMMMbXieZbvWft70hm0eehkaFT4qk05CFrNh
bCUJWN8/b73znmgUI1hdNjJcPIQngQdntNjkMbi1+MGhESj201GcNzBANb/rBQqI9Xa4DGoc1eRy
UrHLePVQPmhR2nYz3nQ0SJS/8BkwaSBRhaHim1Bit1dcn/TGARYkdfU1F01mftOz/4yd1ZBxyyRb
EjGgdHn2LUZmKzsQfqqRzUoCYOQKRB1i6J/lTiy13LbvsEb71sCvEpWWzbkhBeW5+3hufmGnIO1u
9KT4o4sosc0xnLNtVxeQCnaLPOnfmTaCLCvOYfVmULMaf0pOz+WEMSgakTM3lnK8F16wt9n9i5x8
tMOPjDYaxOCjoHiAZOL69og2e2K29fBfQ8G6fiMoF5mngVbSEa2mZ8B+gbJAb7FoQ1bVtWy/SLKj
fSDvYSdnUctO7zC5eN5b08cIbMFBD/NMUB68RDCfwBLqCNVkSalPhmjmD+sJaU6m4Rt1vez0XtfL
8sJZ4pll/Le4eDEpxY2Ul47MEmG2sqyHYP9ibdf/g2boLtCfl3ZtNdHG7tzy8IJTdAlOfwssESzX
pJ+1h2o4/20B+HgfSax1fCHxAluBbaR0c2XMBZEvU8PhgQ8Xh0EXJEDpl2fe7jfciFgRzL4kr0PH
sE8KurRk+tFU8wNAhx0yCvILpK3nL7bseaMUmHAETkqzQZmR34KM/oKYJnbN6fnDwS1m/Ryy4Rsu
fFPYXIa1X3jqc+TMFyRTVoqhi1bRmty9MwuEsLSkdcvDhlOm1tfgunhPMIchlzl/51nDZCf4u4i3
BOxxI5EhcHE25FhFOTFdrDPm0GYHmMXzf+7gVaziZtkM89hkWY2fEO9y6bTbM5vn1CE5VGmvTJXm
YvuV4d4Dd72YB7f9f3uPsaEimPcUqSsx5WP0sWvxARSjx/1tk/RxROJSSg/yiUElyv3GnW5a1sSM
CthzaApqZNI1VM5x6ZqMGnMGnCbPeRsmLFRxXs+vfkc4BLPW5hT4ihxVFeOIg8yhXbvtg2Lv4LTb
8hLqnszzjTGIapjBkTKTJRcBSDfxGiZeqb2vrKa9fTTVSuUW8ztn6cVHu6Z/kKmxcWEGdifGzUAh
GVCBLA1aPeY/0tKFs0oG9kiSNDqm+r69GRQtrplgYvmj5GxPVdb9vvmDfMFwTHdXhlGcurREYD3w
DPESKeiPg/OOSSP5sf6yH1lNMEMZv0JQcHQM/3wqEnBRG5G5ov6rZmSb6F9Ra5dEbeTqnMCfx/qp
bQnyFJjTu5HZzn6VG03oP+rcztMubU5JujVnz8BmCrzo7bfiZczj36MGOx5MX7S51udLde6H5rlz
SLOiUxnJcqADO0DMwXjRafUFBazSxqAdk8LhB9LekR8RD7p2w7Rw4PL6yVAxiBZRW6jFZGeEh78O
86+JI4LFPmHZ5na3OrKNzXvq0H/7IqgLLyEfuZweRZprd1sCUJ5N1lCx4Q58KQ3OwpcBBSekVsTq
MmE7vKr1rc6n9zvhCCnRz9Sbt+8bEL+zjwSVfkysnX+y9FurouKvhfUKCHOxIqe0EKBqFuFy4ID5
l5zClT1FxqCMX/Fxy0JwTLL2rYI/gRpMRNL9bVVnF/rqSAD6J09fWSHP2MSrU2X3aaE9RJm/c/DR
zWpZO31t3mOIE5BrIGFB9cOYpza1jD4Ga0aLaFa/xwKCJUR0isWEJSG5iifzJdEW6Isw9L+hv5+T
X6EuYA8A8BVXGOJaTqfW35MjfcEHtOp7p6K97RumHe9V3oPi9lQCCrR6+rMMgV5yUNUqe3QJiFhQ
Kl1yiURRSX/IXfYtbrpDUH0SUatk4padql6BlPdqajU6ibQulL6jkFhRdbOH8h8BjlVFwsgyFUu/
vSoX9dhZeCQrATpmrvga4cRRSwbqqYjXETI91QCDgFckX5YP4z98HWDAObU6sCO6cOgVq8XW/jA+
qSJZtnPHQV4VKFYQAhgtqqMQVUCfmrtAHTmfTAAXqGgf/qQsYt56qdiyIZfJva17VAO+nZPnKs6t
v56jHhtCaXQOW5oUpxF4znNiqUQgMO9dMt3IUvnml7DDmiePefV9iXRTSqxfBfe6jPeTbUFSE+ad
RKTBGsJ/I8eq2CYyf6U5f2pCMItgIcNOmCSud40MGqNDok6d76LHRkVu5LxpRcap5MWvXnzKIZr7
gX4DcvyCxbBaBYOm7hzb6NVl/cP8byO7OEAlY753QwD4DYRPMHk4fCufkRUmM2+vrspVq1sPJziP
whXwRi8SyoZAHeVFJzwIRmhrWYPwtvZEUMjUkWyqCrDI2QvtY0SNJFwWatBEMPAHL8ZzNSylq4s/
Zh0Mh/gbnurYRyh6vcww/PNm6Y75otpu7EbtLG1p8mD8wHdVzdIB+VTWVrgsYHu9eaOpQIdNI8mE
OwlpGY75BSfLmZhuEZyj8h1B88Fgo6KUSUxVK2BsaWnnG5S8xK26X4dUGb27/yrQiCa5gljDthqa
Xl6rpg8KkYu2xnCvO+BaKylS94mXNxOqCdmEz9Va31HdXQJ7FVVp3YlaDVzH15N/pstJBDz816kY
qk5bVCnHltAibPc6/LoAmjfcc8mJ+GzXZNkhLB5npqCIn0sv2KEDzwdbooBrtgYavL9C7gXmg1IB
niCG/tOXbJRs5Oeh25K/+Qk8NXTG2AN5K784pjQBh9O3ev8AiuQ/xkwYDxKZpyqcSdthNoFU1fFA
4b1YZ21b2+GE/OSY5dZA77fn1UClSQaCGtwpwkeReKgWApyHi+wYAWvVDOc96EJK9FF6okj+DfKf
dMr4Ukrp6GZGsO2GGYZLXKI4UbrKiA0LXJ6VQ97Kd8tWXXk6ex2pqts9hfzDkbO6XmGuacyhM5vj
7VInCCe0mIbUzYqa1Axqq1FBJX502nr2aIneuyv4hklPxnULrZirIHGEqWpPUiaTe4qkhEbCETBu
yHGSD/8xoCkjJ32TEXSnUyy59edsQAXmQkRMRlqpYAHwmTvovx/2Rme4UPZjrekGY+SU/r8PHOHA
zxiPJ+NvaORUCSpWxWrNAmWeuILktCtcYMXwvYzi6vqx5T+C3sTSZ9gaV0F58J/AERSAe4ea/52B
Nen2aKGJBYxjwdjT82c4QeX8wz/WlKA68OC/gB8yui+mR7nAIDWepC+G4Id7AY/eCUIcZRXwJODt
2NwgWAsNdgVzAd/OvfSqzWVtTI07UjjbcwxGEVqtfzpwPrNWtyh+mpwiWeDyc6+Xvd6b+gA9Ss+p
X3cqFBY+UEHH7xYWbZJLVCDzqfnNN3lmGu/lM1pJFFr3HHPIWor6RSHyn/ju2HFqsU7jJa2Qkmk4
782PoOBQLOtNrZNBnUhZDf7dM0J460Vnp/rApXc4TYXCswRnoKfYvhl7ZUBYPhiN/pP8cGoZ8nOR
MBwBR0I30DkgY/GJQpK1LCGqfXg2pzyLCH6vYVCB8/OJssPvb8Q15XExneP+c0zQR9x/wNz9WRos
h2UflK3wyeFpihl7iS/zaXuZWVyDJSkKN0T2sl+qCu1EboD7FvEyPlz1rFXBoQwW2Pnu3QC3seFz
Lw2GD/fXULpHXw4Xp3MO+AU5micx524/cIxaG45f+KZcpwsYZC4QlMXzULawEc23UxY7PBU0pbRr
42IoPZMjoR+NXdrkVAlmbMYDAkboFa8MWdulV5SsNkkpvPM3MrS126bNwD7rW7dd93mjpn+u2369
loreZFRTWxieERhooFbTp2wTAXTu6XWZG5VxYnLN3QjhaRW1zb3fdLKClSEun2YaIugpoeRs7OxU
2sxzJ/wh2YsyR+wfDjvGXyzKaERSDRTsxQEG3DSTkWGhT4KUaqgQJHY/Qi+BccG7VNBEAawMJVNF
p4AEnWrMD2Q/qE28iiUEqE2nW8byuHAMro9sDbmqTbuTJgQ2dH5Z4CACl1Ezia00IDJUsrM45cqd
i0uBv/E+B9zmREqkT6hJZUNSrhBwbAOiyh+Pj27lConrPb7fK+LWdNWms1U8ZxV5cyM6l7H2xVNO
W5ecth2DVumvLRdpZop0CYe+s66/vViKYNo5azYtaT0xCXhz1eEFXsoXyiGkWit97vzIoeStJTmJ
oZAE90pDdQW+UxSeXV6cWo70YPNTC86+JXuSvWBSNy3y//lMj3SnyNOQPEZaiJf4mUNLuhHdxVay
fGrqVgp3KvggldF1mrNWtufiDap4gMb7q69q8CHkAqBXgSI72ILCvgnZaZbMHBvRvdFL1X1v7t8S
pH5BwO15iTEADwkzUdtG0DtdM4K5q1OnRcALjvMEWNyz1c7ZgMg0tUDvSUzc3ZKQSh5T8hGpo4x/
0iEdpRF5hGQXjF8v7FhZqyKIcJx7I605MU5WpFwC/PFZ2JivDNr0qZQqVq1FwblfFQVVsmSpjrYk
quJAbpLw882glqebRcHzGMNm8jYDQCF+fioZ9Hp38Rp8HfRLhEZS26Gxxv/IL0JY4dxWSqoP/4qa
0ggchYU9OHvwhXWuWItlB08bVsawg/ebG8YyCyLM92svyv6eYVrbUd7TUKlAXMMfexhHq6Hd+W89
3uPEAapl4EZx3/fOJnzsEMhI3KJcZJ6YLLbjqqfi80f3lMO8o7hRThsILeJXltFWrAwhEaXEaqx6
cXHSEYF8oErj8tyd+oIjKX5OL/1eSIYtI4LJR2qSEXh3FyPB7tHjr5NgxXdWWEl/oZMRmXi8Slj5
kdPnpD9WtkNX1uvNKzSsdbL2aWyg6rHEPo9ecrCrdxPrym/vg0l320dvNg/JUjd7+4eYQUTryhyH
29lXjsIukBU5eFZUArMqaxb+g3oE8TBnNgsvt4XxN1ycJpqmusqxELHo2zGSm9DleWuf8mGeIPmv
YFmnXTtuKnmEgVH9cuzFwtzD42kx/Smb+nZIhbpTiJWeKZI+Ws9mVUfSb8famN7vcQk+9vDPR0QX
eKXtq18aeC4KqAe9IMyeeuqfu2h4zG0t30i0S6KeV1SKMZbPM1UPWVGfzuxQBWcl96lPtT4KQRLo
zLVSvU5sQ8CXKDnGW38sUipFcLk8kIkrI0UWXxVfFOncBtkJbwa/UJ3izQUyJME9tXEvLrzbToAU
hG5omKGkIP2lKg3GOK1lklmnlBDi+psJlT+Oz9FwmeWwQPxKMP70r8EWPJSyp3HSxaAlqpTDVQ12
tmO62VM0Qof5oWUOs9a4etOFtS+Ut76zT4JV9cogOc+MT8tR4qsfdfQ9ALSkiUKzppDAjHD+5f6g
Mw9nXp1uzfLIq/VSZLv8ELbTLFniS/S+D4FI0qsLI6zszUQ9GMf6IsJhJFd9jGZXzhmt5BKiMN6Z
k9DKTt54TzxhkXXXi4fPY00dGPmCXlPG+/VXLjamCqqaV27YQTJwTnepXpSYupqLMsAj35Fwox1a
hpVn+2J1Fq4QPfHyIdCfq14lB5SZlhBW/j/Dq6q1KwGAlXb4G4GIYYIdzuF/KjyPKnA77ZTmnXD2
t0Gav6Ho9rrMeJjbQbVCkaXQyLZTympwLVzRVpbN3xWwmDW3/IZ3rUutdb3FfOFdANXIi1Fk3Oes
grr2pruoLhh9k+95Q1rIBa0zZ0strL1DFLffN9YSbKWm/7ZMrHhaRDs+LMjL/tLyTIg07tU2+UPc
tStzqVx3JXs6oO5T/G48UEGPmuJ30AY6mhMYeKtn8084FSLadnqJ5fAsYP++lmlskB+SzSs4th3v
e1iWNNQokBcHy93U+xUXyKbikuz3mD9cSLmgtaVDrQ0YKQDKq9/QZ4f6V65AA7Fr5peO/5ItB56h
ZNM2Ts1cu3oVozJFcz3BfAzuzsR1fckGbspbgdTjdCMWO/nVZLZ1jJRgR6qYb2iC6+yxvv+gtTDN
pZwNwqQMB3Jx9kE4f2aCY8bXuYbn/iEwnmWroBQtWH7+YT46ddSKkmP/VlgbV6omkyfyHXkMPFbf
MJ3e0vqSUPmQurAhbRAjIBoMrP+Ge8xa7uF5DdXFp1vX1tJs0RHpoWkk2I1FRl5oICEqWNAMXWJr
kwDH6172C9SnHL1/6D5Yr97nxmpfdVBicNBlNtMwGUXPEQbu6YJ6Fx3xNpp7wl8xbAAcNr8+6yvY
TVrNIjS2WFupiGvVJKI1inw9b4nxQYBZKS0pVDSf8WlNxtfGDjmP9vyfJjrifPBSYEd5yCkRsACK
BL5B8i+0JrV8u4aOOZp3ZKK5iy5vKhxzSbUHqjKgXppZ71z0+k46wI7JGC8q/B/NCGcztjrpYnfm
zlTx6qSbmfqonwK5h6/uWzzts//aY9mgp8p2NhwUrswA5ITUU5wxBPlTAUE/RraM37XHefqfFVz1
rMDo4vahlKqO04Rgr3K1DE7K68GYyQbqbzJnxA77C/j7MydY6pFp61JbOIB/GYXJIBdpL34G9mBX
KH/wfI7NwW3gNhksjrjb5StQMxqF/r2Eg8ifMGK0UAW0R0Bn5vkYx1GArA0HeOBebdWFnm6uF5R0
1MURBfmFzyzED+FNH8ksKCwDjdEnLdkkfWiYX5RQRwbQNvie/9p9h2D9OdQVCrbejZMD6z8WXrWW
vJB+/Y7xTWdS9u31QM5dRUZwnQI1LneTWedrzmum5/v3ufZ0Y2HB2iuFJAFdnU60W7MUOapzuES7
jgorAsIS/yc4hJhZv0XM07W9jC2IK7spdGQVOc5PgNOSLveVxd1d0qrU1YPoxI9rmC7M19X02ZU7
TSHsRiGo618oVf4nYPN7AbOsk2QXaS2Qs0TV6Xs3k8cTqJW8I85n4IG8MxdesrnEvHjARTiUzbm9
axssHrkJxGdT41NOwyXXkyYEBOln3SNVfGfauIMoHjC+8W/hLnPukTCxFumNcEV6E4HYLWVLvZTF
9DipO8DIwW4potSj7CJBg1BLRGZTVbRbSqVWthhlHE61tdMBJxldkmijoMRxp8Gm8Zxx6BytioeO
Nk53MEcLvr/22BvZ1j2dX2EEM8oVkYw4tSucmCNL3/ulE6E1JUUgXAowRxk1hMjbB640kwfXt2ey
Z64R8+vVJ4gwQenpX+TOdDd0GtnPq7iYATebq/bLOIDA6/hNjY2rPcMaN/43glA8guvlYVZsF38E
P+LA+LT49wLilVQVmytRWDrFeW8nFavOrANf0qOQtS66wvcjBYTfZRffkNRMIh3vcvUO3jmHXHdw
VNvIBOT9OgFfnu4MhVIrraFi222GQ7MhpIhvKSPGPsarDpulKBQsLYU29msLZAEbqLJukS6cfmLp
q/sRA8pWc5Fo4mqB29gx0o9yAbW98sXiesrYlZmiUwckuk58AAaRxfW7V0yOqO1XOcFYjr9ocSEm
7ZmimJMm27z6ZIxlQm/ljoMyH10Ps5fXKuJqNTv6QvfBRNxIf2gjXwCQaBzxU3KWRveexpdhV96B
Cdv5tSI0pDQPam0qyTOAFzlikb2w2AfSFj4bdtp3XZ+d7w4Fr0mdhPkuBysvbPWxLiFMKZ096IsN
kBUNVxEC27BZZImHCe9rJ7xyHHkgZWZ7g/5HqB4VWKELKzZzyOZ20u4ZpJdtuYQqGPlzuUVFRVUK
34zkuCyzJjS94CcpMOXPgx5YiiBUpAHtAU/CojFAmas+9GVHuHrerw9EEIQs4s866VcLZ5dPutue
aO9vRRK9ab69Q+xjbYgvGDOHoSTzxUQDRhAMPU2OomQrcz57wAgNNowuDXth28SgsJnqObdKyOwM
O9Ds0X3amwHT+Q1pxGk7HMZx/ZYiUubtAAMFyDvvLAGJuqQSoVXvPAC0Ea2JhNGMoJyBOQj4XbmQ
kJX4JF+gmcmgCx2CnMeiQ9R85Mh/MrA5E5C+nBG2SLEUjGpCs/2Chv4O5yxL4iZ6C6VxJdLeueqb
2/G5OcemycMULUhf/MBmytcyhHgJi/bGReiXnwzVbdPPdhEgXevoq6zIKKq9WjIbrtP0WVny4WA7
LW9XRoMOc3kSihqhwoO+ISiYTWokiTyBg4LAuRRbhr9EyxZC/Z5W10BnbEamUXJbSTVfx+Q9jKYq
zws9ZldRjGyRQlDkJaqV0LuIM52ja31IE/Huaw5C4IikmcjRFSOv9d+kK+k9Wq2/3ysDgtSg+pLE
2P+HLIf2rAd0ioc5iETJ7DYwWPhCohCmNNMuK3kp0DHKypvpUcPq4f03w0fIayj5Vf17oJrF90jy
UHdm5zWgBdZeMuYp1aZ8hw4739OPmnMVa+DOnM6qQ8zvRsIUJXus2wbUwb7nt/UGvWMQNaGX/O/n
lJClKU4qDkeKhuBnC1ZmFZ131GmGu/kUwOeDNfew/rQowsgckXVL9RiLnhoj6zKoQxQaiRN3Tz8D
+HVX2GHYSIg6Lm3jnWVsubiYDqG2yKQUMb89HNRzeiCN5DBRnwdS0CqevMJrgUxoFprPFQFYiMoF
bDYj1kuJ/h3Rr2ilmy82B2QcaxQ6C2vufoOIrfgPe+1qjCGPBKaZMg9QKvkihX7Yxep2Kc7ZSVAN
N827pigHy7W5DmZRtP1A1NWHshENWzDDJDl2PdWoEOkxWulW2Oqhgmgz8W82pv/nDvldESzlXYiX
yKCZL1MNlzTmO8wbox3bzx1mDgBvNDoxy84pN2ahuAgEtZ7TqFjF6vqQ4gAGtFQSfURKb/uFvBIi
b7Xr7cfxqKlYnJJjGOl9jaTUb+bOAQh52k7LUEbrrid3FiVhKfnwSMA7RH1eQBipC9UwIDM5WK2o
f+Bhm51YfkA0wknLwb6We8m5rZRj2XMMkd7rN9Ecuqq2ceHwg3f+ujA9d8rnu3C56Hdhb4Rfn+QH
vZlkaqk5OmEuYf0TYri7HAS+DyzftFBiqRek9FMoaQzFN4V7FEoyDc0qnjVHHl+SW2JYikw3zESp
JWKj2P3MbrPrTGwPfcfp+I1Ne6QevHKjLYZnl4zK4kdS5yOtPpTfwCdpKF/eGs5fJu8XNod2rJ/i
XrUktucI8Kx/QF7JzIIXhAWVwaqLgPYaE0PZrrVqDdG1PPdP9X4dTmkyN9pFMukNFbZQDv7fy7Qi
C69YHR6axewOyyRcxdHsRA5cb2GhTX8TpOmFsRohT5zcElvH9iBFQ46OEdxGImFVJKSeaYSL5EQv
/Ct6O5xB54QjZTfv9hmH6xerOC5n+yv9dKySHWLy4uQxY+gRA12ltGBtAs83tnd0uE/ZqmM1xYLd
dLhylin3m0x2OiEKj3eBHLgSePlM2MfWM5ColKEAB8RuxbgmT08E6UqnxnKvcvebqLPqXLiuc+sF
yMQSf9f0eamPd2hHDEoOxaLAk6frzAU/80PGThL9OCHfCisptMbvkECoDCW5hK+CmcQfseGcDGb5
aGFMVZyaVumVq8ARGcYayKBPDPi+2Wl0ATnc1f4ruKq8Dd7wzx7/88GtveVzCUk0SCGHU2N3QDQH
MUWZi+yaMfa/XQH33ttStzrUq1QdtCht9iZHhZW0n8iYijOAdBpC/FWxFed+kSr36qO1FfuZrEEv
tSdlBT2GMI930Ly0GKFnLklqhFW8+y2FqmVcyzTA5R1gRG1h8I8abZQ5a0SkoOnVFhP0Z6A+6/RF
Jig4+Y/MupyKvcdPMrFZEId2AubzArPvJOqBWeCU0AA2BakS8t9TmZlgmZM+OgWZ36oaTK2ynAri
SqLux0toHckcb5ZvOrP2k8QwTda/gOkRXBf4jH4uA0gwspDRu0yd+vSbKx3qblhtIQuAICwhXS1Q
JVCRhJqEqLr3oNR8bMCJ2wis4ESxmdykD4jxtIszCYVssyvfOJPgC5SWCZCYdxg+QljmZ5zGKWtw
Uf1D1udhZmydc7pV6McbSdOiSo+9erLsf48BN1rWVX0eSwYtVTN66TXneJVsNg4tp+MqX4qqq8li
lvWuzUfot0uiRaWclgLpXEzetnGPK/TZQRtBB22M0OLVBgzdJVyuIRQfZh1JOE1ahHYtfBr/im/j
qEdKxsXFWSRZZYQlQrX1vcdOhvWREpWb8PHDH7jRxprActGIB7JCy33oToiB3D3TkrXFmmeGvlez
slBSc1nxpM36i85AaEGFHVMwKyVb0pMyCJSbpLcgWspUfOSCfKkc4iHO1jUBI4sq2/hlFqOoFLqN
ZgzUqUil3tEzCg9vdW68ECGnaGQp8ahWj4eV3wNdDdeT+jXvoCLbpFzkTiPpcToeHrSpZxj8pfn0
etxXlMOIKp0F0wy5p4j9VdS6zSbXXSAdLeyC+D2IHYeO6WuZ5QRPjGPpnyQz62rsQOfOcmJxaHlg
YI2K/xOUFQSpZRA2cSsEvi23a7WtMNHl//ygJx8tVaJPDDdrUoOb/8Fuv7PFHLUVKfCAG8jYl3st
wPio7OsCfZqlo5iDRPyD6PlIVkLjPD1p+YOczQYlWox8Ul6tP55zA+DGCoUkEByQrP0PR+/wiDxn
YzL4qSJgjxj35xfBJpePjOix07BHGbiAvwgPPksDbF7K1773mSzdd9Wdw7n/JSUM1GVeRlxhflRF
bAOmOdJRW7u98S2VpQacvP5giaE2RQrDbjPPTD8C9n+mBAF2on4TU/oEtxuAnw8YoblLcd5t0mrd
FRS+Q/6rZkwinAocvDFa/xIGTo/S/y3gJKqezignZoz4SwHpqa+nXiovA9bvNrwD84SsbL+sWcKq
bZ5guk0b/63HUJq+i6OBvPLxf5oPu3iGvbUZQSQE7PUxCds1JUeJlYcToig3YszZC4TU1dXNUX0I
UTQxVZ1HPplmJwFC4Iyehkir1fyei302pbPtp+4PsFXWiS+dlyPMoePXN57FsJUB0PycWpeuIYJ0
exjSd3Gm0BCjlzNSoF4w1Cvd/lggYAxapDMJZdAWTFcHYm1RMd1JZmDz3sNuUFsq15/DbmGU6pA9
5vP+05L8Xsair0fTp1ZnGKPIhbwfXM6S7h+3dEctRkBgltAvn+rWYIKk4eQjfO0KImBUBOMriwdc
1WZGu1E4J+X9M4abGiwPWsnWUQcOtHtSpHy7ypJg/1Kx+sigY7nu15dlwomihm9q5pQR3YQdkQWh
65lMcX+ytJysbk5smTG9Fi34Zxj6hA94eOuagD2l1m04k7ZftsET/rDIw4Hx8pMBtEDMP461NQBY
4oNcoG5OAikvcMgUFia3VwzcYtxmTBksrQF/jwq8Mg5SKGEpYZ+8uwrCKr6YjqkkHirGQ2yCdjwj
ahYqb6+Rnx53sMrK8eTrxEnseC9MQQLulwHfxM8qOZJqppYNXH7Z9dE9+ASD8eOp5XntYJtdspWU
JASS/dsPZCKmQsk2MYAUOl4mHiRvw5rJQJ9eYgSaoXdzQofNKngqRd5SkFNcNk//amnj1OV16UeZ
CQWXxxUpbOkt76rEa012BrmWQ1JRr+71xlFge+pQAVUxnyJMwcv8E0ykCN3vV/qYXzaoVLOQjv6j
YVDEyAbRmcu+PQSqKYC4mCcv3rj+p7r7bHPksLVvx8+xzPBXWktUAuzcS7wUmGQmt5m54MHBpsPd
PbR3R7Fkthz40ycn9d7YeH0Yy5hear6BgBgbLGjLIE8P1sl5VFm5VyCmUlnnFIBmn10gjbDvxiQW
Yc/+LYDk5q+roDQBLMOeVrlug3F8RFS9DVlJIdq1FLMozrB4nW/V+GZ0V1W2ZymyQqYxpfMI5Bw2
fZr2JmS4NHcTeoaT7xRCMkOnmF5pU7WzzYgmFH4TjXgMzY5L2AiHC7Qs7jRacgzFhfy18Rc7gw+j
N80RE4vQcSuszhxP2aENE4q3eJ8RI6Vty/wOM8MtBztaLYZLRPKodBOOqnXvxAz6eKKcP96Hw5AF
hMRVUFD6S0hBweFrTam3bQTnVEGbtwCyVnhxH4afMKKhAmY1UYVLORK2wwSmzs60lf1zXim7+f0G
2hOXFKVSG4JdpUoVcTz8tZu1yksjMI+66I2LiAIwFcjB2ZmNAoWz9Psq0y/QFFCEOlVq5Zvau3Ci
KAuoS1q2eo1ig54d3gSPqxjdMSvDZefgR67v8urqrm0hCUm/JRMW83eRVDt6OZzv5Lbx79Rhpbow
ApA5GcbtZN32IzUmzEkTdicrIiatyR16TGa6U4L24e7/QDjLmClskWxEZqZPqCc7OxgJPy+kcHnO
SrYhBj0AGOJINCUYtFnNyY2BgFjUbNXDv0LuMpQJ04vPDcoNmBA4ZzLfObBZZwORc8B1XNcREE/U
DkWr5gykh2oKg2EdpSi4UQI6Wupu0jx9tE5MeGeDrG0IFiQuh2lIjdu+9bVSZRrxnem19Yr0SsCL
1OYXk7z24Uym/rtd7enVr0uBF3Hu9eFiU0hjgoOMF3kRn8wjfbcAn2MjJRtDlNgjCbDaYSkMSfII
pumTyyg3khd45a/2NRBqNBqbPaDXHDYfQsModV+W11ABFI1lXkEjRBAcCeRETAOzV12DzgWOxde9
/4VVhXLL9KbJrFwn40l7pUUiohxHLure8caiVb9nj+KVucuyu+tOwV8kQAyKVXxP9vaw+1EEGeaI
spIJOID9v8M9ujqXXJh+ivYKh3LFkqcsENq85nfaTklWcMclIwBIa8dWZm17IjA+3SOlLWpggdqA
7ZjFk1Gpl6C/aR+NrPW8yD+bpH6SOnqZOsfZQsM5+b8KCuu1gBHa9a4fhfuZaxK4LU+aZ70Gobqv
qcae+ydBKvNpT8H/Ui9m5RY2DF3GybjTDMjU1CXP0WKcg/8FnNVg1XagqpFGJHHEWiuJLlyWCtHy
mP4uE6gLi+AqnxIg5P2PFN72+ZBo2GF7gjmHmddB/NuSA4hRiGXwnLFriCICIT6u1T4/psl1peEF
OKbDiRDNV4y8nsAj5Kyo+D7VVI/gBJPr7jWSjvLG1bZd9twlCiYaKE9PGtFlqUt/q1uqc+15wgw1
kkIrx43MI0Ztw4RRAuzeJ0db4VDPhpeAeqTK+N6i7TyinxxhizDnL31Q+Va5T0OCt/Z6bmPt9EXw
mMRMomUtKFg1u4zY/lVsIIfuXRrGGUjimDVQmly/nCfzDHYBMBhcti15HoZtcouM/bhPwXyMSM9S
9pRYezvopKFQAwSGtYgqVXv4MpndQWRzu8+dHHoq2RvpPouLEVZHHcw5XcS4o8o/wnjhIUGE7WER
/3SteXQzS+o3t44GdZTf36qNow87YazvAFNihOh/dm0/iTpizWWERcXDYIYIBFOsg0Jk8LKwYTPV
L4LKBJgfTa9+apD9Jm3Nk9sWvB4h4zXPgvhsKKcSGmxClpjLDQwBY4o6A2bDOOO7kQCWBNql1sYy
tluDyHh7nZgzUSS9LR/wi7sBVmcj2UlhIyRhaqyxbu3PlUwAdOZ2uP639VSvkzhKGWZb4xH3jgQT
3HB3j+nF17rYTWQn7IScox6Eiy3AhqnrSCt8ozaY5leqRYWU3BZnJkOvylFezJosCdoc+vn86m2X
VOysD2Z2U3P/y5lsQaoxpKrr2neYS5CE1D5U7h588TpcixaFKmEM2KB1KaGPslEwn5+WON2baYYq
kgLxuuwuB9UNmivvuD/VSyz9iLh8lzUjOo6piRhUECVQBcWrlYIOMtkrJhZGhllWIbOy8BmDWgKZ
EivklHfkH+O2FDNJV9gtxtGWZRfRKRv/321IOpIPQHanQLNmTyo+rqL0y+kKKGoAd8/2ViFJyzP4
6qtyEYnobouQKetRWPzYIPD9qj/TAgg0yOMo/cPZw/Aa4G+sdE4V9WCAH8AGMA06iCrr/GUG5ab1
n/ouPQdJs6speJLOZczFyWvHfHQWE9hT4Hy4Y8V0VYq7k0LvKx2iKg98fslJzPrUXCIdqPIxhvot
pfxVVrrjDFfb2USJHRQQGuZMiyzMfwLLVBRvP9Rq0Zm1ku4VusmTt5GLA/P24FNsCj5Yc9KHv6Fn
AqglBVCdXHGELqSqLCnf17YC+gO+8BReIpJwuuha+6/wZdt+eXtLVgYQjn3v7p8152qGBp+b03rB
fhvdOvUt6ww9kpZmLw1jVyjRzJ2b8s8DeLe6DD/3qpKNBOoltGlWuS5fCCbV80vsyQOo1I0OTLW7
W5oVqVKhA8bgNSmJupEEHQsFJ7kYgXT2EZgBRXHbvFB8qDh9yBtJQVZ86XihkqkItT/9tTGtjNOD
3V6by2S5vsDqkQBJNfxnaHX7RHbdOQ9IlwJh14zcNK50BIn1FGMAyuqbiePqBw9u2IfDa/6gKyjR
tLhuEeNgbuf4iRJ7pH5T1hWfKaI44gEDOmja288EaTfgM2tgdAVLC6GrqQoA2LiEKFeZFlcetu2Q
/waF0Ix/a3nY6ERl/DPbyoBdx5+/Pyrc7qDVXXMa+6FYVmD0DpxcKZAxNvKI9ol8fJt5RX3BCY6j
/0CXS9Ryb0Vfc5nEh8S6eelytkRfN+tfa6nhOhxQT4uwOrHg7e+xZaM7sWCuuX/MSb+wMlRTQdQW
AihuILt9xz3ywHgR4KPa6iaLZuCOwCs+aXF5g31q5gYG/tRYBrNQ7LYpS0nOWjUItB+NuH1Rt6OZ
kf1uD+f4ATypVaEDBYMIY66dDdjpeV1WvXd7KHrInH1gbbob7MfnWj8GU71/PRXpKTUpZ8jznkVz
6A4Kfg7q92DPfTH/WzELGKr1TyPsnkbuXWFFxqf2VCGyO52pahIhJTsZyqAp/m8aN5XmHCBqs5sP
debirjXVtkdgVWw/fq2QBhNTxdBpFXetfPuM0P4/PEZZXIJ54EMYNlPIQgQLjUWixFqv5ghZVnil
i3AYR168GmB4k6G0uw13v477hWvZCo+EDBhOk75e01K3VZXiZ33SJsfcn/rP8lYLnyEGkhOd9o7O
lYiUaBZgTyOekQ6TKro1K2uFwpu2kzVtLt4r0CzOV2T1Qa4lOaAikSBgFyX1EQbDubludzY6QVc1
xJERcwf+fjsBnCOl6EKkX0dAf8idGgzmfayiF2U0PB316weK3a10nrqJnLYzHH/maZz8V+3uZCYB
8Jcsaga+dV0RiONKJ/13uKTsTxI/W361LUg/x/d08skr5omFQvyhbw39P2DScZKb0sjST96LgdG6
SnBDf7jaCpza7pY5ZKOpF0Bz7GMk92r/NfqQ3sCX3dMLffZMUljYvZ+Poxm6+w3Exh/unjUMLQ5p
suCjIlprupQDmRBTyi10fAiBTuvpww+RFdW+4QcmfWucOxUgK8A8zAjUsfnWGxxNSlNDCpqx+k7X
5WFJDDSUzU77J1M4GG2ElabpFqdcg+HHeh5B+QRdOMlDR8EHhmo4cXzC59CvLQdtbLm0a356OK4w
Y65SKQ6pbkL6oTGWoM1AWuWD/LEbQD5gpcV3MPreg5jdH9SlGSddcji4POYcPClcbaXBGDu2dcpi
ARPGzcjfKC+mv+zy5+G0ac+7oSGLe9TULkTpLx6UO6uzUbV3MTRBgbf4jRJdB52uO2jca5jN1ELk
Tj3kbIiM/kHlN96r17g/A4G4zpsQVhf8Y5+ac9aUh0Tl0gXTNgkb5p0y8cEhMTZX22FoPNk6QexF
qPTJunNwR5tZLdA1Z7dM93b2m3mGO6x9Nc6zKdrN8fBjZEAzfhSnopIRqesFIEDFjiX/giXjgnc4
50P6+9r9p/yQcaXX5DMfE6H9K72AgZg3CE+EyqE9+cjrU6kYRUqZqEfH9cZfTP47DP5a0y9/U4CJ
yOHElrSmbH4ELPn2/6qw3Zbef4UikdqshTqpXfTlLtYJ88hmXdTRM/gnuKAqS70nhDMkAcWH4cQX
rLOYlhqu1Ig4aq96DAfR1IniMcp8picCLetas80pqq71TN/GvE+PLeXUmJFjkH8zhtJ6/bH4Es+0
AW93BVzJ2Uup4X3M1CMn7QBmiwPLmf9LTqe+M/A2eZbsxDcehAS1zDakoZS1u/Jmbs5+IdyDlGY1
eq63MVHykSqksvhrH5EkiuWKCO2f+ozz9VdLS/gGcObKx3PW8Gc8tdjUHQsi+r838F3y3WFIy4WH
+3VZ17mIhJqm4ha3rpQnyirWAbSLfQSV4PkMTSDuwjvI002Nflj1RLeZIYlnZU244NpAwFKxGwDz
0VSrEKG1+QaejPGtNa1j15Uw7TGVdkYpM63d3EOR1pKu2E6fU5ouIa8NP6Lt9XL+zW0kFTMo3mKA
RqqfA4HFJalyE31ss8aGa8UnVMz2mO4WmXKweVxGMKAnGVEZ/xiT4s9bpf66x7Q6CyNPFESAOmy4
b0GkEI/Mn7+X6oYg6/hgQufzpvJoayg0IzXxCjLfsNQx/BKNRhqWn19p29G1cNQeTm4a+903Qs7K
b8aCfoG6LIswJD3ckPtbasYXkUeylDgGxW1YJbBx/tx/GE07/z0Vauia8v+osSRR4r24C5SfYr8s
d3srWmihIg5P/w+VGDgdq63kRgJEnLoqAtwoBU36PW4bp/wscwj951NBcQw0hrJdj2zyfAiy6oBd
4ISTQttpS3MMaCYvNkJcFr+hyfOTP4YDyZtaTlMoatp9KA5EOwLfYEwQmn88G45sj9+fgIXHNuhT
GbtCNkjXvx37G6jdFpJPRBwSaayGXzl8Z2qjipopBH+Fo3lz67CZyxwZgtDFT2H9zI4U/KWEgADT
RoZlaGZbMDFHaTnLOmoGs+/BBXQZyY5HaJqQWODJBow7YcPrVBAugTalPow9kUBUqhnCjPwmdFuS
wJaBGGfhvVvOB6BASqmnzu+L6XyEbhIrv5iO4LwrY/zzAOaS0fVE0F524+r7+pmawqWV4uu3A8D7
C3jdqTgaIYTxMFLNhSrmQMmQ3dqmwsUCiKf0ihX06Nr64NlWNAsJRriMjaXotX2sMa+kFRuGuEhX
7T25bq7J4g6gkvuGKJvl1fB4LWSWjBeVSCoFZwq9u0xio7mO8A6dSAc92h01wdYtIu+bu8wnJOzd
X0218Y4ukfHZheFWhsPm97Kl7ENjv+3IOqoT1KD8fY6QwrckWgZW3E1C9/JyoPWuzXWjIumkkMbS
r0nthteotTvTTSNkwedTrULeFHubHDYYlckImeypLjlGs4CEexhI36DpxTvg0heVUVOzmkgD0TSo
rn6riktA6Jl6+ofl3AGmgBoVvJ8bWyNTy3nVR88UItbblZRlIFANWbcY7D+18a+1uX6Z6nc1Q7MQ
mEgddy4wQQqIq9Stc39uP+FQq8uI5pIJrDoj3qL9fcuFfbARhkpXOnM6IE/1lFsrPS1+llkwCILv
SMIuwj773QO7+dhROaENvFiFa94brqK7zsJh1Q2eI7Z5iEmoe3kP/9SpnwiafdDczlErRKpwIA5q
PwjfTHFfIniLpRRRIaZZrzUcgl/B2ijcrXGs6kZBTlxVDRfRCmZXuMnnQjRnquHADGitkrn5+KIX
TOfVF3C0UUVJwImOunqwZLdHA7/bPJ8kcYTTJs7JIoQ6LNIp0Sc5CDXaGlsx30+GHYY9mh6Jdos6
U932RnJ+zI8m7t6a4mfOmR2z0OW57TM5H3XhnuDyWkY86yCYElXbv8tzPPsus9kH6osyr23Fj13z
8ub4LEyafqUT/p5WcFkJqnfylzWzk6IlWxhehpWT5A7Cw9FZsJDanDll948pn69AKPTFuYaZl8Fv
UIBqDX/j6Q3YPPt0LKZdFBRqaIbGBQK3ZH/jCKSM4m2Mn8+6L5Ecdtki0D4WJw1l+gcGhwk6bVEv
9om0YngsjTvCIZ2C+34wHV2rulzauQgYpqIagxnizvfqQPrKjsTNO8CZZWUgY4gZ3baNQi8h4+u7
Hpq8kfyrOTEF36nHC/c7x5tGUBcOAcDPq/IGJf+B+X/Nh7mPhMyEQBnXvxbtpR264faxTciCMYxk
OMH+QZ7qwUbeG02WSus6LUCS/KdHSYZX2aKIWhuKaO3z4jPgJyZTVs7wjwAP2UAYPC36+7QAi4vh
opX1o3NY2u8h8QSuJGzPeEqCVpQuXaMpr7YD88r7evMTBV+NX5kN20riUGQI06b5sU6QPTGl0R4z
TBGQeV+F3vExnrRGXNsFkVmgTeAwqidHXv/Yo5ly7GV1Q5N6zXNf283YHynBDmWRcD8enxIPmrYt
4iBxKVWF1CE80BYYzhnuwxtxkoRNCL0NduPX7qcG/kuyTsp0Y09OU7S5I/sDG12hnF2BeHZYSTzN
kyoYFXZ1La7Z7PCsZ+8NN1lsz7oxw7EiJFUuCwEctsJyP1YZefHa0jc8rSt5hW3CP9ph114ZTIBN
ii2uKDwyC1Fh2wA3jMaZou04zhykOhJZ7UfL3aUicIlLTs0cqRvvPwpmJpN6OJdIsSqA5Hf7goQF
yysJpaLr0Y3eZkOuYdls9VN544Wy3v2EM3uWiyxOjUGY/eH+NFa65KcWwy2I554BMB8ay9k1tHEl
gdB7oIxI+UBWy5hHkdU/fa/zeCKA1x+VeWCE76tz6KiH9hGzWIJUIrt5/Qan9SND+YhHx1YJgWFN
pDB6MA+6dVHVBIpMJaHCvt3ULCjxjbUAaKTqu3zagRwJfXyVk92WCIrfqFgqF4NJFcB7+eALTCaS
jkMd5/wHwsbme8fwErp9ZUq6eo8O+frR+t29qul5IZNiqgquKwFI9/ugN0QFdZlVlF262MV7oB9p
GGlEGekowJj+P8Yctnwwf9G0fuP8BgFpBlQixoGGglCkJSR/bGfhy2z/BkT/FrvsKYUtvVoFKz0b
owXzdpGDC/qii/E3VxWSBZgmcWYYyy08wZua/j81cOzTPp0PlUomsmpLBKeBjOw4Zb7JHYdW9nhz
rl8W/wyxHtBDD91l+rh3zYWpv0YJ+0bVful16yWlDjsS+KN34wReqvCea6dcWb+7vKU8mBj0AcYk
qZRJuxbg3AnKLSUIR7DuL1rkEJvipXlib5bFT54guJxpJ7ghat13a6SjK0bhcqNFTltQyyQFNA6N
am0JbFarZW0qF5+lpKL1PUagwV9eU5femp/VfPU0mGX3/RxEDqF9d8cF0CA6+R9JWBFhgwhYqBDL
we5xht+M5cNeSAfvP1h5GCxZXVZ5Y01kQiX1w9HYamwiDFEOCACsNsuupcFDL3QjlP2Ix4UoovUF
S4NHfeei3gVP1ILOC5jxZXuNd1H3HxR0EVvSoQ1VCV9xDdf3EpcowJYZfQN4SipDgTJ5YAooZPC+
aOIZln91RO6w3FQV09AskNxRdvqQH+qkIN3kE/eNrOoBcp/d1n7oYXf0xt0rKr8acvqhShzUNHg9
VQoU8eIuTQ7yri3ujXTRe0p/mVhyAeQcWuq/38zshfKa1IcXaFXv3Nb1u9vWA30rneHdYO3Vi/YU
L6Dlt3IfTrpQWCoTq+J9qEHQu7jnRmyuEVtUSa3ka9zC8zZr/otFmv20vAdCqLUnCCnxSKJmJLPY
1XdRal+pPQBEGrbTCXMR3WMw1XfX+Z/yL5jeREp0cBIr0Cvw8jmvAutaz5f/4oHVi6O3vH2S1+Yg
+4N0o3nqrjtsQETCEVbhDm8A6TJztrXpgd3z9fN5SHhHUy2krVc/ClTLAD3GfbBU3CxVT3s/nU8T
O/nbnXpzqGcAKqz4rh23XSk+7fNTbHGpa4SpMUP1BFhOrpG6nRtNwoA48XTrGGvVxfnuwIlg3I5s
USfPb3eoOvGoMGozEvA6B6TDR+eWN3S9Dq3hQUHt2YAgxY0ITgUAWlzYo7uIA5HsaLvbpL8etMsD
BngnM2M2/8bPLkIyPQkKNoqNm3N1+G4jZ+JLkfexggqP0iZz2UU2u0L6WwvmLsQarBAkdjdSkFcl
cj29qatyPbHhKfSbLq7t83cXhzk/evzcUsX4n1pS1t0zrBdBr4nSc1Y8jaB1Ev0ouW1QzqUk1ix8
cfFzAHd6G15zEhf5RfdoEZqiCX3ENWkzQ4aok6wdvwEOc+iReFb8brzSzM1cys4fcfZaw3m16Prl
WvQ2eq0f5iGhpLzTrXYUIeVlRYYN2bwO2XyGp/3b3fYjmEWTxvqwT34rrJT6IFJMTWJI6KUKJMSu
zLEcEvmKUXIYFsWof5Bn6K+OIiqG6X0ENGm3az7Oaph/Sn6G7KWnY7L3mqXmA97EG2yZYxHd94VT
zJXZTPGy1Euq46Pc6iuWSZ7lGH2mJr4BXK50ryUd6OfeAtgz8wRzsWUwALUC6sIHAd5oj49JcdHu
ZuJDTjxpf6zZRoudqQHy21TJAVDgLguxRW5LFSmaQWiSPcj3hmh1p8h1uUui2LdWJUsrD1UPHzhC
VGVEA4XjDZDKF0aUsAEXx3MAxcFieetlmtpdyZ+1RHu6siUOHQ8qrIr+JhMfMHqBbTETesWMgCg4
ZNfN8In7j3fQ0gi7l3vY5u4hABkqaeuHUQ8m+CeZoEH2YYSMJ0frqH4GfQMuNqRGMIOl4ykCtiyh
9NcyHJH3s37VWcv3v9FFLf6sylHNdQzYFzhInKJKCfKSDeqLgR7TLyJ32AewBCREruGsZqR8Wegp
1y77bRZU4JEKOnIny1mPZHq7Y6KCSMgO0IWINKCXQ2vg4523TFpnqOF7mmmHyVyJ0MFfD6D2FQWv
7EiepBQCqGXDkEZiUBK3uw6AdqXXBnV30db7ieLtaFTyxOMjHj3kiGpVHI7WevVi7VymjNT1+yYX
wc9sRMBwoMKtPzUz+1+eEYiTxJ1tLzj4lb8RV11TC3W0YggMRTLXhS56pg368eGZI9Bap40tSs8e
2cL3OGj4ljlgCTCCp+H6EwcQCSWI0ICWwD1Ir8PBNmDwyyNhw8owbMaR9Vig09TqEU9MRsNr39Dz
rBsiZtrmnlenF94CFFBiq3FE/Vz1niXABczxRyvciPQ2ldN+y6SlS/2aqdfIwBVh+h8t3RWj9BZP
eAxdwh0ghTUxvrqfsW2LtC8iy3PvOJyLazTTLJP0zvp6BuPC0j6zToC99qBTCFr6/0Y6gkOOyrzJ
hYieCj17QvYRt/G4zvrHgoNh9Pe7aqkWM4p7IDvdlTjnz+7eTYEytPpVH43S2Cg86A2V2To31wUO
PdChugDE7aM4GYZ2IrigTnMe2szmd3d4NOBFrJFdpZmntN4uXUDiAc9QsiUjZruX67oMfrFUwEbf
5r4O/UXlsAvi2U06Vejivi9LqjgYDb2Qg9oNR0VrzOsRG1BNhxD3fOAqR+itz0gU7IUKR0aVhQjG
XYjbN7ck8vUpjjRQoxSUCb+jZFGr/p6T2I/l6YYW4iJ/Cp3WBbfNYOCjABMrztBCvSniyb+0qR/S
AHgYB1Q4Lg1zDNbxpcAWrVlkX+ZmTkRlH0tfQEpF2s0ZpW4uqYhc9cje0HrEF/w9uO7bDit7Keto
RoL84G2AGzL+8XKIhlEIeEJ7+dRqzRoprFL2tZHe5lF38DbN8F0nDl3sC+Tnu213nnHmyz8DCYiw
jtTaXXAJK4FhBs90WN8Mnd3XIP0920+0YXu2wHZqrKXHico8rHyHtDgkVW0KZwYlnn8xs35OZTUX
L2HBUGFdcfv2LiXH4ZwG3Jw6FEaHyJK7yaWNt5/xy2VNwOuNntxX5tfy1j7vaEdLjLExHOrmortv
yZYUHcJUzb+On6sZ1Ueawcvq+VPB38bOI+h/X+cRWjM0mAyPTiw2pw8uAINKlZLzwjgTk2BmamjV
w+8seFs7MTlPPoOvJ/K3YkLJ8NZvMhCecJ3OqTYE3KLbMph+1aB8W5OgsuJGE897ekthiNzbhdnv
dik3NaP1DxuyFEytFmz7vMkMZ8y/QSNKWeQZd4ZsX9qQBo9FQdoKNQtillTmoW1lvTrfcU4xxe3F
ATGzGqmnCdmGZLZ0KlCVjScOWTKmt23h11Ai0GstAlVhiVoYY00o5o6lNrnc7B0LJh+Ld466RMV5
PvisP/FHWIQc7yGdhJQPuSs/b+HZlAcNekYxStwfsxtPhVspj+qeLglVgO26Ha5pc+Hqdo1i2JCm
gREjd99eHAs/+RQ8mDPs3hEItIQidC8MZSsV9gg8Hdyf6iv41Fm0pPLzEqVhFHlzAb7h5UjIlV0T
DWmgaa6UNihZ5biitNE11vchClkxk4Ni3dnjwoe4q1Bs6AOocTyAoG809Iya5EuCCsRA9PSrQJGl
cX71l0yPHb/xYHFS8gZUP5aQi4Bfd6mW3Lm0LjRBB1/iFqPF/gC/8MqjCCfpn6guZkHiOlxg2Ar0
prXjADcZUw2LGpQOCAGCB1d3RvlfjQLqsgTRyQPYcmsKTTb4MowuVX03FjXWVwTnK5HhAGS4FlG1
UHzNGfr0K6Sq3xb1pGTJOMigTusIOfur+RTnIUYZgCgNeY4IIURlztrfR8yBgzXYxhp4EraApZjq
Ia2OA8oHntPtQhjR8ezl3gG9FdOEE4rQcvG+n2F6WYMaBK5eA2cqwxBLgI0v3B0vKt1Io/mG2WNh
QCOphOj6I0NcxGq/9APbvb72ESFRrTBUjZDOJLxYIJ3QQnfaNzl3LpucqHncUsACyIVvnCCPsMH8
/NzbqS8KpW4/yf5fgpeaMeUKH/N+HgTB8tOS6zUqoDHiuRwAxrtsMvfJ/H/yg5h03kZuLKGme/Xx
8G0TMzw0P1ZXSjYg0jty3ataQ6PZzbtZJOuTsgjgVel5QaAAAfA8wpNNrAMfDLUgNghng2dOHTLZ
tNb80Pl9ubeZUQ/fGSET8Rw05OcgYG8EIcQnf22KIi1kaANLYRYIFbtn8fIT3HTQvtuGzndeFeY2
Fj4z/JmPC+wIB59kmj2PuLXq+fJc6loRjMnVmWnjrqJ5BXmTznLhTGQIAvBbLZPGz0+OrFhG6ogw
nXX/9fUF0Vxc9GVe91hUvzGcVFmC6j0+3tYBNPX1ORpOXSliG914j4eoibsfiX9IusK0Lbd0Svkw
vOfz5OpWHJnCcaLmqRKZguMN7Zh/h/CgChjUCqn/GHDD4v6G/q8UFhOXN6cGmkx5pL3X8fWKCk/X
q2HQIJ5bwuxg2UuB7mdOFiCiICF9t74AKax/+V9WVGT0uxDL8WFSqRqXj1C7ow+8hct7TqxYCA/G
Cq0MGVQjptk9et6XUvvHCFS8n3ty4wVDmlvcqsdyk15mwGFVs+cEwNVZ+yEtc0Mv5OSK54rP2RZ0
pZ6A9wg5AVXjGkKO45AEvkiBOF6Ep+z+viYALlE4Y8CKaiG+ga6FPbq8SR9vUNbUWx3AOYpuFxzs
yobfuH5FKdwIiXcZYRO4yv7psaRR4jAN/AzuZYgtwi01c6Kba6HReh90CWCkRmy7Y/tbNgABysXe
W2ChScu4WRhCC4ylDDsNat/hyilxgPSn5eUcqWDVmEaK5koty5FbUBXokOgo49d+3UtYKDsQ6OPQ
/YlIP9DAdPCYDIKCgvjTLLvdWpvb+/GQ11N68Li909upxfJPhyh2zxxNkrJ5f8svC2WyQkKzFvPh
4gxlsIl3BUMa7g+p46COUzQG/i8hUlAJSDP2z2RXf8ArvTE/v4e3UJhGSdgxEYPBgac48Sv8aFOa
rMn1wehAea6oA33Cebao/2xtYjkSoDxQHUePHeYi1VxINp9hUHtG5tH8vJPcXKup2FNkUaETkjc2
35AtHgMvRSACr7POlLJ3VS8hHnzmBJfSRRzYl3rUqfPPa3IYWyTiCRzpSkYsqygH41+f3VfSGr6q
WjFhJQVAPU1Db5J9Z3vbdz0AibYqLeI0F3jB/dltTypXzArqqYBuGVG73MFA2H6Ucpft1KkSGUJb
28n+4PeNa79ZlpLG51yuDzgtoPf9KJrug7IHxSsc80sLJro1q1/pBtb/gEYfvJ67JwWINIT9jD7l
7VdgvHnmqzqxBr29ztq/ofUPJsJFpE8YuhtV0UPXm+W2bWicgrrZhb0IQl+5BgG7cSn5LCduPg3R
ss2SBCQnh2G9PjMfcgpi4qFZZp0KvjaIk/uTr7bQ1QETWdh0RYUF1zOROi6QPz7y+Sux5Y6Bz6Vk
/W0WNpCfQ8qw/3umN1tBGcBMBkGK3Wnu6NGrfKM+YZmzFXeT+zsYbGUNvUFchejv+/lNh6otO8Rp
/LaUaJ1RDIztkD4+bZnulFDH/r7QvXhyWelIoSgGcE+dzEhRLDQkWq4vFLmcVgr6MtoSx3YPXVob
p9D0LZraiElgGqf7WYOGetFZSYhL2Xf7OsYZPYFMtyScHHYMHsSrJfH8OV+1uwQbYaGB3JZuNnMi
PKR8Oycpu2AFTXV/TkoE/QmlYl4MU8g01b+q9thurUCETDC72UNX9xWCiQ7bwUU+ERYiv4PKYNbw
3B6SVRLCtQZRTZksakZImkyBeMtKnaGtEqOI5d11003Cy133OS7ev6kR5xVXpVfqVbsGGr3RmvlB
HVw5WABhan5SgolmlmD3qy5vpVbMNd5TnPCLzEGQMYRjvnEbSGwtfubBwLX853GL6QFqSC7wgGT0
U7zgAVMWSNABwNNjXsmGHmNp0hZN9jVvhJSycja6XASxNQFXQBtEhgNfkZ70rDc4DInLVL1M7TF9
NAcmP9egJksdhg0O9aA1c30pSJfUE4cqwTUc9vsEeIIbTw60wR624cxZRWEGyUDlQZQ2dAcM7Wzg
G8vPaw2EswujH3grPrpVAezKzSt4ITmZes/ZXGgPvf3QrsEaG9arR9utYOTEHboB3ExKuJ2tDs78
jK4mYTgUr8wgRg0QJa90phafSsV3mNoB4vV1RHnw3SFSsSfrbqihXoOw+U7H934o8O91xbzObS2G
ryQZ8Jn3Na2tuXk6RDlKAu/u3a1UPyD5+aVvCfIUjbnMwkwzw38kIJN+83W6JdNAHh0ugir6ByZz
PwmdQS2L1mceHkmGCYZKDt3ujdWk9nHGAUpyRSulWwo2mLPVdO6z+M2N5uiijmaIW2F3NoEmEr2W
eWU3G4+gSc1oKIaoN5fUqSpzrlNTs9lgLGLOnw94VjDeFRb+4SXWWp2EmGAuGThROxUGrCkFQh6E
/T71AUlLQ4M9W5bnSAaGXBYO8Bc++BceK1MiP3ypPT1yBGq8m+4A4Jkpd+uhE8uUFDIVw5c3gEY1
iRRuuEkp1E6HnFtVhTolgFo7wNLmqog+5wq82gDx6d/r3IvS4rzrp68v145TrVfuMiYW1PIJlU0x
qNxdQb5IpfLo/XnQg9FA+fQkjiXkDUnXQhH57gYYNtwv224XPjjXC/274on06JFuO5Rso9z1BS7h
BSOkaaFFBKAobWXzNEgTkVRuqOabH24mme5J/apqkH7GquaooryURVriZDakrp7iYPgf3PQwvJvP
y+6s03chE1Df1YQ+rLlAd3m5r2KPDElMTqgRFa4w/HrjZ+MgUHbY26mzaewnLzQpCwjTR2htlsYw
COAuF3dAMYFmehMLHM8AQpObyD6q/jdia8XPHeJA1b3mKJfhx562XMYQzgtEToxEVjGLHCwx90vd
Ds2f0wzTe5qSAdsTCJzEmQRpfho8wJD/hP9jMhWkEDt+siBcM0mALLCSxTnbAiPyJ2kCd60Syq84
TsKS3bKhxgLoEVKmO/SirKvC1mwKSiDH6nW3k7kIsIRfliZLScWnbQGvKF+Ij4yxodoBmeIl4uij
KzL4kpJZutI46jiR785bRl1CrvX4OXvqbEEd1cFJw3zkPJh0455Lk2/qF1Py/ACQGlLtmQZVaJl7
m9Tclo6EpuK0Lq61JcMUOSsQiTevZ4J+nILz7QF44HR22gYa2JSV8vbQyNa9L09hyVzHSBsaldUo
i2dcafKPyCWVVxjDpKIiefXJ0AeZNAdHHGp2aUlm4M+J1vez0rdj9bRfjisq0ZyvvRJKwWqXji0F
VpauRnozzPZS/UwK8P9k8oZpGF9S5V/YMhTsCajLLEwemrbE1d0NBl3744J9HyVGBb7N8M3/NvvQ
6y5f0MaKr9P9uiAqVDwkY8zPlgw0nPF+RuV1ROWtSuMML5nnbdkUs137nDIo9QwFKbkf3iAemhcs
FZYjF8D2An9YPAVtXl2OtGEYubmi6lrxoup+hDD6NfJw8oiUkvzWejDJ5dxcZA13L3BWdu5yvY3W
OQJh/cOD1fbw4RZaSDAZ48lksr8+9HHjmp9EHNPMA/6kFDxR/nN55G7Tp7LI8V/4shQuE87TigaL
xjfMx8KKCvxoQZgaE1NayYjbs3WEhvBgvdMFk+UcajDiiQ3pfTnmzzbjUQ6iaUM6lZdFaQU7TrWU
Ic57dTe7TVjwxjfxzCxsvjqKbNp9SfTlt6mZv/FCMN3O0f63NsJ0mbGdzwsVBDekm8vlVmfQxRRZ
2heyXC63hjWSgGYpY6zUsLO7391jTLmCQX7Gsc+jXsJmlOE+IrXyf4MichxYFDwLxQE5PSw48H7Y
uJewPRjfMFjQwOrh0LxsTZHOw9BNM9WWGJbNXgMKS3HYa/oo5juZvUg4BY9w/5IVIFiezLlDfmSt
ilb/OvZIS7ZA542tv5W6+Puw1UD9mdej0koRO32Dz/TkEn4kSS3svLQMiugpOlVp2JanbkwaNdNt
n34Is2zy7YEaDPffC7GgWyYRVklQiruD0n/Ta+R14c2imZFK8zdfADUpR12vsqkLm1V2GjfglXHA
Yp+/JPQsfFqMN5HutBOuVEw/Lh4xToVVbiSGowKzKbCp7OEqQKT7daCkbACz76oP4gVuvJOKdOtK
yn30SQPV6ofs0mzzNzxTWADEXxd1+C8NxYkPKJSsEDd5ogpiF+3xzlyNIolLHW9klaO6yRwXVL9G
O5km4YkbMwU7xqwSk+3L0YAttkyR0i1BS/XGrPxSfC9oFNXgIGyRLqB4DbeilnUbJ4Wk0RBEueqS
oMQLryLzQibefe8TZ53Lys6W90kCRx8AFMSfR5SRcZ2O0AZPiWzLUnnQrwwMORdk72wR2V1g+yDQ
6lHbfSly6oby7PliqqzfNSSrNmu8xlwF9BYfaxlXUfz1zLtve2dU2samXlvUTyxuat5c4fQWQRmC
cL9c+Exjls1AJQisMxU6MCOnDTXNL61A2ym/g0QrYyjqVoEZkY159B9V5aeQXbO3hJLXJxFJ+rkh
6dXTkQoujcLuKkE8s7IrmhR+fIPfaIfF5YbvcGo10Jtrxbur+X/RC0r6OA5au67G75ETa8cfkUbH
CtM8dp6a3YSkstRrleFz05Wwmr9SRlv9X5OaP30JyfmUmNFIitpr6IyqUBzGH45XixhI0RCBk+dQ
Qx6um83+XnOi/gSV49ggqOROA6my1YIKbKxnGTbccggf4tV2bvgM5YF5GncxqlgtMz1EYYPW+za/
NYg9AzsJH730VQ560xmfb3GeLuNBR/9YcAhFOJug2X6PenC/Kixbux9ig2UKE518eNO7VOnQmopQ
2BFmnpi9rN29lP8LJxVdXnNGd8GWBrpT16q8lHuCU8Q1/9kngU3wpJ5C2l916jGehZsT4UQ7wZhK
625LutedTiDI6R0xGRN2/euVasG/ngjBIIWBMyni11NIdXOkCappsoMm9QvE7uOPHgp5xGKjxSMA
JITVzjEmcyNP0oJRuWQJrJCMR4ZunnMJXwKEsHaWYo4GN1U4tgNpyOj3hc5FZDISkm+HtQ/Fota4
/BN/LLrzg8YTbJwcTpeWXkHc8+75Kr4qUkFYmPUEBGZrNIx453YVFZCdOVSwnHcyK5vkgMsYCmTm
rbnksjxxhevItqhzqTL9TfXbX9osG+EH90wo2R07cmV72OWNQV+2ndO/WRTwSyq0CEot3fLwVvN4
I1WLysKE2L80dlhHDiddV23jIQrm2Faup4FmeR6RJ1/64+cOTS6q8YoGW04KskFOnLcMjs0T3tIc
FEL+GPL7o8wQ4Bl+a7GOlAchV4/Ixc3jXvQdl4LTYz24h2U0wXcLKDKaekfVZTHDwp6tX3JrXmBK
d+xdlRoA2J/DEYu1gWKDkuGDGChvxY7LOhtJQW+mCgMoRYeCUSAASHnKOC3LSD1qbiMLAVRqcyB2
ZmDYzx0HIGa3uGEpttg/4cvJ0WlNHQ2Jv46vr9SggdPkE2tERoMyWzrj+qhRJR0lUxRm+mL3LZYo
nQ6ca+DwjnYxgFuerfpeQQvv2Plf7hCCCKfFeaDnNyT+QMg5pYkpP+eHhcC18PF1kr1Y37eEpC0A
Y5G6HMel+is2rHoTP58YFGTX+7agtwegH9AHe84mFP6rgABLA8NcMlY3lGFmeiyZ+yKhz2VHgwcO
xBwY3caj0X7gl3W+lCdENgAZ7HEsNvL/vlP7mxeaKOJEeSVVHad3S9o+FmEIAnIzIfglWLjLaTij
nMqjB0xP1EUrTYQgnMIJspgKitmsF2YfMTpLig6bdDco6EzaBdTU36NTz4ubOMri+fvNOcQ4bXzi
jsHpuBtwKGIAJNPAmAoX/Wmz1zbBXR3P2L0JG7XoXZrUGr9roPOjmQVykgVowQZK9HJsEnUYQGJx
UN2QMt9MPDWOE9aNLWsq49fXNdW7SpHS09ARDA95z5837ZrR+iiAQhaMN8w3vStwScWHz87jiBXs
4hiVhnuKjKPwojb3Lm30kXijd1Z6XzBqYA+qt1P/rVYOCZIK/JNVpkbLi5AIHL9gYnXPIjT3n1R3
3VbvwS9JiQxwRgMMRAZueA5oJjeVzSCN+Zevy17PAHhCdVJnA3vIJ0jiKiaJ9n4bn6q4fNnukQ0k
tDkAINUSRJt5SOVub5PKHJa5n9GosFlhIk9w0hSEqn4MSB8N1suMm4n+cAeBCb5KKffhUuzIW6fY
MOrsyJttzZTUiBbj3ImWo6iOHeWmjNjQAJyRybN2RHjEXNqpnqS/PCh0xySEYdhYISVqhHafMZb9
VVCeSrfUOGdpydG1eSenpogzAzJHRs1P8RSTR1OjqJ3VTwQOEnZbKRqf5FcAK5Q4uAA5sw9h5HrX
7cp/81sXj9Ta/iz2YUiY58MFpLj4kBoMHi7iIlZnrvEOA1e6bd+GaK1xZTmaT4YIRrsCLevuxRfb
3Fu0L6MkuQQ3hJrQs8Gn0KMgBtaqU4zekReL9RsyEVMQ3tI4CS5d9vGFfT3ulyFMXnhMqHexLPBo
bBxBsnrowJ7fSupUp7ZT/1TG2IrGN/oVhY9NfkA/rRGmth394ZGy5COpQ0U3r9NmYlDXCi+CY4UF
xO9u8kyDvHhSEGmevFx3iAJ1IHveB/UEPIqK/w0+YQYR6mdnLYPRMAvpjldxD5STHe0+2O/VT/ib
BhscO3X3hK7m8dHK7oZ+E5dR2h2VeS5h66vS1mxKUjg8VZmtyKNJJeb0rRDu00twKkvQ9hR82Tc2
wURx9SCYD/JmWNHNPAiGRiqruFzlM+MyoOK2RbEkwSkWmq1gKgUP+P5DLTr8ddvUJpYgmg4FSTqd
9OJ9lcNC8L4paeAI1BAbxUKqNVhXDUKqhGdDu2Vl7QsQls0CRlG5ZxSbCypieWqJmDGEhESkri3q
Et1Ln7R5/gNZ+3AbuPKzsrOg5giJjGOd+l1WCM9eV3ZV/9TnDI5N5sbrfkQQw+hIo9IH2Jammaz+
si87Y6Jzzyphk4rOyPAAjgdtLUEaemXpKZv+xQgKeAxA0hTGQCV5uT3EH8okiCu5ndGwjyonvmXv
2z95cS4bJmVpYkMUVv4GE34jFM7+oV6Mu6OBn8ZYAXxNg4gswLEgeWAdAT//03t9mnDCGir/eTaF
F3jRA3Q8GjtNTUGq7XYY74G6QsPQhzTNmYXJ3+zt6BMXhXQEJr4BPWtNWuBGWqGR+YDgeYMHc+KY
V5VPyYDT8cOKJ5yu115+86MMQJ7x0d7NWyerea4A9Wmjo8gEa/qN7lLM0DvkDjpLS4i7G0OvaZB4
QVjG3t+jjp9ges/uxMY0m6ROPuX3o5iRLIa/ZgwqLjpLGPoB/LIjUniKWk4HGCozYowunBsKVAK1
KhurvNLdHDhuvIJSwMq536z1OQ3PF2qTl+5JHGMDcomfOJQd78XQismVUnB7tW4xWOCvpAb2wgZD
dT7kctynbalQU31OOXOBvtv3yJplT4e9TiveIGNLtXgIr4eToy1sB00Kt7WAxFyw6XRwEdqow7ta
2i1OV2rvcWEBrfCDo3peCEmKeMuDJcqCegpbymaTucGvv4CGMEEBaScqF3RdXwpuCCUnyod+lkuS
gNypRHHuaB0WDHBjPJlfnqzhyQpe0zDOzRcwcPJouvAhcx+298wTzz+CcisGV2XZQFH7wIAIHDIn
bHm+JBFg4factFJPqw9H50M+dv2V3RscymzrGwWwa6AMjhFHTvc0oDQtOMnBnoO+Ck7Atzg8i7Sd
+fx7smiSmsccWvkBBn1kk5ABl69kWqkpX+W6XLxNM8pPekGikyQd8xpCoLmYZz+uIgUB9QYwaq4v
ZWgLbwmK8FESgyOPKdVe87JSEk0hU+MupLecTB5Z4G/tFCb73S9uKbfpHEYwSLBiClBbqVsl2izf
UlTXSGSa1iiwqb8t4krdVJz0pbMkO6OnRQTKRtVcf1rf3AGiXZ7QGujGN0qzoW85SdXYRaP6TsZc
OzRKgb9SFjdoNGCIWTejF8iTh5I8l2HFiSQlDkDcKGEN1DFZi4epcPDlE0zVYw6kwwRtgsr236M3
HQ165Jpds6B+5dQc7i++slN7S4xlHNCMob2V8fE6tsNnrBrEjYhhJB+755+Q4mlpeFppA2NITCs0
Yk8htgtLjgRHOqZKf+XnM4hzL9srsa7w+7kgZI9nNwloNU0nPgwnVDMemI1MXIKo5Eh0gbq+iIyT
CO273T3UZnTlC6SeJhrNyAhSVffbDxnmCpQ6zV9jrdg1d3b79vRQF1zExVAkqQWwsqTztyYDKCx5
M9HiLYyI0GkHtHne1xuWIdz6FVAjD/+dCXkLC3cjSgr1tCzcnQzVJpH1MSLruMI/VpuD9vasaSeU
9ev79GHDyBsHlaSCWbkmHfcUDceskWISZBY1VWPb2e8G0qu9gpHhekeNMpQU9cYx1PaQhnDnIQJf
hUKvzRiQYNAWT+YOFUzKodpjUJ4hU0afqU4sxPHbfAv22UO/wwTPvayFB11bXhqheVB7ie0x7n/d
3topB48Hx7x4FiT4Q/WW3zc+ZG9duAHD4JFggets/3sBQCmQX0G4FKBUEmmG322CrkuJ32jy95ro
l9EDHquqWIryTXewnxA/nzmNbtCaFAqeTWCoZJS2h9iRapU5KGrh27SwEvj8PtOU6wJvpTu+gnrC
HbTS9f/Gbz97O0GyATrclTkIJ88IAjVIC0oj7A5NUjmcjkbZx9nzKp2OmWlA5m+gNuOtKLXgV5tR
Ght2XdWq5jxijTfNdzT5zrNtlGrLV4pFJes4HbWPIir3cK8yHp/mkgG0Jee3P3MJczn4BAEZqZXR
1xxF0Ua+GGhQ0p/dRRcPVLhI3S2+GvEahusN76xjCx87aBnzrB7tIKFmk0dEOdvH1Hf6PMbB/WTo
JaC0wALyQd8ahLSWUSg+40i6c/aL0+SMnzMcincqftxYAn5Wt5ZlHxEKSyU+oDeMWcEeLoE/J4kW
dLbycYVE9s+0+oxd37r4HTJ6m8QVMUZpEge2lvAFI91oLRmP8TsVFzhkykOUKLAJFel+DFVpt0aL
x3ujwZdKmE/bNv2qFXSZDI/LJFOrqGtaim4+cBjzyg4k0M7VThz5iQV3MzrQyvSkOobc1NHMzmsA
Hv+vwsY1IsQ7xbZOVM0ArztO0yUe6Os4CE+/oVqU0F4WTqLKJlECzWPsocULEzW/3ZYaB+bpNVaB
Ybjlt5LtOrNc1acy2pn30L0bAOyXRDnsGlOliale85oLsrTobIoS+4+dss58rTjpVHKLikk7Yw+J
SXN3e9XxPkz5hTDgFiTf6fL5lMSXktzbR2YeREvoLqXCJlu8+sIgSGveO92IXqOubDcSSntvWELR
fvFHuHvoy6XDAYDu/dUBdYT3mZjT/6UssPca0ScGCIzlq21qIC/2JG3mmLwGKOQ5jX8v1k5KnlGB
MpHQSWtq3OsLWOHKx3Aj4gEfZYiUKtmOFaRpfIBYu0UMYcq+b8GC70TUIBWuF8TZvtdgXpSJn0bz
pdTUw75kNLcIe/HLSdGDtCVhsb2aegoGPjHeVvwOUntTvFmOoz1Qci1dEJGhNPf6RX8vu81Fw/YA
RxoPBhWs9IgN05/Y3iikNA+C05B/o6mI4db0duXExQQzgLfwxl4ch+YmoTy+GnjcaybT0rcHrVZv
cWtoA/3rOt/DU/68D3/ouokriMRa4ar00BfdjKPM+GqOTYydPt2uJXCmKMtvmS8SEfSSF/JXJJXj
JPKPOSui6W2JHjkkfyeslsm5wbiS+/RpEaj71seh+G1bbWaaNtLeUglfUm6lHzWZwWZlrEYvruf0
yNHMxF4ApRozoIsivB5wXGcBHEY5RAQn6uno2I0eNHXwKXaSu6MwzWYH4AEGKyPsM18Ap3GZQofH
WdSoBiJ6sivFqV9u7vsR7v6Npk2SIPlksxCnWaVmwxCwuqLBWDJ60FjznRwjU4yvDTXhdRNLIKm6
nSZ8tuVgtMh25B3hqRxXmoHDVnliPJ56jKuRx3I28hqg+CTbvcqkz9DDuZg9EXac0jn4tpiZNQDz
01rYE8C4P981uzRPqm+8+5WPlWM27Az7agf6PNy21bkX82TSUquNSsp3pH96oM5KbB8kEdaCVpCd
x2hRwnjfPxWTOaiUZzLwyhXepXr+/1pNQ66SIrSbQ7bLfdkN3+zH2bHjMe+GXcLp5Aw1QcLb9S4S
0xnJIHgscFT/Y11uNsdxPHrKgPcd6yVO95X6oMnNHphXOnmTGeOmCtK2YbOLQAlM1yMXEvLuPU9G
oXtMdjK0gDEyUDLfMVCCve8ewBMqNszJMKQZYMXi06Rz2mR5GWEnsbi48CYCyamzCvBO5y0w/IKe
37nea1ZGt/arJKZEey687WO5bwvRo0qdboPIxYhyUyPXqcexbDUX++c2wFCe1v9diY5UJP6Ng4Jv
nqX4pH5eb9IDWUdNdwujD//b3Gkk4JcbW+jXLRa8XHcJIZau2lnnMoHrNZTL/HqGDGQe2gY/yP/x
cxezRaGIsyzoW1gqoSY1A+JZPHro2XqmG1tkYuWvFxhY/fKcnach/lU3rnbv1EcfyEMIgk3rEjnC
/gqpqZ/KUu1ZvC+gIVD6tGKIs6169/aC9Q30AJ6yqFIJoF+a0yWGrGrSxWno2crF5UbmyT2Zu7tT
4fTEVulPxpScsv3hwWdv7i88sl+WINHscPWIWwise1vkqLtT/NgUA+uG6Tsb5S7crLI9ZQNMN174
DWCJVW988m4RnRFY5FavERmwjZgkSmKOqjZaSvS8hmskYuZLEdYNRmV0hkxhc1cNUpEi3jwUXW4Q
6QTJP07o4gIQm1Qc7umdqW/uqYnNrVK0ULG07Fd6gJNqaMjXtY9UwPkonS9a7dgcivICgWzAdTTH
Q3VR8D6eA1DwGZouCyCFc7ahk9JQ0rhElRVdtKkGm28Yw8WXZyBIKSokZ4nU72N9k4/4fUvtNd64
0Buqb7VW4IBypZk63BtrvF4VQAtxMrtOrY1Kh5cYhpts2HHADAjqlqYLHsS7VbeBk2kZgL+JviyQ
hV5+lXUBArZE1Ev32LA18KfAr+2fvLIUJ/yudaGQ85qZwc8tRKHD8CkzLkmq1uwLzeiboSyFwJOI
Hz8CWQh9DwbCCFDquuo3itTYRUAgiGVEmhP8IvwGDBEeFlJkd17p3JmmpiVhUvQtKNdsFxfSe67S
y6NLUQ9RmUXoKBfAnEmufcqr+DsHMSFVdJhbrmTYgSRDcjqNej/lJGdB/fcwW6OgTCAE3rbcaSRH
6KvGM+vV5EDvHByqPYL80diCngB4rGkpJsBd1ccyZ41+kHP6Sh3JR4Vns1U7BxyhYfZPNPRpcL8p
F9YWOxJj3+KKc/9ztgG5R/aIIn57vv/4qozAuP61UmOfaXq34Eda6+AGOGvsBydF8WIxAq/rAdu4
fH2TV+P6NjiGs8Fez203uHkasf+MXXT/CzZo2QBv+QHjcOFZ7B0tRpRpdSoxZ3yxVK+NKp4BESa1
ziMqvvioAuPqxakrodLax9zVpVIxuW/E48M+p7cp3LnHmkRrG2R1+2i6ibukmYpnkqKPfigXOk72
G0UjuMBtNPiPQc3TdNNXeHzPTnhc7GJLf1VukFD+uY9XtmrBBT9vtPcOP8E1ABEXw3jd2z3HfkBJ
ivvUZi5dcHa+fhLaJE2+PoolmhV/Yt1vheKRR1FJK8WFoyDMbRGKhxT0tN8TxQ2Gvd/veRaVg49C
Pz3CHj6hdxZXCIhzLcLIRYQCjqXUdQa997dIOHBUS2mpWaPgN5ebjwCnIWYBBF4w9k9m/F1PDVrK
/eDXDsIdDAfOX5ngCf5z1Vlqx4NCSRG2eV0YjQo2m51lh9FBeMqGX6gNDxW66c0jhSMxw3NeA5fn
WaaiT9KoNvfLOqV5QkWcJO5NUg466lcAYNYDWw3Yv50gBgg6LIsHeh1y1gXFq/xUxg0yKJ2YdwYA
ZnrDd6IZvcb/I5wunRbVPlAF/ep/TJu/thdu9ns0r+8bQFEzw8ppoJ9K3xO5FRYxtaZ097lCjmmI
xMSd6+fZDikepLbkxZFxOtJL6FJDeDDq27lQ53muOJG5blTt3gUpLShU8BH/YIHrymzCkv4aaOyg
LBugN4nFuJD4UwitLqmdH2CBIk4DyYZCbThC9BMGtsrhKuZwmGnD3ILyFUE73kAUD4fnLSWb8zr7
vC/rMsckoPUtIf2OQCO0krtt3ndx+I9A4uTNFLq4U8fSsyQ5BhqO24A+DK1x43foLOqXK+Tfl2BL
L6bzhZ5gNPEe8QLSeKTyo/eQbnA/77XPZSACY/F992+emvd5wURSf670QAvrWqOs2skMK+973Vl0
dOURakU3sUDgR6R8OtDflw1pc1eem5aWx8yTbTlGujleCIUqsFpL7NI2k3gip1LADsncqwzwLZiH
f9KIjK9hAXGcbKtYHXnzt9sZZBeDAACB3a6/PYCp4JN6NLkEtPdwr4iHzifocllZPAJ90FPTmfAL
Bsh4Mq2sdFMgGcwgOeqlNwCnIyZvA8HO1JyJnF1VfelI114+/t11fqxm1N0mhda2XznBzZ8aTSLs
fLys16REvOcymwxOrxxJ7etn6i9ccrf57ThxnQD5S/lL0xLNPqN6Zvk9l0Z3HgDhxwxt1Kw7j/rv
LpcXDvrSJVaiOHdSJfBZB3NEUdiEAvslDt3rH4xvZRn+FzJS7K4XrYqb+XYa3H3S0bPMDTEF7k8h
e5sNgCEt76f6u3qOoMmg6S8uSuz6eZ2Ubkvps1cTLSsJ24lyEU+Gcrz5pBlXTNMk29GGntqsfo/b
sVQASXvxLmo0dPJM5LPZi6O59DKw/rBRJc37LEKOB3nz9bYqh56sMwbO17Gf5drExfyEAH8Fegva
OWZZlmlRy9YtqTZZFS7YPGyM/TSUJiZPqwCXS3mgKnWMes9494oK5ZbrfxYlF4Hns4lo+ujWsCLt
xtVFG3e5lssSVWs4SEju83KxtZiZLn6bg7eFEUqzwmQjwp1pD+jHC3eYZ/r3bHjFE92RQ7WJ2cJR
y+/6vH2lRUVUJ3yzrOSvtWo3nWUqYMf6pfGqjghGJuhRSIT+ZFVRUQ2ofxa/oZx7s5CqPiG3Xq6S
iJogEagSJ3JRotHxD3nbP4AK6lajraiSm2sDfBVVgjVxJEn7LxAZUhcCHE2RkSOlRMYaukRb/Dvr
wqTnCpMlg6WlBCykQdvK5EdgDanfwYICcIvcxNCH+bDpY2Bq4KhKhdE8O3u2k7hreCj49Bd6eNmJ
2xS1MwAYstm4RIL+ZQwlQfgi4xX/dhOiIypwcvx32UKOLLBQ0ZKOvswiVOGnIIiCl3ov0xv/pUyY
ma5leV/UJfoYKhV6PYTlikntCmyRyUoA5KmbUgG/uDfZqzjmIlGbEJQ895XepBN6jqq9L8dW7C+q
sqzPX4hsa3H+6rrIZdcm5nDLZjjtNoeMFBxLF1BjVPiMeKUVtMUF7aKKePIe6jDXu45Ic5pANkKs
OWB/aOlysXdPzvUiAXAldRLluq0RPojOhy3HTtfWOJmSbO60oclUxBMbgiAakl49JMu3dK2eoEs3
c5FSchcIxLbMysiKetUjfTMkafohvNQYceKmIEYobKGob9kCSLRLeeVQl7lYeB21fW5ktyrjqOKg
RNWZYzLf6duwebOgdjy9PpGZLLa8BCtvuW7Xx5nIGheTIa6YFAEh3inev5NLdOMRR8dFJIELf0yd
8FDGrawix3wsHeSUYwW3vTBndNv+BLH3pBquWHQYPqe7OlH1YjAz3BlpLe9vAsCINU+GNMxwDswu
/6s2nlPSnJhRkRdqlbV3F2muBFrc4kgQnw1WAJwNuiQchSmX8SDgAWsTY32YV+6IGTZHbgqW/dKX
TNZgN113xFwXJ3rR5RgNkS4zZS1eZzRzntz8iAeLckAAnLOMOfZWefzkfbAJagec7kJYlwG3HvKV
nX9X6lnfXxsvqHNYZ8WPbK+dYtn5Y8EVdSpDHUkx+gayLSACDYdQBgR2MxE4XcyAW58XH1IhnR6m
SHKaksTkzNTPqQthe6YqOZNVfZwz1omm5Pr9/CNPpyWJQPpznf5VMy7Umwcb/guhxSoeS8U/LgjQ
MFn7lrwLgPocP9DwY4KVCOt+qx0XvpbnUA4aC7tUKo7bOrQY5uV61sThGPFCs9Q6IJ5Yw4lYoZsx
nkeD87yFVSoqP4vS5p+fSfurffAZNhhxHxRWRHJ4p2DCyBKHwZMcYQnbAzaM9er0GnXzdaiQHp+K
SUtmAcMl6eNpwRUWKSLOFHopQNeD+rxG5DXcHADO6xo++/mco6LPWk/KWvz2UUyZ5VjghZLpaTpo
DdM15h3ooTvvFmyOf4rJFTvEPvcJ27ZVAWCdDHaoOOtm45VtAHBSPCxG1r9H0fYXdshJ4yAfWa0b
uyh6pIjxNGP9MLvSm/cnkf7IXTDQb7+s3JGgnRY+vT29i4DuBgA9CT86Ak0gOHGjr506HrTmlD+v
NDNCtGwEmZhxGGn0PecMwWc90pe7SmOISNHNVVH80NDgfZ5mhM77MiQKu2AvZT4T4/zTwxxXj4d2
Z612XXtBJsCkgjh4cL4byrs5YqS+RHtXdkJXHkjmmOCHG+9OhAsiEjuqEfPwbHKyya/vT4KuCvF4
8h1z9yhO09niw7gnPYuoRzLoJCmy3FYZ/lnAhaHJUqiAA95UHOEjY7Vgzu2juRdlfdjrUqEhHdQx
2Phm67W1eP0PkISfHEN+Q1HVn9Fl232/59HjGOe/qUTEdix03c5d4lcut1p8cKHMP2mHUZTAsY6L
ll3oO6HN2DsejWjlYVFADD1t9qa4Ht1IwVv37dNM2GxesTvpXnbiiVG5pB2cHXds1Xu9CVuCLhd5
5hcj5GVeGVncoY7C+70gILciEyk9yUAh7RvxNvfBNAIEDcZ5bvSszHp3GcIQVAqLEILYFIJTM/DU
2EbHRaBmobrY9JIuWpjeJ3AlxF4ot7oxUhK2S6QFYcYHa/R1BZJTJTlmfXO19Kmb76mKW3BahId0
Tx4JvgduaF+zvDX4oRzrbPG3049B7JXGIf+prLf3uj+LdojCrGXim8m3opRpcmR3w7c5M6njQzkl
C935uxan9iykcDyanfo2oWMmX0oMFGpm20GHmtOm0UK1GdvWvQEqeHHXmm+z1a4BK5amj1eKeclQ
x8OSkixyJa1vzGkJMCH1HM7UWaXG+6XcwsBO4fK0BivX/u7YzwzVx1iEYYGO0OnMTgl+/YhoY9q6
AvFdjFNrfyNkHd5iU4qNo9WEfmoKyY4BAtw1GM5hUyq3e73n7zDzsX2SGbxHrl5j2X4D6J5h3n8L
CcDDgadVBENsVr5atuzecapRkSkxD4GK/ALIQokNVbPJmMKc6APrhvTx1vYu7kXpwDNBZXNVQVhR
yuZbklISWpNLFqgLPeoUK9dKmltL6J+cJlqgRQQ2vuwq5aZ7g5DTcV6yFAPQlMguhrmWAPefyW8m
8Uw65lhOmE+XsySE9Rnj46vuzf/5oOTl+QTJ6fomGgJhbnn1RQXxlUZCj+o4MF6zrrgQcdlgau1j
4VcU9KPm9CATzSe0ZNd+ajbOz0r2VXBVo3dh4zYKcMzK8a4OrpW7FT9kePuLa8pjDx4y/a8F/f7n
Z44UXJBi7L3oQNa2cmJxHgTpm4/J38HwvCbbXMquKcKIbRpV0rQ7bRyeanJsd2uephDAVfgriofI
PLtaM4tI57y96t7Xgy6SltoOHcoVgm1k67udkslDGmL/9qRE3zw2YPmJz7oAPFy2Cwy9KVhmmE2Q
tV/8Wtpw3PSNihmuCmlflvpqL3SEXaAvI13CThWEcFGYZQE/Mossmr7vm6CCaOJyHoE2WtFoASWy
MPW0juHAW8f3SwIYqMxkunfa8s0+/SZCLX5O4zWnH1w5dBR502zc03S25iUUQWPxvfMeu7y90FhB
CILdncJAID657oN5W+TfrGfpD8xw812mJZ3ja4saOrdy5L6hmDLGgeOSH5223qFxoefwDZmtccJy
+XPjVCjadBSlVkPORoKW1svTYIxiDWCzCosaHSdosjWCflhgsEOkUetwTTjNbYgUJTA7/yAH3swD
qoAI/qiLMiyBvmMuQf9nhCuHi98mj1fzmttZ1666jY045Eup0+RwkoiPiTrQU/Lc22XoW+I9lZwI
TSAYzQZBrG5yYVFz4EqN7E9Rnrnuk1A3Uo1FN+jiCqBzYqhTd/1yufRd/A59geccKrUDPDwRAebF
32OBNH1I011KrZPp8Wq3At60n+b3fTdhQ0n12WhGDV/mZzPqA6QLL/hdPkId09J8snjejfAxdMMP
9xh83xf7sh6IL0xXgusmIzLgXrb5MzGnyKAbGSyk0KQYYZTdB1kT7B5zPVSsOYns18R4tUK7kzWI
Zc0lYdbO4QYy3Eda4TiaWt2mfuwKdpLnIxP6XK182ajjaMVKKCabRcuEuddY3jFfnNsUiy6dbEve
OD+gJ2Q4GFj1944osoXmJ0eP7x6rBkv+mdSuggvaYwk9jRfvQXEOPwMtG/7pt1Ym0G2orchYNYq2
g29/cgWHRdalPzrCbMi89/q5fIxvUeU98YTemzKRs+YwL/zAMAbeX4MrpcfWap+26bZw7DwX9p/D
1Mm8evlJ/cPM5oE3ffrZY+vvND3Z6Mqho2D4XyPFWu6YiA+TKmE0Iy07Iqt36NBItfyCxQoQf5Yn
/yrvvENMCHqMsFpRVKn4mwRbm1uMQ1ND4uOTixqvh8gtrdnz44WRVQ9zO3EnE5IZbm+rvb1StkzA
AZ+Zk0yjvJm4Yj0L1J+DkmxDSfro4RJYED2vnSaUSDmiobAQYOz3b+ZRDcAcv/jqrVOixW155f8+
p/aS/2aefunl7sSPn2boD2owRM7DQFDdCufvmpqtwIWWMDEwwcWYMWUFEbkkLTaicyCnlJliVGEe
PjCZKCPA6bfaAY0yrW71Wg4QU3ZanfkeS5OW/tRcxuuGHbkodRL2tcbf0PInepiz/lLbExFKY0A+
eRvPlhTrwpiRtmJKrDCLEkfVDmeQ7Ibx29RVuwor5NpIBf26pWkyXEfk2mH/U5+UaE4bpApKq9jP
PNx5AjNtHURT//aPiQ/7vfNoecIVUI64zMah07O6AwkovguQiBzClD0fQvlxHMb17j0KlLokvrof
1FqfXwYXknzjdj6PbmNXEFbGsCkElrNiejDwldhAS1kpmjoeBVUdRn6s3w9JdeUncgdMulGXWIbX
Z8Xj1LOz1+9i21r4UHRc9X0l9+FuVxDm6nAEM2iYfoC3UikkH5vWXvnn0sKamUFo6IdeQt9Toq7o
UV+GAGlw92ujRlRqepQd7ippWz3QYHTpsKFSqdPI/Q4ppqFUWM/eR4Y1P/WuS+SbgnXKMSMOZsYp
rD63jweDW61HBRStjlvvSRW3F8+Xb3x+3T0rpMEnvNl8YPdDq2q7sRpaCODWDCaOao25OZhpFyPJ
p4GqXLYpRbaW9fjHae5/skwJGAFlWiCoIQtkoQCs8UWdhh5ReYv5+giG2NhEDuNFDRZd/Y/CEO7d
hG4nZeXEBxfhB+SdYqBh/xIRJlJOlwjMNhtdywAdnpJ1Ss79ASO/ExXf01EFqjolPlJQo7AkeqDP
HjbXLDdyXQqw+jyVHnntW0LPeGk6WfsgFCK5oSqD2H1NMNRuR+KBuEWc+NekLsJWxMtaFyR/bw1j
wMQzCuADzAZYtNrsG/c+yGew1D1tbfjpk7eIDtKDQ0pHFm66MbYBxwzbUFdTr7/xV5BkDoEfDUoJ
gnHrDbVp+LPpsfVo06FkBWHKcpwynaPSUBS6PTti1/XSzllV/4lNpDlmig8ctN7wsFiRWbXpIjs+
H3ON1qCRTBBPvYlAH7mY2siEXYH12pxtXta5q3szoCNjzqAMCmF5KgnzQPguU3ZECsE9/CJj7tOC
DuL1dYg0kY/c/iMEHoDJgJbz5rDI8FupG/sQirzkZUJf4Fd9PErNhBue0s9HVO9yEa3nKN/Uj2+2
GcR3aEMbsfytxaiUzsDhBcTZ7hU+aHfGQsB4EBettbVQ7NXlZqZg8bVUxrqRzOksbCn5nZMjcsXa
0GSHQqdJ1CQq9McIwFyAQbp4cfj6oJRNSmMOW3G8QqeU5DynhRRBSLSgUe4RmJZfQoxi1Mb+c0e8
zpDCTRl9/6O/4h+vrNgIIBnwLsOL5FPpTPEX5PP9lu9USvp01emX3JH3Pzgx1QzBtSUqZjSMAbJ/
bt+FLjeWrXetPDmbYqKXN7QNIRD7gOmNQz2nQX8qAb/YFx70xf9h1aax5YUP5aR/U8t00DhjEEAw
/Nsh+52qnzPrJjO1ShGXDb9jOQhCEHuBuGAKCYrzdymc/qt9AhV1XmdaH6ibKf0hGGJtjdOLeKGI
kz579Rlv5MZ1tBfF4XysanI1+jZYBc8pq0EuS92P83XqgD50Jv9W1y/ta+1St82PP1pvK81TRwgn
zint2+C6KRPmqHtmvL6WaPFi/ffjTQV0R4w4NtMHF0mINOQKIrUzF++3GifpBEmKqwjlLxA3UgtQ
3ilJYj8BXckWy5aaTS3RiVZUDCpfSoNX/UavcHo+Knh8E1fKnZ3+K16s3d1WoIMlmnqzjKXg6pQ/
Q9EpY5hqApUA907zluq4Rt2I44gsP+j0qHYh2iXz9D46TmzvuBda7Np9BphR7V5u0tWPgJeeIS9Q
b6v+Oqo2T/nBAOi1ZaMIhSnODv9dG6KzH7GinwubavXPoW4QL2fK8/3AXmuB8hIe2D2uh8WfVWxl
QgY0ykH5QlrP/XIPU5A1OZgOt2cL8yF9RJKNqaVaeOgv1s9Wn+a+PsPmBzON0E4aP6DynGflW65G
c+8Y2X7l1VPjgUO1l8OP1uHVNhgePGCDiCpxs2x9UmsG+jwWuAcgyiEw0wYozF8Igo+jRvMOXNiH
CsnDFqVcCOkwkH/JvKUwmZ8qV8HCGPJ3nxA7Hyl1r5DAD/4iNHm8s7egDyP8GY46fMKzBK3X6S3T
zO9vNICCAvuAl/35VynUWrpsL/Q4vx6tmWIuvToVzs/8mW8eu0feEfgYICggbbMLBUoWO0Lktkex
0iNNfi0G1DYqCqqimDMvihyx8wghHWji+XRpVzPt9jgWoDD+9lWgnYI9FlEsvB7ctCmSCt16oMUe
AhQNrcAC+8akAj46mKef6qYHmxpb+K+ZAH2vGhHFQZgxp20U9jBVIOTNvQx/hWzcoBWCADfZ/qm/
xG3uQe4upeR6MuemoAtjB1GJX7cvBrFc/Zf92ih877R4O26uV0uvU7SrwNKHaOq73Sz2+FPWVanU
2dRJGD6bPCKLEGuLwiavW8qtsCbEiKkP2AaAJwAmFqFtucKoX67evjO20llCdwt+csK5wEw5mg3i
X8DFLCCWYVIKB3cQGYEdzvJWi2AErgveHeSYklt/Jdjav8QLCFSx2gkDbYbYaIHEEHfIB10F0zL9
NKDm+xvtylmVG0h8wd2t7Hf6X/p/towOsTWy1o+XhzjmFAUESgECbFq5aGGzOUdqeZ2XEgouAOWj
VxGudTohZ5XtaTLBmHkmExhpt+9qcIKGo32CKPqvn22QkTKYC4rvP6WfHht4vvUYN+vn3VA3j1BQ
ZCh3a35QMaHxrV5NNogc3LKuEFKbGN1/R1fRIIVqYSs8n5wSEUjg0MGM8U00D5z7J0GQ+jIbDX4Z
Vz2BlIjpJO0CjMeb0M11o6RXrWHZZ9cikQNQjHFZrgelbacTSLU8ClH4l9/xH+7q4CXNodwQK6Ne
QXey4EXG4gHollUeA3neFWGoPjhPbk9eUwR/YCKs1Kp0jY+Pk6BN9a8kTtzq2hz2DMxtUKJ0DdJS
9xJnWkFfAg6I3SbPSL4Mm569sXEB+CVAtEG7Z4dyzOZELizDqpT987IIubFbR0eClK/c40YezS9p
PiRQauJHPs39ZDCktFBlbrqHrwjl8MHjkx+SjSm4/OW2dglm2gPrjk8T66J/19J55ba37bNST2Jm
4vMzhuSFYp5kg0H/2SxrGUST05xbdKZaL6dFLOYc52x58TUv0FaqDliywySv/HOQhgxK0dJLxbXU
6hzdK3xtKNLcN+X2Aj5eEmhFHfMEQ6vBKWmyXdR29EOA35pwx9vBF5cst+6r0UFtuBn2M8KVthab
FZ98U+YAnyr+OwGVKE6znGPns4OkoWWGzohu1bg08z5jNKu2f3O0TKiZGzdGrLklONMbbaUYrZKe
i/EU7qMIjCT5RNYf/6A+n7g17zbsrm42UJpTgqwWfhbj7S8iSmmVOOA/z8ymBykp2kDcEUsad4+c
3TgkQtd3lpGGQIJRNGtY4I7WARSoBdyl30LzIJG2b6z99KJFPvX+0lyzVOw9rb5wqG4AbKBugaC1
YvEG2mzF5X2odQjLMLwmwa20tUsTxzLEv7ooHTX5WnGyepEQDHXrQSd1WNvMdu06Gakp1sR+xyBZ
tZTl6Evg4cNjbUPjYBDv/rGSEwjx3fHAzyjFMFa3NLuHccmCkLSCTt4Bzdiow1xScC55cXGiKPmL
kWd88lEgbY6TMGZkA4nHqBz1mYibubBpBUNye7pI8UNt/DU8yivIwfruTO3rEJZemNv4xcpBiNyC
yJNqvdCSJ29ujozZTxiNiu/gyj1ubzEA0TrOF9y11mz7v1xu9TnYSJ58Vy/TVhmlPYY+o2dDGrzN
RB4zN8RZcMrMNDG22PGBEyqiX5flSv8aJerNviI/W6RMbfD/UJNz0aq8FUSfN+j1EF8TWh6WgSdt
5nDWj5krGc8kfwGR3peLBzNBL/N0PvVzOOcDvmZ1I0FHrsorhpRgTNIWrU/dOUtq2v/UsUjk1d9C
xZYSmproKnV/VQgQ6ahWVP9WlsOaPgpOJEKonNb2l45uzue6tS+t7fhNP/PgRuUczkHxXBnKee8D
2I1HR5VaL/PPsPIiqCNUddDN8euj3X3auQqsPveSJ4fs1HU0IOA9lHQH/rFDbgMoM+agHNhPl2s/
tfKPnmRJRQGDs6Qwj9vypuYyrqqCfrR+aDHb/jcW5CHDoApniE1SnjAnFobRsnabYIU+/HSRWF8J
ITfIp5Tv8/thwMhECZbJYqC94kv56CGobmd9rBmLSbIUqJkiK5qLHDhEKYQSdaundDmfpJ5lu3fr
k1yffjc5//LGXnTUOWpGrjLOFHODPhDEYKESORJC9BMbhQoXghjvv0zWHq8ME8eCr8rxwHhOttYU
MsLu658GPPZbg8TYmHPZZbP8vBUCs7eottK0LA3gowbu25ysNrTkS8YTyGFquVfE21jwW7oQLvmr
va1y2Be6EAjsuW7W64f54xfWERRr5dPwpnSdP2NvxhG6h44ms18pOm6G3xzlJKP3tpoPAVm7gHM1
DvkINCzEyvEkxO4yzB0R3dUmrdszUl/cc9Mh7PLLmIEGZl92G2h3EaqOMtW53ekKe2cObwXDIps5
f2EbaHtZcDHl9c44xWGYpB0t+9wOthhdu+pcdBHXuNj1g61f78TCWAMxGTg82YmI3NT+y3IV5zU3
aCUBa6iE+Q94Xhg6A7qyNOVJQQtcal1Wmf+rfeVIVlzXHAV/di7AL91fhfxLLASGfvTfGqO+TXY6
wWKaPRQzATwfQUBMojd64MwXKB5AvufLuW98Tnr3OGhNXEtrG3ws4rkfOf0tkB/Ju01Pek4/R1k4
4hTJLX/NRJZwo+80DRboPADUcxX8w/ydFd3mskdaEfuQfPCPVZUsgK43jLfdJHIfIncuC0zysrWS
DlrJ4uaRa3wE2h2XKJaTDMS8KC01ilxobTEFXqwfqVRhWrg+TmGRSV/FSJFR6iy9zwrksPZuRXEY
SmzWihd04tRw1tC2a4F3+ekj9pEA1IUfGOuIzuZIPAeUTh/vSkZYyVSdsgyyR1XzmnWpqyCCrYte
YTKvdgYjzmaIdTPYEBx6VyfLIA3TXslvrQOypFYtusIGCz9e/cx5zuynNZygsP+jFw0GY7TgfSKW
WsT6nqTUv5BeFLsy44gbeY8YO1ydqPWA6jcoqY2JbAVqlyhKybbOBX5+ldDV3bx+ahjQWODzee7A
PRbBWfHzkbA78TTO27ZRpeAscp+Nj7Ep4vAyi77gCl7P0I4IDCdxE2ZgRrKxa8ChgrAwWUwH0uCF
TqI/K/y+v10oyHRtf+YR3MpkgLl+ONHcsYUVITyM1HO2x3ahw+29uud+JYQ/hkr53vRzD6oH/zFr
gDdeyQfgSUe6mtsOo/V+v6FrgX8MxZRtL+GfLCf+cpZUM6Gxps4YG9pmDGoWEBxRt7kNKNyZtRc2
v99S3yzGTfrELIINeSMUtcnUuBH0bQ8v51RidtSvEWIIksbec5FjNrM99xudZR9ajsStUBsJ27AI
gTzl+Qtj10xjYwJbKLSyqLB1FJGcVSUaP2TlK52dGP27vbWuWQ+YQu2z5BbTZSOWAUONxsHRY5bd
/4ktISOqltn24a5wUbUs6F5/HwKdcv0pAu4hb2fTtZ3nYNNYwnRaARhPfHbzagtFZY8lXFoZPOby
w53Esu9dOdYT+Gw1UAS7474mq9z0R/RCdWOzHzogiqPGR9+dxYEDOS7ZSoBKnRx/+CCabAsYolYZ
/amAueMSZ3NEjKXOakeQhcy0kTT2sGQo/tC/abFq91vhargkILvlqA/eBnelp8TclWRl/yk9HiCU
Q+PnYR59qPPfLTwybhcFuEVGV92HBPQyVu8FGL8FFKat+KXmlfdBNy/rdnDF4RYsG6oknu3iDj+C
cpTv4PDK7f1H8KLfY4Rvr6+srSSff4tq/EIFtDdzPvfSaUMYcmUJlkDNe9YsV+hlbydj32gapceM
NC1vFIavmvkselcS+xya7TmghhvFAQuuJn1X83+d+1VKl5NtmlunAs2XMzWVQqfi/QecQKlDFciy
/qtFz+Z52h8dGkaOjImVwwSKbkbCOJQ+POcQUy3caG6oO/O5X67myDxhjWYdobvhW3eTZr7zCKmL
jIC4Ze85apCAguwLiQR8IFaP2yrYaRewY8foiNGvrq2fdrtk2eiCrSvCJk//thED9pRPF9XNsdTh
laqm7z6CvFbDfrmAgc6GFZjRaYq+FynrR2nufpfsGB6/6NbKU2Fi/qSpo+Ijj8ia+nd9Rx5aGjCY
Whhed3p///dV3RfZthqXZ6852wNSBAFvi3B2K4fbC0zMzCw0YI2vaSkr80agkxd3UXhziT3t1sXL
IYXzSs2FYQZ/J9amx1IRDjV2TUsOefrPrR4TXIuuFenA435OY+4c5P2U6Mvl+eCUQja0wljBnHtP
kCCrJJEazOCmo45flXHceNMMrQ9tpl7XgHd0j5O3mpM6n83nqa7Z07gHtZbJTYUOuSTPZhgG4mGB
lpHKIrPglCDclRCCXWiyRbegKOCSnHbuvw78NZBy2jfCgsCRY6NgSVJF9yHAGSn/B+bsQEW8/fY5
RoMQVMAFoHrQ5FyrJd+4cUFnMaOO5gyB8+Im+45PcNNwB153yb4ItgKzDqDDvX3NDlbIRZ6/noTn
ubwq3inz36YP97OybNfj4FhOtE0PowfeN3duf57L8Kjt5gWNvdyayf182Mg1hcqxfX+5HH2rz5H8
zJUe0KzDNVmF4E6nhuKrBiXnp+4HhZbsIrP2bwBhT10tXJU6zOpWnbNZknVBjRSLfwcHZDjX6MF9
ef3HfMx3r7ZjNFIkuckmkXOZPfSzOAf195f9aoaHXK/7cEUxpCFdvr2tK6RY/r0lLLSi5fZa4/yL
eV381LHuNaUqOzk+ze4D2XNmHPzqakADwFn8zypLcXYMk551z4Iv5cCaqiuJXcSAiKZvXlw/cP7Z
Bzl/0sIRuNyhcg1k6GoVTNKoAf9s4FsoKLamE2LlIGSS1wiSKGVNAI8d8MoWH0Ejp/5LFlg8ay3W
fKmH87sswOa+M0EmCrRodTRzEJFG/aOqjOsgFY4aH+3TVqW8NBvMA1Y0RaaJ6V6Xfqqnb0d+ltKB
cU0/Mj0gdtllpT5Zq+FtaCig3PSzvKoRPVUSX+NpGzPWFcs/1nmgOZA1v0Lq8GnLMTPVB+Tla+Gy
2ilylf7JIcvM8M/Q6SpqwfwsQN8RTyW1stmCRKcY/80ZFg1/5geMbK9ZSJhnA+SYxClDdU5xsEHV
+dEyCti2dYniZbTyhe/ae6lT9guctdBeJ++49eNOjKNtT/7YUKlFi2mqMaAe1wCBT8A8Q6F1D7xY
g8YXev2UIzWyOBp8qddjOLWByR+4bpjza9cgkZ9sbhOxeGglhRswbhIrP4XpIDHR07+8bz+e7dC5
8QUqv5DYcFiPT+9VXY9zyrduSzbDk5KVPNA9+Z/u+u0QnsqczDZl5AGqjIdoCAL9m6UcM3MZM0R/
TmPlMEcmnB4ngjg0AgFhFwhsqggLaPlSwOOmA7Z59uDOb2UpazWz+2dyjHYkznXDglWxjCetafpI
DtUBKUw4ZxB13SYg4Vzml0EJxSVYNY0wPWJ8Jz6wRyt4vYrk+5/+IYoubGpRVG/2bco/U2p/CPfa
DMQ6rvxB4gGyHFdGy1PwrKIU1n+7EwCAYtI6gkE5aR7W4UaFjVSkj7DN+iu++EeKAjKfNJjfRhqD
HCSKZY0yc5ssH6zKbJ4jKjLX5c1f+vjP0fcFyulI+icpDGGUVmayKdGXxyTTf/oa4VgTqcA0Se8O
7xQxrrkyPnyQYadObva9bPiQ54uyNa83Khu5JeGLPcd/mm9ST850Md8CIv5TAeJJuTB4WswPFozc
Z6BqHu4l2VXQBF9+Qo5/U3mrPgsYGye/rALcSEgnbIssbVoXJ+OyLH9ViEe222UNPD4/ddIKZsmA
V3hMGt/fHtiXbhvBhk5Rjvh4utwt35IfADu73owwWTO+SSt4bOExFJaf+9IYoXEUuXwFYjPvqYyz
Pd86cScEQv3Ecz2QaGonA9MFY4ludDD2VAhH8O2xOvlAPsxbM5TDkLqRaYCh4afvMEjQML+EUfYU
gYMwI4Rz19IUTwS3dNxJccL1jl1KjPfvUr7CnTQjclygn5VBu/xtpjNJLbCZStTaHtS7+TyRqix7
T7K8fxwRrsYYcprgsHTc7l4oiFSlxHDFX14pD2Ytl13Jp0VIH4UaL/5DAg7NppqYBM3QvfCJBQ2V
OcwwvGqgV3Qr7O4priXD3yoatK1zbLyTMdLNoowB6rrBHhWGZ3lvjwnJ0wSM/xY0OOgBmJ0FqT9t
SFUz4tZbOWg1qOgOsM5WgUF8ldcVzkAtPN3au73FV7/+PhCuLcAtu7/IuP9vQDftyuSRbUXt8HKy
fbPHDlXJULYI/pd3geLa/Vz+JeDGQbCd/rN3Ua5e3Gye3n+hKoIHL6ysXg1U1JlKRXIQHex/Pcp5
bgyaI7TVG0PVPM7CEpRivNgsuyMdHcvIbrwV1sMmvlybTrEqvdbm4tRauKEK5ufAeg54u83bnVPx
ySZpzZp3fQfU8fo+ltqSscB+xsBtYiZ0VhRUMEbI21ID45nBNWWX4vqhdht/l/xG67zAl43SQNN1
NSzywhtJkKLnyNYclzw+Yel8zfR4GyXIpIFiZGKNWLUpN7blqZMcjBelizBPyj/sRThbpBGMoECv
x3lAj29xU/qPEFr4U3/NUvTLh716xBopXgq2uv8ViDXjxLYIJEw2Cy5JRf9kBVAbV8SZEib9kBvf
5dXTajfA9a+NMKKCcwIdYkg/cA+tOp6kB0phT3pQGF9RrV9UhikJZ0eporilfyZRC2R1duyLhZyR
/8ZR7Pj7mqbWbKxmfWy1vb0gTPF+j9dnAiLk0AHK5W/Y1bY4nYNDpu3jmWOo1Ckd87ueuhu4D1Aq
59Zd0Xw7pKyIysA3JGa4jITPl8Ul1JWZCXwoHgByF/2kR+jBQGu4wVrnMQDgGngRgToJjmXJSKut
t2R7Rkcb+uGCuXyLIhlAZ6wxtiqdvG8dBsvWOn835PPkQRJ5aDL0M7GTsNE8iLpJ1EkPdvpfF/u3
yWt+0vu2YSk5j+XY7rJZdEgnlhJ6t/6vouOyMNMg4e507aXNTUcQ6G/iQcGPMKcPo95psFVKFC+7
1QebmLBRcvzBjmmLQoeHW9PzuDdEnISX9dur0Xho0CGl73Odt2g7jCt5ikx7MN2nNfhxP4qWqto0
i0zaOE15HbhcI099iDY0RLutf6Ps0Anv0gBVFabxKmE5I2wmm8vS/KvfcyknukYe4AswHKJpRhGC
rf4v1NgqfRKcdWa+o2PLEkJIHIUxkP3O3iePt9w9pmTp0ksPqPmHwLcLiTvygGf0fASUlwQAJNFc
BXq+gkrODNNq/Xqql4jYZiVBv9SR0KCIAIBhPRnEM4yHc/uPHYBmTnn2aLZMRMhxh9+puFb8Z+MR
ScQ/Ii4EVJb6m+yQhDKIt5uMSJt44PnaVhsNsQ4hN2xZ5PCfBKTnDbFiDlKjB8wsRoWHB4ge7nDF
Dx0Q7bzuIfOJoGnOWlR/0t/kDqBUPEwsMDhSav1Nm1NgkrOlJY7nRnf+B0k0M6I9F9Qmn7cUgS+9
PIFyzRi56JRKPMKKHRNHSIJGPWrJ8bbzAJQ0OOODD6FFCl/oh3pUXxC81RZk8O5bvS9BphgWcHTs
YfyRfdaEPTlNWn6ejsKeQHFDJ+4zmoTuIqDOVdY7ywWWpP4O/MQnOB5W5mohL0AUa4hovULQqODd
VaKyNETDXJhxK6HYGe0q2LSe8xGOXyNmWy1i06WEfkZghMeFbCocI/iHUGZRvXGkhyh9hBH8QZym
qwXx1wlRC0KeTI64EzW5A3pVfTYKKZD4xtJ+KKabFczT3nNrcMHIN5URXPEp2+TwDfGC5hlkS9kd
fB2ck5wfCGjBM70cQhb6N5Y+4y7T5MAFD6cFQJq7P4F5A70UiQui1JXFp1+kEQovSQcI7QLO+ozh
CPrPT9kGYnU+8AbWA34iI1F18zikbqNT8z2kQr0JKn7K4BAIezhC0MoXD0dHFcnvXIxtGMwranvn
bublsWcBsnphbG6Kp3gWohYrZHbQyUqTvqRJCLcr3riAzWGBEABRdeOxOFEa0PjgZl5r5vgSYKka
EXeZN0NZIpi9G9R022rSNXP2T8/T7V70TmWpqKc+pgItfe1zzoAs5npQhveMji4fEg0rSuIxptR5
XbmNiGl5fCehsz4b7vChMFABXJjkHfyILfjaPPTEUJx1eJtDykeLj1vmZjbWzW2O19mz6JgEmDiZ
cWX0QjJh5x1PgJctRWWnFEX72bF87ma7GpdxaiNZWHPIKPhJbBGRJu8O2iUIQ7MafTYaN9WN+FWh
klky2OvPcqpqyZOG10wa9whAGvkmqX5RpFI8Q9hmysQasLpywDW+Q+j9gylmEXDeW9CcdxYNnBgS
5KA7xze+KWCJ2fGo+N5hvhazLM8rcaSmFb4ljCYyfWY/Frf6zG2fziLIkmNn/rUzK7+Ki4DoUWFy
WZ8QmF2/ulEsdE7V0w9Ok9eWosMVvnS9wRGJ9NgG/+2p7VwxyCSIwwrQtF8G//+vdFICu1FUkIsG
nYpt/Isb+CiL/E4xma/Aun0UB7cvxXndeTFQ0sGgL9j5vPoaW96ahUf9Af+OZe5GFOJd7QtRd5ik
BSpa4eNuPBBtZNfHDEishYM1xo54GX4wk12CRD35NO3cRV8v+4mtSsmG8+tFaRrdFtfBQB6uSJ8W
KKUCH0EL8ecwDjRDTWmJeBzwPH+PQXa4wt0KEVOnwdnytr4uB18yx4cT/D7af4my0ZRJmpNV6Wd8
IE4IE2iB3xv1dYABErJdsldBBEh8KehHdgFHNEiO9PhatZqTWANPRit7GKqG0z9USh2Xf1ZUb8jH
0uKq5FkGTtTWHVzjfWhkMnvwVvJR8Q0EdoGvJJmmam24TKsIXLy3g7kSnoawRaYPTdsflIxzmq9C
O42YhtsYcfXDTQFOCj40am/0npVAfJuCxUD8n7NJIfjfZO7cTImbv2vt2EAHuiHRcf7BB//ZaTuu
qdsdiUlPqytrAkHBdOsXYzYJtx75zArBAH8OYXfzkmAiABluL4uPWZpZJFcRX1dXmS15PbULn1hT
vHvZ/6Of3uaA9S+pSHPMPh61qVfJnWAVTQg9UxNAgi7yQLYnizUOKSNIMHvPwA5Er0AWC2TOiyn9
iIXFDsLugRBdfCZQYwdNCTVeNnjQOeQNIUasQLGTo9y84fiodCK/lMzH24twPe2ucvBAmHsVtuJl
l8UL68kpsyNlzQUeVLc3yAxRT4SpRrqPWVwUCpWcbGfMS50sbNZASjj8IEF/YmMSNO5gXYZKQyGy
cGVnuxejzRDD95VkMFZQMYqELTQ6fW7/h33CK8geYueWnzmRcC+2KsqUETZu4FL48zMijMIBH/+f
T03SQ2ylbzL0uiTB0u8bMoJAwNuvGNIhl7dO3Yqt3wpE7ZgeBcKM4rYantZnUnRrYLZc6GKMMQRk
4+MqLgf1IgSAHTJEND3TC/EVA9qxaRC+dC8BtViqXvOW9yN2Fb/cOefWYLtdzPchIV6TkOXgKENS
ovxrzgw0My+X0c6cVOhNBGHoQMtrwqB+XlNXlDjlUL49novqZPoDKnf9qvYDHZGSGQyEHd3xshxl
dzEE83iVvMywERHkxa0JTN+mIWaaujG/3ZGcH10MMtvbnRBPyKUC4rqPRlczEMbeh7ejXg9e0zkb
Qjk+28+SNGHy/mqNMC8WY3J0ESWRYber4/55QZEWl5NulppeiGLc50JdnHM5UuYyiRdBP3SQmA4+
JTbEqFsAqD6wVyc8FNbrihiuBERsXee2boB/QfmC4WvCfr9d6n4qudeqEoID3kUSc1wdVcro3FVn
8ioIgwDYb8PkBdodRcs4xsHPPSorJEvnStiiLlE/iVKd7fK1T/31B8MJkO1+lcXDb21ub4s5HfKd
5VQuurdYltbm92/ynackojH+nmDUQkk97hGs3sahxiikQIkdLtO2tr9sbDcQuxEyZ4Cb+SKVCI5W
iOHh5TslnbKf1y9nRamWAuRiDrROmwdie74DI2sVtmITJu6s6zDltN+Tc4/K3tsfdUKrF+jqTTQK
x+V8ZrEtXmNzPvhIEtXpWGHYkFe9bLOpCnzwPlofjIvdRW+2hOInJtzE8XjRAZiJ+D0EyYZVpHn6
TUo4lPxMAZGz1xKcsrZ4oJ1XbbJEbm/cxs4Nif/rMMgK2PJ6J2PibmZ3by54wpTAS/uqzSgGkebW
TR+2IKoiGSpU98mECTYi7WKdLDaRgnLsd+whgYOFrA+VCmJzgaY7ktlr8T44fgZb2PEpOf2730Fb
UplTGplkLimBaqI47Pkhb/A/4S16it2co6/h/0nFpXFgrOiQYAHCOOjey6frBfAy1BeuYQNoqUiR
5QTknFTOQ4OpEkClBKTUzIH3uM6JfMWX9lxm9nkk/MCeGt1z3W/GSuiZZ7xWo7EHHvAg74DWAgvT
EV2KXrxdWnsYW+qoGb2bMCJZ9352Rr5SVa9q/jpqpgsG9UiATYzQV3zwiLrO3yo8cgsFtEJlApiX
rGI0MUiRMwrmx49cziW7RtR/xlXm5I8KbokQb2HbSLD99PctYpYc6IXFa0zHsVSMm4msj/rSnk6F
HdEPr9Rmk5H68BgsUUvOjSalTcIzG1UaAKSx9MaYc15prdotClmBVd00rBdflmKGbLZlTBTwxVOI
HoSrcu0ifwIyY6xjbprtcA8KAtrWoIppT6RumVxnULAa2vxaB/glHhln1XYqLHLwZlDcEeF8jQ1R
TGmnBGDjgVOINTCuC2iwnkRHtnvQnSKY85VUF9uM1G5uf+1CXI6hn+xmj2pIvhToQR3TkVlEraJc
bD6ZaXiM7quJcJVWy35AS4uWePe7JkAGzhPYr21yqkl3OvehBYLcRcjyHoTVNgIHm52gT4/ugXSn
5+tsgh2rnf3WGfCqxwQ7f3bhruHDNETIDYIqhflLQY+AXytM9ZMoT0GGtaJnNriLhUaeha6BIN/m
S/ky3bLut/wDVn10ukNqeb4uRSfELZ8iYjHU6BEWpBfyqPP5NR5hHxQmbJi1zOLvUg9Pa7HPhj7J
6+k6ZiGwsCyXnqdf7CSx2K/LNi8vcbcz9aylyD9U6N8nh0OB4sbesbYiiHqrD2mL5ZHg+4xNITen
awCudP+jWGaEJMSfKDPailuKOFHRE8mldkKzkXTc9MspmBky/i6vhpUrdlV38K2LKJ5W9NeIjrIV
9EbnGTPe+m1fcfHCBcTHL1xprV7UcJIjMDbpLBJOhYV3JHQ/EWnvCz+pzHfJHSkpKvzBjujRfsO5
CpaNu7Sb0q+x9MpXIxE5d2fjAz0r8HjIxSZDhyTSFYE6fRQG8QqgXhx49pXIICKx9zzDDw/+uZG8
HjiE6vj2d60UFVrygsshFBeitATr9cJbXk6okZkURzRFoH1J0DcsAED5mcCcivHw8AkUFK0lVo90
jfuP+VBty6x6nH4FeVOWiAdnU0eP9tnYGdIuxHNQr4kbz+VZ8kM+A6ky0vSN8Rv6dUShVyBAq4yq
ho1z9eKAs40SxLV52mmrw+vV3GNdUl7Smd2eUZfBxPLv+6y4AICraEFM3ump1VK+QvnqKSeHFCyM
PxQWDzGSzBZE/UqtMPMJE/ajWduaSQ8QPXwn0mllAW8vwVKBRMOEne02w0YHkPSKm/xj3ue00Uh/
VqU3CgiE4+NqBe8uazV9CyyQQszx4eESqKIS+UnaDUR6NIBk/OFwMAw11FA9hWSVRTOs5WAl60pl
o5wAKuYpvDA+c8gnlFmQAQjW0m1OjNhDJKS9AQZkV3iY9ruWlnM7wCRvY7Sntw/JY+FlQ0CNZCuo
eu7JCke8gI+ssZL2zaJPneGlFB73z665dyRMYe/FBArLyGpIx1gQUpgjksTaa1QeZ8Tuax9WSASu
1lOfRQO4RKNcCXEwKrk1uHIKhzGOQ970XUvd0zRA5CdH44r000y2/ZCDngLx0KNWOVarSZNgO3s1
JgcMfNdDQB7F2WKy+JuGaf7UNnQs4PZ0YpzKzZGekDNK01a1Jlz+gY00Z+cOO6mH7bcurc9UO3ig
h0iz+Vd+t5DnsUNsJVYtSpPB6f5xQ21K88SU2WMrmHV2Qpf9L0bgdwOd52ZQMpD6uxcPH/epqZTU
lWy4DT9iP8jfJMJwEeFBz2NIqPNHZFqN8xwB//Z5GQi1fP4p/FJ/FBPVeBTmDOZydLzm4Jsoieym
20BriQ4BE2QJxD0lVzWkm6DCiAh8k02MhznLWDXpLN1KjX115k8w2dbzilu7gBqe+9jvvJivtLHP
ZJVFXicyqJV4ekezGM6lJC0mVNxnjdKArQMREAEnUOFHZESKX5TuGjJoV7RB8HjjGs7PB8pm/jRf
5Cf8HN8+PDWJHxG+UBpVXrEmOwspslojpWxHal4rWRWW4c1+O15Y9P/TVsCoZhUlHXWDQvx1pILx
F09eDW17oINLNoMMd+VdUYsI1WUdzsIW1ky6wxhPF0OppUAJ/VUZcm0WVlhv/5g2t4i5d4O0Hkv0
geGaEgg8P6gEs2Cv7NVrVfOyN72cYm7FfOjVS2A9xw8kDobB5LN3F7Yw+cOPf4Uc9WoDw+i69FED
bUMjpVFzYwoOMchRrLury8o4H15OTPxmhbCZaFRqunpTGA79lrG7rsO5bW9rIgIwa1tDpxO0A3hA
ciCx6ujKdBCCv1DmwNQD93LwKPu76ODo8hWDv50Cg0oygzAASMpGLYTPakvn1ZYOEDVCCofkrIf4
1p5y8coWfAC4kjhB8kDHUF9SqthSVyQdmltMvnh6/OvlzkvXaytZcHc30IU3RmARayAbkjZ3S1uB
FKYnjuQzLQsTwNqdFUiP7+acEutZaRq2zfl0xVafIw4zHdthHP+GgmVQy8xnMrcLkQ35TnYCNgwa
+Ia4cNVbggcmc7JinSetyF/9NJ9RkIsZPMAEU84h6/6PeM6iiOqe9R7HTDi8iUfU4DpJ5M0NqhpQ
CzjvHqLknVjGTJxCSspQuecc70kYtVxXVzVOhdPdX8nHKuQNmY1Z1fwiHTJIDF1gMyrGfng3JsFS
Ow5QX+HaQmQR+Xqj1FsEFpPxnn74NLoHKK5GAoTR7VhzqweOt7Zsi+0SwYa65fksPqI2eA8hlrn1
brphiT1oJXRLnwgSxPDqaaOvDq7iFXyq2gTD4skymZZRODbCRP590APPE+9sdnYFuvGb44uj36Us
8F0zqLP9HIwzHl1yBNfGxD/G2VTfBXyU9DfSz0pVs4+mTF4laQcKoIhr8UrX/QsAwO9JAjec8YL1
jllx6o5TAtH0cn3BnD7PT7lP1uK/H9Ol3NpLm3CL4PJQxooOpRYwqHxIYK1O2s8FGUBTLsZQBm5N
kFSAgSfoIf4pI3xbsKETyn8aLiaL9yrNqesNOHKedke1pJbLTF8VivQbYt9matrOph7f3HS1qaHA
9t/MvQUC5rzDtmacuKoNSmbVDuUdrvSXfNPC+GHIoAf3xi1LXzek9Kvl1DJs3wH8x3jn13fzsjhb
oLMrANKzZ+Lf2xeU7WBRNRaevR9jKafhzYbyQtSitgCRfTXF3ILrMALPVKj+c3c0FTNe+tFVqQ1/
FZRpLVkkaYj7KcwrqYhjrwjfvPQnjQX8LBzmQNFP6absgg737Ur/0xXn7v8smMGQxxRh2hpfAwJO
/+DaKkGhRHooaBI6Cw0xhqQYRho6SdseNCl0BVQ9lmZpXjaw7CYR9UglyVgfIaHjaWNqkTdybus9
T/PQHoUhjXa+pbEY6OozMW0SYg3T5jCPS2l/rSOXEoicTPU4StA6REhwxC+WhvKxKjPDUuLvlTS8
fr6xDfBj2tGo/Bt4ajeFxyTZTlXX3Up+VuhKgQCw3nDHT1SoY7UfPQSQfpfht8kD7jHL7gdd7Fli
5vffFluJjRFTp9UnF29LmemEziOXUDigvrFMocR5/DeCOQboRXXEbYtrVIzigYLL0o2I+wzLuyVl
FbWp3TvafcyQqIpIhyH5CnKneJQFwBCvug7rwWj4VWRnRx1hMA6Vlj4gdusXE+Yl+zX3wqsMYLk0
Q53P+KkdXYecUu3bZ2IaZuGQwWqYZ5WWWEC/nFwt1bz03jNIEvxHXL08uIUAkx3vUIHVFzBx6qP7
Rris/1m2dzowwUAi96lKPB7w1cACSCWaYC+61T1yxed93UpL9Uiun+BnDi41FU/MPk1K1EuEMHbb
L8Cn87D5TPl4Om43vCW7htjoxF5kimiUZn02DssnG3AxyQcLwdkLy0syMJ37FPi7utOrxEM9i6dp
OjV6HIEskltPFDlH4ZJD7G2oBiZoKFJjNpEQE1eefCwLcuCt88hUT5G+/RIV+Zyt0Te60gE17P/V
iMfqmCMXsTGylPrPnHyX4xN19GakhEP38juusvcOxjUIqdACDSjwhFMD802UZjw+pT/OgKLG9nOJ
/nP/8N256alMP/UE24VhXqXIz3WtvcUdAi0IUgtbGWT5Fwtot0UltRkWoaPEDtX7+JR/vQKuWlaZ
PSTljnUWgWC9RD+PiDAbA2/ejA33FI/5hTqtoMMSKW+BIz11/FoMcbArivpSe9i+N47TMACplTDa
Pxe5WnZYHobMd5NAfCnKk1IkBZvUmEWESsD+lHP0j57lIYk/w0TXDWK5BOLpBH5qxEn2wf/DDX0z
oWxf2IlILqbWayLejZMTdSCOXLYb2BaZXmTjX3SoxqcnRb/8DM6/u1oaxuf4NT5j05WvgQxqIuao
/Qj5bsd9gT2SKQqgA7jYOU7cklOSiloNRXJdr7U64rJvwPoNB5O9pts7TZCYlC2Fwvg8lL4RrpCG
zyb6EWSEhoXrP5+l04+vz17ywODwZAgtS+SdXFU9D8MHD2zpoIsqVCtuFtOAKA0XBCHdhvLW/01x
fXYG1oy/98JEdnl4e9J7lrjPTm6/V0sU2atRMeQFdoZXm9qhzD/BOr6dAjlwq4WFXF7jt/ChPXgl
hAjexcTwOk3yoOc2S+SeFM+qNZpLYAebp8m3Z7mv4D4LmedgWPPkAG4a0F59D/P8lB7kGcOu0Wx4
gP32Ds6WSEpV74OYwc4AczfgNN9T8uR45qaeMw9Pp8qH+b2pkE6mUNacVvfHJxsHZPiuaQ3/QPkI
NzyXeSkq/JYUns4tyI4PpSfgHIEPj5rks/pJXIRvM2Qn97I+bMWy8UzORs/FN3j30THDs0KtKdIo
TMKgk1iOeoDzPgHZXbBkM5pbEoJQDLHm60JmsgSiq+Gy2hQItANgm3TYRlM8wlOVoyUqzOr9LP2Y
EQ5s8+N96ALqsgrzWO64KPJj9DMNvsJk6iD+h7mcdpLU+XEj/8LtgGOVhi8mJF21tsWn0yPoHkVW
8S4BDIDEGBb92itEJpe8XUNIXawdJ5h3IHxH1UvcryoZmHruomJVJxkLunSb6uJnXgksFwsZ1X5f
XSTBeZb1hkNkzdXcVWaqjkoXa2W3WN2/hVch7tZ4tvxp1aEaiMKiVtUptoouKTBuRGzbbUrdbzw0
V20UZRctlGTDzVoeOM35Roy3to7b87QZeIFPTGVBUPkKwy9FqTNvFDIMngE6ka4+vbQ2Ar1rTRb/
IcM7ABGj+0stTsjJnN+AYlYjyHMZKaKCVVE2WX1ef8rd3rVjaA+P23B+JnHUnQecGrHgRFPeo84W
NJLD9yM7TVY8OTsgHNxNWF5kCldmQL+DVMV6eF6lCKBRbHzyuotBS4TZ6RJO+u0xNK9AcfHRaGcN
i02VGFUNIm73RCvgIyamEeiw4x+Yzt9VRypas3KfTvmOPWpkNC3RwU6BDk8zGZ/JmI2K3j9DauPE
df0WKTnL1hIxr4PkP7KqpWWkn4+IynSVVYegpdJjzk0aYkfJpyP3kD+e2rTzc4zAxXaKQnBfQ+yp
4V7ChXAOKmHQGg7ZZ84njp3TvgZyffU4iLTu5PKt2/9O8DnNvhgRj6URMkHG3/mSj/ZhSHVAVULy
Fokq8nqsP2yJYFr3NE7W4bqckV9t3bmDQ13yiViRhrq6GHNdTb9xaaTsZ55nD/tUK21P2UTG90A5
bPqBet7GnAjTay1/euMFlXJg1UOJYb8UoLlbEpfF8Q8/FrGSoeiGzkCGPw1BWDWJGRcma3DqiXXm
L++2YXNr2JdQByE2ccDFqFqoCT26U7KceL/IEIgcCTKXqTQRfMBLGj+2jnTs+vnbFJOrQxIz4abE
L09YCgVNQ+3sg+NG36cOHSwAMyGMdeeRfl163bsvH8gK88CRFORJtxXsGe5yZyVU19ZUd06EzEdK
bx4yl6unl49LVpmDupIIB3vwvexzUhPbLrsOaRtBBmyJHhVeK7qu2sBAf6TCgPqmw6mEshOrD8yO
Jtsu7KuaMnFoJWO/oHTEpJnXmz6o568MlC1rPAqAvnzM0DvkBl/JF5q0rXmAA/rmz7yD5MRWgv5j
7Nn3LrlQ6J9Pdd5O3QaAAl8atCzIpirq3OjNjhmNB/lKKe16GQ7JYCASPTikVW8R45UKL5iXOh4s
R14zPELMgLra9sKxMG8ugANEZKlDUhnm4QsDrOzC4VZWo2AUmqj6DTYlaU/ldo0YpbzPfzq8MQGy
oRaIfzaTCOXvTXZrgK8ElFQyszlL+8HXdahcTgZ+J659KhfAl/9Sit0f0jlEkoCNhNIEck6WjZCo
DZWX3M7gzCG2nVCNGvROmQKQO+yAZoX6/fRY4P3IZmieSSk2nkR6RsuXFpuo/gwWt1kyZR6fc8ar
f9Crb+kjey9BvZk8h2PPLfbYUmr4Klc5XgCQ798yH+84SWhN7RUS1sLu4wYhiBOOx6Pe4LXA5WjP
U2gE2F6QfYDY609yZs1Q8B4A5FMbRK8LMREfqVq41sQcCsVVvuxMBeFctNnO59ZamMcMHxso4vo7
9YEdTsI9NqltwXqmk0XuZ8gS96sIJiNRIl7bXgXPA4xHm/T8FIDPWN1ebqeIlP38GbLCHU1/ntEB
eGfvy5xw277rpqjGph48WClrExZYh8kZ3lMAQ9KKybAWHapdExGg/cMff49vqsZhVx7FL62C2cT9
QZ1A8262MCc+LgfZb225RsIfxFqLl+8pmEzfQEXCt/SDC+Re2V8php5ABXoGnGf6cX6a5qm60fys
2c+Jw7V5FZ1uYliNQAZ695t3sA/sx7k68MJ2+J4WIJlxF4gvz1VaUGIpld6sfVj/skBJ6WXoEkAA
IFvsCMh5cI9WONL0SbGpq81aUiamX6wSUFnVZMNNA+m2HoNawrR08R1nfHKzhrHDRqdkBpU4N/Qx
jWsVhTwCjj/Cii//AwJXV6sekvBRCMewjn4m+m34yHTJ6xhzqzEbyiKQbsUJ6T1VkKiB0kQzi6f5
X379NcVN1lIY6Cx0vUMx9BE5ZHFpPjGqHkS4TaR4nlP7qcnKXpgy4iIg53YvfrhGaCCbOOTO6Cn7
s33Q90qKJ2o202AVNb+X+zr9m9JubYoaTQv/3D14oue4/nDqPVhjWKkGi4B9nzU2m3TroeGNhSyV
7EmZtfkro8rtAR3gPQQvjMDnpUBK+5d8lQfGhxt88scXuz6MdhmMwpaotnHq/CD/EMqTKQo1a1t7
CGas1wPHbWJhAuwKSbr5+WI2WVbdIetg1tzzcoqY+Ib6z1VDIYeYGPM0faXeUVY3RktWvUbppi40
T+a2diyNGT3GwiLw4+4F0R8xFTNYia1vBRfxbTUscl3Q97u8ZJi5788fiYBpzA2N1ejocAzwLNiG
LC12vKhj/t6sXn+SKY6bezp7GxCgb3kRMBIC7k3/3uF/3N+E/+LbYOBLQyCn2gO7Sb6kBk0LSicw
gCQP4VFd5oBTA5wGj1famqsby/QqWauIadO7Qwv3DIzch0fG7TIbfFyvrCDC99pOPH9jfCcP4Rbv
sm7J/gjxEfhAp8V5AOJ/EEMV16dnuF1Z6RHqUU8WCZHLRo+eNQoc2S/s5dXFEMXKJs8jHBwHghOd
QrsD0QTbjS9REO1LPPHL4CRCy3X8taefiOjLsHCHTN7QGibRd11tLdmB88zsf4k5HP9d0xp/xNtI
j17JiGgBZlBl/TVXOscUAfISi5Egd6HXf/lw+ayPAsDUSp7viWN28laVLgEY3aXKr6SJewXAczT9
NhJWL00QT3DmKB9gOUQw4cgngrSewvZt7hkYP1Rh9+LYPMifGF8IL3M4Tp4ZZ1whzYvVdZqvSJ60
7Lkc2bYpC97FEqmphKyIYUMqVk4aF+pLTWDrVrZU+i7M8ssmgoWdjGSgRAJXAyvTlDCaZMHYzjJ8
9jid0WFCTLSdBBVIrglnx3lVf1RHP3OkoaQ4E4YyRa1gnA5NYHvvYKMEDtMW+Jrrvxg5cklACGG9
Nr4xxHlAqzn1C8U7vU2TIpfpjbx9ZxNnVkyEmr3R1eaAlYHFpttxiXELCyIc2Y+1itHdxAxGFIAP
cl/8hWabn+JINkUhEqay0Wq7gxdDRHugT3gXBkWp1Co021LR3tsWOgr/zF92hvh6HL7EAqG5tMVh
zO1IvEQoayR99KGCr5Co34DF6fmzivlxFh7zVNsC6r6SiKBEmlif8KlGFUmcuL3EoRURizG8xPAC
zzGn/mpjuRGR1wD4oNmYUViQPFOZEGD5a+TxUXwiCHwwaO/iFChiGKI2Z+2Wcms5SgFGt8NLVJab
MXWOc+mXzHKKxc4ShnaqXazTTBnKQHJ6+qwPr1+CjShlC93yqT54HYwXJwGxCcOuH5fnELAeXyhZ
9Y5D37cs4VFtdu8tdk9PoJb0+Kw1Tc0aNVbfs1Kf5UGRP6nrBn75W17ENZH8gzm5tACQ3iU441Xw
6F29OJGId3R6a0i/9moPB3aScyx+GDY5J0LEe7Nlk5oX18goWBBzLYcTZvz7MSGR0veBTzfOVIc/
X8yZZ9i8lAgbc2tTt5tun2xbJyHGE27yqgFZskUW/vuamGg9EtpJ/2AeGHpgIybb9DUhYMGsRKyv
2+lRwE30RjB9qoHbAMA30VR5LiJYd1s/mLnheCLr1zU1tyzPl04PFgsXvbCIVqZmSgGuwdOcUXxM
M6tBGCJfimtVGxBlkB7npPtie6V6X8a6FsymzL7xbxDMBjoEWtEU9RWF6meHqLAIr0Z86I7JVUd1
gvoIPcFojQQoipbMWsmvl8VeSe3JVndraoOqV9N83RkSFOBOCF94HfIydo6GGnev3+VT0oRYG7tE
vy3T6RLEw+UoYP0ghC3dzfvh6xFNo6NIwBMQOluF1h5yz2eL1pB3j8sH1DfPWktEvlIGd6sY835b
q5iBNrTgF/1WAU2uFVPCUBAQw+Qo1OGm3gC8/tv2eLEe1LILXwkht7jcuJ+W6ljMGHe+ApK7amhI
sGg7dDejLhadI0BHgKghPqsVlbXxNewSAMWW+uPxOe6qwCjTG46kWdHxAGqAqop2Ni0mRIXDHFxl
eYVEcWJMXTJM50Gj6Kq3unwm1/7UO+WwdB4yNOd1FIrZun/uHSFVPBN8aRI5Sf2egViS/lC6dk8b
eX4SOm2IU57Oiy/XQHNCR4bB++rio/XbFSSTdfTUTPqwkEFX1W/iFxD/U0HJjsy0cvwy86bnZkOd
XS44vGOPZBkjSLQkUElC6YVrrRhgS9nB47gdrp1tJk8eN8YjYg76yCpegxRVNwLU5dF550lVpGPJ
gKE5MLJ5piVu4udTpS9mc68fIiDdWEbAQsRwpVMQBgYuW/bIoQRXs+Go/0YfMk2tmdXJAYidfu/q
q0gm/EcHfXqn8HQNlprzKBIGQxvl4JVcqzTIYAzRaCj0oe/O3hzQ5DtoGzXmAtJe5AxuBVt7Wmmh
81sRHHY9AuQvPI/p1l4pKIwG+bvdY4cpDU7LFKsmgSfvkaIRq43li6nGqv18/HrZHzlI7kD20L0W
BMysZ81CZnzJgJ9MS6jmsRLg7MZb6K1lPYYR3FEe2FRHqmZRgAEv1P9cUYZqM1ki0QYuqFt3v/a4
c4Gqyd3LvhJKarBGDPMqpvwj3eEVuB0o+0eGvEYQa0qzvqCBHrLaWgesSaGuNU2S0Me4qMyN/S/I
ocPo4LsXJKdUc4693bkaA0EVX8fOL7PcQ5kT2FnR6JoFt8Pn04AUFrP63S9e+EuuES/bukEMoXT3
+JcBOyTbWnjm8UtvmsFIkwYxMlHk1+Zzxz8R9XDgEcvUcg0yi132W2fvvirSYuQlxKE4ee/eyR85
fHonoR3ecLA1zJfeQ4hy+Y+SoXRqj1yS8tAs9lsNaeKm/1XZQFuLiN9huhjIbsqapkRccIESm/xJ
QArR1O+Q6a2Z2I2MyFJGYs9y0oZF2FQi2JC4DxT6n63oBuoSM4jY1NHoAzr8B8EN5WwFO927eD4L
Wg4WVLAbmyft8K3YoSu34yTVmx5SMh/kLsNymzrLlSRqzK8BWSW7sFugmpVk8y5+XGYS0NX1b3QW
8smcVZyObZYPYBk3bySz0+uvxwUBE86qwm1brAKNDHMALFCDEXlSCSvcNGG4mDwz0U7RpPLkME7F
MpDhGn4sDBDwZEdX8WkCT2E0l8Smq5UXiuq+UKzFTeoUyxGwWmQCaJ9/L1KIaHZWhI3XRAhqhaAI
sGTAn9XhhUwGOi8ZyHbklONTRmh63AmhNsvUyDUck8eA0Bdm19DEecOVHA4nCyFA+QZ84cxMOVz1
tZe+H4naRCV4F7czyT+Hgsj6vQ63N/91N78QT9DfcUVXxcPHR7PKFgr3CmzdQoXBuxsVVNVNBQhw
OaAxoOJPNvfZbiFoToJgmt5ikWJPNm6u1Bymi5DgI3+ANlM3JlIW4l3TlUZvcHod3ozFhYv72xdu
bEFDI86kBFQp5UHS61m4OxDi+1K5HtJtLk/rPwUJA7DSkpGdYFqglDrwG2oWX/29wkSen0Fw0lQL
t9Qfdt9KjWXEPzPsx3R8eQRKMvRni7lmtcjQ7fILBirOKiEwLtW8O0aDpuWgMwGLzXjU2bzZqrfo
5+9gbt+ShIxoWneVN5hDQE4pNZlzPsYNDYiYc2jMpwlhGEfbPuBRSkrAzQg2La+Y8MLIgLcrjKWW
BpO8iHzs3ITQRHFG/Yy4Cwb0qBHVivKuExGUFO4BHfjg90UG12XT50iKC1IwYVBlbdc0N4TmuZQl
m58qRAYw4NW8r/Uoxpb8oYAi6D5XZJkk/yDGN/gN/Id31HTQFYzA6alfOb0iY7/fRf5VUVTSJAzf
Pr/dAQJvXcF2VjqjaqDF8l11TozRCwlP0OvFzwJng/BxOGsFALoQn50GdE1WVXTSzoKwOqG2OOcI
Kspi9MScrMc0s+m+Hd7kpVezng46UfZAVDifHY3FK/1l+FgjbzcDfEcZNZ9AojPmZrDISHCRUxdX
l687OtuacRXhJgm3X5T+rUA4eoNblBWYefnJZsG+x8yzOc083fC6cv/QSNHgSztQreBIhefitu3N
McX+3ql5JM47vr1XIiPv9O+uuyoj+CZU24uxoQCldwXdFXMP3q8y1hstlW0l0wJRTtoxPij388Um
JAYn+M9bJp5Z/+agHuB19DJnWttefwFkv54j4nwabtT9DoJNjmP+APmMQtL4HcFXv6VfOg+IDpbd
i5U/dG2MW78Ldc4jgFG8laXk1SznlHdqiwHFXfXYUqaprqOQFWKCy3jweLFtM8IWG6gcGLzkc/XT
eBD0yGFxTw5EvDlfqV6f8uuwB3jBAL8gtaKwFL+vQFJJGcAD0I8Mbj81ni8ma0MBnwZb9HleHo1f
cb1wZzUamUlzXQcQq+mRGpHwEaPttbW90AWUvYL3IiPzA+2oHIJec1Z2qoZXERZ4prljAYSEv7vO
BLjr9wxnlxaOg6issOZA32MbXpQtdNv2NGmjno6U6tyXXEJzRhSR0wg+wNgWc95o2moug8aMhWxe
u702yTUawozz8a12xIFwNg/113b722S/CjDvRPajcgNWKkqMepH6YPE9e8sPL5O4OUKRgR+0iIEG
DsAe5HFS3JP3NSyqPDFkpU+wLHymJlE3ODUs6oaGPxv6aNEiXplU2AMtQE2OTeKtll6opETTlRDL
lhHZK5tc29+0toQRjdZnXXrTRuOOUb3T7zLE0gK2PcHgP5mY6kio3uM52wjlebjfsafJpaJcY7gq
1tztmoaKFYLY8+A3srqz/bsQiY2YJc+xlZqoHJNf5n9+cOltS+4lwcVrfeHeUEylc2MpzPm1RodT
1itP36/1D4ar2vGWyklu38zHVrvlV1TcvLyp/j771FPsgC80noal+xlDDd2cx48n5/jPprlORZr5
Uyp6sx9QO30GpunK4a4vN4MeAebQd+dZakyem12hJy+aV6g3yNWaSk551AmZwIByW6epVLoGwExV
eIEODEBXolKqUepq3XdyBL9HPC3KbpSIv5g9CkYX31/thrQcWCytVWzAPY+ChyXXEgfuLx2YPUUe
oqjZ2ukLq5ajgAReACQv2MNcZFJ5Ws9hRoMv4IHGBPKA/dXw73zTnOAFkQmxhS+y+KJ/Q7cn/rlO
mK579xn2o6oHIMp70jvX0jsqb4RZrvohSF6JGiVN1NA/7XV8LUQ+s3PuIweEdEcKQrZYgfdrsZRi
5P13Xu62bP2/uDnyI8HiuHTCSL+TWX7rWo21+sda5Fpq3ZsOnLT/RQHNM0HauSleAkDb3ubrJJKj
QvtEP5vkAApsoeEy8XA8A8kOlw/TOFS6zpiLTkZ6u7UsEaLkVZR4LqmWTaNqUNVOERdb/WXhEJBA
ZId+xaSetvR0TBB0DiWCaLihaj1x9uXy6eVZcvDH1JOHYdUKS3zgRi5F3TPgey9zNZ+3qeM9jwd3
urqKZBcJaczPhdzY544OCC3nBkFAPdYCq49QYcAIgJoH+U90bOAk7gTgJisAKRpjSTEg1MDyYFqb
dBIkyfCilD2F0kIKcLhAIkHSNQ1CeVlXveOS5EKSxAGbaSDhEHu/fPfM/vBayFXgJgWWUZfD6qt/
VoiFsxCLjXzgApOCq67ahH2h1HmRLMHW65lvKoaHkTZyzw4M+6i9EgyY6J3C6qaViiAaWQ4BfK7/
BUBAbphDKrWW8LxxRXbrs0SCKfbXJFYH8dRLJQA5zHz6Nh+5yhLDkHJ+L6y+jI785OGxa2ovr7gP
xRDKgizWSytvpINc7kXYVVuznZpKtHzTCO09LwDvnbGvD5uKwR2cRt5U3n3df794nZokoM8J7zJN
pumCq+20eMihGeOaEfm/VYpsM9OhLYkfubKcoQ2dSvwH+a4Zh+9y8sLo4hhaVaoJk13GntJ4Q6hD
QdUhS9RdoXbe8+ykMYcxTKXFb83o1r6fIItExUjrP9dTjXjpmwK6tPvP9+TTEPdqSh+DjqHRvEZp
0mVMLRsD13nLaZHO29wFb9PMeRjW6btYGD08i3KsBauBf+Zk1EZA8PoCsX3dQoK+V8+gMqWV2LbQ
uYeVmWfJl/KcDI8wXPC6p+rYcZyzi+QXdUGHNmzLe1IUt9XHeKQlo1842XKWsf29d+900qjtgRND
ydD92tB/QPH34qzfH3TQnGAlrN2AuOklSmkydvBvMuX0pw2jFfw9J+Yrk5bslcCEaSqHzL0tEzD7
F7OdnY7Fx+LagvNOFcWIax5Q2gx1qmcYYKUr0ZeJ9ZBvh5cxnafJO+ui82eLblfe7Y3dc2Fv8L+G
MEyA92QxSBNXkYVuoDvJc7exkJ4Ac9E1TPUcHKJ9FDO54T49KBPFxfOWTO7z7HbUtkrjrXv3Cakl
qwvMYU3LfVTOWU1a8dFx0nrSrLWNThSFtSbjxf694OoN2mYPyVVHiRcobNSoT7gxMxzGxQMn7sdZ
sVV9dkZJ5v+v8EDiPJZtu/ORmdowYiq+nR7V5a+MfgpgMrZpK9AoXwM2h9SCSsx/duTmRF1ybrug
Xjl/OwjtOfOo3iiqcBLqF4o0vSRawygYfj6d10Wa+iUY7yhbMq+uetENqiYVRcAcvm45VzQWAMLR
uderdZpxkYNEXbKfzxEYzqBuSes4iVVhGPcy/c1cJhL0BVUPCbI6QpGYnurHNV1u251lhPIrgSDT
fOCshj/tF1OAerJAoD4MJoSX4zua4VeCvJvITYERNwSmhH9WkStrkEajCoGYljjAgV1Z4zISlwq3
6J4XWkZZQr6Z2Su3h+MIf7SU2xXKHmMBe2BjAwbW1n3wB7yw7zvFCYpFWljBDJVy+vuWX0Pz1ZSs
xxoklDC3FG8aQZ9dR6kmydX6x3gBdFO8zerouS+0YECwGpD3j2F3emRrfaQsWWgPPzeLN3mi+CA7
4szLRvczh6oUuOQnqZZJix6OlfWpFuqQFC9AFjtehw3DOK7LauhO5s7uha5lIVUWv35ieZJw4E4k
uNzqtxqIsPzS50n5AciLpWmV3YclV4xVp/KZuxi94kIpjVfwDvgeF2fQbpy83lUN9wwKIRi+CCbd
BBm4Xc7QA3oftUqWOqtUO+agnk3sXfTKWs5iz+BLAAlG2//5K4Lauob1Ko43VcIODeq9YGSZYWHl
F0924roakpXyS5i6cLZue2KT3+oxtIxOZkFV9cooIiS7MRAECx3imqwt2wY+Y6JYBRWVBUBQIeum
1SObKx97QrYt3BcOrXl8bGVCwSTdD5wUkt9renStcERL0wf8G5n7SYI7DGrjQabWWid6w1Du3x4U
vm03nXxL2i/3Vi2yN+YycBQ3GQpDn38OR4/jwtymVdupYv9CyH0jA0SeSGeK7sATJ0P3d8kMhA1M
Dl8sjt7VomeE4ZZtJGCM9MT85OPno08ZIP46l2F0rGQ9C1KK5GO4m+72D45U04TUETFdJBPxKZkj
5jG9Krk2RWMz7MHFLin2gZEofINIMsEKV2ijHt04DKt6UvWZtc+09WaaaqYrhcBEtJUOvMyGwuMc
exDblCXa3m9Dps6mLK+9shXnAng9bP0BB4FjWVpeiPn45GzR8MEUnGDVxsy0hObh8445Lqj9aiuK
9VSGCB+4csnxCi3tx5p2eGLSH452/kYmIPxPEpoow6Rkc09hi+OlEY3gEJdWM11YkS/STthjy9Wk
4jf3/ILRGVuPOtkntDGssRIkLucHxCp0zaf/S6qej25t4bZ5d9dYbnxH2Fe8UjFalQJKQI4lIZV1
TeDUt4zxfXB7hxoaU2CB6eyyhN14ORTq0yvhjsXOMzemnGVKulfyo4s1REvUTInQ880Qfj0UT6Ak
OUGvZjcBdJIY62xHc1bbQOPS0O1NsTuNzAjb8Vo0Qva/lWhgcdVaKM8aWX9scNwcEn71YC8KOZXJ
FczFgK4FFSAW73sXzTTrConXc/Fw0AcuwhbSO3lIIs7Nit5f452TJcEaYWnOPEu/IEmJ1X7DEQ+1
j6Zxsdbh4fnfVvhJlTdECKH/rigTIi0njk3g/Tc3m0swcEAFAyUuabhY5Gi6WzFJ+ESNKbtBLXuO
ejQE0esYDWPoH4pa+UFFEDnw/ADlFFwesXiyUyEme8gRZbVMXxyxXqZQUyQJpTGJsSf9XhDU3pmJ
pGjxQPnL8kALR3athgzoDPX8RHNhO188blN5/LB85/cT3DHid45H4pZgEjoS/9kNMZvdxKBswAF8
lOL6JFhkqpfBhQ88zeZQoADmr/nCJ0zLKdP1jsSYvWHnozLspvT1ml1nOnkWfkbdg3QDomlBcgpi
0kPT5i1j92Nk5r+g3eRMLztMai+dEyk+qSUiLX6swXaMDGPlPfl8TP8L+cJ2tmyG0FayfzgwQ/0P
8m2RFnMxCDUTJVgMXLFfQd5FpqkBnr1yS1y1/DaSTsOQag/aWl4htobfE1pgaZbsGNIRV+mnBlDx
cj8cta10//9WegTYO6ns4F5evjsJ9dCHyz0iOFuH5MD8PoROqSFc5Da4jQ9/8nSuGNEsGtITT91n
oLHTMjCc1+/74MZjeOrs3Q99/AfHzbj/tTo9kJXWcevF4kT4uOGLiyD2WO7eGmLxn4uSdyywRRsY
QmJ658fRksCl06Cz8EAQ95yfCMFodk3FIp6Vq7lmeqP8MmuAu5tPXjjIQj1FjFgpsKffpQea8EUm
PAwnSwN29pkhceQEYTK1n12JJ9oLMHbAjAAVhTw8e3hYOAg6BzSo6zKkTmjYzcjr9Gjye7Jm+hFd
YqBJmUE+J+hWUBkBA6S1Pc+vAMcieL4VeswR1T1V62jz8lAHKXhZMpT9AbrXUHSeeGFTOe3wy7tD
J0TZRdnXmkQDuxpPz5keTGviNt9GTa1oRZNMY84pZ1mHz5uf6i6gDLrXWr3OVldCejBl9pSZe/su
XGipRkKfJMP7TtczYyT1p/7E6tMfqyRAbjsZprVKU2uk09AKNjam23nLXi/mvRx/Y7zw8FPbsO1r
3oQ7jFE7Desb/j7Uax16V0uOJgAH/OgNLokvNqkohpNPYTgV80PhGVU4kN6qWHAm83LKxA9ztwAo
x82qfYL9XSh345eEU5hDCH4DzmKAmQ8xAvzf5nF7t3Tuwuye4asndqcej6GNZShIB5ZWI9q8cXRG
tZD1nQuIZDRV5HLDro0CDzbzGEvtxRIN+a5P3R4W4JMgNVf2t0uDhQSe04gXIZsHyecN4kVL/qLU
ca/7zTidx3ShKYGDlbxIC1AKOfKWz1FSzfpbBzzvPq/MGcZBUoRBOFB4+A2IQa44gGqjMxA0N9vL
07yOlFVx90p0DVL4318lAGx94FB7BO/KR2QbyCJA+xetunj1af2JLW0s4FsTurbnEC6+X88IeI76
zK/h6I6vBXhP7WXKoNiBslkdBchRMPvQYmdb9SpDU2CZ/QUVIpoYaollJfDzKi88dhZOANdPnzaA
YkUPeK094g88MnZPgtzDCLQtuIGWlUEEU9i0LFQCxfjmbgxnnII3oUlurNj+13JVp6IB6lf5nD0n
KAhb3TVWCg/dkLPX4LpMZBLrqr7w/OBFr+9XondrFxwgJzEuh7fe3DrtbPRqgmlBSEm9Ht45GZ9w
5AwBWkGXCD4d6DKpXu6WBdHk1XWF8gi5rBbAlP9nrXULgoAFgV6tl0027zmMdDDrSrUfcAjQT00E
0mxCoPdxLhvfaHU9f1jEJgBiUrF4asSwh/SIX79RroyRgncw7RiZDzYTRORQT3On1gWex1f0saww
oVOg5uUrIjMD9mwsogZdPBuumu92WPpXJgqglBKuCh+Q5VmzfyopZ2uQoBdvB3GUwj/yxDt1sj9c
P3TUtuUKDPfzylUMi/Xg4+IsZFpcwv+Nm9mMDpSPlBWrdp3KOrIkPd8HB23cncTdA94red5X8vqb
b/eY9ZUTQjnmsmuNb62yhiOJmMTX8+JMmyboDWaak4Vr87qZOL/2yE+RRi1zYr+4yITRoK5czHHL
D3eln8ZXh+Jcd4wu6DusM+Rwj8OiOWIubG0E+Ptof4+0wnltcTZm8UXsCJ0SSvYg/R8/4Y6JzSRF
yXjScCPv/L/gmlJAjdHm8gw0LyiG0bp9MrLZCJByaysy90m5BoTY8K76ike01Y9FBxvP98Aw27iV
kA153Gfg1bG0XXtUPMRimC/CBTaGV9oikp0o2CUxZdEZVL97EHk38GwU7xRzkTDgGXtlJxIKFU8g
LB86i9gu8AJsmHSTMgW/YmiIxmRJYATh9xlgC03VrH67D+2T2PETFU0qaD4YS3SGjG2JpLHX9T09
kP0KmK613DGhELoD8U65hPzTW90O0HkpNT+tqXl0tZ60KzUuLIgIHnTxtyDsZ+JSkvZZj+DRK7wr
1wocFI2u/x+ILfAzo1eawC1uwurGK5SC8jwAYMVjY8IaCCivuYq1WTzA/MZl6BvM0Stid8svxiOG
HYRENWKHDSJVKK339NYWC9KehguOKRm3pxRjXrQqxKQ34YF8WbVlhAbD4BPwwb+VP1MlB/AA60Gl
7/ewwSEahrBLCd9yO6JSyPgYFkhguC4xV52DFXtRsg4hjWrT68ZmItPNsHi74EEGlYz/juqe1YWU
HbRz+VJ5TdsOiVMD3YKPVDlCD7bnC3h4pDO+0eChMu6mAfidH8V2HT1qnnYT7ZiVhjHCdy0GVAEa
emCG0kWPiULEiflQVkvG8DpCihGNlHSgL3cRAJjIAL9NRtvUPIEOaEyFHsmXQXVWR/bYvS94Ptcq
kZIUVFLopF8EGmbDwYl+360adz8WjKykCkfq0s+Ja4UaLwt867WSsALc9K7uJYzxIRAY6My6ulSy
DWLtv/K0tkLpb0jitxzkjcdIhAFJmdpPqI9xtAluIBw+RLknkClktLj+/NvxHgiP6GJforRX2N+v
NBrOb29c3p5PEqEtA5pqOe9PjcDOR2BpwYYUNOrAa14cZtr7f5HzZwxRhkSooG6I6g7HUyZsCvrW
+PuVRwNW56ZbnjXPnhb6gXaen3eforxFvg25gEqFbvcgJKKmyXud8PFM4ducM/EAnpKM5NUeDCUd
EOp8XzVIbx7HUsLpoYOBY5UxO7EpQjdu9ttaDKMDvPUSBsrqQnfbSrZan5havaTFRUrXJzk6DygB
KRXGw7EoOE3IIY/K18vLCB9nioTcp2yrh+ezdn/LYU7kd1XU5AoxGqoSjIJwhDUrllZ+ccZK9xb1
bi+zp7MLDP/7B1mKpcmIy7xIQzYLF30qvXbM6GPx5q5aQpiVSXWGzVoFoYcMW8QEZqln2gPXtjif
Zfw08MRomTsJN+6kAUFSu2lEszU0gtaMa/J0TjstcgIh/moN9QBNq3agJHw+dsww9jXUK34o/T7g
xEwsJBrG8V0qNE3yLn9e06oRkD7h3lH8zQlOpwuvkHH4pWoPKN0dhPpKL5sIK8K1itb8KkE+8Wv6
6CdGRUARFCYy3nQK+NTst5tWMJ1wiIreDEZ8ekUpIe7Vw8l3GvmmDMUIw9kW/ZiscPyBmNovMW04
+iZ8JlphM4tVLQUuzCNTXC8BChesxy3bSudoUMeVi/oCOLInOgDOaPFdUqmEOAW86xZRZYkTFIZd
r5XwdCx1X3cLGeDqqexjgFZ7UJ9S8SYnOciovByGu49fQXn0vd9l+oHGIcy/QiKG348eE87Y0fP8
KsgY/gADzbyl8JOFB9n1nuR1WTbNLTZDmhEykTRlLG+vz0kac9w5Bla2f/KuMBCRbZJEMd/7vnUa
qhFGolrugNVFsDuw4zrzBVwmJ3xaMcqtxCwxuJC53KjPV5wrbjmmpQH3XmRfiLGzJ1dhs/kXS3as
P916F60loZDbPBA82phbv1CFUKQZ+FlBudwdrHF12sNyjKM5HKlRmlMJWapi6uzlQSBMEOHawwwI
2YdWICa9/fnDA8d5GSuVTv1g89qGD6Nv5Jr0EKo0hxegWkW26J9y4x9yGyq5dQHWwjJkJ0JrtHzn
YaLr8TPDnxYXmW0WHvaL+mKh4lMwqp6FBemXxxMPipTqaR1csP2ZljkPxh4wmeMK6/fo4pB75LwI
j3HFOhKtqziHu/x6VVVNt/tVY0lA03h9zf1wW1QtmjZLdKOS5u2JNW0lw+ix/0bSzNj11ahsiU3p
IV2caiej9w6hNi3iHVcH2jMvAdBXeciTTTfE0ENDBARGFpVEUHA6OgXXRofWFEYyMFq2fXjPfonW
8NRxBJTS9Z+qE3GHmof9BMf0K01wxewqZFeIsTwaslki6VsBX70Ret95NvuW9epMfR8GrSV1NY5x
b9yki+08EuBO0/sycEqoELq4I70bxG2UheA1p9SNkYT1TGfKQq8JkhdnJeWKKvc1/JHUxyWZNCxK
jR3AokcRKMve37i7rpvdtTlZjxleaj7EqkgYpnAbUNdqxs9wmqonDjHWiGjHKlnD/gSpVPfqLSJB
MFN9zpA+mbcRlD16f9KmRjGawVf/XR5lLd6jW6UAB4/ThDDQ/oigFr67NBBlNfyF2O+f8aTZj6x/
VlpdU/71pYg2M/ggtWbckhDVvl020kGRT2EQTgoE2W/hCU1Ou/U2aBGhyhxGe+mSZCc71B6YSbAB
02wealuDI9GuX5pIjJZSffluHUaNXHt4gro5PaID/K/W99SCO7wY7oqcZcxXjfVVmatf6ZJa/Dny
AMf4Ki3A8vrBTW4HWLLyRSLG8VNGuKO4C8K6NYAoA9MfR9JBjLW6LLouWx1OcbvqCPvNVbz7cvrf
P9G6ip2PN2T1pRtRDPvgc3iFbVS3NM3FsjOgLDmiG6RJEopRXA0slJW7VAWqYX0P0fNaghJYhIW6
+JmQf1I0jDnfziAJMMa3tvDcUgGy9yi0g2aWa5EJaGpwbQgTmB+lN7U7sVd2lNY+KH2yYa9iRH6a
1GMpICf6teJ4tNcoKTWVsMOZNl+uMDbjRMoadxSmghI+c4mX/5oi1gQQkDQ3QZq+99zNRPelTlsX
T4Rb+xnzSGL54Nv7M3jKEtsJdoXxAjgKubC5f3b/r4ESK/p0yF5Wneg0QjRpYuVj9c/kOZBnWk8b
hzbyTJt835Go2Z+B0EC01sB98+tSCfep6q3eNFysTw+7epfT7HJX85MmNGL39Lkl4ldm6lcUykFs
05eEA7ZNn5UL46wTecShembA9/Qwv5it1dn0dnShumGJhFIHpXvyQ4bul2x3wiR9qy/4KkjWVtsO
C/HtTdcoVwpnbh4Mhky31T56CO0QJOMHdrE1xJ9Yem+oCu+WZogS/UuOfL2yXKf7E5y9cDsOag/h
gtCxsTWPHbSIA0umCeSnYw3o7z1rgIc0j4D3cCtRgENlvF93ZyV9ypb+KAnXk0NPQQ/0Jp4mBsIx
BdVtab7p/HZGtTDuZecE43mWt79nUWQ6kC7mbHI4UcjsqkwRqZoivzyyk/df3YX+W3RPBFd/n6DG
5CeAORGkzhvN94BBaJpG5eqyLwYKL4AYMKgeCQ77BlG+88M2tIDape7Uyqx+0HYM06Du7tO9pYPW
o/hca9axPfK/Uga3Hi/LZoDh2jwAQ8pKglSpVzwK6/JMfMEJ4BxhweiB17SmAoOoyYTJAlzurxnA
fP2BLyXaJiizZnXMvyUu3EbdiHf/iBNH5JqQrGTUNEvrzGcHjqh/RPpABAC/TsaCXRR6mfsIbYeQ
HDEyhYAm/qMTHfIneXFcas2kd0mJUfOvZbcsC/LD6Dr64KKPhLJmik0Kpmq7M4j/Ms7kn15qpeIO
6q8YyJ7GBmN0AramS/k+fiZ9AoalU2sl4T8p6br6M6yLC0Mis20V8BdkJ12ScTsBY//TAiy6hEcw
igPZWPyZnFXUpFSopGEfnHaP0qLUjJKB2BvwdQGgOIxt4+4NcKMcsSrQEx8aOKxRiEvyD1YGTLrm
JCLsEWUYsoENaqHpvs01Maq8i3BV5+8c/1TobTqEuRULNYUWNKBHDx13goBEqewpSbUMUDLLB53s
+t1qt1J4KpIXE+CgYjyB9zF+ac0fS4TKhBUhEoPSd8ptOE7B/GBL7QYD++Lno1Q4STSU8MIiHcXd
SxFBtS5fudv1sQjBhHKw8TYAe2dKs8GzuFCSN+sY6QBECDDAsjM/vtYVEK4CrlLqEaceTufPacbF
AXYbZFsGX80dG3NLBV8PDrLRo3X9lcQ7QzBjRN4DFvwqn4a/bGVCUsGh6jIb7WuiO8gfAbg23bkt
QLadY18HoSl05a5lUF/ZjbHEQ4KxkFateARg9uhEFyHqmD2v8gRyrh6PXxy+jNpPLKBoqL58RuBP
IPzNYDL7RtNtkG3qzT7F2ATejkokduDsSVrE985H6ZFa4z1LsoXKBpP2k/O8A/lDYX3Sa4ulpzAA
oyYGEUwaMJSTmTJHvOYkS5SaixHyUHc3TKSz2cCL1GyhST6r2iH73Z8W3f5pgFw0sKwVkCA39llm
+s73a+Wb7znR8PEBLiqYOweAhzu54iQwLAGbHT3NX+CalpHhb1F2V1BrEYbu9JXPjRyDOsd6uNEr
ztp/ipCrgk/tBlGECFnEP2enxfC9ipjlHg74ANIsn45EFgeQNYJ2YuQAQmnrLcTvpYkYtWsyMFxG
8hoBO1Obk2kATHmYxorFViLp0e/Z6eFETR0h9pwwjfsOg57r1zJgqjYUNapEgh7miE09SlxbSCmJ
xQXD0YvYmxoWMasyLwCGc/z/rCkidoOHprt6MbubTSUzUTnt+QvEsO0ukHoSCEJN2ipQEEFXjqgq
ZSCwr8tn+jXqRRX0Ivt5qIiOnmAkkgQ6qYvtjmBH2bCsZKBZWYzKV11cZU6sxRagcRgVNE1AmSfT
NpmS/CNN/RrCnpiOQTRWHgTx/eTLDk+1gOAwUhVJEX9rETiC2G2csYstffwkGNr+v9xvoma2wbZY
Wf9QA9zgM+Q81pD9l0HGd+wohIx6x1nAEh3820N07hxq0Op4cfkUb0oJ4vlHhBqaAwXwA+WhqrTL
lAdnGcNcuiK3Y6imxsM93mfUqwmOYESDCCAVjP4H7fMV6PmlmmnAzDvz+ArZze7FX7uQsVDUKRYv
W5IJPWQu/rsqCy+cv5TYSSH0WRx0VIAmmsN5PwY5L3ycLtyuBGgcSCVL11Iubg5n6NxktaOvBw59
XKMCePcyvdBU7zXSQdrw8Lnf8kMkkc4sN+BaPcyRWPEbG+VfZBvqKhLwdtkhi1J6XzNoNpkXctCA
5jEcYBeOh4LjgYnr3rzXKnSDYziZbl40fm7QeKuXI9/wtAIu1JXiRicEINX2yShJtR7wwDUhM/qj
Prb6aYgWa2XATyZ+Sugx/VA1isKl4uEBQ3LxZGOuIxex/5TzmxcbGxZN4x7Du4IAZt3qE/UUbOMg
Q0mQcioJ/23ZDYsKho4JERZF15sPQznQ9XPACvI1mxAsLJBMvNMIAoNCnZJjHto/3uocFQAENJvz
WQd9/u3V9Wy6OgL5VPd/8HIulJ6LkxG3BXNBEK7RK7QWoSgznDeJCVDwb7b5KBakO5wZMxtjXfeR
ua58bylpvj+883uH9EWl4fd2tRVDfUOl8stl3four6eCic22BcsYaMUf/56oxW/eTuNlY51yMbaS
lawVld+8ZLABoSmEBPgL7pr0aTjpf9TkFEflLjvG60/GuW1Ce/Bk3m5mpZwuYq30uzqg3sBMXtWR
0ue8Ef7dvBlkYDw/lkI+c8ngpiSkcjrVM0BGcj06nfQcPrddfFhia8CAovBjJ1qNCG2dAk9g8sY/
HofUA/gnkGJxK6Vrz36DBeCRjXYHXqFC/74B70+6Y4oi2XMLf/7pIdKPqSU2zU4y2RVU/+2JmGiY
6OZJlwP5YxEz27SCZIJdB2hM29Jv4O6sGijgK9QGEpu6RKkIGTpwYZNPXf9kq4AVmYwBfUUXhtdf
Au6PHmHGfHMnZpSJ4SQ/KpeIdxQdWMMWV78CtbYXiZ02r7j+Zw4tING4JZpeO1MdugTek/BViAWp
lopN3HcUtDJqTCCMKw2wgo+z/jsVY5zEP5IjWlOZbgEjHPlKt7SqZlnn/znNZ8yZ1qrajDW/dOPi
Q5se7EOruk5furvLLyksGo+cMY43DKROS0AOXriISCaPsNDZ5si8/3jtGVGIoYISPBqMH52h2Zn0
1AMIOcbzUVfaxxsojiYirmTJKLwRTQ3njikSQ+idTMD2ppKLh/rFRjmpa9jRpm7OKMBWVBQXq9ES
5ArdzuPGD4CRXEdppQppkkeAcYuUJ+3EmalqtZgIeQXcvybDCz0Q1XG6LpUayYGznfNtoLvMGKRs
zLlH9IzKNgG70qlkV89sq7F2eUBvi9yLmCTi+RKP2p5vzO2c2LH2uuEbzRFu7ufJ8Fw/XbOgUuOk
E4kJU4xJ5rR7xSHXt7EufS1e/KrhiTIAypI7sLqDmgKCyIJlwdV9fzms8TlFXRWP4e4NHXSabmcS
guY6hpYnOhj24wRvmwrFRt66758MzYYvduygaHTA8ilainMlyzNKpXa7poCqJumPm45Y+S0lFMmT
lvfKaAPd6KM2pnfOxslkYHXvzyo+UbOQYKqCHMoTiBBmw6RE2voMs+QUdm2ZImI0eXCpddd/nihn
9vgJVHZAoYo+CnnDgkQthOQlW9Fe8SFqPCN3cxMBr3Jxj2U954udrVl17Rp+bIP1zs3IhT5kPlqm
iOj5UtQ69gVP/fM22qptV7E0nKHBpvqWwKRMeRPHkyXMRB1+TBIKB/C9M4z/ygQZEtTaakeJdfTq
juur868/BdZMdeEJ4FFp57/ULC5FdjAJUBboUqgunqCCFeFr5xLyX5e+zn2uiv1qH6F2aPJ+UMw2
jFEb1HXx88ZBFufl9I6LK75HtxzleAdcKMKQRH/PLFsFO5iCWPkMrQVPjJUPGN3UJTg5KXITEg6E
9i394eAHGM5yBAPCMcMe2l9vIwn819KAr6sp/Q3XBtIVMlIevrtyzUZaFr/6Qzvn7Wkp/U4foVaB
XnjerC5K5OLgfsbtmBZm3J6e0wgmSICckBtHOgbdKt6qXfv95rD3rOlY/aO5KaN0tmkD/4maLjHb
5c/Dh2AzCp6i40lgCyYVoLVoxxBIhAXYuisQfnbrfH0CgSVI6nroEvLIKHg+yaRoEOeCX72/AAkr
6I4JR4XP4Al31dA/EFLteSGhw2SkY0qvvzJ/U1gkwKTIbsvolIRKdfRo738y1N/cSKP3ZJaoSocI
MIWSP4J8NPiKxb5i4weeudnpa1502oyGkHdGgQwwhKU7XAxdY8lS68VeVI4NDOelRQvuWhpZGzEp
H4RBjvPVmwAO/1AD4JSsMLlwsc7i/rpUcs6rjy7KatCLS7W/5Co+UnoJ4SzwoFuSo41qjcChGRkm
JtkIDps0e59dcst/kptZ2j+e9hUSsvffe8zioOiQb6BAL4oQ4ikJT5ojNzbPWVYMEJdugLEgiwVg
4lOgKPrt9bhs9DVS7EHO1teXRYjD5SDmKuFbDGIEz/Shqnw2RKBVzcoVUBidUjd5yS/hQpLdTCl4
O5vQRsBnEu34mYlkYsHQchbCzQU8kBxtkffF3cJg0k7BJKBDMtwKGkdahWYzb7lM1oiYkf3DQZpH
iw9VPyvTnOHpgKn0aBjI41rbs1ipMZGmYoY1lMQ/pQA49T9DYQLSukwfI/lDm4nH14fgHBbogsNU
GXF0LCchyCiSkWF0EMQ2fa/+DHced5t6TUsueJsMXqfuYi8V5KipKRgVbND5d1qTO5z/9tzNVQop
cK+QFpCdaxiDo7fWDMdAsZQHanp+sAFXAzRQKjj/JL3QCQlKNDX57Ca5mnmrZgvEHVUN6SGAbbmA
2bOu+yqV8M4t92u2WKoaXtrJSixuKkxfkFRjpCNONhkjXC5nIyrzvq6dQIIgiRdDDlLYGe4NZmEs
OHZuHgVfWscEeeotK7T141el2yoeheDgNeu3z5/QjvJ8h2ZP601tZOlpI4tEJSwscRqGoKnWx1jL
Y9ff2pAjnl4xCN3rILW5PEXlWqz2qx7iqbmlcHMuBrCg8Vef9+7C+flDSH0iA00YnGcROIi4oUzY
VSlBC8403BVg8Q/dNDm1hhYrLkLqdRCaAYJ7P4BZ6VI/jdWkARZQj93ClwXmacunuN3cfOnVSO9D
kbLjLeYGT5sT1kfWZv3W7HeeAI7g4Irp/7cYqi5moa5a+G4XX7NlKNI3VTcyYZ9yw6gqpRO2ifHQ
64+jf5hKocb0dTla7BwRfdyhE2qrsspOImPGgwHqUO5Kn6FP+1bjyjXcLeMuGFmIitHGPPPSeKNR
uMSdcw7+Bu/unDVDlafmpzVYD4K0cIKUoYatRFwWcVcWVCkp/T0P0CcMOCaR0j3R0R8drug7KR/b
PSS8PJ96qfoVAYzGdUOVUfX6Lc6tMfRqGCnUdshpx1/WL6EmupZsD7YZSIDKZqAO3fTGdAIDZyTk
OiSpu8dXWL4AQzhqIyVn9/1Seo4SS7csLsngCW7W7bWBKHzZW9X3kb9KIt7j92t6lcw8i+R7a8hL
scieIWwyWXAW2FT/CfvptRdRZ8czEJ14vuzoV+VYl+KYcaRIQlgAs5iekkEvC/lZenxDetMasfig
gLsSY0YzVuhgJyidCxtCpGVRnwXxfTLFHrdu2VPbhc4Ekz9Cl02524AvgXDkCBzMUDR2CWsSYykd
aVRQsCJ+RgsmQz4G2wUWYgHaXd5A0prx+lN+7m11WHvDmLrb4aVdXhER13WCESkrekfYI8QNe5Hj
EL2nft67Ns8NCSGRQckxzU5pHMZCl/qI5bwZKTM2WwKTfjCmYQXgTwF9RrPUoEwa5vwxxvufuSy9
rckGvkn0OJkwmHL88ax/ksR1Gle8FFwJsTTHHxZjfABom90zNk56ZzE+1Q/NJ994eKmzRXqHLtSO
nHVbaIUd3oNLF/RWanza+zJ/exxN8W+V9sZbdOTyPYvnDCzJGDmuUCKCXy4AnXBa569ie68ZurqW
rJYT2XLMN91ug+mYJXgAZ5dtDb01SwkdLpONsnUsMxOy1zSOlwsZCI1XRJPqWV4bXMirat5CGvHh
EcZ6i67wqoSBe0Q2bWPbyts8dtXNJo4U5M7HpkG7ec37num/Wt9uWOfWKl0xfWwcoNKEhXfodEYI
zfX0XJ/teKy9G+PGq8JEQfUovCLaEH4RkB5CJ0a5umTBQUxjWHs66baXdiOUj1As/BMiWKrVMHj6
LK9IsIGNPXNNRIad4vHqkseZRYg76j9iPjCDM4e7CjbYCPSMOZFwI6pISZr8smi7hVV1fzHHXAe6
l7t+stm3//8H1sGwbFbQH3RIbnogF0RpzOVl+j1SrLNTzsrBVOhHVL640SIJAg0uKM96UNX7L8Bl
+SNtEUUj1i2YpzgaR2srXCHo5yF1dFAEc/SieIS07uoR0mLVMNbrWytnp8g78ni6Kr27spCGPhLm
ZbNZ/0zmXyE4ruKqeXH0+3OBPkcopwQommV7x4ayMzDawHUHX1hDUKO2lpIKfmBIeJfag0lCdSN2
XgZsD30+U9y0scGygRaypw6uulkmrmUR5THf5FGmQHLZfQDSQC4+XqiI1jUWXW1SABBNfDxk7tX1
MCwl0RXyUXD1sQF5BoDnAlTE/a4UeiWdjNs+UJoVaRxEYf6hANc+bEXl9ec8vwMugAdJZWao9mZ+
doab1Nlujr7CyuvBtaGhXqc+75cR2wpYWJmXMxPuIUozi0DiYvFx8n1vyl0Bv0MQ+ghm0TSUwms3
4g+PWZ/sMEoHu7jqeVbfSP+CSj476ZGkmZhiS6zxvDEz9ygj3wLCMmjuRzFEduF+5FA1+ZizVuVI
GG5+ZUVBgBXsqiUZ9ZS5eNkrDYa/nFjK7ixJKjD5uAmTIwnY3dISMzpE1zE4GWqXFLo2Z942G4cZ
5wqN4ezbfEMrkMN77AA7A8cacXEyoj5VjogXBGY1aD9Y0Jh5pB6rB5j2uRkI3Eu6KyFvc+EqM1FO
AprjIH8vg+urGmDFHBd8Jk6icSMyv0vsjMAOsW+zEeZtXZtYMM0EEHmzE1mThXHgKFbVkYa+b2Oj
e7jriIFgBUHn4ZreV2aDqiEDp07KCrdE8C0Czi8FsWk5jSqtu7qRWw7C0koPeArYGf53KgMo4n9m
qmYK9Z9s/1dT9ZyAdXztgyZfaUKynWgAqscAzpw545A+0hDpIsDEzDuxsHMP0qoM2v0TXeOlL3UO
ANyWEm7bDjpOMcfuvodgvEIrQMeBRhhlnEquamLDi/3hd/F3M+lRHmEEsW1AAX4/hiaypNPEN0cC
i2Rd/1XL82TYZTNtmORrNPljNlv+V51oCS3/C5LdZbgUpSPmxu5KlX+NNNeZsNUd5V4pSt/UL8oT
cvUP8cgYRcWshq/hX0r3/ooYfO9uYdi9fHWliJY87dx+hklmZbPa7MfZc/QyVidjqh6HkvGGqqsN
2FnzVhmopKQFCbB8gZoJ6ieCbF/ffnxjDoxDWZWkrKBc3QllFb2z+Tj4uriWc5lqs10Sca+w2/qK
sBW2+S0iTJUzPS3ODijTmZFOgxamCo+e5OTRIuGkor4PQnxjUsJRFayNxTKAc/rPRpqbUNok8bwd
UK31/3d1BPnStLQ9QNr0lDAwj8T38R+2eeszw3IBKPxGpnGrGHojqeWeTnPn6/VCpa6zcR8T8Hgm
2rVD0vXSwoc31Kx0ZCyZdmnZqS8X+5ovb6gWlaeNqGQi1S9d/y4HN7d3I+fp38XSnJInl5GHAKVu
IDqqcZHMUVUzUlJT1+3Psr6AveUxLfcgofQhcV3+l5PkiREWt6p+HHRe7cyvmHO8s84w39FKaQFA
k2DA0I/xpg/rv+ufHGkgc+kKedaCAWC3jKeo3LiiQfiFajouQhc5n7snwyGrlOEHxKUm7ggFZXtc
1H2uKxMD339IkjRR40/tdNkA8VfFZzslRLvDHW+XhSqRWYELZSXF9CRA1s9+6YU643UUVTNwVsc5
7SYCsNtgAPpMu5BBvFgzXg0TBScAawzQ2bXVBOAwNlMurSsZDIx8UK/vA+19vQ3c1JdovW7zIDim
2xK9ribD5w2q2ENQ+UPUQTI2akJF0JonCwaY4avI1hsPPRRlA8RwJ7j54NFJ2gCEhn7l765zyjqE
lCw9+5BdDun8p9vlStWln8U2eL1vJ5c7MztNrw9uXpFQ7Tuu7SPNd9IZPO5vWRWCdJwuzyV3j6d1
W9YNl4XC+o7AK9lJTyOTRoXHosJEIBpQ931Ec81K9EiyAVmKJJYmApz8Dx6fRjpH9Qbv52dOGFMn
nyXwLjygg0Zr9/ZUBAWLi1Uu6daL0U56nmRq3MDnZjfvDGjTj+69r4irH3oAX2r8Sl/sDmmZPlWZ
quKqeTeHD0HWsgaqQxU+QTHWY1E2LFxIceEksP+tiGlAFnQUa/UBbUZ7XL62ABNzKcC3N80SkzXW
lkmW+GeHzj2YEiEF+irflXSjsFKbbJuR69ON/xDsCjBVv93J71sleV/VLi5z0DOm9SgF5giFotE6
9UQ6TyestnmzepVz0xQEetX50BAx0q8pp22Str0T7UH+xhR1OzgsJZTj6qM6tMMEzqn7pS9lkO7O
Oa0F5aeC5vyMZrGjFteUPTCtanalg+MqeMHqURCsHxbY4/todKaPj1LUS624P13ZHVtaTOf9DT+a
4JPdksAVT+5dM5MhT2g5gEEmai+xvqe/SJ/qk+bIKLJCvW+yT5XsZfOMYvqRDbr7AHTlf4RmlsC8
Ia23qFG3qNuUIr/rTeNJZJROP6IUhsc9wiaTd213RSB2YG8EhlR3h+Jg7onHQuKcbLz0R40tue42
ZZtEC4TO10ZNH/eotg1/fUhjKSBcf+DGs2IG+jLgVHZuPW1aCUVrTPmLSg+dZSe3S161g0IMRGXS
iLtyzomvCfELWD3MmThsIqthYtG1RoaTCobw3KuOJZxkwjQTv/8mG7fOFVbTgT9H/hn3Lt6pesgc
0d5TIgBDDFyJA4c65ZtvnfG7DCYZP3KKz5MyNlHDX6HPky0KD9jTM7OjTspftIPfx+ZGxR0w+dPe
p6z1vQ54mYU/yJQFvnShPWtVsGfILLL6/kA2erHWzF4yx7TskiuNVtqFN6M4ViL9yXyDsJgLD+ca
N+duSnrKSqfQJYXkKtUbBSO19G+sStaUR31j/z9WyecMbsWLM6IMZAAnBklHltC3v5YjLETT4TRF
ceDImMqvUcx/zpL29tryvlzALv1q8IWEtpYEbtiqQd/42WfzEjJW/Q9/SpPb7v4dVQdT6iXyTgpd
g5ku26OS+G8M/y6FSML+BSNaLwGMZ5LyBHS2FPK6imnJjKzEy1S1t/0MXMQ40cmJgfuyx7n5Nzb1
nDS0/9bPdhF5VZ0V5t/V7ceosZhhDOHG9Lw6OB4e+gwxL4fWZuNY3oZ19EhBg6u4soYlsslfzvnr
/nnjQlSZaUjfMcorJE3ebwoa+RlF7tEmUeW+nGHwdxGExQuv67pPyWAU1JPST7W/aa0vLoSOuWO/
DHsnxJLTF85o2L/BoRTyhsXJQUATFtHdbmTZEZ9WH8Po5YWTaViXbFbo8PqqvFjaFPxzAYld3xtM
NYaq52IWcA4oFIfGSWwf4AaBZLMSrE1O2iIjPV52Ur4dwyb7Zm92TXZHXyHYPA6tkm36DHuJIDo7
M2F2FnFigsKns7VBp2FKuacI7z2aggRfMmdwsDXUS0xDCEfVDzu0Gm7HhCiVaChO0k+YmwFviVHB
wXwff90HOmXvXYLgk4l6BWPYXpGV056tCIkbHAYtBOq4eh60Ja2Pd+hS/NW3JmIFPnK+2+I4/pWQ
WQZohXAuI/CAuyFYebKtDsZstQwGcyaTrIMFOSuYMqxqIjmQhU0NLQyC/Zcz98twE/m+CWLLkZud
NRfi+MBaWnGiSVpPnWjsmfilCsfua6WwwqhSgKePrKvKyOw6n/YM4BTdXOMygUyem/5WcdhWFwxa
dwwLXIoPaNGWhNJ+zEPcWtQm9qCgjfBZ7Gus7IY5thXLmXcV9KRXQSp8WzwurnHwvo5pqxbLXIsS
ngrWPbLcwdxAIe2T9AshP7NzGDRuIZFtS+zw4N50WViWS1nOV7xsFT1K5sfo93Sebz37VBDSnHHz
hs01aiq/bjq05l4Trd/2qDZU53OnsThzNrHDhvdLGf1RvCfRfuUA/03X/f6pyVYsI4VY3g1Vixsq
K0XRBSIyxOpWpCpQT1LqTj7oJVjcQnkfcaVTgsFjN7fb+gWhPjZn110af9xM7I6Q3VxqhWxwdXWT
N+o+Kd/BbyQzwEn8gyLjScwZFTbltN/GZnZkPK4R4jBx/t63/IRSaWVI7VI7ckTtWzNWl6Lopck2
zEuUTsf3vRCsYzXptiBh/mwzyU3coFXZGY5JCwfXEYYJHBHFRb+E280mqo4neEOWDGA++SHkylYu
MsuZpqZV8kaXt+THxAkMjoaM0jF3Eym9vezEUTwmfj7xllRXaIR+23/aGLFaekToJtQ7sV/8J8L/
akwkAnnhu4vJqmVQnwRCN55i8eIv8eoLWLgTa5tVZpJNqk3qQ7GFCfTmMFb/SU5mPkdqo5sWTlRV
uLxcYlIjYF2h5X2s4361qgWT+NShLt5raH5MfY+yzIzopUSiPty+PCKn8MHhG+It5VWvxLr4ch/s
04O3yoKN82fioWbVSya0z1mhiJMsz+95SRIECITGEEgtjHvvE+y3nxQZPy0MHPWjsmEUArEr2Xsv
3WjltjexH5pFrpYOqQVG1n0wOvahbvpgkLBx6Fy+eowH9ZXKa3UnljGL6ljyAKnZ4hqfvRJMYg3/
cPsB+2zxiLIL5YtG5WEATRSHV/PrgtciAtyZ3sq4png8ClQhs9PP7weFh53X+8j6bWY0TuOMJmvq
BaCTEuQIClw02vBZLl8/jIwwSZbm1Y69Y2rzCmytZmrPUduhLUpDfeulAhTy03fmmBBGe3yrOYmf
25fqWO2Ubm2cIZ5reOejjvysIWopY35ImosTLyWOm9jeAn0Or2V06xIkWkLjQ1CCk9f70z5wzKks
QQLVzZDpdygqbFeIBViVV7AmQX+DX9aKF3M02kVqaMYnT4uyNPMJxSdTxptkEzEqglVnjNGnKkqX
Mxy87b+/2BDsENmtvoIL/TGDxHljJnBmleOQWBloHteR9RMSguc1RjunkoluDrcpKrKWI0A/EDx9
+STFvQoPvdnNtKvkNgfItg1sT/yKg8nFltuVHh/V2AKL3LYh1HMriy3rcxVqReqyHSbMGKSqarhN
ZXNaFFkmm7WF+iyYOpJXuFdvy0CR8nLYS3Vf4Myxq8teoyTWaFeXFJDd7gnRKx87PAgYM3Nf/LbQ
1tsdd0X4zy/R8U8PlEiUtFxklyA4zrLpcvXdgUNJxa73sHemj6BzcBgef0SwYUsyYbPmgBaDqrFE
urUDvnHOC7C36lJpQi2deFo+8whKlXKzGa0yo+ip4c+Pnb7adcjtXe/6MvZFW1+R6iCML1TpvNbG
IHbc6/48aQyR0uF5vpXuyLUMphnAOP8mTz9HxcdtwX/ha/uDffPhxcAFeWpCapPAEz3lQafzbpAu
uxEjblkaIfs9DFXmKezUsNzmYnpMtS987Wyb6EqMhAE9PTvKGbrEWIYfxQVOz6kUWVeRDHn3c/xc
Ao7iAXOUhp6qogZPZ0NqJj2OIOVbgGzH8ZPhIly7fWhjDQ47bMOebbuOcIlx9zxvE7r+0FGKtkEQ
ElJI/cHbM5GwWQeilRIJIfdDvhfn9HqyG+w56/RkqbdTSvaSrlCU7B7xVs/RjW7FwpsFsypl8Av5
dJ8QP3d9vb415sc1ZbHKrgqb4+K6zYuj2acbYB7GaqwHDzGw7dWBCodMc0sZV6cUaTX1MInBNwP6
q4u7/7CZg0kY396bbw7zmiaaRUfxa8zG+iyylRKebw+9BKclvmLgsSDZb6So+vFcKSjQ6AtqyvkG
UFStUdHwBL1orcoZW05Iy5RYC2UG+ejHCPmp2xVPfXecA8/GkIKr/0qgGiv7WR0bLBmuAxlXKuRM
RmfYw/VLoLJnu2jwRd7BwpczIDZS5Dm5MsC3pKtTPNNv2iW9GEECBOSHf0/mPqsCmgIP6rrPMQuh
MVl8TFp7a7N0CP4yLlwT/TfxCWLWhMIaVBRJtkSsbzDJB72DT3UVQSbLsSIZUDy2EO6sCDXLKUO+
fh98LJ1XckXopiarPhUOMbq1MTRwzlaneGr5CJzcp7Edr5L22edNC4v24we57RgrmueWXNHAQrKM
oIpud+XWVHZpi/U2elYckiHomVU127R8/j3nXfm3GTvjU/O0ULUj5o+DqwIpmlrczE04/HVJchOL
Wupckd4AgeSHoWJkOHg4GECtO24kCtWk1aUD5ArnCIRD9HAssOKOdge1tlS1PQ2cZqWi4tNqwvex
vJwp7ChIuLkhxeHxg3ZGVp2NXDeidOtQEgLbW5EE/u54iCz3NAc4e5P+3IRaKVILHwCdqIPUw1XJ
tLAgvCuqqvXn1FDp/yg3FjkiBbtmxK0TBWVKGZpR6QqTIa7L8fZUAl6PmtKEaeWcMdE+uKUE3/Co
tASaHR7eyms5qaz1XWrJKL/xoBn30TPtAMLgSUp3P1FptAeh9IOH/9TFzx/Mkc4DoZTczIn1p0Fw
EBk7z7QHCXZshjd9FMIOgoExPxjGkUz0hc99LUomEFeNLYyCLqe+IUvEGzyjQlHiuj7aVqZkrkLK
mP5b05Yisfn04JhZDQ+7M6bJ3xXErQLL8QPXh56uBYAEsz5dwefzqIJMf9M/quTTBkOo1TBv0H/0
uL+dP9xAPDPx+pvMD6kSN7oSld6WDX4IZi4KIH31h/HVC8JWzw8Yiiouv3xUweF1OQxpf1WVlwD0
mddl2SgpN1HxoV8O1OQHHRwe9BQgrs/pa7Q0FQefyzrpF2xCpfLmY19XjE8X41Dz+/6/UO/BIMqv
0QBWkDmHVyfkDkUAYJjJGKgohhVfElq5xOEwaRhyX7aPvzA0zsnNFa+riAvK4kYNVfCAr0K5jXdS
qqVaGGbXryjJd31mPoprRLy9URRO3k4TWih5A51A7PBQMdLCmpfaOerkDmDj5ygygyDq99Im7pih
KtLLgpzUjWARXNB4oQ5FJ/KIwD5UIqFFy82Xy1/V5+sJ45irajBeyrooA/a+gdXCKGxO94oOY4zv
LtfNC8/a7eNtX5d7sRMO9hmj5OKpLtZv8nmEXaOuaiVhyBxroktHb/hL4c7KKKPrsjOWkx7MSqNA
vEzDx4z7qCY0ja4d+0OlmOto8oYuWrl3gXYLjdPpV3yhEmzYqi9peX+n50sivY+rbBLbgax/sxsj
2xB3NruSv7hxIxe8gFSYhb7aKaCoXgXSvHo677FEWwZHFNTp5Omn7eX4abJA1sj0eC6rEslXV93W
uP01X4JGsfheOT4/Q44DeS4GfZ49b92gXeBWZaba89Z8sZB5lClq2xhNW7e55JSzf7uh+9QVWm/m
lo6BwooSfsuo5FBYBj+s1DwFF38U0PLZEmXZadEDf5kLuexXxyi3TwTPfZGlO7dPC1xMT1Yrk9hJ
KFFRe4WS/+EOwvTMsCWudWDeOM3PEUknGWfxmEs7ar+njqWNahLSHg1U9rsFhjT9K1e7r0vT1gdj
/1BIlGi7r1et/rbOnni2iCJVB2EdoSSzeevj3k3IlKYw+ErTVxBX27i71EDaZ+pvWc+MHUl9TxKz
JaoD8jGIxSIMl+z/tqnO7qYatNMl9/FZ3wl03loor1/p5ug117ppo5wS4pDldK49B1jLKhNK3Xh2
o5Va+QPFZ9fdI0iZIlSPcGjc+keVtSeBCSwBhUB9Cs9saKK4omnpa2jUvm/N7ytFFv7sXdAFIqXY
t/MtgIngKTMZMZBrTuf05e8jXf+hWYSUVzQaoqQ4NboDUPnl8nKQWSi779Lr8GGA+0DEEfXdBT6x
A0wS9dJCZ1OuExvV4gZ2Eos1q0gKzLFgj2iQLvzwcrlVcXVswyNTJa7F4L6GIdMrLcorZM5df7zl
DhkEouXZeE8hX1QnIA1WtM5n2cstyhs1nEaUJ0P52CRZae6McY0IOTQ2sM362Ijbrk6wwBBybcis
xBritc2Cg3rE6LJWwAe5+lonrXCl4h0KTX84CORjM59J0AdzVWoYho12iSXxOij6G26fk7dJJfeP
E+XL4ha/sPkOcKpaG2j0l0b3h1efIGo/psGtcANGOABRiNBrK9JIJB2yboiCNM5Z/8b5d+6qpyG9
e9redS0NjEbyJ3io4f90WP+tPowd2OYV1uzoAMuFrcggeBoXKvmd04CRBZREga1KKJ2xhW5JyE/s
DNSRlbPFIpWGNjSfLXG4BirWGIudhuV4JU6kglkdWCfrEppLScE8V0Mr0is+9BR+POXy1+xqxifq
PH6ODM2XJKmu8U7cvVG77Xij6aZHTI/v6OKhQuSx0rtxDdtPWxtKlnKfAWt6j4DtKuPdsP+ZLf6L
HRF+/lZ6jAAQIWx5TYD0ix0fIasLZUJNeBZAOtsHreIhdqCyHO1MJwA4EmSzVQ5mtfHejVu0niX1
kbRoJj+Kyz9/Sy30Bc8/A0Dmk1/58uXpcKUtGpeaWgAYdaf+Vy4Mpo7AnhZgbvZZaosQnhIjAiAs
WhRXZZC7DEWiRmqu1jJvdb91vEB5WctFmuWuB69kYm4F93G9GxW4hyRce1pkcA646pF1AFKEugFC
CfwevqYvfA0BKUvmV6Q9Gap297fnK5zjxequ5XgfdLcLGTSJyDs8mnOhfNnZXlJY4N4MSWxp+9LX
ONgdqX9xZEfPR3diD2rIvCbDzvbH4qlS8yoXi2m87Ux0PV5I9t8x98VCAX3zA41lP5a1v7CODafN
e8Tdfb1eIFLnZG4VovVFfRj1TC4Ksb/GSpn8nzwEGfamiLyP/4b5Y5kyc2/2kZNdxd91iOGUBec1
IAEa5T6GTm003vYJ5i+QJtinEZiiZYbmkgYh94TO8aVoY1kV7QVvTOkPj5ycov4k5KotNLpA3gXo
jiVhQ3bXcPI/l+ux+z2JlGrf/88fdYR7qY/6IOSvPRTlt50uHk6i5MTb1w1jBXW8XafqqDZ7oA5e
folFcJc4+r7EeFSp2d0nD6gtcT6sPlzOiKE830KQhJIZozDqlbie2FOaWgZ2NSqB2jkqbMCXxIPY
L8+eft9UVu9o/ve2zFYuOUEjCYdnKGgyRcJImipg0H9AKmEyCi/uaTa7JJI6LCA6SWr11ICYx1fx
VAmMk9PkOEDIUKtuMiEoluO/AvwjAxjFlNGn4+caEUvz3nX0XaKaFWFwu8bDFl8BAa3QbEEVQcow
C3GjVTFciJhBF4AuhesP1A/4psvGOPXZ3I0vdJHE2O2uCtKoWkOZ1SbHcOZ1O8uAGHG0aydqdrQU
1rjpnCPVCc4fOA5mGGhajqwnxUGYU2mgRMFwtt/nfwRf7ojc0yNOux356tA5U3pgT6IR64ErHv9P
C76r/Eqf2UjfBkNhncLxf2eFVFzN/NY0ousJGh9GvLRl77xph0habQJtfcw1vxMlkEeX0rU3oH8k
qbM1XasFgbUwFvzBhJvt7cvDcwKJhKKy260UzCAxwDpz5pO1z1VvbuZTlTK7QPq2I0SdxshnE1bZ
iWxmJXTec91rRPmS1cGCZId2X18VZ81FTsYPWjspXBLMb61iihPQWfJ7TJQePFUNKCfCN0ve6NM1
cEXCMqDQcp6gsAGQFm8u7FjpDUiHcaqIYtxscI2PEve2aKO88lp6fAekAaIN5Hg1O4uiHMk9lE04
K73Dv8ApC01nYQFP7ShK2VPW0jIUZCQf7MhDQ/VPhGE5E6kCNPJ22SUGzstiZHj3nF1ckcmYZbCJ
DAGHhuI7zevX9LslV9Q4PD6R/iI8w9K0lETqoQwfqoFNOPzL+Odknpx7aWF4FXaAKkZNnxO7AkuG
547uW/BSm63X+IuYuBOHifWWorbdOiOAl9WTOzFRtPxCEm2Ibhl+NobVJdGQc8xY3Ht3YTvWsFHj
vPhSiQf2PzMUn8X6xxbSnjUi/XH+oKml63O56HOQs0JUjqHY8iNVxIfvI/hJzZBs6BZUpsm6ghFv
lCrHReus/sqid3SABhYFXIMoLHnEIdy9eFddUKTOfkzXAmgFzwo10uU9Qd45LRwsy2YswfDmnobq
9WYwLuJ1cC9yYk4RzOJJF9Mv9x5P5e19w71vqlgAcv8gl9dHiT0BEVQ926yykWku6rmMhJaGRs9D
m+zXljl0qdySo7JR5ma1ioq/oosiGJd848ucxnd9LQyyj8SW4QotHHNfaWCQD9hqS5WIN6go/R1C
O3ySEHvTtiRJl1fVyfNJaUfhLFn69B/Kij2OnqVJPF+U8VZkgMwtX7FkewhK3sxSEapc2P6oAjGP
nR+jyRDD4vRrZ4DqQz6RqPgCaM21BXA+14y0JwcXpO++pGwhfMZCEnDbrTrIQRolOmGVzPBruG9j
urWwtdaqBdCy41zahce1n5L1iE9iLf2liyCfsOfYNHTLck6RppwMNC7B6d8BFgAMGK9w+mZ0X3wO
pvS4a5codH3j8veJXjquVBD4ep3XvqQBiK7jItTorZeLT9gU51E/F4kfm0Q4FTrDTtqZCv18oaHx
FRizltJ5E5qnR6So8DTsNPnBFdsV+OpCO2LCazlOZwnSQzApz/AhWuaGe9HO9V+wn8XK0Uhpqblv
OS8Nedfa9+Q7aGnG2J68eo7rddPzuoX0QSBDtSPH0TE/VfVi87WDd1KEOiRfVvoKI6MgiQeYRqAd
0ys1txggw+XAkHEkafBAKYnV7KHCCoexN6Vp43JyfSO4jtE9sxHgYSPENkwLCNhuchiiEjhDxw8N
knZhtkLHlY74CoY486ESSuMx/aCvzxJinh/rMi+YKez5JSkAydA1g4rFrAG8rZLwCucWoFQrMhqm
zn4EoAQl6yC2XDnXVWdZxpKoTwIpVipzRCdPVTlzuqbUuMmZDBu2T9OzV2fXYQ9/NoGQ9Hh4RGIL
so3t61EcRBHRz440ZUJ3np/2+5mqmzHR5sN+VRratuF6o3DpU2yqEAMPQ+oSoOCoo4VM7kUcmaZd
cjycdyB9Xs88Mx4r0a2spEIIIq0lf20MO7qHiUqLDvgxdhnCRCPynF7lm42neKRH3mc2USMKyAto
kZk9v0X8/H07MY8wwBdNCr06aoXf0Iio+rW9CH0cZ/3QvDDS/0vt421h1c8dqKnzckW/gWMaQM9x
rO5NlOLX3Kjb7SwIOzXxn8SSEwt/7L+5IZyO1p7MCUD7kUmIXtRD2nWpfk7CewdIGURzXbGz5WkY
teJPc7lSVposE1aDMgCCColsrKnvgav+TdvwPojk4PdcCVqzbDRzYFi1nz57VSm/Sn6G5FEmbcsh
chVpAzOBiOAkFDuCcsDqdymr/1AxHGkNFFaydFB+FJwmaFe7ZzFPV3puj1JRH+qg80kcfoQ85/ZZ
pG3isZi0v1z64FmavaaT5GmL263xQDhtwUlkW10++G3sLheatEkZEroqr9szBRYMcP9YFZOqcNKm
3r++6J+Zil6jjYfLRWVZ/gcsKw3pL2EcwWm83cwZdJ+cyHWd/0RBijyvlS494ihlsrxG9PbJzFtG
0zsr7x0Z+wBlo7+TVMGgxqYGGouyAL/5owjZMGAF8S/zqi6hcR67ALO9aEsJ207CLCFafYQOLsz9
qNuNdqFjmYLqpCFiX30Z2o8OrzMWPo8piuLQ3I7DMeiCqM8I2LujG8npIIlwifN4N4aS9VDQAPNk
PbXzvXXknRZRQyuGdaSGGIsSC+bWjqdtMrKUdGAPylFsI/p5aSbSIn3CMGR2Nqvq0ydDODeKTha+
sry7fYVbyGpMtK9Xa1SgPV3TLgY3kPlj7b/KQECv/QeUbVgG1T3WN53UQScvqTMIilPYO6S7R8ZG
ZZTdHImRgbPunMinW7BZqxOWLSpmuquMUOgvTAapH5S2VZk3Z1K4rzPADxGHAThBkTcLf00XgoAv
oCV51Ueg29tNajdsixsMxLa1QEU9VMhK5+IAPkSX1Mfofoy0BzYsCTX182j8AI8xXmkYSXVvLQqm
t5DoTbcjf92agOLoZ13h8WQMWpUrvtFYcdFBB9JbtmdgTErCNZnJOyoPq6hDLuoXQ7zx/dKvrz8w
Bl3JR4TaudSdSq0eMfqkxzclR3DAUB/NwgQbOYj5QVw4u7ePHipp48+qyIkvTkdUNjyy2UzRw65b
IcBGzzRGYQh8QWrWyS9QRKbbPHQf/nfgCXN7Pu31OKfSNR1+0koEyAEk/EBRu9IgzkvpJG6jusl0
88KiZVomjUVchXw7dtMs0WzmFw88rWmugayggEKtrsevmbpJnwQqqWSPSXLZz48XoUXNbc0XPtxV
gjifSHz7Ci4kKNYzko3a9OIuFVGAodlWSuPXSAq1iwSwLPAZUeTh5wjH1qQGpkwTFRThAgMMPNpk
R9D47Krm2hd3iy4qZcBUli1ZiSx8ZQPT4hyl5cpxgK0EYD6JIyZDI45bFmINvPYTy1hwPEr5N5xA
vXpT1eU4qzvgTlAGxMG80Z10O1iEUq43UVwuv+qXWwD9Lp+WmNYVPNhyDCW0lXTIb5W/TvY92S31
jMA6+7n5ws8fMmiww+GZANQRuyhFx0wcO0VYQndqfE3jsFmwCvQ8u03ObS3rk2KZz+lDGBJCRjiU
LAShXkTBJpSsWpwe+XwR7ZeI9FvTv4vKBZXJBF3954f7m7NB5zInG7qcoIJHK8DePo7rY1HmP44V
s++Ou4YoG9MjnGDnTbOfublYxfls8ekfsj0t8fcGNWS7oTlXC6WnRnSVJYv8GMVT2ZxxhpTJP6Zx
9V1DcLJwqTuWDwAan1eHSCduu2Zf3Ha7P8p71bKDErkd/E/iNls0nQzn0Zoxm8rOSStp8CwlaJAS
8zBp/8GTUcZCCPFjXgMlIjYbGzP3mu/DgQ5PVQmSjZBxXlo/dkc0CcpCvF9GJSHFOGJvY1auXqVm
7oKY1A+mEEsjJd+AAAQtbPGobW/xVgFy3qbPJ8WI+tprFovHuhVLCrLq7rQc9HiB2DuSGdZpCS7F
wAsbTakLRDYQ6M7qXdZcpQuepKXiEWppBP0SBp6SVFNyx+V56Vc4OJ8ni0OSHOA5KNjw0c+2G2t/
D/zb+hWl2n4cZEJuBnUDNOFy3RrYEWji0F66dWEHQc88xkcljdxZaWQDQRHE7qxOhks+lQZDGvmh
pvHPj0aV8ojX+QuKUX3vQsQTiiM7Va8YUPEM9olynpXuFkQqKY6AXM8mjhp5SN3ETfGrTkWY26J1
h44me1uDscGG7x3hw/YNSLiMfrsuWpr+UtRoFkXp1PVOKwp5sUwICai3PmqCvuG6rGgDvgFU4K21
BLRVPJJnd85xq2KT5xa5VlWRnu7wkn4YfZiNch5pvlBy+aRnhwY+ypCbPZWzEkwUt9LacD0fNCgR
Ftb1PHfPrvnPNtGltP7uHc1fh16RHt0/3jNOFgbj/OGuiLoZRMRVJh8RzQSL4EiPCZje2F2jT7dt
tIkqIs7KsqmUBrUdi2YYPMVS3dasa29Xb3eK7zmuzpj+PrlbQ1Xo5MSNkrxWkRAWef2mSHSLRVLg
w5GrZfnjOBWP+kxTX1NOrlDVujTMuuu7oImwMJmy7cUafBb+0FMhckMwqJh2D3lay6AKA0n6m1QM
Q/Iu6d0MnEwthHY7ZULlTHZ2Q82yBDu9QZaq53Uwte78fjSRHg2HE/Rbh/iUtNOaDjcxGnzvnNN1
Gji5dFce3UELSdLfb1Xqm92sys4yDMDIqGDysPquTrQo8QKmtmsTAdVspy0pIBNa36afOCBRaXTa
siMkFJh06bM+1dj/BMVRR1taHQkRNfr4rgGKxrjhAiJ/crgEJqG8iOKBWfEb5+GN4y+tIQV0z6Ni
jAoTSKGQQilcdDok9SAlSMPNPDotsVuWTmBHSr5ZTGk6T2DeoOUNnbUogMQ4UmX8jW3OIF3duaK2
vgaFWEy7NdrOm1LQvDnM4uES25asAzWWRPy7FOac4kE6J17n4AZSFUCwCyTaU9VHYVcv7O2OiGbW
URh95BKKbfap6Vt2H42IS2mVl4SZQC3PcN/YjQhTjjnYa5RBDSgnrqmVeFh04tUpV0uQBL3WQWss
p2uSL7MtOYmReE8lcFPPwpYHM1kKCAZXEXHLCZrvXY2yl3mV2uGfxjhuULW0VrWwYIfiMrCOt8md
8HCfEH/ruab/eL2FZYeoxERqFEyn6dEwa2ID764pnWb9rPsLOLclb73a7Ic0gaQpc0kS5dp5cESt
BtdMIQ47RqJwcb1XlsEah+Zld7409Xp44869pGj0Yw1Fwr+xES7zBudGDS2oVWX/iehPs/eRePp6
42G6r/WUK8dIKESaHRZE49N4xkNDe/32IDkPFIHsEypzVjvdTQ/nLa6TG4ee7jt6hfTUi2L62S8c
AcgjHKheav8zk2UIDjsD/g/KwyUbiQPqSUEevoZ5ra2iZkC8i1Gqr6Z1aD5R8XCDTE026Nowfh2q
FKDyeLTRPQy8B5hk7GJNOW8wNs3joUv4oz9zulDa480cBmcclypafIn7zzVw/z9zdJKbWSyl/XaO
E2iwgU6LqvtgYZsXJA3N6qFE2Ve0T6ycpH4+zbmLLNfc8NYmnE1iZqP/HN+2BWrfHHxibZmkpphK
JVO6liUVWSLDrWuCL/2MeVg/jn1s2GtEuNRPgMXzuYDhFkc79iXBIsKmyqXKGJuQL8rwTsvnzVnW
8jy26MH/XSkZWdYaajow8QWO0jWMbaz0goIHQ5EY2Nq2e55tIm2Bjx5HHPjXUMDSQ64LcTUoPEMg
z/wXE7D2w4gbtgl8MKtlTn5zJa+d3Vh5P2ArE/uOwacTGG4vsea1P0ST/en1nHSOW3GCjJGFg0I+
CpCzbJyv0FYtebISpGAPv5/rJHNyp3JMCcqjxk88AYFJLdAZUN5YWiTUDXOwRmzkE7JWwysvDQf4
HDNXz5+W9d/1qSR8nx54bPpEtA3d50EKU9UwS3Q95OPTkZ+SKcb8NgBfTup51GlE4L/fYzxUCVXg
ltrwcxnwJsBNiPHDA2s9UlP5Ez+s8tqRzhPELYYuwxJW+3Rg3k05xrb0tb3B3Veq/RS1iytUqOP1
8pjPjchzBhoEgl8L7F+uytSpDrexHFEB0VHevQtlhol9TXgDkIpPzOBlc4p3tXS2pbEFgrXfqGxl
QZF2OOPWoo7nf3tfa+zHIhBbRwFo1fJsv90xtnbs8Nlx9Tly6gHXBKIqLlP1j9rGmAWqRDpEazyP
G57wWHA7waCCRskVl6yXQZQs2tljOSSZl+IPIC2VWEPrmkmZvE/jDqBtT0P3RwRJJyAPdogMemAS
RklFWDydMkdT2Lqxk1/zjV8OrJLP8RhRrGIP01zodLR4oY7ybHj5PiEWmEmKvL3kygyzdP6a5PbE
8ay9KpF60lkmeMlrdRi9tHpRY2VjlWG8xwcvJfOtuulPBaOrlsPZ34ExWbki/1oW9Ik1m81DrNIR
afIY5pEl3yrfntf+O3Q/N8AwfmjMi4sOQKFQXAMudXwEKuawWkubapHoPruDv/cVxbK38jwtPmA6
UtTrXvqWBweXE4xQOHcuwUzcxfCHARProdIITnF1+L3qnjgnYiTqUwhojEH++MV4HL6L8U7iC/14
DkRlhKLTnmt+V9o7qR8lFQH8aCTANepF7NiJ9oYp2Y1XsS3MXSAZejlPE/gRbar+Z2kh85g0HXE7
+x9uZEZTD7OKdkrYadqzk3YoXo/MFgy6QebjdOz1JinQTREtzsU4Ecgdmu9QtHJYhdLjqkwNp61F
DhHjaJg+4F9PVCK3Nj+HWKx4l+75mrcwnOs5f916OL6psac74x9Ni9wWMgXrjWkWVzlUFDm8nJTM
Dng3Tl/76mw0jFgad8iRtARyZ/fJD9n0opiN8zPf0Iyfl2nVCjmfne1rbiZm5eZt5KY2qjzcRLtb
4KqKcf0XmamUkRFnOw6amVOK4tH4GjiXn4wm4ivlS+kVAxP6xqOc7zRlsg1sCXlZvMKEhDfleLj2
M8yM7M9C4aCYcNkAF3vQ6qAO0OxTDrFxt3JaOY5jqpZgfaDSrkCr4Xzc2CVY35Ij+CCAh+FF4WXy
YHnuPROYZby9y41tVDHa/uRbIjmPgNOkBY8vUmD6PwcH9/7T6/dmrQeWVNTytyLHVnCPWUc/UdMJ
/3aAmIAIeBw3PfvePQcAuCzC9WHrRWpPsR2wMPSJoqqTF52KbMmYCb54Tp09rtQ6rIDHhJuvPhYj
Zs7pjpWV2mZq9r6vN14wnW5EkecLBfERSw5QQnDU3vYh1GVvOYP6E63Ttgv8HFOgGICeoUiBdqvn
lHC/OeKMZR39zG51HSzc0u6EnNBFyw9mLHSq4+MaOZo3C9UCbCB9hg312+wn0mwtpnWjYcJpP+H5
i2YY36xnaRPWBRhS3A0ObpPL6vdKzM5b/DCuAD6PLp9w8s6mXMDsgOvF9eGvX1w45Gm+KPdWAqH/
NZee/3ScVFlwRW5/te3oqpUxe/Q7mD7smaWQzmvsa188hUYHq4geW8f+IWt7xtAM4tccjxWlL9tY
XyzfbvjZevlK2HKQ55Qha9OKAQ1n14E4a7gqX7DI6bf61Uxm6AQB1UN6StvcfEgFrE1HRO53bUCS
fFt7seEpQ8jvp8YiknvrquV9lpYzJyl3v+bC66nacXlegTPcAKg0aAc1CE+u4A7gI+bqh+mMCrzw
ln2tJjC1iEck9ibY8+by5YuNNsGUMT7lsiZummOn7pOYiz4Pq5RLg4KWZ2GsfGxc+cNY8jMriNrt
aq5p5HJONbCCVBLKp0j9SsQKGjB/Hmxlqhu36KdsWV9smy8LRTIm/BtjfmnSh3upUdGpASY0d5iO
g0kRKozyCT50IiFlU7COz1gFVt99U09jX+eMAcxfKiXDV1JRwQUBnD2gBnSoI6kTskhnTI/F+Aqc
88/iPD9WlzGeI+TMbXzYLu5FIZbEe9UsAl6I904rPDiN6q3UlZExYgSf80V5oenJJ0cmhS1ckpnb
79cmwVZ0tk11iJnFtWTy0SvuIvf9KRoSyklgP67168uDFsY/I+kTnhVLkbmGUtk745c8A7g0NEt7
3kAoMvDPPmhN7o2T4qDW0U1OzlFqqQYenGdZUwfX83D7A1i+m/U6DGDYx1YubmBg7w78QwSZ158X
t9J94stOohChZ4IF1fpGGR9v5cgR07vJAM6PtsfSqZ3ue0jkIhVC5tfLOo+GKAaK5x1YLzUNORaM
1w4l4GkKmqU+bf3veF9WkJ/KxpsF57Sd0kMeAYEy8ITOF4YgLBbe7RqAcnTAHoPVltgHJwfD52eU
WASeWl0WcNOGNtt0zWkmofNw+b58qeEmntpUX04fRiuZ1wmJd5/5MYms4+wfc3+bHVwGwQjPA0JX
ChFYLLpFHeS66dJzY3wOZhX4Q+SOBkeFLnKx6HfNoTS2DRrn8BrqtlXTsVVgNpDQFyjkxCeL68WL
aQF3iarjBLrvPMtWeE3yzBgmXQERMA0Sk4PO0EwK/zHc1OsyVXxwwXLi2YPSXoaVvzOQ4LBquSDj
wqJWGZVySzP8rbrjWCOJHjYXKjr+wNxpnhPNKC0GBlkaJZQa0xsMBNBLXnkPjMGvMTN5aj2RViEW
DCEXJrAhWGmiRmMTiB5P2CHtc4nZM7ymC6Wh/ecPiy9lNw2w+uqBJQW2/8/I8B1mW9nrVd6G+Off
Cqsqg9M0z5PfCGsPBEjgFCUk8DLryGQyi+WYKp4+xH2Rikiu1edykFwXN3ny1AMPff+BdkgtESkF
f2OomXT+pBdbgmRww56HXMSpxTDM2LrdRmeg+DVsnzGpT1jGDGUqStfJg3+yO48nKrsAOervRp3I
GcJAbG3zsYlT1J6pltiMuabRn5Kh2cXtSDLAHwiaZ26B8HERgWTajyyjXQwXT8FP+9qw6zSCrnYL
yb5scER5pjjnLB3b6LmC1hpZY+9caLovVA5iyPye3xbmxxwsVxHztxeYnjtAvDAxrZBwmTeo7yjI
Ld5Y6UZLNbjKdQaScJJqNQifpOT6woviSVqQawb1Omw1dvm2/aO3zxosTEoHdGLir0Jee2OV/zft
Z2xmiywUqzXIw2tESkXOivy9gSPIhYDjci3UhZFuPKjscdwv2JvCA1+U8cYDUqTDI7WEra3AqJrn
t0WU8r0udZlyerUpJ7TjuSD9K5PYVbZxFDmSN5dHQCG0Ls9fW2XnCAiaTea5JxpjCKg+hveQwQt8
deuTWqSTgurPsmFhPxoLKdOXn1iF2f7s0B+auudHbyrdH6n9XJ1xtLn7R7ljanEvUgiFtODawjr8
y2Nv3D/PyyWnyPhSyVml7dHHOOKbQN9qPK7+d7rKCmoeOZI6QzVQM2Xzo73KwdqtxwDgay7zZL3t
d9pp9+Q9v3yIYtSTvisX/9wFZrGb+KWr9MKDg3hkwyd8+gBLQlGisspla8/qobeDf6R/1my8moh/
+TlWToyGnYG3StIBLWFxR47HnL1vg5Swo+lrjpRXUgwumczsNqbxZMA2jryOjWPOTSndx+RvZKIx
bGxbrS+OuGuPpADNd/5rFAh4xY5E3ZSiBuaAc9P3ZLR0FoX3iIBg17l/FQpH7bYW1WpEJJ00u+OG
tjr6uHFu2uQFDJLeLnkAom4x+X7L46pjLfNLfDvhU8jRGA8Cm63RZ8k33GG25PvDhh5+qOGX8h5o
rngrd9MJe8OO24N38VVxxLTQjGTURGRxEMAnCbSHlnJ8mnK4DL30ZFNPI2pXR1BVnLIMv1RuoKNR
VHj4IJNd5I3v9gIiQK2IYodi3NRlZP1K50wnqmtPnzCWJ86xpQuwEtCvpJ3AqA91K7b5+HlVJH/f
Pn7BKgyoM5Gwyvwt0+slCl33KbPGOF7OTcLdnN1z+SZJTKqDwEb5MYH1hUrqH2zzAm4XTLtgw0rB
IKeOyYDmmjFMdtY/y1lKDOxPsCNHeABsJb5nwuwZWwxFR3gB/qbU16B0wd8JjYL5pK0RTAw84JJb
ahwAPgAVjYase4PCnY8ffPC/Qway1XIQz52HeAZxAWSkz+epZQ8QGugfuYK57r69UTDV+zMENSIR
kH0pFqqXb8627geFu5QaHjcf/tyXyo/hWaKTxD0KmKuUij3HdcKGxsncdXUUJBJTiTWnPls/l7Cr
ZM4BySo5aTi1h8ER7MkdUadd1bYwDf1KdWPtOPpSk9aIB1wyPU5JJ6Za8l335yiAj1U3YboGfWEx
IlHgG8mHvxI4SfYXnSnsFthhTgllh8swwjbrKFZS8ZlHPDvjvIBOhsmpTEJhfR2EpDLtyBruIKxk
kK6VRokXBHAgu8MEIIxP5e5WL8TZ2I5e74LwqqiWrkpTUVA26Nf9dwlXMQw52U0lpxvm+y0w661W
ZZuBJ8IazmQ1KE9VNspbLXkA1hol2L2wz8iDqJj7ypF+GiEuDldYa/jfca9UGz1bzcGttidB1sbO
i0oqM36/7wN5ZQXIrn4QNFi+i8IW5sPWgZg+gnnrEM+BRohko//Y/y+rEXh2Dn4zO2Rfl7J2iV6Q
pJlUbULS93Pp74F0owWElIIAQtv9HAhLNIAqko3glmgCwb3nK2wjL9SPMfcmA5p7GTOw6h+jxtQQ
qD7l7Rgw1/IDOdtuOAZn+Fe61cH1rdTS85sZgGAnMVC+ewTKtJ5HUQIuLZNPd4I9ocs/bOJ4oKF3
IXrcNkGoH5exjg47tSnwZ9BEY7SIk3p4aJYmpgDqx3gRebHPrnmPq6/Syyspf1a8vYVO1YwtDCL6
nxGcmWl7fU591YpOEV2KmG4PgT8OBGbKKInmr9hUwaZ0r17ZphWOdMU6WYXSsYXyeg+ztMVPd6bF
5v7VMuUbEj+7bec1HxRupyCWnmFJd9OjGlhGWB4bepO0fZ75q4sOn6YWUx/NxNpRDP5tSjM/ViUw
MygnFzw6wW84UXlVn91kvpOZieUnALaxvU6rjiRHgiK5rqg7rYVbrpYepFTA6Vk6bETKrDM7SVw0
YACfCxm1nSvlV/t/n0V4IOjLOaVa7G9w5r5Ji7NofGsfiX9VSTpYI3HPL+koBhjPRWNxyxuKDi70
9r5LjeE8Eex8hGWT3IYWh8ZC9kJmVK4e7j/8or2kCRGTvombyyxyQQqfaCYuElKlVkqVwx2U1MVO
ah0qT64OxEhcAizEQxc7A7LnfdpXJ8sh1yrR7uj9DAaDNxMYDpKzfsrLqo1l/N5MG3xkiBRDLCku
DU93etGH30aqjIpWkMB+itAmvGRCHuUgweR8E76BdF5VG0419W3tEfyEYP/gJsEvnB9KYUcovz4e
+aHxDD9Ff0kSVoNcg/mXCSd4UhyG39VXi/fr8137+Fl4KCQTN9soinp0t+iHVNtWzH9YIxB/c4f8
qV5ZMGwx+uVyO/xOnHlvXlixUjTdK36JgBdX1jK/2qrCZ7vxGOhJ6zyJu3NvDp6xVzleOLoafRuD
xmjs8uTkpnBwQzloHmo4V7YNuwAS+tfQiKkKsGMOs1t6uR5Kgl3Y1k6wPenxv2QuF4xBWyBxZ0w1
BivS7muqZvxygt2H3VYfC1hOBhWtWATcEDO+l+P8zZBFp+v2rwciPsMjVlWQ4E/V5Zy4hc+oDBjN
eO9joTjQRJe8HwQZyg1v91/H3D93O1SmFzbh3TqNlDHDp0pxSkV3Fo1NGkkujTLYgaW2WpDQ9SFk
GebqFoWqsmV296PPoCoQpxbYG5h0DqVlDZTyh/yEn3/PtOPRrutUfq/OlBbBPch9kv7HsO+2eKPi
Jm3Vpd3wYbfaac7exkUJ8AMrO1gFSsCAXXuPdlY3VlNjbCDkndMCmB10VdTsfy9CGe0cLwo2CzEV
N5Mp9JpPE/5XdCwNYRlOfMhmX1VyOhg4j4MTVnpQ6MEiuW2RB+v23roWVItB5WhXMt1sX0sV0TqZ
Zla4arNgdNRH/QiDm3H3iXbJQ+k8gl6h4q+BiH7vFxFzvhwGYY/4YLlVe70LpOHBzwJlqa352Rou
VdziL3BYpxRFxy/i97uTYCKHBlerYXZJpfSeRaf5Cn4GboXXTGWO+oYCN7/mep46JPn+4DGfcWYo
aMrhTFF5FCo/by94SCMSbGktdBlJGOAjLvut6dsITrivyG/3ZStUT52jcFxZaJJ0xSD1SGLU6z9L
6qC3V03ufopdBYQspP//XJjz6IxPFetSacVvOwFrtXpLEFTxrfWq1G5f1X8xduhPT1/zRcxn3215
RPgJdnoTmq99VE/AndI0HkShu0bSuH6t8A2TnJVOe7yQjHz2QSVSYwiziR542JocVYldExwSm6Db
gUgvJ3ZKIoztvPagK6WYucU7YrYWIRFUjdQ1v9GMREYVnrkOZd+MH8tKFWNo6oSnm52S3+KEZElY
klgXqTVbvt4SRQ3j4sY2gEEsiRHUbubqFR+v2/9MPtckwmEIdOsd3Zgul9BMEeaP2wLWQVprt1no
WW0pbkJJW30mUX2B6Ym7o1vcTBkuhmSK8/saBK2IulkWNCyTzdU5PlihFbkUit4MXGPhBotD5myw
sSlEWCQFVJQK+68ff5bwoRblYzYNG/3u9H5x652DsBiqso5icfQ8dB5Q73gwij/UzNHuFX7AEoS4
idkC3wDNY9rKH5CncCzt69svz2Q8NhQdBxj6GP4SFd1ZHF6PzB9fF3XqBCGbY1BSKmizSQ99tGMu
7cfigXMGiZxIG/s1kuHCM8UeyCqY+SFaJ15pTjD8PJ0eCjSaXaEDSwFlGH3VGM5zJ8X6ZhKjThiq
1yEhAIoILtOMmHDkbnLmpgV4REXmPKYCnv1I3hSkJSRiNvxV5EZwQqEdBAKqiH7VGL5bMpoxLXiF
pM+tQeYOBFv7aCcNgBjjUPBNi/S8jXvgwQxVTqzeuszGkQaeK7CXdtGbjX0neett/3tSsvbz7wRM
T+56UZq5XHsKftjZ6Fgxa7UCbnhn6glzHDg6/+F/JQxkGD5v3uvVdFzK7bxKKWYA7Cqtcbo/h/P4
lz9Ju0HRZLT3ptOC1qc+fr90IZ7DZd8Xwljf3gW0u5EwZTBq7EmnP59IywH5R8ux/4r5ZelY0oL8
GQryAMZ/JbDdu2D85mWfQzCGc/8ujFlBNdMvxnk7mC3F9XmkNTl4+B5AHCpNP532ogaIA9MlS7PD
sRbEmHrx5udpWiEm8jsjdPYp5X4ImpPQVGOjQ1Yk+loOS5poiUhgI+h2QufhqF6OV7ezxQoIyESX
cMbpNJUXGNeNUIxUtYpL9OTX8F8KiAC6HjYDbEmiBq94F3FC53S2oDxrkkCvxI2oVZH7442QvbQK
KeJ/OZp8qS9gUT5UhzNaOkKvE2B/PEbpnYUU3qn5ax3F8RO+7nTWgaygHgUnpr3PxY2FkHzBxUec
VgrXP+2RjBcgKF1CiTVBKVssoJs0hBOhsWa33eTLGCEN+AGdEAqNcXIRIYxmbdiuGXeCUu+qL5s/
2ERtcAbBaIENqMtZj2a/AF8Z9/NUV/iBfG17pK2fWryXY4yPf6hZmcpELW1YmcxP8JTA5eRbYggH
DezqXb/JHDlMrk/S9GZ3L3u8qwguY6JuUcMx991HA4d1Pz5CZbmegv7cwWC5y39ea9IH6AR4kilT
TVkcF9itjsGFMbMiWLaAzuvPX7EBLPQVvpIBL2kXmQ9w7Yu9NbXCorFVWMYcK4iO7k1vRumXeznb
BKdGNtO2kpW3rABYBnI/v3HQIjXLHKxmegDiRLlDO154wvxvDnum5F4jx6v7aZX8U1ArI78Stfxe
XumJvxSZPaAX5Cu3RL9xlCXgIMhIaeVA4Lziw5DVwckwQiJswJ6E31adG8mqENA0vGnrHH17jPDF
U2AXN0rSP6NKHld7p3Pz/1ovCygGks7mj7volesmozj5rE8pJpV6zM6kBe+IY9busaCLOP2j8KgO
JBS4BtLvgDMhz0irtmxNm3xTrj6RXOXqyXw8QsW8MLq9OB7gQrrSGOIMowy24KO1xwdmFYEKehrX
+jEzhGQTF0hjHBV7NAul5TIoI6Rj+UgG1KM7kXvTF5x79I438WwBPc4ict5k6tjw7dW2bAimVLmM
/hFkoBqcTvkkkeleeITq4EniIQizK/67SZQXHHYIEEeKvKD2Z7yVa3MDzm4FQC8gqTWqyMAqFzXc
LmKZLE4erpBo4ukUQYMRP482Us4aUBubzlOpDy2lAdfTpht81JTAjmmekFZk9IwH4Q4p8wochySJ
CvkQKp01IdqXkbSjM6mC7GN/Y+ZI1a03lfd/ADlIAWtd/LiTc4pHLBucXeN05P3Y3cRXgtqzyR1H
hAhzUO2wxr5CrWwobRC0QmT5ZY7HwkVoiad07au9tK1x4hGwsTqJzida7eG3OMNu//U5BxHpzHVe
/HQm0qlXbTJeFEtqirKIrw+j1oMEiCPM+n/Yha7ZfsBqBPNVEQMQvSmLlo2VYgXjXMJ6CSpvMVXZ
/VFThPSIk8JK6MSa8iQQGGGSqnVhv8bX+hDu00KB/J5ohCDdcefYq8oS4xu/f0I+MFnbM0bJCf08
EZG2QuOg7TOnE9408teIfdjnj246pT0M0z3S55lrhw7sdbijEycCiuQGn4dEZ/tKlIOqugG0EReh
A+VseLNGOhOhcC7BICUf2i4JPwbHuip5DizNbb71JBPM/Twl2UpwBxJEa4150LVRauCjMYzt6B4B
rENA6RngOgHSmCcojhcGcFRb/hZVkMtgWjvWUJOAjzkungTgUDnZauE5jfYODB0zDgmECd8FyiP3
30NI8ikqRJHTGaQ54uK3LwGcZL9yyOPKL96AL5oUYtDfwKBxNIDoamdqt5T4MaXU2FeuCyxOk1Il
CcbwNRml561kvsODJBUsQkM/hoJsXBb/qAlX4vfKbC5VDC5IMcHSRFQMLWZk/yBoQkIa55jb8ydR
eunbwLKHj8nIkm6nEEfg/UjSi2MDLrVBMkekNt0N/WP65+R3th8Ou8IjbKw3TITw+XVhgmsu1w72
TcGc0q/6WNifg3Rjm6ZLReBIRxqCupfVpkeTjc6IJSgKJVthlt2VWnczRL6MbQGBIuixFokb7IfG
wTAmscLVOPKaz3ajTDefWBR7CgNlFlFmYElTigIBUVXWshFkHen0ANZKkflva2OLOB2scEsb+spL
fZf6HCtv6Gto/ze6FLlXfYqL2xNM1oAgxio6Ku5bEeWF1dYhH5wx9VWqv5Elhtp0LOEA5GXRfIEl
qEG48Oj2xJmooe3eQmROlRqy57BcbAdZBmh5ygRrxl8MB2ASK4CbdjGJy+FLkiCjGIr12Osmfzf2
vRVoe7PydcQQFr7taCFJva5bcgI4IchjMpgQ0XEzyZCjiRE88y84u+oNq2obbxiKuaTcWkZuwMZ1
yXWKTi5/2Ijjd3cJ9loXfNUed3bb4eT2mhjxXKPbsuQnyf5i0NkwR33NUVYMLVQD75euusymBsaD
CYxtdNE1Zgbyu1ajuxM3p+v9ifHaWkuJo6Z9x6gjNxzDqer7v5ZszZatvrQawenbp1KMpZdExC8o
uMXvj1mO2UKYbYAgHlB9/KbNkJ2apS+RLLWXAkZbrtoxedep3TfLQMq437HPRahsY5MVA8HzUcBY
fOJ6MTvj9r8VLHo/wL1nxZw0jZ9VkV6Xo7F6eAIvcwp5R9q2YHs5DgzYhqI1PqFM2Fq8nIJvGR1W
iiWXlrNo/Rw3gvidWbpXAJyJDx2P+8d6QkUFyPKXA5Ex4WW2Pbn+tPf00ZM2iCNvd5J2ovp9l1U7
v6CrxQVtzkq1AEsf1FiTfuQDkYzNDQXyWzpR6koelZSpNCF1Z3v70jiUj60UAleG2SeXMsHVeYmG
FwyrdeMNsYVkq1ySyXToXwh3JXLf2Iyl9Ir+CeCjV7mIR7+cofbt7DuTWEWDVt05Ad9Ih99V4E9z
BxVA8sfTsu7SHC5EsXgCk0P8gHEP1RGMep3W6tbH6MUA3KDm/PJNo4QEqJBWemkdpFCLO5WtL1Oe
PtZckqdeeaUu/EWII08mcrLOb22bccU2jSQ2ih5eRGARO62D+za7wACnMJ2QED8937biu23O9bBU
P+STvgRSUxwMwnteBj/m97tAoJ/ncQi4Ki2Vj2yg3Hi0wQx3Vx0msjLA9XVXpyMNYIH4l5/AkDlh
2FCEy28uZqeVFHBoZ6a7d/TjTzTHCWh/ubaQW5VHCC5tK2Wn1NaQ8KctM5xSTqs6HL4WACE13r53
uo3WZxccFG74WH9OIyazQlBw0mV5ObvcYw+MqoNSD/JISmMclGWfl7ZQAQUdM2+bvNJw8pSK9MOL
fBUSGNHFGXRVNi9pntBsRH4ieuTMy22Iu+gBUemFRFyfuB/vxqmt0ptvT2kFByAIGcwTkhhMCXlZ
9HgrrF0a/w9BCoPEVpRIhsHqUdaYFdpyqmPhfUr2PCRPwwOMIQGx1Ns/oLE8TAa0z0FobD6Yi2NG
WsCjYj/Sdx+dUCMlL3FDzXHliKzpMAlEk2RIFzVtPgSyLWS4T1S6TL7kbtohMbr2+Xszut1AFXkH
cofod9tuQq43XRHIE0LcegeY87wohe9N0DQCFnsbMedkhE7d+cNZzFGUMheoERGteozfFGmauKhV
MjVLK5YTKutnn/1hrkxI5Hi4+mI3ss6Tb+weCCo6sJtTZRuwB+tj3vwHl/8IDOFnblNaaKxNn0sV
KJ5F12wrigiakNardB9yNrmrQiJjgG15+NgCTSxT9pHJvoNjtn5lzE+30jIMslCSPBccQbRfhs1D
ImcV5ArhiOI64EsHzCvuI7dRGaRCHfR2EgkJaDBz9kfXIPQoG+UvLHkLOuDbY/7nBN7tqhRQH/US
KJFz//qX+TqZBiwb+zbXID1/k56sI6pcdktzGEWxoF9mJ02V/GncuY1Q/9Sp8dTqJ2hWMr28O6BA
yJgTIRJGzfSQIfgW19YhpRrdZLo3kLpldmSR4TMVIFCweDa2wGH/p8JG3cvCal1QuBR6G3YtYAPX
5NdYq28XHhB7a1pkfT4Cfhs9OpxzU+pDXaDrwMb0lWuQ4P/YNz7fzLXkuL1f4cAKRNYChez1X+Dr
0jEGHt0/ZY9CH2HI6cIiRFm0PSie+uQ/W7eEwJYTB4EqhQrdWsUZXfJnSgoK824jQV7rbQjSwr0E
vMKrBs0WzMY+D9c5Madjh+1lMfy3Z5lBs7AXhzaAGJc3APIRtCz5OUhyU1GwWrz3nzZFabHSbfRK
yaJSD+aLDiLj1a85jdvBkC1Xl576gXsqu619jwKNSezUoiWHnrUJMwv+6tYuPzhrZ/Ch8VWrYsgb
vIQeCfWfMTCXTjsGyKGxnWVrsScylo1l26oZFEdOdZ1TYuTiDLmWd6d19+V8lB8QLxEfjD99iz2+
zSlqfViX6NuB9Urap3ARjt3QYa4czB48opTVE4k7p/odygKkDnPlgFveYLrHkfuvrs8MRUYjMMAH
d3K+PHhLfD+WF+b9dEzAP+HgSKBJY1LKZdyn2eiSM1TuHWQQaHX+Kpd31My9TSsEThqeFnIAGXcl
ud8+FsyDsyYYAZ/3Rcw71zaBIvt7paGdw5xvoDEuBUl7x+CQ2BHZlmj/NS+fM+IBLIha5FI/QWha
iT9X8HqFkJWD5JD/Js9J2o2uX1lcJ23usc3Tz5AAS2RJXBNPqpwf0jAVzAyYwMqJRuOGfVSEYNC6
z+vhpPLKZxVK7N8Osmzkl0qv6mtCqcnmIC6IWTAUTVHWso/L2oTAONkTMIgrAdHWYd+VatQz3TCM
hssGHA3nliK/B3yG21DRTRDyuXodCgTTSlNkWvd5LsdEUm813Rxfa6KVyIJ+piyzfdKctZ9eYHar
zuZ63GXaxGjo87ZSdnh8rURGRIsvM+X53dE+lwUdoaTBiYa9D0Z5bwsMW4vchS4o5/T4dMMGnvKv
iMdObLdqW3C5uJ/JGJG+4pLeenVQ9rTcPXCFM9X4dB+hC7hjtGXYZQ6Lm+QauWFtL8kBGuJyIFU4
iXZzbesDdTEq97gr1n56RgLhiCrfA8UFCCAvV+NomdFavoqrgOEhxmjeudRt8KVKu9Ib0KDhuH7W
Wdc2WvmFjrs35mvtASfaFwEkFuK4Sem9q/21c58wxhxFobqVu3hP/x8WuaJzHHtoc3o59eR+97e2
ECq7mOqNtXuZkMn7LtdvCoHskrSBxUEx/qODBtJBzK63WTIjpOCxdCi+eNPUDZZN1ds/88X7q5Wc
+e9bJ7pIEQye4N7QRq3Y3xedqoCNUBhw7XrnkiE60jfKmqMTWAgW1lo2H+QrponEeDKrYtRKiuar
szF7TuPTMHnkU+hPmEcOkOwdkYUDu0gwf2q4eP/syxoGxASD7dPlQWAdjltr5Hm3B+NLIrk1MDDB
4JIZDhuBvLdZB3jlgPoxuPol8W/3IULiFNnDexWPz9YMCb/xvr431GPcHsVqBWL+X7iOAPdoacCE
BrLlj5r7Y7Frxr7GPoO9LE0L1nl4FxRavpsbCb/VHNMIz59df7wbuXUtlg7Nqpr3+8kHW4Vc2bMI
ehJR8ubFki9L563mg/iG8CpOOEIsMWB4DvRES9GvSI392H+C18V3RaM7jfN1FyasPtYuOC/ZH56e
AC3MJiJb38h9saeLKMZ8YG5G1GFz38EaRG7Oy+OjEUobF2kq6hcqHRsPTu34B9UhtgeJGjisYoD4
WWfJjKXC9wq33Q/Y5yj0hHdRjYI30AquxPer05dXKgKInyOPwMmUyg76kP5Jw+PG/KvFKWFnHWgt
OrCepLNvwzxKojeKy0HrOe1rXSycI4KVxG829Z5kDp9ikQPrujjysS5OISaJ1FBxiFUpbumfDart
0f/UJSGvBEXLPYE+8HF3ZEYQiuwigEPF4YCz6FTc+ePwspuodQFbsffotMn4HkKPWMLxhh2fD1Re
Dq/cgcHIIC7xxPatTl8zUEmbg0RJCnHAvfmDJZhMEMTjA7WMreezFQ6PT2UVAIYvhpZZPDbmYN64
wBFWKc1wGWk54vG3bBV70PgUolFfFIRpsp3jU5LZV7WgmCS35SJoD4Aj+aEsCg/7QAnyd4trxy7P
xByDI6e2nmTl9pocAjIsyC290caMCkfUWlSW6pkXF1peWui7Y2RR7t6GZWxeeO+yRZCLNkelYz7H
CxAo9FNuYkTGY6XKdSoYGmCMk93Tp2EBc32wTAH6lvfF4xsaISzXQXGySKdb8wPpSIkDT8xxjVQo
5F7TpOJu4E7MttBbnB7U4hwfgV9xEGpFV09+ELxwMqCg0xhIZglrhA0Y7jVWZP29uFLHEgdjBzAD
t6FJOGkGb+JARqEKt0DwBRaqDu7fmgp1+293ciwm1xAlzYE245tmHDFQ2erwUHXzJ8MohRjw5ZzE
zMFgfXdOn5ltNfIm+OMS+D7RhCsTmiHj87unaHgq86HwlYN1pa884BTQw9GJn8xQKmKoi6PTR9fj
WXwE+HbmhPaMNQ/4HFQzrBrU+OwqrEkxLA1IFJJZF7b1J/EKd6x4k/2LOIk9suJvyVP6OBuD4KiD
JXKqjSV9sO836L9ToHbUdxKwJkewKM6GbUbtyXRHmU8M3LeL6KZ75a5+R73ICiiR6R5oVm+9VQCH
93apzC9iLwWTJ978a+LB+qCPFOJRbYsYaHN+mPDB2aUcEhrusF2oSRjgpgvY5AMsPUwIwbqiI6LJ
CW9xLFi/vQi6TxeMWOGyd5ZVKiIeQxUL12CDH+Mj0fRLa9uMyJ6pVV3TQY3h0Ti20yt/WtE8yBjl
FStWbET5wa/QbP5j3zhDIArmgdDQ3hLg+JM78s6UuSy58AHCjKp1S3WqzviCk7vHJaR/x3nj7mm1
Hgi/q7bTqtD/q7AKZmmmtAYQHlTSEIVGAKI5EsqUDMNRmiLL3tV0xSpXJSjSj/OKhEFs5AV2btS9
B+pxkbuIPn6XVj7sWV5h636kLQXbSxhN5d2AGOS0ftfDr9cUw6Zh/JHgT22h4gnHmLr3INyxDs5b
NjQhOKKRyC9o1s3YOCpB6h8xmNxeQXdBSoy7QqflOqGowcVjoadxsshkAuSUFfLl7y9LJhRUtzeV
9z+JbbuX2a+hmGbxsXiefyO6qdXfqOKXOPOCyXhX5IOXHeY0/UjS/NcqfpXWu4m6zlaB147HxXkj
yjiF3Ba3Hqvo1q02AvrcQkaaXa7BiTO7BdSjo5iPVTkzMS4vUMl/GLWbYjEKTSAOfi/awu8YeNlb
ZrIFlfaCyzv3/8gBYySMDS5qxe72KpblYj1Hbe690QS4mFEN/bM+ivFlMXckF0iCVovgWvDQU56B
xsrrcE/FqShHCxX0YPWHXgnJp4WYeOQOAkriFdI+0U475A5+mz1rbPoDj7uLaQaGfwF17S4dz+nE
rtjJmeRI1VUhgRmCe4xgQhGu58TNn0rlLa8EDWKOqFaSNMewNsrtK3ihok4D1bVC9K4CvGvwDLCi
sLDg71ixGYg9Kfdo//TQbVzaLvdVau74+sibILkoiqKXZSgz5kRWmmyaaRDNdbHUfaFGq6sGlRjj
AN1E2x1LAPwbhFX7S1Y+wes1PiEhpcmFGJbAAemuyZLjCVCbH8cEOaFa30JkS70vtXnPYCrRNgF2
eXvtZANKHRKwaXu/0Th4uGRB5rz9uypqlGDkNuJ7GmaLLG8iJekVjVJULgFCUKBQplu+d2je29rh
a2LDu4ka8OKEgGzgBt4dxWJyvyaE71ZM7jUTdpcL4sM1az7B5R5Y4uyl3ru0Ts9AGfC5l/4+8mXs
VtdVfKAh+D0m3vVZ26TdPdXgqyunWYuTgSRv3BzxbTyNZBiW9BikRkwV+wMIlECdBIT2+2f3X8/d
ZNpiZu5rXhOZFubuVsaIBsRrDk1izIjYsgFiQYti5UBo5OqztsWBXV9phVGfRJAKkudj9lYFqAAk
T+lN6m5edwVWJGjVTd5THLe5wdbDJiyKq184jxti112YH6mk2Il/8ytUg7ZIDitBxaMLUCEveqSz
WnZL+yUd52sJBRGXrJf6C3IdquH/QCSHmumLIDprwfC4oUj9OP5wqTTirSULrPssWU/zkLKvOnEb
4UGFCU4YnQBXqZw26j52J4t6NSyiUhOq9KIhOkLqD5hOA08LiqOjoCeGb2S22SY950RsE3bM9jfJ
HKM3B6QrIZX7CLnXOuLzby6iG/dBXnGiAOyTu5uvgc5pihi/V7OGWiOObEKVrIL8q8zzPJLxbdPT
dYw/WbPuBZtJEhy5VS5Rbg5rhOjSn95MlW46GtycQv/2ghYrKT+p7/pyZaEYtyZ6in9Ht4/oa5L3
zZD6NF1LkC2tWg+4t0Tfk1Kpd8J0qGZg3cAG9DfUFzLKgiXZ27dkcxNx6zJXRu0+xoZqoSTuPA4q
0Wehy1XLd3TedR7nWDjzgD74AbPWy+y5nXJLz7x9ebbyHUb2jPVfRT3PNDMCHoAn0cxVNiWNA4XF
c16AyiAy7Nb+FXkao6Pgd0YXeaWBv8hcDF+HTfqUs27IFa6HiKtcRaqvrqK2Zc7OrqZaZqMqhaae
pLdk+jRAyUDg0WomEr5IaBE0JVRW0tjc9RlU1K2DEiS6imjDlA7GINGJd3cTHzWfbVyS8dSDSH0B
n4sRLbM5KUOPR3ACkhJBhTzx8G99u42RN5NGeeOI4rxupTAhCDfL8bCxkT6Y/9QKb0e/h/zrefBx
+T32upZ66dVZmXU6gqTG6TpxoK4uWLJvNbQ5J7Ei++HTx3EBwAAoRyQYJX2/4hEpB5l91SLppNWT
yM04MAcnH+YPks5suhKLOo4E+v8fwtKuBl2GGY8N5nXY7rBdN/OnRwecgxM4hn40ozOhqBFNWWSa
nLA40sXLC4r9yEsfb5L/67ED0NXMzMhpDhC5HxDMlKf6m32BIIgpmtE/NqrY3X90qbpZbUmhFQyn
p5kHlDp+/LkOYpwtOwWfK83VLf79MGB7yU41vOb8Dca6tBnEgrgsAIfViaIyD+QhcT01Df+Z/C62
l65nF+2JiabSFWU7ylmZ+jM49ad/udQY79PbzaBPAwzmlJk9PYfzFcw9yZtBpLCZsYxwT1UHeCfF
MrOUII98la/KQU2FhMkiMPtfbaIBqrranbxIDQDanCAdEX13YU4ykLmKnyK8YLsNWKRrOTVvM1RF
XPzZaxWxnCAcu4GvbANOlyUPXF2VC5wu0KCqFDnGP1ufpwWNO8MX+9qp8M5JuH7pxAJU25k0jLvU
t3NgwsjaAzhR1GLX963ItpCTabcXdJ7uWCKigDiiJ52Z8K6KTTHC+DnLzPFCqnL60k1CnIS7bC+u
oCJfxYdmWIZfverlBGBtPpUDb1ZGIxxO9U8zxfT1l1VzxBu/mLZNbtNhuGoDBk+3YdGIkxP0JJx1
IG0HZ2P2te5EztVtbR28z1EMEnvs93IwrHuf1gUdyXRdE4BZ15DOrNwiAat7jlqY/1bQMhVGu3sW
aI9gkg3RIw1sxLcYwB7BlfRYytm6EMyHSvAKiUgJrMsTx2Yvw3cMSwmjiZ2ATAI1FhAi8HyhtQ5j
KPukIf+6nd5o/hNeBbaOCr85AvMgaBOVp/vb+wCAl2leQiap2PlDIwdYG2J4uL9YA3ZjjmgSoZav
VTqIkc147bJkmQh3JgGoxtxBGPalnDM6JFQRyX/7GbRQVJrM4S2XuisnNYy5imEWsHetBpafNlli
XByVbVE2H9qG2M83s7/aVI0JkVEygWQuXpILyO0XqXo8hUq5hL3+SeUwydE+4hJo7wg+yP2GfUi0
ZzX3I/hOXuHKRMjxRb3Kjr8kYbx7LBe6ftqVMpELH6cQzgVIsez1o9n1WzVW9JWyIiRqZnuSmnaI
HEAFjq/v177ITfA5exmtr/lMAR86Pplw3nhkeEFNbAMchE0vfbC2KMox1x8Q5ysEJuDwA2PWuWPB
JCdcoOE9TxJzr61UILE2KB4mE+94OBh9SKhgw0IK1Ua1Sz7RgpaP0I+QHFRV7t6f+SW+zDqaP842
u4a1EPlrD5R6MrgIyEvQYtXNr2AuuYH0F2jcJpPl2s/+RtNsbUXMhCEzDQf+buOJ1VSHzEAfPWo4
3cwqnuDuTDnUk0HWWVhT3GVLaQtUrjmbonDs+6u+QSwG2k5SUVEmeexK1F3Ka3dNkuYPXwIrbgUr
60aySuBDGt66gkfI3Cj7JU8yJTDJtxFEdWlzd8ZowMVsEOYgEYueQnjsrrH64HtBWU80yRO6MpZD
m3qgtAYN56diITmFXevHqGBU0+kujwpwhxI6hS/7RkCpC71EKssTMR/5dLKhzFo6xQSnL40PdkwM
g+4Q2jQMMIVw5SV6oo6AoIMTZ4iDaD3nWni4+T5HFiyWjewMt3mfPGfMVYX70kd4yv2Uk9dTepqu
wzFVtZB9P42FSOR5Mtxs5fr28LlO6CTeuzhqYDewsQ5DOuRyzXWWAF6YiJaDzqyQx7+PmA7BtS86
l3ERc6oFLHs72oqwil0Rd9iZMBJ38tjCfjECMzwiwALNWRCablJmVS6pWx3sEbvLRAYwyYTAfrXr
pqcRiHEjD9/IPd0lTMzNcoDUV6JSO2Wzk1GvwS0XrRmNryn9GCPOkPKFRHVzOVL72YLOai0AURSS
/cneeKs0eLPIOFyR/H9NQ8PYGKHJEZ0vWi0KPPMf1kmaDp+Rsx0Prj4V6603j16c/FQlfz4DyzRH
JfK57YTqBOgckOUcVthfycUiAdjJiAqYWNKoSnx4BHtnfBDWG1hiaVrfHvwd7SmGQ4mrDCc9D7DA
O0EJ68obyRFDlsPWGcUQvegqH2Td7Gh3C6xR+lRmFS/Hm9a2RLCgahuFrGRpU4Xb8spRpDFsSCX5
JhpBDclQoWsqz043x8CPu6D/0bmU33/OC8sfL01u7CUU9Zj24yhk5a9vxpozz3tyEOO9mWAwK2Ck
b2wjKvLgw8yHj/wtgc0DSopQlvOck3PUyxs2IgYU8uUwTEOX8M6uieRItCOLMtodqqK/SAl/NJjb
FyK5R/MaKrz5fMDLE/udD7MFGFgrWzaSlKtDnnGCIkIxWRcRFDGUkxrQztylnIL6Ab5nRfk8rvoo
I/pXrUCIFlr2IEsxomoQuRzgO6apD6SkYPIds8lwLJHB9xSFjW55szK1KxI/ypZENYISMn/jSweB
0eJfgsiZ93FmVJYBT+cqZK+CsmSVBLtFPR8av/6xcjoNC81xWAmkMAd3o3XmsIvw+kIV0grbmIp2
k5H1p4Aal49AkTzKpvIu/ydhDah5S3/9JFvSfoa+OAbN32GkXCVf+X27FVe1MLMl8awKPHgPRTE5
yj/LMmC1W82W9t5gQypRg9Ror72qaY5SH23E8rzalUwXNgO6ehWCm3NnSq3sEgdR86sQSLQFJMep
8WIVUi2/qkDn/X0taUBaWK7IdGZeZ1bnuP88B7y4gmllMg7Ncd1MUeAWYvSLKbGhLBd6HXmiiUfd
y68B8Vgb4/6iboLg/Iza+9S8GRelNdC+BVpIbNZx4/eSRZ3ZrOxAeoqdqjnHEoh966DhzhSripmR
VhZEAakmt/X/0OElbO81To1Fd8On8RKpPhgNvpjj1Qy2iTnn1LgYgL4gOEeApT7gpL+9QKQA1bAv
YytHQeju7wdhbOHhBEXa+OQuD3J8UOo/UO2WDswL7zdlHbYT/s7XU5qkM2kVj7wF2/Bp9juK0lpz
iycGirV4CG1fT5HAcauHfJ247GMR3d9THCWCrPnEOFdBGDJgA6xLg5Q3fA1he8SRP0QVq07mPw1S
ghjaRZZTbB4YgxKIc2O5307QMeaqAGPUKzKLBrRDbvMLCM+PI2nFQcVVwbYG0M0ZbOffqqV4axPr
PHT3cI3rZ+UI/TI5MXp7uRb6OTRoS2Hpk1U+JKNdqnTOeldTWcBkJlRquUwHXBW8fTnOdUHQClcL
sympj488B9qAfU7jS7cV0QJSgBsyFMWC6IAcAJylfheA1gS9M+9Ae6oCEY8w9XDqfDHrM8astgc2
BvbSVyCz/VRFlajXoOu4gbktOOLE9CX3myUuuXax29Hl3dGk3+hx2UA9y6jbwdggENC96VFNaGqe
inrwIkBFn4nr/EPvM1YzmmoFY/qgggXL6ieQ1Rmw/zfSKlnAD48TSeoHOQ4dXl/c9kk533SJyIW/
prHybtuIB5AIoFb59AyJ+Cdbx/h1h2Y66Jgm4rs9bshhTD8uCnxo1v/pnYDgWkLzSOk5tK8fVdhx
2LZcm7H3yaEJQkBq5fdVRoU23f7t7cqY11GFm6WYQ5sIq7JH1RvWDSVTr9uvsgz+q0/lw2UJFrRa
bxlu1lSXsSFC8EjsPBjSA8FyyCDjH1vF/gVC1NknObcXlMkKTUNJAdgHH5FpA+RLFZ2Pa7gh48YY
AVXOg+M8QSo/9DuL8QR1WoiSiXtZa0NnbKcHVUyMEE0pCOx4/0PkKg0Wf9B8mxamImD08Yjai1J2
5jurdyvQfy4xWru515u49i053Gbe1/EwSin7aqtMJMuXM1+myQMg0/49oetBni5AMCjaobdYTO4M
WubrkzHwiAyZ/nEVYZ61/ODajDtgAHxT3QV6qcydVUJuIRNcHA5tQyroAPKv2pPGyr5uj6IpUwrW
cwO6C6UoA24MxEbLOYPC0Yjc84e712UWnYQYUnBsLttVehS+Yzac6Zjd0aZHO4oS82qOgJDdNsPg
vV10ThwHfD176amVn/24UXD7wPFI4D1hjxk+iG8QD1sKG5KXG21e5BM119nW7SvxqVNu8B8vLdJd
LKuvti9sk9T6s0lbJQgzffeoE09crdjMKZH+iXXDzC4aErCsixPj1CCrSStqNh9kgYvGQ+atTvfL
UwDdYUF05LSc8KPg1IRoe90V7errqa8PB9mM7IyTuNJhhmwBa9y4NWU9+O+cJ95ooSgVeXYq6r8y
NVKXaOZSc9BjnY9JSZNfA4rNEG9rFIWzQmMKZb/QwQH+LA++G0DVCV7EJNaYe1cRHvVQ6vE1CgPL
aXB3l95ljIiNwbE9qZ6KNwp//+R1h35Ob53m19AEwxOqYmSfSFneHOUmrILuSyrl5a4PQ3ozvpLd
YNhXStt5D7H1078BG0imy06DLTeMKMYY2P7beOJkxTnuUmsEYPha3wajZE8CfMEwxr2pxW9YqBhs
mWQ5hPrsQWeo2arE7HNO8hlC4A+lhN83kD9opw2lNSFwgH2UFKgTyTsPIM7nS4b/DtGRZ2D0mcbe
xE5atjvG1mCnspNqtSRMNpbwY0BelXL+Zmap72uyA2KE67bf28IquuWjkm3aJLlZHkcREd3tNjsR
AocjL/3J473I0+7TbL4fob5OHc8Cui4VW/1fsgtUP5+TeTpHs7eBPVNA9Ti0owB/EOKdLheRNVEZ
XGbqLMn6ibbemdcuOTdGWlCtjxbHKQBktF2Fy29mF2YnYpzJSsADjZvomvi2LIe0cg5TqMLPfcmK
3HJH5fL1Vc2ju/CifL9/Q/t0KDjMbT3kEX7V/MMfIzQEWTUM2fcB8EtGVwM5OJ4XmuWVGI3vuVC9
PT/V5WoCSoOq0vNYocgQtqBHQHrDqZQWi7J28zlJKf7slI8vOuVvkoqx7ILYe4pBhGk3YqfaM94D
3+++Btr0MIbGVDmPw2ymddunScLNUW+YFgxxDrPfdCUuTKv3Q1yrOjfAM4q9ug93p2xXO/5TJ8vg
P95rizm2x8JifsVU7I/v2dZ8wSFbyHcDTyHfRoCWMiIgvVzU2fbpeabe/2z7Nnqwm6cB1gPNZMkR
k/RO8Lvem6R/QTDqO0NN6yg+zMe7wpWLS2JjHRX9dLgO3/emVi5IJHPpUayupIQxeagmQ2CfFhvk
T4CA9ZPHSKbKWjYCNI2We7EcZKsEVCYcOu7A3JY1jWvC4Kv6aIX4ni5RgROKKKan4/HXqH9b4RaF
1spx9wz+vNV/c8l9Smkva8yQ7ZmBmsy6CUD2aQRxLjGAAhDYgRRS4Bw0j2AvaS+CXJz5CCZ2RWrf
MoMEYVYdXiLa/OBQihiX1V5iIWg689xqVeKsEMPY6u+zhCkWcu4DDOS8R4L1SrsApZ6xPC8Iqlm5
maQCy48tSrdc3VBOjveywcCI9FkwNu6Kt8nYrm/XnTeweDiqxVN1PmdQClHTORJAEhY3Jkoz/wqb
uxBhn3V88M7yh/M0dfZS4n6IwWL01Cc9w1OUsaYJl0lruvSvakAISXS9ksgnzyhHT2/BlsxZeH9p
+zh8XctDl2omDt4Vj07jVX+FqxQ0WeMzW9hUmFlPfXZTGrQTJlepxSZN022iR00nEh/ajiHfjXb5
DEYJWdF8DZUy3ygGHXOMJ4mPPDTsDUAZhm7Z1nuXa9gu0T+0N1/Cpjw2qIR7vvMms19TJS09fegD
kcp0PBA2zgtXt9KLUIuqnRsqlkcocbTEKPjpCmqfUgfL+GgF1CrA9kMJEB0meojoDGlGr1RuKI8J
BwJgsfobawJYz6eUt6PBi/lvoNTj/j0taPWhQQatZ9Fk9E/Bkojls4AmzGJSqnHEHlZ3YcDohNdh
9f5F3eTIY1hGi+yz4bWH1a3EsAuNmCbMbcnd6kDA3jnt7DMqDpQYC0lsOPJXxcMn06/dWpWTwoAv
0jlVaViuvytOynRkq0/r7hDLU7WK/CWwx9ouEKiXPDOBDp1P6GgUYdE0gWNq9/Hmsnx9YpdCmcrm
B8Zj5EKK0sgeJtIfFkkDlqaTlzy9Jr/KJAUGsbNMzWR0ax6OqCOeOf3X8pCAPIeSBVL4zTmjLFF0
BYWO7Jn4npo2sEZncDrJV7gS8ktpCHB14KRFScrOLMTugPZTJdkxWYAst1iN+2HmgOZJEKRRoSPb
YByIazHvGzpcQKTIdSopzHyL1/OrT5LGIZsTEnvLnduaPPjEQ+qM5PkoAye9uBqIiYJqpBfaAVrg
1W7Oevd0B7XAYYmtSExNqpYMiW4Tfn0dRtrMWdi1L4vWuEhL/8MlkwNgOydjJa4igSHN8GVL5AjP
doxG3X/aFskZJr4XZbRViZx0OKmvuf5ltMzUe/YRRyI9de5tv0BB1/10FKfY0gG1JooHkcMmEl0G
0uge0aJyjO03qSPF4HHf2ebyLjPAgz9H4ORq96BykfXkoUQRTharvovbFbbZBXdaMqMKINjt+YzZ
GoXKAOwKr45Jw9q+6QvdURRWdqaBAr2E8mqNwCXWKp+pruKHzw/WDC7QTaV2xPsIOJ8UAsFl44wR
tSUy00kMHhvXrgtbsJVZ7vBVLQ52Wbi/wz44EWGyWO15cKgEM6nlP3Z4eM9EZ7ghv5SW+V0LsSpG
h/hpdRCKNQeUTJ/ANWDYC2o/mOmTNMOvtlwGtC1XGYziG8dUJrBa/gGcJOn2A/ewE2SDSLW2HlDA
Zl34/MMCtngS4MJM42W+3TxykcwPfvK4q0mtsIHDSGTi1i4t0gBuy+44qml0UT7E8cfD/ItkgAzb
jog94/X+ZW+fkTYZcKrsKcxXNadcg8wIm3cHlWJUSuJY0R9wkKIeEACZ3p/bI7TuzrUPVWF9T2c5
UQoFA3rDlmj7Cbkq6KoUrSdqWz4q9G9GjwN5tn9hLFSpWr8m+WBMB1E3wkn6ccNGJ0UVCLf0xtJg
R7uqx4h0/n7Saf+7ffiVPWfOdGacZ6giSvCUDzgqrf8mmzzKx/4rodS7TDM4iKUQu1f3SIHK5JTx
ayYpbRboAvpqF0Xh8rVPUK0InYki2OJ83abRcOXBul1hoZTEcMKAyHluMzGqAprUFoxyaRqJC0Ch
zcA6IOlpy/YjcUqxLODmkd5qPp7eLkmYZT/cbDj6i74mDNUomNq3wauUSIWn/Tl2z2LF7sNPSy9p
aI56Th5P2Grrl7EljEC37WbLvbca2bNM6xXc3krrmDVSdQeByG4vVb5C7M6KnqY2AnZsf256X2YX
AAZpNZw8iZGrKjXCeQSXogDaP3EHHr/HkrkwbPTZ42BEk/Y9eDG9qsON7byrnMUspEAwKugG2ygh
7RC4K7zpgRKh5BEkqHQkm25hM8mwlHPCTkNDC4Kru2yaEbLmDEyHH2r5VMbtGtLMYtzw6HLTdlgm
IcetctfEiG7zdC1/FKBn+w55Me7MjD5JgLe8kS1O0BFbzncr8rB+W3uY/ikGYHdJJEjpvfhQGVA/
sqNJGYZBCQjK+uo7XP4PdZYsP0e93RaA9TPdQ2xshunRURpyYWgTAhIWFVK8nAAFXurBhSFCD/2v
KdEJ/mhCXu6+3B67AacjUopFgUkLCZy8ZWcknaicRynFi6/iZLhPUa/eAkTHP47ZYwiIF5X48hM4
XnV95dfyKFOkDZ4CyMcr2JAkP5eq4nZOSHtwfS+XIOM5kHqxdPtfvK1jVGmfWTt7aojt7YSkLtfR
SZoFe6Wnr5DnBGGtfuonYdTc97egj+vTEtUXu/Hd/YfmK484WLs/FCDkqQsAYVALnNsRSNo2xZda
ymhWmPqtSiuNEi43l7W+1jbjNpWZTAifCdoBFyz5bsLymXRJL9IY1vbg2d801P4aMAEe1LM6f8Bs
ejiGN/HwtC4h5kpd6st4egsbqWLvNFXs5anGOJzC44bq8K509hhSBJCz5mYzge6aPn2fSbILyTNo
j620u6knMZEEg3bT/FEN9KWHEdcpyFRKqVJFN/FMHUtp12npMO6Ko8NqMxm8lgUIH32Sy2zjHGGY
j2znyBnP66UXJiX3l8uB8CFWuc9uZKw1EMB+uB8EZ+KRrKSVDYyKnzMKnNIdTUSOJeSqhkOcvb1p
jXu3lCEgVNP9vuofMUVP+6H2TXN8PQW9VK85wnebjn+Ljp4JA/cULMMi9U8ri9+gqUWkkLUM5WYr
vgu3pFfstDGbmyc+5H/94i+5Nzu3HaH1BQlQ8wc1KW6ZPOIBJjtwfPmN7tyaiW8jl1bAXXUESMOp
9sErIWonB6sWektxSlv/46eI+glRFYlQvOoKCB/qzJLzAaQH4ggDj/POXBlQzpwDHgDLtJ2UwEOZ
Kfc88B7yoB2J3TmhxnOeLkuNkRJqr3R0jW7+pD23629oTEzumP6AS/ag1iO9jfm4WA0NFhooqIQS
D3NPSrLlj48BQeiqWO6NJe09JxjU2zpH14W/rzkbT1rH7kT9c7VtHBNOOrji8AgrzNMKliz3vpE+
JrFsa88jMsRSXwoPnF2H4UFBaGmxCKaYu8qa100lpaQSZCJ6YQv9BHvXvlLZT6KXmDp6K1VxAwIE
t5aOoYMrqIYOwi+e/NcosQ0rqcXWL2yPAiAgHf6Kh2TB2vyNmX1g0NjorF17NSgSs8+I1dbrt/ef
r0u1NWS6ExSJrhY4opJFEiB4Wu2HbWD75WBUrAJrPFJ6nf1rRSGZSDovib/a0Djr8l7XqMpLtdxO
Z7f+Ja09Xh+NVAycH9QiuWSKi0OkIjPZLx24D+cT48Lwaea0aHd8/8ANA7VC2iH9x0RQVYjwfSiR
b3L7g+Todp8Bt2xd7cpCf5cb6O38UInAJujme1HRsC+tIws2fwW7/hhOSeOf0VW4Y4JwinsTpj5y
RHMgeXyGmbGEIVTrY+TCaH26IIGZBhX6pY7tH1ohf/GrugQyu+TQ0Rc4EwFUzeJiakLYSwxtEwXn
zeDXezH2Ccq4vynLXwBBc5pT4ixdkxMX8J8T9CoSSB7CLBRtEKjeJQZK2D63GFqBU9MBwW26CHXy
FVAIO2o5a1Q5+tLRIy8Na8IbIvwCNhatZ5aGg580uQocG4nKSuF8Zkp4+ZSGjdmQeYWo7rnMqf1p
/Pt6S9Etv1DSIaMGd8MzfS9Xf+iyScsihBD80k1l6LCS2qbzMbhVHfw3eQXNBuDCRyXy2i2X/pi7
9OcoChoZDR8lT8u4p+iEK1QfLUBZB+w2G5dlZmcljYIzF3cOpcmnSCjQlFT/1tuXm3+DUBXygMHv
LEU5oPdmHa1SijETfgi397btqv3HrLdXyaVp3N7w1sKyfVSKy3ijiN9TzUoLhD/ESBzUfI4ipCk2
Vg6bkY4LnOe8rFfLfZ0/RJqKQ55/mFQP01dunvU3mPT2jhTBHZvDTnSBq4+KfuKbWfU9enf0ejQh
Wef10EtoJ0NxOZrAqE6/XIdeGLeqpdkYXUr7JtWBBZ7OpMa3WqKwx1mEPIEH8NjfP0SzvusMTOd4
sZHqZ5gKFk14MTkqrcVWfI75woupkJp9zE5c/Xhs4b/2WeuHZxys1AZq7BKdpV/eWK0trZj4S4k9
LgicP1zdxmxngPC6nggXeN8RYxJ1xRuKsT52m5YRB0COmCL3SgronixVK5I9zOn7ynm3bbf1zrh7
cJUtRNZTVVv+LB3SXxre8z6NeFshNSHVvg+H49A6dLN1++Uz4CmuF4VTwV/6/RDIY7NigydE46K9
jj6nktrXoSrU9eMNQU5H07ys5BBlbvgJcKG7aN4MIl8VU2969VqUUPDgk6nghBfB/qNNyQCkMiUO
W3CWQALjG4eEZi3Yx0UR+sLy7KL9RQKipYnFw5QmvF/lVqgJQyFB+ICzVAaUg3/I0ONjdukWsP0o
UeGYKcTJ1g1OnhdNNVcleBJ+gD8eytGhOPRFOkm2IJPf5hAj3U47LWzYnRrgAzUQGbPTGZpJ1NSm
t96JRPHMeCHsHhpDKs+qEDk2ok5Gbf4CxELcCnhSFEa+VD74NUllOERpV/Q2uD5ulMj9bNvRF2XV
2kFg85f+1n1lCCmxFKBPrrgKtf+8KNlCeU8+zwrH24k/b2BS8K9nfYBly3S/m+gHCPb8rkqPG8e7
kNdDcban/eot8jc6fa9mTaNP5ea9buoo7BZ6TWB4J0QFkrpdBYuEhAT/B/exkD69gQh7IFWIwkPP
HMcnM0Lo/2rMXCSY2N4tqymzePqZulfDhrADEl2z/hgyrnLstKIZMlWcGr1X7JB1lzJQFTJUNCfE
5l/mwTh0rJYIrSGidBWAcVKcrZ9GUO/i6DAOAA9DXQlPsTdGsVuddIMGutFSg3LqR/oxNEUOlQJ9
aFa3Vkjy/fNfbAPYE3gvdYJWCZa3XFmFSmVeUjlBiiaEzGmmjcN69k3JClE5VmMPczj5X+K3K0k3
hCImBghKwAMfaxte6Ykn8DcZnS6we6yG2UPykDHQEMmc77/pXN0Gi42O2Pd/L/nbzoQpdcC+FMSV
WoiQ7WVe9L83nNTMhcPQnbnULehQcQaqryShKo0+23R9pJOCi3SsciTbSXjVDQ+1QOT+iLmbN4b9
Sdnv25Zci4rHZDogdN0BDwK13d967aj6VtUeF9WioQdxi1uH3RuXe5RKjet8z9/c5mgj4ZmlR4R/
ypZd7egE7ieK92eoacBaZx0UlHbfA6UkZ2I2BaK5PZ1JJ1jzdyOlECwTetg741HxmxYZgYVGjdxI
kZKOknKq2EnjR/T5EG9shG241gSwC5MKWIApT8etf88ZXJqHq0pgW79MbyqpAWZ/d4RqH7oLZTI3
P78t6j4gK/n7Z0v8UKN+OQkU8iurzB+vzeTeAAQSvFEqijUEzpvvBQc22Pwx/FYZTnLpttMYJiRi
9oOY2cDeCezzKjLFFwSR+RXdBEv66IXZX4ttlM3Lak6Znf4Zz92WxAZ963fFJiFT2I7a8LCAqapq
goiGQaiGxEWdOrJv7POVoYK92TEA3hUtU+K/eNmzk+veFTydR4pHKMEdLXThHSVYX2uHnkjOjKOe
Mqkb9BHj4+mvWNjlGDiX2LXk7KF3hCYl4jcoK/aSFyuCHpslU0NZxFUOl9pJoQDTfJaT9KOC4RUQ
0oX4xNg4hSaUgETJQ4CFQfoUqRKKeqmI4lLMJGJkt82R8sadI3x6sKl4uFR2gdYZGAqmCpINzgBh
tJbLl9miQKART0GSMRMDvya5i+5iD65EV3xmfvAA4ORokKmyCZaZROYACjP6k/P8rdjauuw4d/4J
DZzJGx+WPmGMV47GftBgN415cm5Ds9FxjK9AulybeIesu1dGt4tUq2uOf0me035aPP/WYoz4vwCB
AgJCOXReaq4jTfQRRRLG0xE4yqDukkRLSugXgQyHxBV9gvB93Gg5k70cMp8+LVmcgn/S4bDsRK6T
1ZZsxaG28lvIzOu76Ca7KUOJTwIv3F1AIGLpjKWUT6YNXyKYMlxOeLQCE37bi9tpuavtP/OETlj8
v1hjhtt5ZnjwUF8E78xC5DcEddHG7Dzf7PDjfpsnmh9YWh4tWoNKXjf5Sh8H1nvO42yPzjnvO6cl
zPkbbG17jK7xlv0Kz0dwfk1lfoEkxErvI/Wru0xTa8mjmDyNwZzlCLvRjfPknrELY5+Q1KSGKBYb
C+MyGCVbkw3PeUl/L/aqnyxKwrwZUUpr2ibFxe+D9x+YnK8dpNYXm4aNEAB1h51auWT5mFnvfvwp
kXDvkdHljzZqZL1j1cQi1shbposu7uHLxsfQJWSeJ5aPKGhOKjLOk9ulSgp1NO+7xMTjX7PEr9Wt
vLR1oilNAWbOk8WsXYBlxxM37jGkHFbvxt/ASjxgH3GM3eU4s1M8dbz2xDVU+AW4n7Tj1LWKgrPr
ckCzU9nEJIGYqqWOOg85Xp8pcTU2x+gwfWliFWKyRvx0TpzYRVNfJWq3AglN4NqaW/EfWpDMtq6y
fdZN+m9bb7Hx92F+Umyr6iwK/pumHFOZx06QQR/QyAS9orWEUTGIPSM6Zdo99wMTYzpmh7xHwAiU
iaEvGjWdG8jIQaPH394RHtL2tteHqJuXdCzNvotoFaAm+3Hv2OMcSYCgVeztUZ6zzGxQkO6t3heM
KpWby2gM4Bu5cWpRnjUEt7FwSNvRM7MQ6j6yr4y0ToB6BjTWFratL9Zt/SKBlhUuvHRzHQ/BgHPp
bny+Vs18x5EDgWmrHM4a/7N4RPNw+f6jISNbEmwQOMvVC+SQ+0SZUxLpJ6OjN198xsGY9YZbhXkU
g25Il8RgOz76jJ89da0NYh2xBRBJmTlJMjeddYgACUDEQGv+49Nbtamg6U9SK4kxtkaY0yVTPbAB
FkbtfMnik9+666HDZltuUbdt/bs+qiY8gXPrAdRfWBWYyhM/0+JKRi2UNTlrefS/8hedA4b+KKNk
M2d2UMMVnFzHM45JPEYRYwGLGjzWiGkLyoIjqIEC6jXRdKWAydH1XJxk565kpzDXFxexXMwf35ba
eRLw4XNzJkO22RgwRKHf7Dd8CXD0sSkDDou84CmKvzHaIRlnQ1BOtJPdkRhUbXIn8uSRCUfg6D+L
ym+x84l8RthJi2G/gjB4RyG1YDYXEX7CB55LEYuYsLnCJUtLghmsZf7cj+UDFHL4HtMJWbN4TLLo
CwhLdTitLQjJozUAHxujU8kgDYOqway2qOu6QQJmHcAzClThKETlv+ihM8rK8ZTl8f/IqlNQwVBL
9P55TOzs528zkLhN6OpjkUAzUCpvtyPWkZ+AefBf7ZNkgPNAz/er3pcOq+LuY15w2ku+NqCTHCD4
CmhzJxIfaVo+pU4a+Wz3AWiFft30mdVsxp0LyBbM+hHng92ZTYPjsG+jZuIGcWau6Trh9rVGvfkB
XCX0/Gs3CRQ96Ai81PjZJsp8Ocd1CDN07/cLa7zSW25FF2Iod1blAWdQUiYMhhyYCjkiR+vnZaKp
NDw5qCFu9KFoy5TeTlPNYYhGdLiWuaQ+F8cJ5skfKLWFSmmJSqo7xKQ1vgLnOBVjzOfuwFrHzJLb
nmGXwk/KWG3NyINMFhiexOa6Tk2HZs1wI64tJbG3Nt+fSdItlWjNSKNGjf6yTV9mlOupHvb5jRBH
BJFY+W/r+qgBIZV0XPtBQ2+MLD62MmNGw0OUhTvf8XmJCa3imjSx1ux1u/93+szejVc+VPoQJqto
c6BCU969jjWlPVkUPAK7rmf8t36h5VbV6Jz5DSC+19U6LkYhBKgE+3t3pzeE2tIRd7on+l73wmiS
d6tCmqzi+U0LTEdZgq8cUSDGx2sHeA0l3peqrCQv0jIcqC4iRZQHdSxG3At3uPfU4OSvA4Yy2+oL
nJa1kUvACx8Vu/45qyLoA/mh0wRO6auo3zCqu8yf8DHUUqre9ljMfe722G5UFSLQLzGvGLo+Vv+Q
vwgMGVVmRboAmBg6p0C77ZhwPPM9dqlnUgpdi0NK5/TnFlEvFqwJvMQLhU2fGt88hmRCvDDpLP4q
arDhIQcvyfslGON7vcJG+QpqQX6aYnReoI+p71fp0AaNHALMofAbpABppZlpx6Y8yk1qUCpN+tqZ
SexI82fYem3MvzflwQKpBCSf1IOHlybw5NGTjN88Q81EnIAwBO7HJaAg7Lm/obQlHj8tt/xf+GYu
/1xWAaL8n+QcLpfyngO2nDQTZKcarxqOT26cTbPENdkPVBgEmkz9NH2Y0tA0T009TZDLHGNDRwv0
5mMdmHyxZxKZtffwfnemjjqeohxHPWKv5jldxx3qDNRW+WeiMDEWBXzgvTk7KQrBtNXJRwzSdlAe
A4HaJDDUCCDI2P75yT/8MqMyhp55deN+a29T/Qf+Oqbp8x/Izhw9liv9MKbwIKRyYeaGl7XHlmfj
sbAfSQLOnVvtxIqreoX50eaXMaT72G1XqHUwecmDg188jtAcRSdokpnV2hjkk5lBl+Jzgo0KePWk
Z8HvyonaRI1YjZDobQnqQ7IR2+0ir/BVm4eIyzB9oiDft8iLT390X469SfcWZXVaiWqpk/XqDeZz
f/wyrrkQEFu2JmjyeCQpc9mLHXMt7D5xHB3SyIDlRFFYjFUZmodhvJavp/RzsYEye8sulcGxMa8w
K35Z3NaxQe7ufagHct7ty7wTXMB0xucRXBNsDWGGO5whthlYOCysbW5MnHKrtwPMxVWXJVElpITh
CUzFTd7ABBnF1IG9nwYZYtXIYDn6ENg7p4LRQsppa+TCrarG8NHnsmJ1IsFs555MWw+6HYOGL9Dt
rLcM5gE+HAgxAkAfzU+IxjhjqVvz5miTGxOnAGp70pqZsWOZwBPfCJll6B0y7epNfLupZidCM/g3
ROAXn86TRoQLRfgKhwO3N0CPxyC2OIbORSBnWW3JmRHQRV46G4Izcnm4/blZTELM48ZPxCUmLIpU
Cvma8M0V4wQjNz9shqwRgl6DipdWWSZm9vUSp528BS60bEAH9mgINIbQEFMDOCDMnDqPaA7OlwSS
s4FV7p6D4+m0UHgE45gXpOUWkiNOvcCYEPfoBCv2lIOUgWmz0W84Xq6zxNOGDVmxP3RFtG76nXg8
0Gm9AstAdRaiT0b6GhD6sEvZE5AitOwvSvWK6OF/d/35ExgPfINbFkMepL06htTrYC0D71XLaTAy
hze+EGk4ZNsBwU2kP7ELM6IT0zCXOI3xwd6U/2Z8DkdCZr8KCELfdcuqN/fQHIP06tMLtGq0MqcX
ymxbocGRdyCtJ4CNYf5J7q3PJZgtLDD+lNr4Eppc7Sd4H72WPs1tVMH/yKqjv6Tc4uUoUJVSEgRj
xW2b5lbeFr3Y5wKYdcSaeVkrarxsQJbX3YMZQ1BkxrGlf/FLkWjwlH4TUSDRFtQQBCC4zZDZKx0v
v774gExPLVJPEH1594X4jYbaNdCgkXH3xs9lsFkmZTaOwKTUyMQoTznzApQ72tipocHSDg7cv8nI
qlHpON008dUfrl49gPTzep4Dza5OXz5c/cEy9Ie0KjnTiIubU21NfiHHd+oOsDKVuFQ5k8oFtQ/a
WvYjkdSQn80Ju+ryWV88k2jnRMNf0Qp+R4aiU+ryV8NOrp3HAxe3JS68vGMpOH2ImjShQ41pdPXZ
gfQjwqBTEru5bWwSlw99TBwC+vz9eF2Ip89cCiK79Eeq/5kgAVDmP4LbtKGqjZX7QouHkcmiibVO
3cWy/b4HVhNHOeD7khsvfZvSvxCogmAjvgi/gl6iInhphe5yZnRubj8QmTEF2lBaTuW/0ynzfO0I
JXBsuXGY+Q6bPZ6E3C8XvrPAiy0p6Y1lIRgO/wFV+O/WiJoLjneeP8ytqDXdhPZEyC+oMQ+DqlaO
5F3J4Uo+9kAPureR3NIHS6izY8fXx3V52YuCFALf52nROFLJaFmxlUCzoCseFHCSLpbVq71pg+DY
+JCsn7IB01qg/KowyqN91BdCBDpmmVeiIg2FAi0nbUCAy7YAnkGR5RF6wlqo6oprAuBMYxsD0o43
iGCsSOGavNyxZ6WT34sXywzhmnpSV9PHoqWitT8/FywXMcY6QC9oLO17Dm75VX/YF6JAJ3qDIcxE
59Zpe7zJEAfaNuY3aqkctOmwwSXqC7krgP66ugkB5Z9TTwQn/5t5gTXkisZYoEbArfua4fNzfajU
W70Yx0UP0iA/vDNIh1RiO4HQXBYPgg4Y7uPEEL4J/Eleq+7udLV+1t6h0QgWOsFl9tJwS+m/ZQ3i
Ms2EvrNQYV9FrCf3MZcZMq6bSgcjybzRBIw+Nc46Cf4JDzpv8kztGmJH0KF/flPKcihknDW0eiMw
BxTjPgx3lysh26zjDDF4Dt47+0ptHbnScxuqJf9eL/bP5Hfnv+QKj6OrrPF6RyBVS+1swfxIO8O8
gRcar9qCq70waPKlCu+Y7eHXR+zgS3d5neqJI+/myicqQmwaLNx+F5TssOkKcy6adK+hRgDoiT4R
perpXJ0AjGoz1hD6fdqiNLaoNLpi2R/h6WswlJCn9HzGV5eNvs+MYieN3qfvlisHI9B22ZCN7WlP
jDxJU9TzEb6nEN0aSibvG0ifd7vx8h3XEb8ljAiBosKxL2oiUej9WkkJcBWB10SK1Vhbr4yjbpdp
qUniiRXz/NLgcC81RwUgzjZEnDXd56Efd/ZcOa+OCCIRev2iVsMf+sBMqBbSTEDvCjRX2OZnimYf
oE9PJwBb0lV+sBTDgLCFxnx52CkvxZx9QMZd+WdqqTGycS+KqVWur0YWVCdraRWYJhCJVYlipBnW
SI83FWrGkE5IDFegLufoNa7Ak23ApC7TSAkvz7kq0RwAOZd+M7Ew2mxMY4xdeMSEFFnr3by8nJdy
c3NXIOMhzPwlB5svXiAdNZM1v3cYq1go5IXD0BbjY3TZHknDnemiU249JqvXilmf5dilut8vaE0o
uv9KYrwgDhHxQMb2E9aHZ92WzTNZqAjrDiW3ArM9BcB317Y/uET/TFvphDpQOLv840BillBZJQhc
jNdv33IJWgsrpg2Xcf1Ehe9Eb5BybdPKPchSv5c2ZNPWbsus4yLQ0CfymaoxLnKp1w6IPW13VslX
3uohh8qwHB/JwLk2e9Qv2xLvmTyj9a/IP0cWwglkaN8vwbH90315PWcLJmvplGWL/rAqnO67BCAk
OsictXni8NMsz2tRMf6wSrnDgJB8HUYSfEM53327RI1diloPf2WWVTLoq/VkUdyBv3EZOYnhnZCS
jWSUDOXpVreb1S6I5BGysz2Gy4zw0WXrV5lrRuYilMDen45Z1uNtmJq6fjOVvtyWZ0gu1Ozuiit1
oCF0CLaONvyvt8nORKdFx6Ov9HHNODaSBg23mvLk/6IQbcoBn8Ojj06+i2KhYmJVzes1f3iUCQaz
9m/0NJ/a6zQkeUghoOalJV5LAzAMEEIVRD+G7DqBl3DMAZUEAgdO43pjLsaGCj12qhDr1ZpfpcNQ
AHfpcxUTSly2uWXo5zlcdjjJknMSA+6iQjVspfNk72rhaWXj2bRAeGCmarA8F+iJPYJU0+hprTGN
96ANLonZIyvbnQlYstGzB9SDYpMuqHQGICDJ/R1CUvwGOzizmw1vWHWJ66HoeuvcKpaGDH74bXnK
4xd7yBfGaA3u5J6C02zmoMOFaTnw10x7qK1eFpLA/vb6gIpCWlaao7C2264K78RHp32ZNf94HHsf
XLVAiM9XQR7f4m10GC/aPDRc8whW3uySIRty1NjQYI9+lCgM7i2ESpk1xrQd0Z1FTv9JuQ+Nm14J
c2qYYdKOVI3lrfBuypJ4Ye1l1IjQ3Uzg2WiZdj6d4O76pJv8rHCtoG9DAvm0JNnCcTTKr2tbqLO/
M++YRil8BNDiG3MGK3Y/aQQJaapuejCnUe//+LrcHuUB9YjBtt9sOS1G86he8y2/QIrBfCcJm/bt
kr/yVxLE0dU8oeY0KbFwtR1xw83mWp3YQER1E1q4qSjZtZK4gCrDCNgF4+LzDfUKIdpAfqnat5UK
Gtls00cuKhSv9+ZtOyjIGKtJJAt9OX04/V9R27TEfvoxHzXTQt14ZHsO96YXB/nXt9cjVXSRSpPd
MSsDptZJkcUP1Q8tSO5PNJPnCxtStKT480FO+SFX705sMTwMyMrbesT1cXrnBVDxdcmF+dasRTmT
Vwvxp8xJrYfP2L0Tlhb18UsEXYJqiqcJjEE1iCjnn7tCR+YWDkYcSAjFGCC1dqm+KQhpdJqVgLHh
50NtGSIDB3j8djWi/WRD9Ej6IOPrJmU2ZvzkPEvBPkt2RO7jV0qxoXOkpma3es7ReO9n5EDsf/BP
//ygmcgbPanc3+Uq9xFSLrvhcLeMBY7hW0uIS9SkkcE8xYUa6TnAzbdqmkdjflPl5i8xBvGg1qY4
VIHkZ82lE7mLXl5+B7cXwlPntDXoz8h6FWkTUKdFUKS3yOpjCgWSdXA8bH2LuN2YVGhZD//v0bos
xc2Wss1zgzcRx+xUYAmahRLKmqBP1yMF4TSWwvI35RbELcQYkCCHPhSEyqnU8/kLUCX0mwsVrqbP
OINFPCzrX8HjomOLRz57fF/4+7CjrCXFL0rTJa1qr6F18mvblVPRXhzK7EYgWHnwnnmo66n2H2IH
n7ubtGfjWXSHNxQRf6eoLNRgDkk/2ZBx7q/QmROAkUTW6wgfGaNxp8Fv6S/a4RiNym+3Ztskn2+u
ctmKxLEybscZMsNyIUl8j3uo5SVKXs7iTlWBhutL952Hd02O7OsPHrc8C4nn2L8vfa89TLFTFasZ
6SFTNROJZC+4ugxF77rLD8cT73J1FJUpb0CJqaM7Y4XC/Qt0S8nbvSzRS1NimQjESB9IdNTvNmz+
oikkQpORuMjFa7GSXMJmwpe9MZDlvt0PFUFXBPapvbiymF3nEeoIxSFZg3KEYkzT754OHUtHc4MN
Vps3y/V7aMKPMErUrvr8JR77DIYdXgQiq47PnZEizOhKuxsrs1Ys+MsOw0knBJSJ1D1Qavx8udmF
9q8ZaByZ1foI5xEdA+oQgTay7w5jSE3Yeh6Ow+O7cJg52jxkD8QQsHpXZbfjixpem0vTiEo1dlaB
sF55CKNshYBaMFkhNdSBaaMtywFYNIrXCSL1LYPeiWErgyfI3PWis99cB8TJWNq0NNbfoWPCdbMj
pOpIiHd1QsyCymPHn7ZcAnOYIio5JrT5+0zUAaBRURsyaikYUNNZllYldQj6vEEHriTin9OyaCgy
bbwjVpkDV64bOIkhsN92mOBz/YTt1cbfxDcF7RDloqfbVHf7SnVFz2trS4kAHhDTLOROXwjeundc
CEXawB0KRGkkE+ISovMpmXBC15qa3LUlAg5bZJ26unf7eLfkCLsEM2Ep9OySYz8371Ho63I2Cbbj
5wtLPaBppdc4uvImHJeDqj7zkRcr7+6tw479cqWW4S8eZTCC6DHrMKdiPB2gUj6KLewwkJOMi1ot
TbfG1ZXsv0dIOPvloVU/nf5GiQFjYAHO50KoE0NZidj7S2PByTJvY4BSDXcRpdSHpVbhw3ck+LnM
dfa1Y2JvUoZECMSeEMwnRpztU85GjDP8+MmDNu/7vElGiIcV8ehooQ0Iz2d0GqJuKvqUMwDhE6he
rkL2NMRUKKYpxGt4eFcfpehEIB9jk93Jc0TIu85nvPlAn3qItq4r2XP7vf9CoCuNAXQGzq2TmoLk
v/USYAuk4pHxEf3vpyclHlMcxmb1BkX0Yd6UnJxkLFpXlbEvjgnQyRQqyk91DzkRGcc1WW7KN4RS
yQ7ITE9/s8IrdFAiD3Om08v+5eaZo1fLQSUr6a5XZiZzvfLtUtAWJ/GBN2vECIv18TSXBEEP1cSR
Q3xvU5GbEIrx1mBndfVzmvVh3tnfC8hglFLA5hXg+C9GNXX6ZzSsI3r7HBfPzEn6b9mEtivEpP+T
BvlpQL8u3KJgEXqttsiE5zIf79iSeQjoC3+wP1A8oBA1zPV/Wik8Lc96w99SVINBS8ALvcYpU03y
Q+DCvs4fIvCzfKabEYgfbcu8g4sgKudvZneaQFUP+lkisV6oQDqFkCTOvoTCNftBW/fCXI2F9fQX
VnUTGvFlaPSFDJWE9BEf0gakqXhqtkdK3nUy5i3eu/0EemsRu37tYcVO2+ScXl4THaeWoAFK2wm9
XCHJ+VTJU83+UBhZuJVRSIj1DLfxm7NEuKv0WedED6x5BCWY3rxnz62LgIk6UgHSvRRzCzi0pPpR
+o//m4tGi+6b1uqYss38gK9Wa/1z3/s+jl/u0AKMhyV9NLp6h7CyAkkqaPXgjE7nb0Nyx1at6MjH
xP1yxmi4AnykGJ5YjGXACh9DfDk7P7Ya0MkK5iI/+Gr0mHIElJQaU8aqJoqYLFmHpYYQjh1UjQrJ
0L1zPYbIyzpEKRNsuu+RiL9ynqYzCJ7PHXS5oj4E5x41NZ/CK59Qe8kzFzDn8EWzSdOXUIQCMtxD
ZXCXQlDYPs+NheT6aYZvTFtubj2RRX8FtU65Fc1BZH5oMkYfdK6aORDK4xnG+AuDbRN181m+2HAx
PgUdZw0cfw37VjC08JnEQPEiJs6ZK9AJbBu9Dik49h4AmzTF1W3Fe1O3XGzREzOmxgGVRVBslQl+
SIf/2qgmucK1t1D/gnePj7CQ4hylwXJSM1dmqr9FZPx9+ZHRiTi3TV+tpRo982u1mamvwnlKGs9j
ZuEyHc7pX0QNqftxrFBwU/lbpNJS8SZQTOTnPYknXznR7ui2/GaSk+CHJj3k01M/c5TD9wo2ZxVt
wweJakvMK9PpvrVHy30mE1fSPpvRdsacg4G9RRljDd/1bIMDPRO7CDV1tyqhHVX2OT6agOUX8p+g
AiY93sIQr0zHHXdTYZva5C2XBODdFNBJPYo3nvEGe1CzgiUl5vxjDbnE62tFCgIj4oNip/vFiUXa
KtkFaI5iGOmvFKvf7Btyxmlbx01v0H30jFh6OSUvRPvTge8e/VT7V72z4dh8nDc+uxf7VlQsN6xq
fNdthpAtwWiOIQdOYeEHtN/u86tKow1GrzlaloCXUDpug6z4X20H3k0ZGSp2saRuzzrxT9510zkH
dIA3b6tHRiRmU5EkPQgM93mA5I4/J1uR+EoAFwwpRPXpQPYeiUWK7YMUsShWa1OijLwISSuAFpUm
jdJCa0zNDqWCTiRGxzHvEVCxdq9z3RqwkCK2RvA8T8J/VhWvLpR4mvLaHAHCncTD8YjAl3pg1KVB
pG8sPYzmUXmfXmlL23PG1Yjp0BMyMzGgASs07ADni2JZ90leZvZ+EXq/RBpO0vy1LWnQt+sBogSB
qGasKNvUDg4aHk0crlP1L+onNw8MHH3ebuqb3XwqyfcYHX48hMMrE2Cr2jcNOt5yhNXE6wiET6yn
Zr7rvKVU8fgfssme3aMCKjEdKDfdIAsRbUhqrFObt885BwnJqwcdXVOUZeKku5ow7TE0Dsok8wPt
CWgfGCn/Uxp3hx0JULVWXaBglFFPlnr5PRqsLPRgJenInRU0uADvTzxo0LTbnrK9LTW7ZRdpLAb5
mreTdQFBvLw6IXLtohvMinYodG5rBgKve9y98KhD4NeTE8RCEI4kNEYQMZlW9ltIaRBalClIRE6a
bPcGK/XYi0ZVniBfZwR7faaAxuS26IY5tWTl4dXwxv/opGvRHDPYyM3Y95cYnwPLiSYhZfFF2z/m
sDDypcAs5kRfu2JemL6FtkYxckHeBSK5PiEpvIqsrNgEVGZ34TJKmo5Hvir984XvpMxUX4c4L8ey
W0IZ2APFM7t1LuF6LMHBgr1uOguXyrUAPbqm4+YLqqOW4rXKPPOqKI8n0haD7UK7PYoQcr9MpTTS
bZQ/P2GpLMZLlNl1NV5RT94tD9TFwDBbHbFZGaPphNKPr9Kom1XFvzmmQ4pUPvjUsH9TiGQpU1Mq
m7BF1MzB7uyXHNrLkwesoK+CtKTqrYW4Ap+nGWDbHzAMgIiQBydFpXdlnQw17piAw5wQC7xC9HnL
85kTxdpShL9TfsFM+slrC1vamVbruUmqo1E2zDjOZS/MPsC9DDqgmvJUvJ4v00jF+mtZGfhQzNLs
azXPzcUdamg9AWBUJIdCY4GaKqt3f37tcs4AXG2n7DwHcwzDgTsk4Oz/0y9Rdz0UtnHDHvlSOKIt
PFanZfFAV+Abzh1sweV71Mv/qB1iYFky+ZaW26RnUx56/NylNoDFHItirI47lkbHe5lplDbtC5HB
yST4tcZRUaGOFP7x0uFFCQ8FtFNHWUAoBZdFAEN6CMizqNIRF6YEEGKHPoVO3034zY2K+2wnhWbX
GiytsH3nrXm02vJd19wZ6YOahL8XdKk8CekPOdXUKEOJOhfEl5k3/9Tt9GiEDSKavGnWLHuccxjC
f2MChh+g02i22yNni4SLU53wTFpRG/ggd1QsrATn3S2Ypd0Uq5H8e4dVVOzYzCgUkllXYckgu6NV
+wXmS9t+k0AF0MBi8EIsG3EAaiV76qUYI8Hjdn8QJh+tEvY17o4pGaAm8pXtJOxpIJnCQtC3pqjf
BXEwr4bRjwUjr8q9UVUaTUKVZNefo/xp8DHO9yV5sijkXsJXF6gzUimwTfPkC1qGdLU/ojtNaK5/
F574kTEEWjSdFI0bxGXQS2Uwz+GOXVSDHf3OlnEqwy1VuzwRJuGC9zr8cvi6ZNCDMWhExG5DW8Qn
St2Wv3+lsVXLHf3thRa6VlT1sjVUqm+c97vbjcd4mScy7K9b6CprKYZAwixVx1uuUH18exoRhNMq
kLpWd6Q74ed1sbl3XChVxplSosUUJR3znSaDa4mnr46g4Bk61vo04n7ZIvzI5IGYVICHrCom9P66
0rAw55yj7TS9Of8L98cHxo1pVyCTjdL8mXrvVO/JbEVG6ln0zwdKYFHGshGHCViPAs/9EJztyClP
0kFREElqVTogP+4bIsWoVaPI0DYXIiyzuZ6x6yQEBzj+a11ODSTayufo7n+H2BckitGkT2hT3veK
pQxvjPscAbscD9+YQMpUfLp7F9gNdfxmNvlFDXN8hedNz+RL5Xj6Pd1XsEqLdejqLWAp/IOqj1AN
t+JO+eZSWgNAMxcxILpnBcXK+8bKprNXejocsZpWTIUAl5l2KLllpInv2F9Lmmo9CEo7cLjo2c5r
9nZ0wvwIuJmxLxId7uuc3l1WInobG0fXKzZN3RtDbKDRO4Go2onxU5I70JSzzpVL1Q/z1A3PUVmo
37njsGltPM/nvtaAViC+luy0rm4fLEvF3dQDlsNKuVM6pvuyX5zTLvebyyym9OBrvXAXoFK2vSQ5
kQkEMcFSgoOQJ6mCErc9c1Z6kA21HlpkSM3dr3l0kVAnu4/XPTP5fQC8WjsHNKGbqlTNBW61WiRN
AL0BbrLIkYoAbZT7OyU/5KCycIj3fS0re/VR07U29kIP4qyLdrWZXfe/ivRMI1rrquS52Qwx6msH
fA305k5l5Y+lp2IqX270IAZkkb58uCt89P3H6ccYsfYmZLz9zTgWkba81XAfjQCko1FWCIyGXKOZ
AgF8Ko2zjpc7OQS4q+ClSz4mPUekwdUttRXhLNTg0G44KcS9W13rUweGb+9M/YdL5gvYESjcY0Q5
NoFxisHRgdiowvBi9hHHEgQOa4WScavHOvCAjzkn95U8Is1HQ4PRGiN5cLmATHlLtL9KRvSqvT3/
xL5eKQwwZB/6vP3m0M1lKWcywTzz2nyP2EOo2ZUx/v+b/opsDN35XNxkAG7wqYXqzOhfYENFsq9X
YrAqrQL/IK38+y674DPrTjuweqZMlpcWx93GkSxR9Nb3/vvPXfHs2l2Uf5o1z4bgkeZKapwwPdTI
8Q7vynhEY9UwcnBxGT1FkZUWBg7ffcaGTvwVYNfxrR/7iOHJlLbETOnD0z/afUaXSuI07k0T2jUn
UYV/e5gN9ZSkKZrq9b2EocALttQMEeZWCyuX1NCV7TUhONNrloj2T0KrbRVNGpCukfSmFBhR58K4
pgBcXBn75oy8qwYcmN+A/pTYkRUY0uCQPDFxAazy2UKcMlrqdCLr0Pb1035v1aaLTkVIfYivGkDS
P0QiS3WgK7gOOkYVMTSVZe5tBOuaP08XPpOTTPX0UG/+4eQY0SQt99g+yUcHuJnYZV5GjEPNV4ut
boQ+fL/nctN5CE2N+V0UiDsPJ07Dxp/pSgI0Qow7XRJW/eQHCdVwL1s32ARGp2GNE4AwKMVUdpqi
IYozAg+tWhLsvevUeo/0oG7rw99LlAO70vFEepCgtor8ZY9CcQivOmpGA09HL44YqR5ORRRoV8t4
wjovKPeE93Eq3D5BSgvIX/VtXJ9hgGbHxhZ+3szigz0xwAg7898O8TaMSumVVsTSWAxiyRuKJBkb
jioPxZEZtx2aUh/fTHxSHu6Nh3YPgKaWwFnByrVuXFAeYW4CfBmVQgjgLP1vlCFJx/ehpxh4IGyf
qRJ2ZIvfdztlpS+tDkbHgf9CakQUlCgbr8C8pY4FQdHYdqaY3DPXEdQ5Jh1qVQnI0RexP51wWGij
hXqPxMDiYzgM2k7JQsZk9Jlv7Y70K7npF/2rjirRqWTXFdZJtBEPRX4dt1G1uwYEJRLTb8aKZWKJ
2nLsTVhNVhXoFj5JplAqFOQaEdnbuoCxqYXbxf4EMMXLdlH5777oag+IXs2uhByz715ClCWO8N+x
iAs7cKGMkGwQgakvsD9wqABiXlgJ7gRJkgRlS+40JsC8rbJVNzg9lP/prvrx5fyeFuCG031jRECb
jQ+sG3iY69cKOwGkIteBKyChE6UuW7Z6gIBl6P4bwRRvvNqBhlN2xM20DHEOTX//MipzrI5Kfd2T
vdObB366BF/LLDgoeL7l2w1SqyY1YyQvn8U1tRapOmfx3S1ERbLD2mvp0JyBMKUq0xE7WGTbNe76
Fg3iGnV+T7QfPgCYFcuHC3NmR5r3KPzw0kSCz+wrdS4rYzvWCAkybvwxWivxZFfBVTZkfNxX0iIa
rQ4rgcLoic8V766xUxlA3xrzHMPMSQ2xpxS5qzG5+YJgoqnqYUBGjFa3KBCdEhr9TeOLsIYxMKcJ
ns5lJKZfl3tO12llRAcP+4sIvD53Wq9Ac5tRNZBf9i1/4qXUJdskvFt5/nDClXpvKfYruq1DxWpW
xd2pcyplqMu9qzn1pU3Grukgz810s4q1rcbmf9PxpdoJKTXIJYEh5pO+nZLy+QKDY2TamPX7KzJI
UKvwGO1gruamkyhdaaQcLZLw/9xwHXph2Imuv6JB7/NaJ4eAcOro7/ZWAFX3XFn+nZhp3fZAhe6s
6m2iP+0hPBYi6lP8LPuDWnFUWtQqawsQhLFpq1ZY4uPB4c1AYaKiYtmcGGXFVbXjly9iASWhl1Yn
/0KcAPnV07VyV7zRx6l7MY7IFtYGR8Gfj/HkILiqvMQfqVjafurIkEpuQRK96I1qkSW7vxbAogvm
sHhoQaz3eN3lSIZAa3TA1wDyEGXWxjEjekwzxKFu6QCZ4u2gnx10uiuABOs01vgKYCCTnRrwiabk
zora1mEsqPNgHH4EulJAlvfWKK5GceP4wtjZaMYpey0+1KqG2S7ktE7I4fOEi3FnB8tbZXxkrELT
DY2vOPqMWXRH8CcWVx4cvH5Dv3L801ybbPWgmDbbww8taXotOFF8hqXug0D27tzeV+oz4AjjOPQY
cb+XmpJpU2hOUJIAF6gzTDdKMhzQ7W8A5Q16aUBUiamoSKb64Of1/AyKCWS+SMDGv2rePvL4ta7a
IBNGGtBLabUUcvrXgmesG22NPcNr4yUHofZlw3sIqHy4zlNfptxM6nYg43ibSPmef7tFEYvy/eXy
rXhsZO7aEilYjSEZN8IcM1ywktRcADi3VQfgxZpWr5EmXe/71xz2koUEf519uHmEEVFOT+loXie0
ZZ1LBq3Izk750DdD091Y0h1WL6L7SmHqPRT0XJFvsjYnF0RruWttnemx0yeyw3l7DhR4oG84UyBN
x2fNzRaHX+l+3vF1CHSl95GnIwLzkiOKnxWFu5pcm5xqz4J7NcZ804JfyzVjVg0iz2ZDdzGEb7Hy
HN8+zgx3z2Q8t6AVaza8PXYicwrFR7yC5JVAOm9Uly/MmZ44UpOgIuXmt2AGOMw8tlHc9aV+HSQ5
iZNwt0fo6kBDM2Gm0KWqr+uYWVqRhJ0yxxQktzwK6sQIw6FFrqIexQT+O2nUAdc9THfhLhiKdLEb
Ifvxursn9kn/vJHOtX7CWttFHQ3yOXWMbuPqvuQn/KL7kQxqTxSFeF5Xqubflz75kpPsaCGxKIgf
VArBf8+3H0UQEfGb7PXamZLuelaCGmk0XRiQ9nBrE9nAKQ/gmE8qICag38Yczbbd/2KKz+uk3Vng
O+I2YcsrKQ+3ioQF1NPUewspWKopiK3Aqbmo6S9idzGAYmSNB5KC+ycupkQB1sStD5/XzM5Q4Cf0
nzA7fzmyLf9V9HWkNJTyXuOmHGIbGh2+z8C/gMLp6uYLAXXtBfTde6jSbygzyJP0G1LkHzhiY4hr
0DW91vhFxDzE3utNRie4KG7FiRSobCHW0ZcLPXloJm3+gb/UlE72NJoDYIrB2JdewhfitD3lCIbH
0gyFofKvK1O22biPNsMlEsZYD1l5HGpQXwDj3P+H/uHmBW/fhrdKma5rY4Sp/gf6Wd+jHEzUdXNy
Co+LJtYz0g87A8rVTIPxUQdKPhDbhE1FFl731XwtPjTUYODEvUYo/m6B8xk/3X2fSywM/ZuB0BPC
7PlsTe5K5LVQIBgeoNfXoOwLCI9KpCKxrn2Dx1PsF5XsTgEF7//B9SpUBHRiFLhIIWlJ1KdUcEkY
24yFs/r/5lCTUiTeLtsbWWc6tcqaOqTkNNsU1MQnUQ8pWMl6qGIyp1fxINbBQ7RzlDOdB9sDn8RB
tUSOLfMvIP97dMq1LT+dEf18vFvc7hGscYZ5U8OaL/7dkITKHjQBMQcXKoKp4Fg3yfC9Vj/NW//X
B9GGHLDYKG2BgOU8kMXi498xKWnsSNlrKehbI44sr5mFSx6vgpU78JvrP7jcPUWc2bT0kdakzJq4
5yfa/gw0gTj3v2ImLvIN0um8z/fyPWabRTBGT9uU+XCL3xt9wSUMIec8ITmwy3g6y09BWAclmAGY
wPdSsxHMxn5QhhKM5MBknRTh9CQRQwuJ8aTlBL2NUKxlP5mIMtCKg+2xldB9zDn1a6RugqkFqJeR
pqLGJBUDg4rUnFoXQW7LJFg78NcikwJOLmUsn8S55YL6K2+jN+nlM7sY3Ls+VIB+cFGceLTuwPS2
XY5CqQwnDX2VYj8zMTBgSVyFAIHrJiDfpcOXVZU2H5j5OWDrpcdjAFbrmMhURa+15/OfOl+QYcGv
wvzaSi8umKZd40WajRUyASVPgXXWPD6Ss4KID7pgoltKs7h05FgQgSW1p46WZJhWy9gbG0GIKjS9
bvUNb8s2yfLrJFcF46uzFOiQ7FW/B2NW/bu8J5/KWFSsLh6s2uDUPmsZKVYBjyL7bGrA9XuCy6oV
pgIaXAFiP2Grdby4ckw14xZ39GGNluAygjB7WrYQ+9uQr9XbzeDFPLGo2X7sF6YcUWGbdJCEL3an
+Qeza7O4hI+b5x0SFQDJvSdm5rW4SuC5wHMahMeeEbtUJXq91WaRI/86IB0nPVjQ6OOkCrpzdYVc
PeR2B6iBrozhlJIxcJeW+Wz0ZAj+lzgMKtp454D+4FzcFLfNtPZUeKeTliwztbat0XJZLTYgfZP0
tU5bHDgIup7uwjFoKysrdxY6+UOWA6CMrSQId3Ng+nTqVcweBgc35oG2nymj4UN3nDZlwolefZbW
mVci2Kn+mDg53WEFmkW4QIhYvn0a75QI3unCvaGYYNUUr/fSDnjQKbYUrCG+93k4eQni2suOizuy
7rKe9THXywrIBLrkRQ7nF0hCX5VB8Ob3t63ddQclMb3TYcxqq/9i0y4VcmxfEkMXSDRZ9eidZSvc
LCtLZni2ucY6B/BhXxJocDTy2g4gfoD9Jz7hXrW5gFwbD/nXwYZr1T3cW/nXzb9MML+ZnMPtiyDa
SnTvbFN8/sX3oumJQu6ml3ABSO17ww9DuHGMCHYwT46QbMMCTCOF4DaU2uhU1aqiSU+ApPHUYCRu
UKOq3D72q/VYGnRXQ0pVViuNydxlRH5Xw3NL03CU4vdhuNAxCVOvoc0j/ZNrYJXqXJeb6QPasL7L
d9R2vhVkVParmBzaN1L/g+AIrpoam/Yp4GVJIgBve5U5nx8Tjf5w/U/oJJoJb2UUzqrmCv5jEie5
7Uw3BTKhtXlfxEGje3NyfhIRZaFLozBb2R8f67x5U1kqc4qAZ8d3QPuR5c/+UqxBXZu/NINxpZzS
69l4YjnnhEMfWWzJJG2S5uf00EKeSVUOjNofmGQBF5jPs/9uw4K+/5w7L8uwx7e/q+8OA3xBwxZT
xfCX8MQgiaw7aokyCJqfeN7Akm6Ya0h/91rcMCo9uWvqeB4Ujk3hblf1DpT2CJGuCp/2bUiAG5MY
r0myFrWxTcLcsx+5FRdIK5UgfyrJUQdrTsH5I1FWA0RJwGZABN3F23UG9PbImSeXEE7YBzPgtfwS
ouazkOF+GT/W+G9+0cNSVbfveMVH13wj5qDL4Zw96i8tffmR4KgyCSIk4kYtn6KqDmlMNV9K/TTA
dPr5dWsVNo1/Kuz6lhGNOMM/bUDdboceL8OZior01MJ3iSSBflbQGAN4POOhqbxp41fTGy9DXj+G
1Akj6lqqmmgIx21tcx/x2ObIzeX3+XyTfntALGQ//RtKT23ezFak3UZnFBfTciQNp8uwy7P89lrr
P9aPjXIWP/+kPkjgGHjZFt6FBu42ntAs78lV5rc6WuPQ/aV79/MyYobQA7tLsQABsO08Gt66y7Le
yOLX2upESbe0Bq4K+K6hPj8l/GP/RRdzquEIXt/j9RJi5Np7qYG3+5iERiXBVFy32EXyiuPBajJF
CNkyvCjE/bSs7OR0A/eJLnb1q+0ZggKIvKgZVDS0zLZd7qZHToEC5ovU9FXnQ3AxnNIAjv68yHOr
OMuxQY6eK2qT4Dt5DeiaSaJFKDDurSnS9E+Ge0jwFdzOK+DXU4hTZD4rUD7EUNknTIaxMG2nIg/0
fV6TB5OE0vceVTQiBfdauDRUI32OnpTGMC6Emo8rBL/IEMIbaarUDoM3QnnojCu+6ruP6Ns10UBB
T3H2G4bD3vyRvmtiID1FGsyJ8+6zBfOStnf0XIcF1pge/8M+iq0yXqII4U2e1QiAfn/pf5I8ehR2
VlwUtKwww+syRTHQJ0hWxap7qhNK3WxeHWPS2bORFHM6YaDmRLZIvbZNQ/faHlk0Q1jC994D13u8
MkRrO148tliSVToPk9mY+oFPimpZ2L2w9dMejVFqo1AQ1MwYjy/AO2bQeE6pVgqQD77H7arw4nLJ
vWKEFCAQCTjAPKkgzleGYOX/FdMEdCd1BMGCSFctpk7EJVjL4f3uIP4lbDnbu9nAt8dWeXk1Tyv5
E9+2vCaALZkh4iR+RH1x/Uvq+aspR3Flq4tr7fOE3CPb9Jf/iJM8nwVBLM0eXB0aMCkynzRZRuBT
vppYzMViF0t3Q1RF+5r1OGuEVbjoMGADwKaR0+AhRqhT/zKGKnfyJc7H8s8tlzyDb5wfyLSR/nYZ
KSg/bCZyMrhn/va8IhlEEYMratfM22C4P2kzorB3XajVwMerAn7iw2E9U6WxkL6NGkJIIzV+0l5u
yftfd3RgMjayIBdu64xmMSONxzfDpf3oCpmKjbrrLLrscU8hyDHTsf3iNcVLgiEA4Jlsnv99+K6H
dnAgqvw4BBVRWKM4c6dAk+agwukuHFw4TSB/wafmovR9d2Gi3+FPs6tkj65zwnRHwdbjrz7OHrZN
EutlkSnGrRbGm2NE5NxZtrBIUUU1+h6RQ9iyhB8lRANYzdZLNPeGHfhjUBjD5x2+JaYG675YqZ9F
FU6lyNjVszoFc/OB2sOIH+dj4RCzsWxfD6haKD/1ParR0drif+O1k4QofIdt6FPbGcWoxbYH8YU2
uLurZHXmi8orqo2LFAmK5XVrmlk4Mq5CyAZH22qbrnMs2LqU0zfm7fH+Y2JsRy3zw8pZG9dyP1hQ
izQdqf+RUcQlM1v3eItaWbdPQDDOE/1VBGO901DfwwJRj/6QiN3Us3JRTxi5jlK+gRdEljiY0/+j
hs752x97kNW0j7CPCQqviVNTVvaTxRA35nhAgb5kDs0/VsE+fN7qeUc6/UWPip4i2ca8AuK6nOsU
EptSEbh7NyPbcgKj+yiXU9JwmsldUHQ7MD0/rj5f2AHLzZZOc5Mstg+aYNZGBj81N7bGRURENVtW
TrPDcbG0jbcFl4aVsw0MN4NbmRUDOH4R14qkAXq+aS+8Sd7jmWcy2DASTrEPzDrTS3XKBeRfWm+m
NXr5ze0zVIkUzxc2NFGpQJ+wNuCAjgrxbSL52/Gad4pqNzXO/1WHUKPAuZ7TBG9kxxG9sqj9L3Zf
n8FWiVTmCBPMIREJqUbHsUl/Z6rgpLTanN4DCQ0Gw0ZQGq79+eYwy1zWyL/4LOpi/owIa2lVNviV
qg3whYF0p8/h1yih1NcUsEQ6rITDegotd+1KgNHzy2fNiw8ifG6PuPNbDN/klA7shymODUugxHqF
X1U4RfYqbaNlJmNwQRkU/tpMHgCUk/IWmbdKW+uBENURRnxwPoLxLIk0mNjodSq34f1wavt4wkAk
lFIb1ErFOWl+bFPiEqo8C2X0m8qJ85ubQNg7heudG8hmMQrCwQjrlN8vwGmuvfwaRoSD6GFE0Eth
IwyinY23CWFUx88enY3EHhPmQtVcfpwWbP8T8abvEI8pDZZqqDvuehryyPMQXzl2e+O+rMqa7lr8
cnidsWZOnGl9FHGf/aLgzv6u3EkY1Lrr0JtZ3qSB157SdZ0wLdSbZ+uOqlTDT9C/llPq3r78H+LZ
DO+Qkmo4ZYid61KsfYS4YYmkfI4VDcnJhZLl0I0kCllgoYz7SqBz6DIdebcyW2ZPvpqwt8Z2dN9q
hqkTVRwvPnSwC/iTM1LfyG52RxFdFgxrRN0Gsg/iVc755Y2qtCCogf5CcEgLDFVaCL3qtPpm8qGT
Vpl4g3iq4uyh7XyZPKx1Vu2dfTQmiVGtaNsbSNdIcMhNa2pQk8U34mLa4Hk19lrYVqTKmR+d0oBF
O5YfF9S15AtEpqKO3Vskh6Atu8yYBWM0XGBxo+MSGE9DGHZ/G+Jo9uPzOyXYi7hC9qnry3wYQ20i
yWP3LNYb2JwQC6Tj42xuh4dTCcLmN7b/VC8cSKVBFKwMnDf8Q43wFAmax+7rNW8gCRDFXrQRVnqT
sQVs6gphtDm7swxvmnbFOh/j897YKbHouxyHxGsp7aWY+RfKt3J32YhadLISJW4PbNM0qao93gbX
e+eHAjoNyxKi+icjgKkUQx/f6YCBZoR7DEY41LoA4UXADICy1kwPFZMHQnK7yfLM+QC/8mUADer+
9Jq2SaOdpkzFM55iH9qZLW4Pb72X1CiKMv6cBN9VgbGqn+SCv8nzWENqVrBLFP93JdJbgVbNpEDK
JfkUci3u/VeIws+K5SSsiAh5LO1Cq9nsKeVZpbJAupYiybWmbUsRU4/GHjUx5j5lfQtd5SWDXQIY
9W+tqaL15sqUnFzuMZk5aN445Pxj6biM1yQbcicV2/P/++y6A98YwzDuz0Q4dlD9ZN2jn48i6Q3F
lbwfEZvtpKGShYjRKa4pgsZ3c8h2XlvqVO7uuFZwXtk+1slf2YutO5KoaI286eImzcOPPjWvvUG1
mp0lLGmfbNT+8l0GmUEWiFgO4MAfsiNrtTSd7nksAXFQj59Ih7c0ueZvD/fi2L3m5wHO7jcDXlSk
3J5DC35MdWItH5ZvE6xXD8gTR7rRd3rG4JIpPyPygd4pJ6lCmOebFCu+Y+n0Mm/rtvsTFLINemON
9b1OVU3nZd6VUFb665jC4v2rlc6/5Zu4ZTzDD4tKunLocG4gL0oEMwFRqOcR9WWPfBNyiVEghliw
2juMbGVyNHPTcwhiJi41iesEuUVHjxm6McsaCBx7ihKVZ++w+jcLLvNCPGsGgljrTDc3tbUkUOwF
QpZmYfymzpOzLGnwSWPKyxKoa4hTIsRDvmCxBXuveXORvcairq/IdHsktqmCZ0dMRjUqZkFFfSnS
3nwU0XNd48XFCblImbOn20YQ8m/xY9x7MrrJLsDyFeWzuLQPYgLrm/APeTQi84OaDyWg1VsIKM/C
lIvayxL/LQJXwtQ8TE2nRrB6DsdGBOHZOJvFThSeXTIJUW5PSFjXmd+ptjyNXgDW0iLRu6ARPqDo
Q6rAgygJbpZCX65z/X+IwyX6yqnSNODpgpLT4CL+SQpHHBcu2zK3mhlHuWUV1dTxgyRZGbaY5jbz
4/GGJFLiljzXVZdb+b0lifEXjo5Iigv16HMB4kUwcr23sDeJxlZepg5VcntcsfReSYfq3WfKndr7
N6xWp2pBCWwxrk+J0TNJFOXf1wMLtsRmSSVhYZf1/NvL3Z8J+XzMTOVjSk+foOp8tOsLKRMdPfNN
p7V4vbK0rT5zR8CRBVyNmrOOyVvmy0InDGe56NH3R0F1VI6oTinpAUbPIb4Ew0qMtBjJ4eKVuZyW
zDSfrT/t//XX2xIjrwcoX/6ur8FfmgG0g0mhdau1F95R8yUE+qETqNTwBzfyAIt3GX+kR1VMwJD5
YUrS/mCpkrnllb5YFH+UpPfcSpLLLGpgBqK3inZUBiZ1o68EoPz18f5TYUT6k5ecjf+uMD3uAapB
E5uKGFtZlAkNDEmNGUF1MUKCmngnJcWVeGBE++shjGC5k+ncIwsaEFKvgzeh7OZfi5bXClSNxl6R
ylWXnO9vYNyqHgvF6jG853wti039PKaRuHT18t3uY6LdQPZuLcqxDpPadXOhvfz5rZfWx9ykPaQc
hVBaGaM9Z8J2LKanKyON3H9oONmVwR99+JRn33ITms6ybZCLjo1qySsAL6W6dMpG6gyGggmQmQEO
97qX3Hm48WVHuybyZL5CdI0CpOPOLkTQ/8pKNIbYmv9MkO8oUn6lOCEkhcgO+QIcKxkR7oLVJv+A
R7r3ieDyMKYScjiCIMW4rnE01tQEMo1mFYJbeWyyr2p0OMeFqp0jrIhrzrcwcbdmbDGEFm2pVOqf
1y/JdDtP+Krg8a4BVKmW510eBrAthHurQfAvc3whjJJknJ4joowJU+gqo+bo85i9qZcdNHORU1k0
WIiF6s+jpeMkfIRofrHifgk//3rC16TRhEwmLvsyTom3vyc3f5tLaTehlnD/ENqKQKNZt8XctH/K
6KSOA/InWNlpiyx3WEe9H0FQEt+h5L+tUqcg2wKp7FB1tf7X1NUyc1Db9HZ1wZEn/M8dEDzioFtC
8fXJdV5SIe4OUT4Flcb+VS78aacZ/iMrRFQtZqccOfjUj7cWXDndDo8pm6WadlJCW5VwFnRziR5L
+L++HbfDg/Sizx1CIzC12FJ6XaxDtNVV0Kyj9Jo1VpHXcuTf6mBDcTdrGXLZD3Buv+WU4WIwEvYW
JYITStFJZLe5GCYu/0sp0MmluZjq9VaMTWjH4CZxYRl/PUq76ApXQeAdohVE/NibBDY7/MmcgOOO
rhtoldXko144IVYPJ35Q66bOGYfzFonX7AlPHIqTNyZQ3y1oqnC8p2asvAveMdnIfyRyQxAPcwIz
XMKpRWpE1B9elhH2iDCdvsAas51k3EVdqfCPoAse8vOI3NPJ2NBnFfFPjYko8T2uIDp3FYMqNKka
Xy/eR4wfrBigxL0UpOY6VsFYs3H32ESi7QXfaY4isLlV4afd5XRa5xpf7NTPfXM3YjBjX7EzOk+c
cbwtJlOMeKaykCSBHJE1HvQH4MnLt6wmbdPXhRN+ad1IYGy5BpEU64czgZ/KzFC8n8PlJVBMdBk/
8F7mj3ZasYKjovETG+jdQG+yFEfCjlptIbobMOjNo6USB3bjYEC2okpQ78COsvXoWGmYzmuB/a2u
4pGWkqsvfk4uApUcxaF8LCVBGup/NDe7hk+br9lEV2kkUwQOo8PlgUd2k9gqIoGODXq4dtKeq/+O
40ornfEv7sLIraSnSNmnnwfOexi4/HX1o+bzh1Pa3G9qHI+iRedsvdGJNkAyG91KX83gXa7rpVEo
Z57PgjN7hIDtRFSTd4453L/I0sY6VY2RvBkG1O1mSL4ea2W+7l1+reOLAxKAfq6NA0lAB48tL5mD
8nxyOZJW/cdBe+99vFVuv7fptceDMoE1hiMVuiLX0hJihixYusRShFYmX9Tv0K2/fJgfT0XL04Vk
hn6yG0lfVm5zhqSzZwnf5YsGQ9cbfYd2Dbm3Vdulg00EbHnuFB8GncMUBztbNVBfEorfwKh6h6sO
plf53srAQ3Pl8kWwU3XawgP6IGaod0nV4f51zoVFXBKl5gNBKzAK1BU/5buxjGuX0wsNprSqVBnO
ObW2gMBJIFCIkEwmyC+py8kGeTAk081T3YQNwPt9VFBnCCwQLGQmpSmXW+EeHK3eJBY2eicz6YkZ
AlFkQDjOPfZxP0fp6rfXy+rktlownlRU6vdTB0QjDkZ60mQTfN7Iuzcf+h1s/7QALOlWh4O74wAN
HVvwFXsHyoNZ0eRSyNjxj5f6VlF4gWLAZBAILyIK1XWJauG3eXYPIDEmCDhr2FXKytS16nOWHXD5
g7lUZzpubCfC5B7NIjdUMIc6BK97QL7/E+1RyYgP2wLGk2fuPrGe6QXc9jrrnnAI48yUHXErT8A8
o3XdrHRSNLXFnKsd8JP0ucejsI6KZ8geErIPaPe0OonnQJJTvD5w0YyxBWlBbLIQZveDxySO9g7E
nWlxCnHtttqusY2DVzOOOBRnh4c0KUIhYzGIRzHc7eaNQZkFs+pBJsLlc6V/PQXN5tgGZAcQ8ghL
DU8IQVGzk5khHbaPvCVY5HOkNBj9NdOFTLRoIj+NWy/tI255pqxy9St+SwTMfSyWQVP0ClfprAjG
D0otEtPkp+zQh6FWulcwT99WShQndf+Ua03AkUx25viM6F2diKg743tZ8h78t+sqy+GVh+ixs9vD
DDRuSckF/j0dY+5p5SkJNgiq+tSXAZFTvSL06TbZO6Om1voSKfDIgPatHAZbyw9llGNF0Bu0G6ci
cugRS1qE6tTFUaGDEf38/8zzo7y2BlEXzt6EBJr/6UWZm5nyodxwVgSagd/lxQwsXahRvXm/u3O0
eyLx16l7JAf+j3LxLEy4U+wr7dtQJXMho8o1M8p8S7isR/Gbos+Td2Fp2O7WzlFiYi9MhtIF8lh9
9J64ArB/2m/L/PXCHxoEC8FLofrX4bLDfKtBAQ3uLLWwDNxcucuriRQdzLXK5riJWNBAq3zOmC9X
i8p8pQ4RwsLDKoTZOPKeNAgyAKqwvmMCL62JCL3CBGo5hU+r9s6sDTXUYwsWHfyu96MXoeOQlioD
2QNjeenvMdN6mzWIMNBEHuOB57wEjilvQi3lZDlB3o0EB87r8a+9b7kLrhaRA2gWTqfbuzLryYWI
pntsT+nOJgnfpjJ/VBgM3i8G7T3Q/cpCnZxyHRxNXIOtANXCBCztT666Hw1Ujq9Hb+2lneWbPZSo
hyING2klwJp210HrkPyU5FNgxPRs08oqLDZKN/BfXkIvTYrz0cPXdxtfmlEfcg9vFy0fcRL0ch9O
xPu5xlm113H1PjL00AQpc0Iy2lh0T6JvLJsWxhZP/knhWtuZEyRG7zptYiIOAPpQH8bk7L+hMdcb
1iXQKPzYnWQi9VlRa4GZ96qW+pDxthmIKXRJFqiNnUHcnTvb3xDkHjFsl8ZsxdIyByhD5sTrhMRi
w8GWYOdW8ENfGitqCJadHxNBa+oRJqgYruatpWzdMD8T4nnMsatI/YvQVnz5P2k7Dh6nv5JV5esD
oDJxMugZmWgxlUDRJUjN5uQahV2xKnwO0wa5cw5OzPJTB8OeYvtdlFfuL83IRlWId06NK9V5cQmu
3rj3Ae0g/ANxn5OrG+TgDG/d48BUmKtYK93750vP7gaeCFro9VozvViEC8sT5Mzi3F4ydsC4ymU7
RTIDLZPkkWImGSFFHBIAcGTfmLeomwE3o4ewzQ9JI+OgAFDWAncr6V6aTN3V94DNrtuwYp1/ZG5b
MVc/n8RUHqG2kCvNSh1GSLfVUWpDAZl+PT6jjjFbgE1xn4jFOXDNWqgZ4VYBIYJHq4EeGMYBw50T
UreMI6m7rT1zNV6rcS1SPWTpTBq7C3pQVj/4KIrNWbKGxoN9fYeoIj+eLn5SYreO1KSwYlXEpsTN
5GMRoCyjNlZtmqNUlvN/YvgAuATBKcUa74i9nlNE4d2Lz7sBJsp/ymng3voVZpgQNq9aBXEAg0hA
ouUFUz2+YHDzDeQx5+7gR38l8gVuwoW5R2yW55wt9bO6QsNPoJt0L/KrREIUWzkgFxt4wY7wOyBp
ylC0+juUU+bdVmc5xU8zD1eioT7Jh2akELjf88DrAtqSsShf++SBaO/gVxhrmgoHHwW+nxeNXAnM
pmcXddxbFo0ixWEAYJEfzXKbi1Ou7XYAX22ovZu4B6QV4A1uITYe2WW+BNja7cZuTWmD8ur7aoA1
8TfxfQV7ufz88ziC7eSuhq1iAhathnOTDSsXn1THde7S9bySw+ghzotrbl/RdpGX70QhjNxcQxQg
0R0bwPy3k6pLtiKQ7MO4q8lVM5vuUsEbW4cBQ30imY/H2TbbZUIUWLFOH2cu4LdX7LsmcsPif+x5
T+M6Ko/ES+8gbKWRsnAz1t+oElzdbhVs59aMExarV2939FEF0XF9ZFSp4VCvnxAETivWOXsQFd3r
QBFB4p4npOX13gtkESZ2XGDjt6gQYPOCse2o6flL8FqpoK161hIzTo0BuA9ulpWs9wd890OOlI4b
crvxhhmLIYRBLdn1z1rI8eolHZZPCGfd5GGlZVUXb95NRFVKV7R6CtmpnZ1T18lRk0JAF5LM2/XV
JiIT73uzOfuavcpu2ZEtpEAj56noL5Zwejo1QCkwH9Qxuh0Sl8JYZ+y2QfKtX+IW1gWABd5fLhv7
m1HY857qgOPKP4Qg01dPNGphUpThTXzPda9PYDyZQw9iwJOYclZ346MdEncFawFc8KBu/hjFEgtf
iuF7Z1YD+g4ufffanot2VUf11C1BVFv9xBCUb70mPyw/x+sVP/i161GoFduIVHHwn6/EylOCBBN7
qjXDbakKrz7YXKgI3paCDzG5tvpIRA0akD+almjCZ7D//hZwF3ZZ3HVcz4ke/Iz484LVmb2bbUSg
y/STknUnR7G0O+e0g/VQApNFvk6JCVFyXYslNOHfFFe0BQJ8E7kSfPIrLMhkkxvN+UXNZVBLxftD
Y6WalmkryzrNC1oSH4Mx0D9tTU9eCLx568PY1SO4XAnA8YB2mSPR3+VUmomtOQSFqwNrc0lq5jP2
9GyexWRhUzk7j+ihmr6sC+pfd1UqRaGm9uZ4M1jd56fdNL01wo4pRKtqTEusBBPGDhN/2OG/UIol
/W1Fa5KuGXzvdKT8SZzUieuC9Q/+12Aad/H+XD0OjpDljmEiNKqp56UA2u4VbW5ipMqhgl1hbslq
qx1dyV05fQeJIrE+R/FH7j6wILJobEuTSZda3n/w+yEBI3x36Id0uSHuu4taTaAjzLKFwINLd/iD
od9+8dDqfDUPFoq7OhJFEwAPGXas7aHgXNsJLyssB+Q913ISy6oJ15LZN7vmid3S2h1Ol5gITdGN
9xovjOYZ6MMuQgjHYS3FhFqXuoY2Fuj8me3BlGx+1lAu3nWQMGB/8PkQFv3sMrna7JyMBkfZV07H
kH/2SobSy7x6XTYIUqAWl9AxDTkEsduGwY/gBTer5WPjMUy/7lPkYPqU/hBo2789bOYAXpLjPXVX
riwIU9qfGoB+1aNlZvyaG+Gsg3mrFO8U6YfucVSr9j1ufv3HnW0J9X6FPGqgKlk9faPadCay3lRd
yr8x78E81jAJH6TfX0IaCWNIUfyecUO4Ksqzss0+E63VTUoU+Rn7AvabImzN3/8APLfS9yF9Oqt6
8rZ+l1ah7fAuTrPVRq+y7n7DgB0kEnJVdHdGJpsIVEmuOffbNwl8HbOtV+cv/HEHwwEHgoMzfZhg
aXQX6+lh3DHqPudI1bt5A1l9kwNkXIYnfljasn41A73r3FtQR+pzhKOOx5Vyi2EawPmyLb6WOJIW
wTl5W59Ylt9Yl5KUjZ1Ff5+db4qmSeTwi7aGL/feYv2bE+g1ygoYJJVd6Op6DlWMFkkrrANgloBQ
3ZyEGI/EtADB4aUZcS3S0hjTFxHgLgzLYKRQgfe0l1MmyxGQCDvnjOg5Hi5VbCZiLU2/ZDSOgyNE
S/eYYTF291BK9hKOKMS8MY146K00Ae29alAN+3l93p2ejMyusbSc/k7jJ2qdCMgHsJaCYt9wn+vz
Y4ZFkxvGs3MRLnsc8DVFR5XVene3j+bD64gNX7U76/SoM1lL4RlaatIqRIJxRKmfxzc+uE7fl2lq
KY8KRqfnuxwqjFvwZMRMkspdF0I/zis/MtuVgtkldBXPdoKaiV//ZIspH8FAYQClvelfNxkePkMk
t9RZC8DDumVrhlADwb6mKzTXSev6Y0v65s42oF4D6bxEZPD/dFeSnxI/fxIlspI4lE6SGQBOhNbN
81BD51qo56g9YvHANIerN4MluAPwqKrRmGiqS4e0tquIH0myGw7nS5hZN0+QCu+onRUVyeBq5jZ3
DEdXGrHvhXwmycGWLu9U/3a1MHc47ZKeN4rG/7JwBSKJjkzwkPPZKwpTUzH8ZZKj6kTl6HpJF8bp
/tHKJ3TF8kqNlnD5AYfHuUgavgN1K1RvyEqgZBvwLXuo9OPI4X58N87eEu2ZjF5tnzaYVdS4/S6l
pBixueWa6HJispwbqWs0TM4w3l2T5qVkzo+2YQvkQ0ntoLq24rDBlCk037gyh9BpzzVplUiq0fnU
dcv8kvrYZrEYxrJg71zSKYWjZLblINTMPB8xZkMbVD8vPtVEgEZ0vLKstoMIZjZLuIrMyUseMb2c
Mqee6lr5XgvYO5kWcM1fPmj4JsTkih45G7rQJIYFG7z4ZNXniNWuCMtfOAiGotNbKpyz6H2FjUSh
DWLk6h8tWDEUw4ROBg1V8HMxaaSj20K7oALWLWqrpgUgjTLTUxH2dUi6np9XHr1quA5oQG6AaX4j
tkFkXNpas+0xvLQ7M3tuO85WWLnbjwhLUF8hXers4oYi3NS5R6b+d3SZLq8QarJjB8xn1I60z5KA
p6xOugqrqbe8HRSW79ty9l52jo9z5iyuXzaQAs/ldDNUmaTzSltasw66fj68Q+gkTXpENjxVcEsQ
/XSEitfWUriuIC0WDybNmqP/38VhzBUTNG9n1IDFUDgvhS9JcjqsYYwuEs9LXU5IIjzt/Uus4FyR
GS5A0f3NCXhWYe0UWw+dRtmjna8jiL0HzqJMPX8WHOJY83P7bbblbKLFX2HElL4lTOz/fHwMKrXP
DNyNeFCHk5QKhxHT17pfuM2XiasJqtoz3Obl9x3++T5YPAI+qQxArSt1YAg2vsaryrkLaJgXeWQW
8xZfcxOZPcGuxgA3YO5kFFVK4AdLb9MJvIQsmFZXFLRr/jOk6+ZgBMXaUbB64mfhOrYX/ZGE94ku
ou9I0bLUr7EaXGPddUSN9NS0CojtefqaCaZk7dcjoZk+IFvh+3k07VmaCTf/06k1bVxA3cty2Gd4
wANFZviG3TuTuQ2VVz0ODDnevguE2D4UhHCjvrhenDvH3C7kGEYxuNWRwIPHSexrzfM77u3/8ZtO
otUvNbCrzH0o55QBCcPS3N1ibG28xEKKsbRcKJEA2+4888uUG4YGsvpTEVWr8MtII2d4NW+RIYFF
xjxsk8eEOfeSOjA/ANxVT8CQb1DuKpnYamKK2zDJ5xljv40+Q6GhiMVa88g4fE77zE3jyQy8EMY6
U41FUVJUqeuQRSkBXwNghioDDjUdgtl6drqLspteVOFYDIVpoQWNWjRaLvgOXIshXUoXZ0ARSp8g
Q167AVNMdhd97fNabu4ArNSw4BmU0TiiNnPac3lUk7mfq9kYdsqbLxJIDjh1zIKGssRwdj7+pd5o
AZDV6sV0XfvRfuL4AxdewDMCC32yAfgijUTg/UGuDONWrvo+AQ39Iy1Myj2wQaKSd7X4BVDMLKBM
WaziqBnxsYIVOLTLa+XjFhYiXllOtnWjX4aRZH4IQzK2hFWNGsnuoFdqEOa+vRuCsIkhkva7jzXp
7dk1vYbIewKZWyNVsrptH8QtlRveyTRhvw4o8B9fCiPivj/MO3HxaumZRjSP1/qaSSRNTjGWMNtY
ecC+byTz/7VYHnzFd+ANLrJSRK9oSnL55y6oO2C0vtVF1tRfp5EyXbcQf1EdfTEKLGOx90t3BdKZ
JthBHlEoLX1uoV7WdX+Zx6ogBzD9/RrW3bWf8hnInpxMS23aC51Ut7rm7VBdpu6vR1YHYf4l4bqK
lEzwb2XCgStUqQj63u2Jf1Bt3RsJCw/QIwi9BVQtB3Yl3/ota+e5fARZMMQd1RiWrNgIzULvi7wH
vowPRfAYu3jWif3YDVKMR+/2nCMY92Y7R8nvtfTSRWtZ81hILQdTZx/ypqfjgRxGbBlEg71AGE60
61S1WWoc05EeI9LTiXnShBgmFN/sZCa9lJykah8cs8A2ag/SNba3sQQxDQXk+zMbDvWPzej7mjde
ed/ox28WCNvqVjEVf49TL/Cbo2roo/A1kBqg9nx1Ji59UeH10xv0A//2TLnNF0ZcbBdmgkFCG6lW
c8XsGS+zQVVeaQuCUc/HUPq9+520IJOQjcwZh+GHjUDrMhccjGvMQpP8QH+GZq0By0wmOq7/szOD
xmQc7g0KsmsVinuLg0cIqWSm3syCeRN2vm0aZag3Xe1cc8Tju8yuQNpM25cw7McLF09FJ9K8pK5e
5Fl/5JDWNxYuD2YsXj1XU7uCwpaZ2IAVeqxx0tW6qlLhuKyDmqfIqHDt/ur3ctY6jYT3BaDk0Jo/
/yUJWOJp4OoR+7QqInjEkhjx3s43jO4vmLPmwuvwVy1y87qaBukC4OPZJKdklZewAMH+CtIoItG1
+bFumcVoOsUFI9ime/VVvM/UGrfw2YQdr7mToGZAk71Q+44AsJzaFa7aaY++Di0rxdppoczASQmJ
D4RZ9OSGG9dEo7rZbs1hX/Udgp3NN9c0WhSLVuxjVN8/QbKHZXwbJbX0qQU68A3zeQbqnA1S2bRs
wUZNDaeeWR77qzOrzRZZ3stp5p5Tgn07CZsM45Dy9cLxyyVkggdZqyFzVmYs+5q3ZQ+m/73f8L2H
V/W3tjqsim2B6FbqbqvWGLTzVD2/5Ow40zUfIC80Ltmq1kon4U+rBflkfafTEJ/K1ac+0vt1vees
zh2/9wBhVXuiPUc2bFabwacdyPTn9vK5Z+JyLvxAO3/AxXQB10WkU0MQJFuSOd15kkx410I7NIvl
VX2+p8xQfL1E2VtLKoNI6xPeG34CdV6Wm04dloAbyUpns+740Dq5cMFNDiomvTck/PhyhfL8+UTk
fZjkSD6dCKe0SNXyCqKc66rUQl7fCvnpKZQ7wAbHVU58fKOVaiLYoR4LJsALQ2jD2vKRy/jc8jHI
VTj8bnJY5u0vWpntolOWAnv+Zf+nCou8iK2ASQvSZ/2S2K4trTcJaRUyIdPpstJ78ZZjEVTaC1Tt
8ShITzgdx/MQAGaKmtoFldX+5Y9gM+nJChf2JHjNPE0cY+70Jqa6HwqCRn0gjxCIW5nRbaX3wj7X
rSXtFddgyMFV/FIY4wY1CAiLiO30go3PwZb4FlZbx+GmFiq735Q0IHhZzMH1LoCV/SOTejCdK8EC
qWqoDXVnN7DDMMW1tblAQvoUTbcbRQXnXOpv5jvNl9q5202+3yWLQ1vv6ApspRpkp8r8TIVdBva9
Xv5yD4GFci02gOopXyiS9Hroc36dNxHC2k+7KtOTMJADfK2vlnOQ7HGotZICjIf7Ed2S5HjGkt7p
mB4L5dF4iUX3mCHEWr36yPwZa7gO/zn/X6X/S8nr398awyfltxNyOrx1gol869MKdOywM1IvaB7Y
nm+DKKDsW9Ljor8dZkyli2AnfK5CudWAJkV0VUVkgGBN0NPUU4+L5bUe8CYlGTy0PwIsJTP9/sk5
H1N25XJOIWVOJ8EazyveccqFwF4AS/GXHKURTVDEDP3aahJc4mQYwR9gMygr+XadWHOmvfOsBkBI
+nEnGZjCdf5OEZFGLplm3Y9QoS6dXYCbm/1HmM252tK6IKE+vi7JZvzrWmicyfH6tgcu8CInJpLE
EQiznV/epbmx3IlCSEhbcQ4gTNWXFAHGakavNh8fXHqVhvpZkJQq+czCUeJ9YXI3hGCCY7M2eqOA
G2unCsRNrwMvg514niyfjEY/sS11gHG3JCccCcgvVoZOdWLInGEfrfipfI+LHTOZ2nnZNShsURai
RD0qQo3WjTFfhRFCmq6OxB2nviSeBs2CAMuDyDXh3C2oy4IBanIyumzau5r18uCW1vCdlTQe4UK/
PvcWnRcvd6yKYsDQUznINV/5RhTlCL6FE1cnLaS3OVWqAErHlQ3adtNRzonUPuZ4Z4ZdQG/Dv53O
Gw2B1CW2BzDITDnbOTM7yPnlazOwGDEmrYOzPGNudnWVymJvSQOXzV7mUWSD5BpbCx98GiBE68VK
TpZfK4apX8P2lB1tnVQfe9PVDsgNcveu9gNnhsoSv7VoiHQhdSsEbytJBBMfK7hrSdVg/wWu2rxt
QiBZEXlWuqmTgNHCI89RXSRCjag8FWidsoavG1uiFGtCMW2hGmB5PGFju6qJuKTH/S6yHoCd1HrZ
Qi/X77l+A/UbPDlWVBcvS2Cw91ZpzoCUnBo2tLO2/IpUmG84Uef6zCz3+y1mSMLDi1FhS5mWRZPp
oLi9dC6kdC8bxeVJ/TKp+QuRDv82nLueGyS4BK+peFwJnJsrHYJt9GkflwPd64yOPHqIAuR5k20s
3Jg7wMcWHjEhYyegpCSUlqiugsD/Kix/aih+jZBOshm7AbxqALJ190hz/FA++jAwd3x8xBCo6OuK
l1HXehEkvxzuazYzYjiH28OGKxLaFT5610kY5eWkfO3oNSD2AjgPbmQMJAZ4hqOMbZViA/3FJhM1
9RgpVPzOW/TJJwnvlXZ5VU2iS2sCgTzYYcnGna5mbzmIAu6UV0RAA+t8w0OU6pTnpKIe5hz8evth
31A4RsLx2qQM/jFFwGUU+iZRIglZlCQPdr8Q+b4zqg9KIAALFOOV4Y2GpDcp6iVjolGgUDrUZLa1
NtVNU2MkgReURi6pfmpc7VjxlPOyQpO28iT4qiG4H/miyifk8FSLBXYVNXSD4TZMSa/7jIvGPt9Z
NHwo5tCuVlMEAEqm3fH5EgPPTTRBPBeEzJTiIlD2nQApGYsYUQhW5B86MwbWQ82nCZGUm3V2QB7t
ZnI6P2Q8bfOzS/AeMUyQtPgTW32ByjbVcwy5FRWTJsk1RPfSSHISdKjFhmXP9YBXjCcBz0i9WSJO
yeC1S5UpYDTieFIGqZJwCtSOXJ2WfcS5ytj3w0j1ahgm9zxeiLdUIyiAvOzsxWmWu4cQWzj+DJpz
pybaiX9CNVJ8E3u6A1Thr/O8ztxiOJ+dIIDlIwrKovpjWXGhU9NEMCoCjf5x4PtPEIu/SZxkDwJN
+qHQKM8/K13ag5qG3KYIOGSmtOziasXM1Nw5TogTwn0oI5dswIU+YbL9Fso3YYJCrr99OHckw7Z7
FMgBJRKeABBwHVZI1upSIlmoLBESl1xKturt+tQ+V5fMW3gM/xcIDzYdcR4/oHMcnJtGlnfmhRYB
KHpzX+bX1oP1F0GbDcV9N2YdVz54iK9HS3GAYDgnBJDpNFnFmHBt5hJPNK9qHXVR018C/FMAYn2c
07/gJHwwrbgYYdfMmpZ+LFAUGo460WOM3ZPZfFCsktH+44aTQfn4sm2U1dApvGoxHWO0gxC0IHOe
xasDUvnRnqpOTSDoCU2n/fPi/op9EXtINIYacytQZ73hu+G2YS8FTX0dHCnG0ijpy5M2VWeBoiLe
VghYkQU7Ab/T3vKqNBzs9lxr1fA+ZqUco8cu0WWaA88v4uy2APOldczUzqykxfmflTPwrJ7Pyrn9
darF+EtfXzBPCWpQi6CXipq7Ubzb+LRc4p5Pu4mCKrY3Gqlcb/xv7GnOLvxhvz1j8xz6SpjiFSvv
WMdaZiIi6kdAeKTRxcGvilaPNwAKgdo78/bCoqCbW+4fXaZaqKxDpVxXACUGdYXVFVbAvVPOOHwa
egqbS2xk4xPgued51KKDeI5afULHcsLBXbDczqPMOVb9ieus8T17fGtfeBuLKLvJ2ztcZAoCQub/
LPX2EQNXYFV3x1s4COrYrJml0b7bAUCNhvhxkIzOljLVL41IFdAIx0yx4fmqrozxyJVCRZ5rXwPx
lOkDNLs24Iznw1KLEgdYZo9agDUfX9mQVmxCkcG9DFCg/fEL1n44sfsRZiUSfbQqcdE/IXrBMSnE
06lpwlIVJY1t8e2Q0HR05progc8tteTVnq8Ki+Cs23VO5zFC7NjjBfpKvGWbrSmw+TkJcGRcAcT3
WhPhacDHLfbkrIPzP6IDMucL0/0v7LtfMIlI9x9r5EKDBpqfDEHOGr1n9wDYGCkTnC7czdDEBGlR
S9ioM4rQjFaqWCfOf/eG3Njv0I6RjfV05UtWTu5MyUcjDJaPrpK0P3fJG36NnF8P4XvvDLX4LtKj
eI/RibVS7rQMqI11yVzU8z8mRFJZhe9v2+GQ/r5I97jKbaE/sJ/Bvf9XFiBG9RsSQHLqXqQvMFH7
yDOgLY7NhtJCwEL9YsGoUGAZxFtxxiwdL6niu7G+A8oKnAFp8kLeKugjnnQO1XM06B4Wqr5In9Yu
YLc8MxUx5NcXVhTE3P2/0F/8Do7Yrn2KThs5/NYwL/yjRexCz6PkVsblwGhwSX5YVSyMj6NWYF8n
gpOKgdGWvBmfaUKmxPIPm7OcNljrLYWDZyULECSIC7+VhvZ+gYTf6f5V9zbeFE2XmHV+2esOvYER
fkdBNjIhGU+8cGs+th51JMgqUKrZIqbwrbdrQdymV3wml/YzxGTzAwLNmpHsKwObx8wSW50hsTzk
MKOtSNSyBnW3QIkWxFe2xCmeju49RzmLXukxmIF0jNLCswwXjr82TvJd8o9nHwJzKhMxaaw2/cvp
hZ4UYrRB9vxqe/5ueCFx/CQIMszydT69p9dy86i2RHpQMlTXxcu/RNB3UKPYRYH/D4f5rlOpjlbi
G4xL8Avo1TLN8F5bM+w+xBdzPfJ0tDAxLvPbHRCF/nC35MLv7waCBxuVF/VJqm9K/+9mPsqcCkls
5JgySCaEKn1g12OoRHph03H96YcfUpeGp1znGkcjFfHI4A3QNqXtnYLFs32NK8g2Jvq52INNo4M8
TRpmpcY8tDAH0uR1NmKvpP0V8Po3Shhj/RK0qVwXQG7ZeTbg/f0ARHLY+xE4nYlNLUpJaEEjeoFl
1aBpZnbDUbwPhPlUOgdEzW+jNqGxxVrbLhpkq4z4qb+/2V2xqeXEt8fpX+fNXBMXRFk/VPpTg6Cq
/6rdhg+aKWnJqgw668ZFdt6ssaSPJFNi4Z93r4hfwFp3tV0ELFrk2gyQDQPNkq3GxSU18wq7j2og
AYZoTZnBTsQydSgIPAGggCA3gLyEhTdukYzE/hCLEh2DkV0WOdT9OGuwhweJFW/5shQfYocKRLUl
YGLWEOm9QZWmc6svhV351IYaKCwC627kHIKwUr59Fu8DPTkeeKNYOVfuwGrhB8v/NFIueIagy7Pg
1li6kJSyrqpL4fpKrluJd3FGJ1/GRCbbgxw9+3cPBG7Noy1NOBUv9wmiBfgr3H4IwMZELClyXr0N
3OvQDVbnC8awsLDiVZhvuYcMYMcf8pIRB1TK3maVK83DGTVJobJTddWiIgPCYbGEEQHz/J2yx0th
ZM+fEKLc8zsI04Jtq0YxKu/APR2ULfal9n9XWMno6PR+XN3vVPu5GkhDwxyZm+znis+DfP6OJBMX
mD7p2a4tfFcrNJlax4nJZeCS0fmX0QvD2c5lR/cZA17IDZsR8xRXdKME1sKTWk+Txdav8rhLxg9w
QDTSeH5pK/VMesyHzkY3su6ndgWngf3LFBEqgjYBQhZxqjiaoqnIPUHgMx+TBHfdafnREACbFFZL
dtaJ6NgPzgTKX5H/UFapwhBfTpNAyEG1L3kZTQaRutNAXUV9WzU9tZSq/7AsNyscnLUSrwfhxqaU
12NKa7AW2NKIFWtJXa6RV7LCepjYX8KdV4tN1cgo7OCDFE66NLUiIblEPWJrHqzZl0UbapP/0H5R
xXMgu1eAU3cpGNqjWnC+BK4WvrSN7WkeJ12OKhVjSos4vubhVQ1FkoUENe+MN0v/BlL6nj++MeMi
oR/zZr0J4hIhkqypjKob4nuX7pjuQ0xJzPpSenbpFVu4ao81aEOvQKAh0/gaLxK6PknAFiXP4k0+
yJP8ngTm9GQStR8iBdny259HAcos/jYeW+UIgVNXrC2cdZrsoXeOziorRnpOakJ3Cc7dGIFvrDTF
j8NkHv41sdyeTJ4R8Je95yTgjRyipQ0Yx7wv5ZrXbslBDKY20m+euZNHCGH9J2enuyqPGujyjWDV
weevLkW2Aur/kNuLI3o+C0JLBtcRAd0jb7y/kz3/xzPNjTOYoUkDUgTYImwt2xw0EIUMcsBWOg4A
/HQDeuFMz6fD4w4i55LMdbNGaLKP58tFXNnsGXwX4rhgXUvpG5UXCuhvrW2FqrM+LDwoX5GkDlXs
qX4bIixwlStvVq94+vnijhbnnvJMmSl7KuLTIMccNV5UJMcKGAG6ugV3aziRKEmj+7LmUmcagKpd
yEuCn++TxoX+8rYm1+5XeiLsy5/+L9po3aQC86pUeovGoywGAwKSqZ8OYWMRS88Hv7YaW45G71dP
vFYv5YI8SjwFO9tvBWFBllrhrMk5EFTeZdeWEZGXjSorafBAbsZ/a/kbBVsn26tS+Dnilvf5h8sA
eTbj+cfSv5BXDq4kmcJUESpTN9THwATpeUpQ9IYAWH8QtOpdpaj/guSIsTtlCodfjkQQMEnmbsfX
UHtnxxrn/iY+ExCjwsD+xJzzVYhumTw2zoy15ekdApmoTrgu12HtXa6Rp+0lXUFCL0n8PNYimI6g
OtnSSurIto93MeT37WojqbgpzteEIazeWamXLrSoVPc08gInnWSech63RcmuXA26mKbgTk1AW9yF
rnkSITP0pUWiZtgM/IeBIMqInRuLEUqPXCl6b8JrK9AR119y7mjCZBTmc+MjFDLpx/f3MzxIB82G
/YQvYKp0aM4njomUTdiKdDgTM9vlGfFqIr0XH9xxIOpnu/LIwDdyJSbJK2V8d+hQamWnoX0rWLYH
NQLUTmCT83FpGZ3qkIBe0AZyDSqJoCQwj/J7CAkeh6Xmr5WkVocFnxKPc88Fdby5txlfW0HdwHdN
+P8AV4tQpPQ6b7E8VGNNaoEpKHVaFpEq9ke4CIjO9NS46IuYxt1DDYbINRd0eLqI7khqsQOLnNzM
7r7b7vrdiB5/pFnLa8Adb6bPklCoefs3PDKiQ6oZBGTn8pmjcHQHa9IjcKx4nLoHNlrcnqPDLf+f
pNncYqJwY7PYqBW6M126aCKDIBs1WEFgMh/AJwa2AYcVsGLq8vmZV7GGn4oMduXimEVg4a7x9ulo
hc8YXQ9hx/T9hjkPjEH1t9RdvmNqRSJRrjK3/KM1qyBIFIVpaTTUXXS+aBzU4u3Ad+wz7uNcJvRH
lg2e+RRUTpYNrG5yspUnoEGOBMyfH+2kj0d+HOET7QDalDEbIZYohInFCAo5AVEbL+iSTC3g0oSW
JCa13fMQwFlt3zeCqcSvdAbyWLPZ/ti//QGZaOdLDtC5WWWLG81Ciw1sjtmTh+uF1bj3cBJEbHxp
ZGqKXDcB6GcKI5ms3Ca1t523oDRTBe2HoJD02Jbh8CrQtCwcxhzV660kGj9O0uNUZIWC5VFrLpL+
evQ/xwCs1hfpwnualBLKeQWMYChtjNpNiu1APMTR0gS8uiEGwfXqKX4izcLae+YuMuC1OLQ6jAN+
ULv5F1/TtV7DfVIxuWfSqLklSyuLB2Fwz/kHgpVTvk7xJTMeL+ly6v0R93cfaDgWDE9qc9/eIjP+
wTPJBpdyiL5hv77Ks/aWdht8DHntTxNNBEs49XfOX0ogGQZ+f7cNkKEcFaCq6fFmiuf/jKrAhJfO
4E3IsSkfDkG7SkASxONN0KPTwmnZVfDJFuGEs3XyxRfNHVjo/FRe54dCbGMgscR2TsLy6U/UsiPk
1LQsXlxgYWdIQMod8N9A+sFGCwPFikNyLHQ5/BG+EVJXlYeLf1ePA+GwH/g5kdTeNmER3Rgxxv/e
wyMKQzNIirweRqp1hvghmHRiixzR83e1KjKmqhSIhFVGSnm/pal42fh5B7405Oe+eR+3Lm6zvV8/
P9eDU6wSvGfFRairmpU9lpk0H4DcZrBhFUA49T2yM2SwHwBZgSl8IMUPtFVWsWPmckm3eUYQEOVY
X7dZ52aSoxlqjA1v4s8s5Ru2D0RRjN+ZKsnwAatSbw9/sQxxZLL39C+BdPT0/EkfGhPWtLUkufvd
czLRlhxrMSd89mpLl2JydpLG9Mv+tSI1MnGzWdqWTKNvuSswZFS+tN0UX5L8Z8PBnJ6XXelr7ujm
0j9dEeQAVOX5dSqOrapbnCSsO7AoqdE8HQZZ7+PIBZgbLpvRj4JyzqpbCwsJ5fD5L+CXrjqP9tE/
IK+jf0Y5o8W0R2emxoJz1Eqd3DWdNeWK34EzALFNuDhQO2RevelfNJWHY0zouejfpD00rzkjIXC+
1G2QHT0pVHe7lyn2ydlt+gqVGbYyX67c5uZBJOsFXSgqxOM+POlkwUwQ6+cnb7rzw1BeOI1A/tNm
g1BhxfIJ3siFVw0AHh7ml5je+qQn61FTRzIZshXCWOejRPkAXISvyCoON809cT0NzehDu9Shiso7
6F0771ngmnPoWvFj+B+ZuXwbiAarXw05WYIIMuIw3mj8mTjXb4U4w8rG0n5wTlmixKRSSLjJjdN3
m+VWLXAaaPNBqfd+kfgQBUGmexNk9jgKkvNbP0wepzaumx1rp/YRAmW2SkA2C0hypeyw2c5Uzl2n
NM9d/D0ok79Y26vR6C1eWo/kABxA2Rm+35ShblXQo9UqjVnWNkrAnj5kuWlL9f/BKeLqT+Pt32tR
uADmOg943544Qq7h3wdWC+pV/6TIjzjYwvo+dZsbQVRMDyxFx01AbDXZ3dT217ZAc6R9U/FX2YZC
tf3immkJ3J1WfOZD71YFzRUTVAo8byKLKqrdYHJL7huNRbeiLnDZ6Wvb39ny7EGVXYcePVG2PFre
k9H+J9C+0ytpfnbKYXgtcVsf70+tS0Y33cIitc3zIG/8bhtwi61ExuUY08lDUSRPBNajzc/ZPJJ+
x6VY0VQUE8RtTdFvu879DUMnmll7TabUrJY1VkzLdsmeSVgjDZNaRAP8C+31MFlAYKlArkkBPHSJ
fPrfcuEeezPBQCnixKyjgFwrT2ZB1K04+fYR4EZvN5d8hfuRE2JJzPKL2I26QrUtiDOUHpFVxIbY
jtsb0pioEYYDrL2lPEzrBQznUAx0USnCy4u6xRDAEG2PUxZ6iZ4Yzebcl8KaGQJiRPT9gjRCIgFw
vYvBFeqYAxIfQjinFtxqU9jbY1RL4Gk7l0JEs1tEfCXySE+HoLxVntpwTEvsw0PrWnyMoxeDyq7h
/hn+37iFxFT739b/X2t8Dl1CIquJ5AmV9wJ5h3r+jIW6zusXmUFKQNroJBzheA4NEc9aVP6R64F8
MYlc3PxWlcIkWM9z3ltrM0HfP6xIQZ3ll1xQ3/0kugBvzHmyaYhezXsQVd5teDQGFGPXNbklfk9b
NEgaLaZTSrM9Av5hpg/NDj8BTFJxdlflkZ9kIAsSOjRRTxOf/3+bsotaKGmxMY4DhG2RSImCmni8
WIll3gPTgAxTjrbyLByT/98OzyNCS7soJByU6KFVdvfrIJXYm9PFbhEtdoYNvXb/uU+bBOlabd46
qOgDeW2lr0hNK1Vm6NYQZ3TK3r2fVeQa0oA1E/76Y7gimI8EHIubyO0GgID7R1xtVGkXxT69QsCX
KT7qqm3pvyArrFxqgB9j1Y+rQDKxtJMLuSXDOyPCPHFdCKCDWwaGILAJhyjw4mysEWc9hv16B8LE
+PbzE9kw76KO4lnji54raa6KL3KZIUWCzsqMdTvGcScplWeXp2XiHQKa/FEIhmk715BMoLisCRFP
70X2QLNFvaV3xMWJtsX0qN20G6bKwhuxk1jBURiB/ZlU7a9ptIvbCchQwKk8yr6dEkJp7kU6xaiY
g9bscTyvYc4adlO0r43t0f5EbYsmhVUqwMw9kVzndhmOLiCFYKlWonVrvOEZGHv4hpkZq65GtrC3
BGR9JZpY3etKMG8/2NNZfMl7xCfCPJNy0EACkycxzLWRZDqO7xoCnC1JwwU/n+SXgf6XrJ0jc+Yp
Y/dWSmAPckFv0G5ssC9t9K2oMCX1+Nl5NGA3TORaGaGhuw4lCa5f2OMUNwfFkIsjt0ou/kUEqcoT
A2GJkrnlrNLnSPdL0gFymeYgmkWIFYFCFE90HLPL7uxfawkJTLD2SbhorCkQtBMgnvqyRFa/9hOr
QQi0tKpb3sSlI7866JrBPa5rXpkhGKUhh9TjOiHcTSV6DnvJV8PKIMGhiIMbgpjYc9kagpvDpOrA
/gsqZnn6Oi7EuXz650XEFg/2fMF1vLCABdxcJ05wIA5ypeRNn2j0sQP2YdPJiWlVTj9mqkE9Djn/
GgFyVdmYstqVwci6fODVCPPDDrrgnAe70N4RTgsdRRG99O5PLycvUGrsWb8QBGWK4wZvyZKhxNia
kUYQw+C1bA4O2zcwgShNbDpePcUPj+vcoRi++UxULasdNBZxKQSNLYxaEzJSk102DX0FEBnEd7IS
79ZoJ/ITiWVX/xA5WhkgaXKThLLbgvbvjljWuLXVM9gvZFJ9QhGsY3PkmkZUWUmUGNZDe7mV7VEZ
lY+whOTK6TZb9xO7drQrY2b1qzly8dQyQwnlbuM1aYEvCAAZRnFK9S94kd0YLExhHMLuM+89ykXc
dY/2eTQvnA/k66UtZrvc/C4xNfbOC/I2EZAl3h9HGFdkv7RTMpnR/xkdBClvAWMnqCMBeSsQZCMR
XwtXmWSpk18+08dvhvxdPy42NSysnWyE3/nk3a8Njog/b+6kVGSF0RoHlswyPp0L4Wt8hIm5EczT
By/NMgP+BfBPfIKYeif5iHg+1qazdBq/rw7G5ChiFZYzbHkylsALBdNVmY0Vj9IfngpcQDYpL5d3
LGVUisj9cX41ENAB5wZrJOy1zLci0hXk7wg60BfvO8HGISC7kUS9dkftwRs9nchDfQNJ0ArpJJes
UjGD0KyK2Fe12EqYt6vJmx7BmoQ96GB/nI+ybtHsBcmP3b5MCBuR0etSccNfKkbNmAn2E9WKK33I
K2fgN4GvZgu4ixxsoycidykZefRY6MEb33ZKlP22Kuk2fJAzxgPJ5p//nkGYGuETPNW2oUld0tqn
e9ae+DixqUWdS3wPJcM7z+ItfSLsegEn93fPjUgJUp44zSAuNL5wIWt779XTcQoL+bjCf0Exx1XU
9pfYVDsF/1osq8K20Eb9xXnRU+4lHwYAgTRzykgtSRxNGIdJPaZngwxp4/r8B/3RVaq5X4y7aEw7
2eERcmPP899FxKWAzKhz3RQv9XU4HqDPWm+Blv5z7FU6g0u+czGEwffigiNo/8BcM4Wmc0pYOnSs
bjzJukvup04VEgPhkZDfNUMLf3ge4uyKzFnqt3eBF1xnlDwjDQT7m6iCYSoxUIAsP3jUxN+KOe21
Eno9WWEdqN5INtuhoNw2WegRd6pGb3E36KzZEjxtCkty1Rz1wvPx/yyBg21Rtv0Bw/xMglvoFfsZ
Zs+Ip5iCMP8MOZdX6WMa7MbmnTtKCZa+MMglVdWXzkSECvLerFwHDHqTQgmEbsREenFk1Y279rUk
8Rghz3k8HCwu83f3PVboUHr4DmQH26w/yepNxvq76eLFFtNLX7Ml6uG5petRII9rKe07dim/JTVk
3T5VIO49K/ohosc1CQvGSHOBtVkNMtuKEjPjq3nvE7fAWNoOzj36So8zZtfVrgQFoWxAaR3BZfMB
jlSqSHN/hEQKRGRXY3z8rsvV96XdymCnijeKbFvLIPFFKIqIfb2+Kk6j5WijmzdLp36E+xNsUGac
zD4tmgbX4uIXjGUBV57EwQqw5j1fLngDG4EZChunFQ+X4DzEeshoEOq5BCYXhhI4GLpk1COgCSjj
rqfUj3waF8/RBLgYY5RFHABlg/qatuL+mMQlzXrKs/mphPGlrNa3MIinR2dczrgsY7yRU8Yrqj7t
X2W5hma37xDGg61+YqDjl9DONKs8PXHjkicWfV4kFJ8SGU3nNCpbd5Pv8V+HLsO1oKx7VW+aqj5R
w5dE2ETVetgWBTGbrJY501Vu11aa+xETWPi6MOzNAfHy400xmRXl2eZIGigua3fjRhGi39ZsDF9x
yOQ0tBndkVfTzGTT9Wraoczk3gU1UQAGyzeXbdQmmUbyUNs7gv1/V304BPwQwIg2LOKG0Fu41o+6
gUh/A+4R1HO0PSvsOKLVPofWX+MhWwryEqangJa8F52bMVoi5NY+7aqQo47Z4WL90XvYGHeDgq67
D+46KBIpd9EA/ZJSlHSGIUGFFGdvPlc/Jmo4nvX7AXuDHAAz2ekYGd5VEKCI4Z0PgxJGw5sIvQDj
Iu185UJdvdmDaeh0Xdq43jnqgjXu3BrHdowOK2+2kJBkxL2Q8caEGlyV3202e3iYEYb8mcv5gocN
LdBRZWF3FkHvUq0l7Uhz2TTtxAuRCrEczD/HsTzyVm09BGH34AE2u41BVXRv0bxK+gZDkKrkoniB
Q7lQOV7HJpDQJTj0wN4Gf0h2mQD/8a7j+aONnen/XhhFOC5WOK3ZV82PntQ2vyk++eZKoScmXk2u
562UQh7QJmFwDqlzbyMaVhqH6UOe/4CAZhsyDoLC5CfUpf0TqvpF4v7Suk5Jf1PbHS9SZ2mYiTS7
GjJKZErGC896qXRv9yU2Bc6sV2yQzP06yon8u8RjoUQeRIrjNrGn8ciynhlN6nuS7ZE7O2KN/2v2
gofMWLq91e5810r7Q/U9ms4iBgX2iIdcR+3kyzWk8V+JpGmQfzQWh2CqJN++Jc6u0OE9P2N5X+cA
Tz3emfY/giB92DQ6RjY+4Nxm5QzsGpLz6Su2F/LrwlPzk162TI3djYWr43ut4OBtXZ2iiwTlMSwk
Sp1kohoG1CQQtEvkU5mEx65Nz+wW7bRPVJWNFaKZSTYsW797+qhtvU5+e7NG5Xis1FnHvrdpXi2Q
0jZA2kr74ybX9zy6TLqGUBPubwCJzsvtcpk3Oe4vbzC526vpSAvq5gNUZy9nE/OWe3UhKDjHYdda
qLD7ASRZVOe1Sz8IgZ3X8o0S+/EAXcCVFM3fAkenVy27DZMdojbr2LOB3oQYSHmG5OOzoiKciOfm
PB5cSqRGcTRt30laq9VH61QJVQ6bRGI0d0cni9KM93DKpS7hlzE68AiSHtC947edZkUacsY6kEVe
mJw4rrjlre68aeugNfo1Ipz7HcZjhQVh7iDBiG+1BkxlSPssJy2KE1i5YARkjhVYUFSbcpt4bucB
NA3pkesPx/cq7OE0ILXxWWUoQThAXmjscL0lNqQuLUpaGCrVxkkeg7TpkVpaWGIqJ4gVKyUHl5xh
IRCqajuu9iSvYFf9fH0ZvBk48VKMWoeamJFuOyaYumkdbXZaxiPcrY+6m/9XL/hFzNQXeJDRSZuO
RJI/QRo3n5+OaNwzLXSEXVWnVkqj+O8XyZhIYsq0qwhuXchPrZR9iFKQ8esnKFEM0KDzhBivxitR
nCSTj2C2tWJFRmn+ByPAo1c2PW2n47myDMVEVmqrimj5udyJjft8Bb/pccsQ8LSh/YioZXNh3eBe
PL6qrcw3az/oevclKB7iAF4TSJZ2ggFHiVEWDHGt9r8vQszwLhwJBylTkyyD+g20w8SPoarzwho6
icChX5Bvoww/LpA8ibCywmtzpIVwVSn3WNFm/5ApxzVOEOQukStnN+bB7ZCUM1lnUNi5ePW1QS55
NBoW/x5lM4GzxN+YCPWlg7nVHXrl+26veW1CAiQkUDCsK9RWRHpAUk7DWZmx5dYD96JLU5xzQT3V
Le26X8liZ/ICeKDDjbWKkeM7pT7O3drvcau3wBjlmR+/Dl/QeJV9tWsEbcHIa0K3T/zgW0H8xbv8
68nvY7rtjoEUuga8ce73rCdFXw/xrq9RKiZBLdRsQ8HsvfDzXisy1FBzX8KfiMcABgKWRTWiHQjy
ccf5gARHY9lb+hwvrbwN+cTNchCVLwQyq9ClCB3jfLa9S7dTzKFxYZZITQbjyujVX/l1QYA4tMzo
apNF2p28Ocbu64etl68pcHgNUhGYsgwDPiHwqu4Z8PBT1Sot81/lgJUYGAcnQqw7+mBFD/T0bcRQ
TJ0MDFzTOXj/4MzoLOr7BwOAMmSOdliT+zZ6+47FFFdri02OC1r3tCvzAEmOZnmkeV9vzJctjNuj
K5RdrGioBiqbIr8nPGAry0EJbjeSUzklnP5eGeeTynyLrq71L5Fr30oC6mOYGbEAqRo2yM3VEioD
eaWGxnrXMai5pZv+kc8d/UIQlvI4muTe9R2tEDHgSeqIq7dzE3/jaIBEk4del4xEWBryWOyAl96J
FXSXllfso1OT1JqN+JPaLZ/4O7miKXS6z8I2IVAuiO6wKj0SRAJ/Ne8dXOtD9jHzROw7Jusp3j6I
ZFuIBwEpBXy6hTowZw681NsOFyPGmfHBPXPzYAj96TaRwyOP/Ao9fwjbg7KWxxV4R1BS0kOkmBgv
vQmCQ6k7jyGsVDUtwMCYHzCSQ+uCCvB/cd4JQZAwEMOmOcUhNpxsvMPDdnVC2p/1fdbI5P/KQgdT
OQ6gSye1gA43ou0B7kqwGPEBZC6lzqa48egysyNM3p589jzGbeHRB9+Enmk3G+bjNUm9h2gPE54T
ALUpCDxjGeSOtHxbhmw6sbgyPwy7rGfUws+LIMCF0Y9O1DEY72XWx+TohyRJ/8G2JORdKwwVyJ7C
TSktmfCYLai1Orr0LLY6FSdrvN4pBF/RYtQwLfZzfcBCYUVl/oht6xZhnI/TG+5EFKTXALovs/Fh
B+33cTFGnzkxJlrCs8FB5xktq5QZSFK3nRxQ6V8C/qSQXXS4BauAprMRuvwA3BfBYqVVzQXn3qGt
9OlMaYZGXyA8wOlgRpP06WVDDlyC0OyQ4W0SC1B5RcdNwSu1J9odTzDHgvIihxDTkbo9VVATN/Fx
VjlVfLVFKPbyBTwPN1W8my/1BPDXz6PszLhZSgknRiyEDasK9FoBP0bBMwgm1/gavSqp+9W67YIt
QiTwoJtCIMlIsI1t4HxzYOhBKfWTxCDGgCdAB171WIMOC2sW7O5PiXbnVHcG7GAzJ0HHt7S8+Yqw
4AfFk7Ey69Z49ytmEriWZt7FGGbcC//3okMNfRqAdjjaKj/FXdyeRhPBD0dFcMBt0oEvpruTl2iF
RUp2rQUN2Hobm7rgIStH15/Oa7U4Lu+S3h4hWqQd1KA/fxlqYPf4M0hcPRGhmw+iPfaYYb4ECdRp
capdb+ATGScMFCTbuec5+acx3pk9H6x+0xNcv8dB8pqDKzxOKuu4ZPa2R4IucG80ERMsvkeS9pac
MkcwRSx+c/vs6VTEdK2mm9eT1zq0hlMBXl3GIOLZgGrJm4hbY7Q/CttrOJN1XIIwEhGuv5fRCPRw
I7/2CSsBQsMtD0N+H03xKsd0OM1o8/YygYTQ6BziaKOOFgkRgAzXnK/foEj87PC8/l+mfRKU1dSe
OYLVYWIkHwM1+bwrYcyVya7e7c5Lije+wyxGa29lqMUDu318ExdA1c1w/EfR3YLVkGds5xMalGQX
SgzXTor5+wsp8iRIN1Jkm4uQcliz9APWi/5n6QVrABuTKGkJeOoGZw6sY3oiaxC87uK9kMtfFXTD
eN22PiYmD4/tkPZe2DWMvvwHdmxZm58ehRqs5Z5vlO8KKIi+/G5R53lH6/L2OMW6JF3cfdOxvjN5
7d/+7Li9NZUN2DptZgXYG3nMbmCMUYfbQ3iDz50tDTkW3rCSqEKjTpU0ooGMvwfRi5ZDrZlzqGVM
CofeEaR1GLnC0j47q0eqo1fEtGolF+32wipHkre4IR1HtgeDpkPJ4ENtRMDn88EOh27Pei8J01H6
KlJAK2x3yFDjX3bmu7O0Bv+0h1lxiUtPKPpcmmSDxVmXBAIchp19GThLtTcnC6obfosMuQotAcli
eust2gFM3LbFbcWIoTAcPhPHF+SnNlpqZy4kBsh5c7I8lV8ETf3myUx3Ml6PPlnSiGuiR9Z+SXnC
JrPZneOp5JqNqEVd7FFiBBresuWVdXpft1nIw5Twlz2PqIkShCH7n1yPOJk8PH85bSTw5RgvyFpl
18nhtlucmUkCHsO6M13qbC3imNTflvXYbBx2UkvodgTBoZdWPEGxMyWoJlDf4JKha5YwPeWBLERP
0tWlXJ+fOvcNl+z5m5qnaANvsH/JAbwrcSdRdDpL8MEXZusw8NIXV3gRd6BrGGzwswVKhoDh30xd
pM6e1/SZijF9vSS+pWruQIPx0tBZPJo1z0J7f349QVUK7cnEnbwKr++C1U4qLcb7f7Tes/75Skla
ZGjoVn78E5TLa6bHr5zHx3nB1hZg2Qj0Bfmkb9lsUckobq82YBzXnVotxkbKc6Vgn6aELAdeVMcW
CTd2/z+sJYHSZ2rsdsJiyA4xcZQtKL76Et32FOF7O9PKnVbrr/LyCiWNQpDOmUpjpfM2lOQsNeEO
ehm7JkbwIICWAabWoxgDNejt9nRJh/TBS68jeIc+NU5u/l/WucslkAiqorVwr65vftmBHaQb5Xk4
2tJfhDbNlP6jVYHfo81N2LG6rsnZcLs4p8oZ91Gfrht5fdw0yiDes+5765Og5tT1eUKP40ZB+Sht
swc3IaibYpjq3WTLPnxPOJgA+TcB3iuxloTOl9DmoCvmgTjL68ItgzIWobUfeHa5kfCluQkMqSWV
99nTGfgnGBZBJ7IesRdXd4w9hofeXRTNWUNd/Ei02Uh4+q2HrIASiFJD0odHo0vmCV+IpHjy77ut
Dkpu1B976/6eI18l4ew4WcB1WXL9T3kJDmaCm5DdRkBj2A5J8/WhFBQbUB4SD63chn9rtjBv2Z3o
Hhvefv/aN343Ne3k1p6qpkDq7RjJ5wD83QzFU22DSznBJjf+OMRpjsRjGtAThUcgHV6B2XqTkpGZ
FyxWsXbmAK8P5fXrsK836JsqOISTQUaADZp6tHdFs+b3xEXPnaX8EcfNsp8APIyA6gBwemaRDsAV
7UHB9rsY8qf+Q+jFfg8iHwGEGJRPXtc4npVrIFm028YJKhNb2yvxS0qXRMC2SXdPAfHPaki2hAsW
QnRY4hSBrMgXK89+Qpi0XDM8z3uxnjjueRqJ4sG6SWYz+YXHvheBzL8k1eC2ulgTz/Psr4854aYr
gxo/7j4PnyhZOGaE++Oby4QXiZRDsjXvrXiKWLRjMrtnYD+9uoqHmspv+by+eOJARs0HBw3dcwKJ
HB0zwncS2n+gQvxa24wXSKRtGDpMqvkrOrHcxUK5TNCdFLtIoMlVKGVP+dm305pXXSHAsx2WRdD9
EsJNKaQf4JDYN7YWS8fIq0+6CnnuyC10Ad/c/bM3lg71140xNX/Bc6RwDuP7QMm7cw1LtVc+nA4A
1wMpmo+5w/a0EeRdCraUXj37Rf8rw7p/uwZYDhu22V/RioeuhhIMN201FDxEML3E13fxb5S0n3p5
u796aMnSSGR2hHCy3KAHhicMf9mMGp27uwEDFEZiZj8ZYLkUPNpRjP+SX/4rtbhO+odIB2n2KpLp
pUJtuo8+8J1W4qvDPhQ4wBVhBSHewFt35DB/SXhp8bZRaLHGpQuFMxd2uMX+7y7atX2tZOMccyGC
4U4eNuOMjMnrGEEm2W39znEJNS3+nqorgBYmrEVFm78VI5iijjDeKP/HIgPT36YYpQSGfMrDM9Jk
d6q2wIVHq8QRgX/XxgH6TIDnl++Y5btiCO7QmpkPxOv7xVT8aaNfgf38KEUeoWo2P1hnE0isqpfz
yaxcCXije3d91ldzGCOix5cH2GWVudYOEp71sjBJTk9fBtbW2NoIfDdAsqQON4Qv27MoYmliVBlB
12lc1h5K4eeilkQqqyRuE3WwJ8fdy9khoFn1H624mGGpjDKXos74vR3GQrk46is4Ea9B5sjvZs7h
oIVknd8oHi1gMbe/Rg1e5IEtmzlOiQB9oIzgZVLwzaeCG2ABHIrI+pV7PdHhBQwo3/OabnsyWorC
8luhksy+HbHaJXldFS3E+rILQWg3DK4AVJTx0ewu3jX/gOVPMI9HtfV5TPSMJa861ZtHCPkONX4p
A3jNAZl5DNCZkx7e2/z0VA8FJx/tvgNRbfPyNCFCjd+BqDKikFwYFxi6kc2nBnIGONpBw03uhfoj
YvLa5VOAVvx+BeTRYge0I1/dD9NAASybdsSTJc5rTeJenHi2qb2lQ0+WPXd4bqG2FX0EHbTVI03M
7iyi6/iO9CJ3kaN1EglCH2Mq+PpBUW8bCGSpYbOiHUuwuitEXHQTxIyKnEAAdoHeON29EPzEfiV4
Eryl3xNUInwepTDK2ULY//TcBzVNLkoshEKlhZnX8lZsYDR+qxuBk4ndAYJJTcSUB8iiiSjinUaX
/e+7WmMikiqgVc/PLOucV21fWqraNKnj7zQBwv4r5rz2AsT1XtJr1zgtwzItEuvdLoaiOxUL92NX
gKpn03whQvrQsSc6SlbTc57nGYJWSKPFugQD+VEeDtajjTK5kvg3myydtaJ0UFEgZJCp2sJGMh2n
gyr1OzsZybpYjQ9WBbB81vOqlVJOCfcL2mwqw+yQO5Q+bZQyWhGNfwtsI4iPTpNkCqmXRhhe1CYu
emjjwctJxVBd9/OdTNs2ZMZjsalBEYwMp3Rbmg6SNNnmPutCr0sNhrQqiCFc5aAqDBnpy1kqY7X1
HpvZrPX+QyUhEjiQQzT8rushhCwAs7T/ErdthMz3L5Wj23ST36bJJegbp4CvABiid742FptzI94C
8P6Qwq/jJSs/xEpmOQcgRVhYniQSDunSVEVr20f7XZzQ/Oq6vF3GFuRktlsxRT4Y85LCUvValeSH
f+veF/qGjxUy2rj+dWrORBCrcksoZ8mzRPG1P+rBgi9cNP5wTYtP21A1bW6LNKy6Y4uWjKwSw7bW
07l5e+oZoiLNw6i07DGx+leqL/f2tqXB17YdoHyChGoTdf73ZVRPaDMUmhC/elt2lcvQ2lIgPzmw
tuCJJFiRPyg8JY/12vTi65GFgaPZ1/quk3ge4ZcCskcaJMdWpj/8RJh88kcjcw5TRnlUF7IKDRMj
Pjbree0CpOKSSfu//SNVUaJP5IewA+0O2B58OVOjXrLKNdBEYJkmfv4d8fIHAzzk9ud4zrJuQcbS
qyaOp5WVOiD9BLxV2lLNCM7xewf3C9lNGF9g7EtzqXZtyESplDTYUH5CzA+Zs3+YhB4JJdc7oZns
O+Wd5BhGbHB3JAUbRK2AlM20x6OppzqiZAQisqCcBjC3V4yTxSyVJqHD3xsoc3dXB75ma5GT9NLs
gtUf6WvUq5rkdoKv8/VhVMw1q6BPNG26Gqs4CVP6263wNllBCNzJoNWlwEMPOCdfVifHl73KRlV8
atb/LoEqHmVqIGRPcyHc6i3oNEQJmZZa65wuh7su+zIRzwcEzdCJMKRwnOE6KjkauUIVNlaRLfQ+
xDlVV/mkMWNtZ6v61QHFCCap7N8OGzdwz+/ehKksxKfGQvn/KUwC1zGju9KmITRCxjTGvrrbBoSi
j1QMPE+P//Qj0kwiaIZxOtmNHAt8iHanBk4sG9ctpRaau5KeuzqSqB6YXr84pqJBAH7HEwweiQ+i
oHyhTYqtyxdFf2jiiBCLvEHOSQQg8nqjjoDs9bQ6+/43v+6XZY449zQpgMgXd7eN84Gf4Sq/DnNV
wxuUe1KrGcjmZQGWy6nX9+vc9F8iWvsYoEjwjEKELo3mGdQ8JGRTra1R6z9feUIU0dKNatiggyRf
+BOe5XUO3RjeTn9JigCLnmVar8fnmnAGo3q81JjOOGRHioWL2Kr7Eqhc1Ud0t858iJojklSM7ScL
ZZSySEJos7skSBG5DA0HH9WfoAJJybOFq7QHDiaIHtH1DfHQVcztbmzC60nnsqSKCTHcIAq0m0tK
68TF09Hr+MfoYnXyQw0Wljkz2rfqAlNQjKs1mkzHeuTMZpVeCiYYx+xiHxLLPCQ8wzIVG45IW+az
uZ5cc1Uh4VJlRIyNLy+cXZ+tEZ13jawrtNDi/K1+Jz0VVWJHL6FYQyOA6KxTH4axlpSN7V1PzMMU
mfUgCREGVrq0rmui1ubmaQfgy8Y84ywIssiWO0l9CmPaNwEdbJWppv/mCHSTCbRSwslMrvkhtNQa
6BvhP7dBr0NtZegClVS9+9XemSiBxJZP+V7QQJcqzoQSHKbaclMAinBO7wW/7Fhe8kPH1Frlh6q/
YV0E7yfmeCsLWg663W7e2OBkduxnk43iBImMyV84IOzopDCPKKkdkyJbTf6UxiIZHJWpt4qrmPcv
n72xRK1uAQ3+mgsoX2aGvsvCpwS0IqK1GaWUBVzKS/7EBac+ksuaFbMPqP0jtaL90Ea2c5RHBfJT
XvtSIqMA8Ijit3CNFQffFsIT1/Rt4WneyAhkfh4fS93hD+I/ePFg9ctCHDiOEzXeEVP6rMAX+7ox
VJXpjTQX9PtGEW3vB8OhF/XMaLAA0iHDEanolhhWsNj46igncxcfNGpfK80/To1zdEYiR6GkmcDN
fu7dWhcFn/LGMIopCxY0Xwn5HmVFOifvuLwRa6My9bx6YyxSvyfhuMRidsgOODCWiiKToogL3nbQ
my6Pc0YqB4G+stoOE48VbusZIgGYaASNJjWiWixxG+UhmepnOtOabtBYAA4Ck97leO5lxIXW/C/l
hvl6O1Gxmv9AHEHf86NyQ8TFUVF9Scod1C+raLsnPoY30QEpL+NteGmowUSwKM3BN3nyLnFGiNoM
CRskHxEDdeLLx4QQlph7BsXt2TG24LQVwVII+0S/WOczh0pMB/7EjWekRt4zBaBa9CrkNWBWrVt6
9ouUSJ9Rj6ZLS+UaS6BAYV+6HoJizHr1icpe5KlAbzR043GNz4JYX3D/9JSXm1K3WWX/tZl5OwwR
XNDhGV22PBWVmBM/nAJxA8UunTak9sqOS/cba8+MNjRBChsaHrmtdW/1cuykiFRHBLW3fnP9xJ1q
eyuYwjaiu5LScI8IM+JBfH51Mni8b0lWdwyLNHlzVFdQJUg9oTQrbbAfreHUOL5JZCEOMJMgn6Yy
livWDJw/W9N2pMIBxRKoZl9U7hb+yb1KR46O3+yBt8FDuuppC6WVeLdMwy5GjLQFSG9lHroPq+qK
rvLsREzZ79GJJtbQaLMGG0o7iAZlRRhc0YnPdJz7YU+yrPq9MJi6MrqE6k9AKd2SiZEUntMqee3L
xSsl3R13/NyjNXsSd+sHq1ZhGzfpve/m24ZiWj8cATNLVulMCwaGRrTP2ezEmLlvppjHKO0qjY8G
EYBd/M34hchox0+Io+rA52OUvZWIaA2NawgoIT2uzeD2XcWThphiVAl1IHALinqmTqtBa+NvoYJD
FbpKxVg2/s+L3T7nkS9y07Z0ic7KlninmqlFZvMV9IS8n5QrlLXc9N2dLSf4wDMVCPsgt2c61a5t
bTxSMFmtkghhpS1O7ajmcGGmaP8ggbaMLwAbY2AxuuS37WeGqWkR19gy2rpXnRPyUSR/0BpvpCzX
g4NYfqhpNHP4lbBDOmBgoulEDTN1EKlcDsCPKHAMMNZdvzdkKUF5sgNvK/9gIeqg9LpmUPOBlc6d
Uc4y1NNd4+cwQIT192lEbBp7KoiSXc3RaALvL2ocvxoayEz4BFx+l1RrKu8432XPvTTiUpetBCaJ
1tzppasASrY5j2uTDyc4eTc3KFaxJGd9QBCcxErAa70VIz+UW+IBRRoamaQWv71gRfW1ANvol6fI
m/tLPnSlvTQX9gVxpEZANiOjhQnQPK3vcLd8NtpAiT0Gv0yad8jtru/PZuSy/uLFCABNQRBY3mZm
50Rj1lp+WmtA11knJUSOwMN08Olvc8mqOQGKXDLeqVhN1nOS68Zjaz5PoZQCV93JfWW76+6XeSoF
jBXBd3iSmiBTYaREXlE7btcqHIiMwMuH4ZvKiTqw7hHgo3p+6uGuNbf9wVhie5ngilxhQl3O3V8r
2wasO8dvgk4StqJyz08rTugYuUkKNnEsqoHGa/FVshN4RW8hHKqiaaoAuiCpm88RzNVEnLCfeAmm
0C6H1Zf0YacC/3vUsZMfmWwQQqOkI6gSkA/HmbdninZoqBdnCM8RsvR8OnhokYBmM+YHDjrXhMxD
68aPBk+fXKXzg7qM2WkY5T+pFlyTisM51/F9eR62+4emCmtrtTDfPzlkBXWdfMnfFy1hT+R7GqUg
SF7No3lnN9UEacZS3Jd+jf+2oBn0fKiuDMxcW6hkCHXeYHI4+r4pXKPLT0t3i56obtXa4B+zoS70
WpYdkeBwTKkW4lUQk78iHHWoTC58vLCzQRITrbvJ09idjxWrHhOAJHex7DshLG/AXAxGtX4hBaEn
5FiO+med0S2RpYkk2BcaRB+ILZf35c9j5gfQ6e/NBm0kCqjm5raDTj2mudnce/bhiu2AtyGWuKnk
wmAo6tohSR0WWkRe3IxZfnq4AuwwkQ/IxA9hIrJQEslnU3f6Yx5aLIcOJUldHPt0jxFvHkyUvey2
TvTE8y9o61YjrGTIs3+UupkVYm087aaoulVwaWlyTSNP2Wovg4n5pxjhjSAh3TeDg+l/WJunWazd
zkcLCmwx9MHvfSrcQ2IbzsUawhAB0K4Ocbg1pF6jF4VhjYViZ+8gzmR7sPxq2cNM3jWDPReanMOU
JTE8CtTU9MUd+TfJI/0kn0JjUP953xT8XmVx5UzTm/Iq7JJ14oWDWnghBxUg1YPm/FEKUJUClO19
Ww1ALtxmwKkRhGzV5E3XRlx24OLxUpeDM4pUcVuAEU9u6itoga/sVSOirGZt55UYcvCJEdX/j8Sy
xeyvPN5CjpNNvR2c+t3VA1HIRTBUECJU5F7ymGEZIC1s+ZEqwBQSEovjCwM/eZCw96Y3JNAc2aAf
Aw4gAX5Lq9wwubUV+/2Fqrv1FR8vigGm88OYoG6MuNMU1oAjl/0eKQ6PB8XWP2a50NSdOuZ/L3pR
EkMnbGTcI917gAa0lnDTUwcmHrxH9j6nGkNAB8/8pT7BMDODmCX4KqCz5KQ8jXAfmQFpQNKhn0Lp
7MLRzga0lCh8OT5CiZIeHVaYkS0LoLfufhdVK4oaeenc06ESokNkJgqEbX0ERKvZ+gut/7TfQ1nr
Kc+nns2zPiPrc/YcSU2MltvXgEQTHlx34v7GmU0LtUqZAI7ncevHDxoAWP1uw44/Kt4ECRfkDCeh
yVilY4gac3BpcLdMVVLgjvP64vhoRot0KaLYsVTzDDFGzCJtDRVuyhGN7qCUBna7rtUYvqFTQVXS
KZTPwiuVgUrf9O90Db4Ob6/73W1vYVns8i1Ai6d+kGbKULyoJeOLuWLgtXc3BOoHdD5OvouWkA+x
nze2p3Qx0+tfQICTuGgucNhiFwNdLCRKvPwQ1rVIbjFlnsehMg3GAhYXz2TsppP3WX/+erdEBPr7
6XZudnEXehhf22vyVGIBRSWgrhraGivfkV15YnbSbqmW/A1lEg5kmgt42MdZqmr/Cvxyhs3eBmiF
9Z4DA+9FP7aOvw0OMvDphlsTudBzN6nBQbJSmAQWkc4dOY17rFthS8pcqbqcGko3++4wLpoBTKpf
WwXD69rgSK9RiNYE8Buq9DWl99VLTtMNwkDjDAXDYxXslKwVecRz+Rh+OmGiAg4xBBoq1DQGSyeB
ztJhqYOkxL76CBeGsQ6Q1Lk3TmZfSuKxiOqtNp3sDL8oYYNSbI1EvFb3qOzDaad+SGXWGuIpMywB
EbAc5QGWkPMI8bJurV/IlunbFHrs2tNVDuGd0ePZkJcOXCCcbZE5foRgrZ67WgSuCy6kfbaPZ9k7
11Nw25GOPL2Zz7EYZVw0DefRiwGzTFma3WVnU25/gI+do+MYQGqDrjiZgnyS2Qb8R7Qy2u2zx3Pd
FwFqZV8h61plnkm8vBdZCLUs2N8zTOFIc3fWHNxqvosXq20ImQDPfgYp5D0KX6W5/j+b2dD3g1rb
mFZvt7sT34nZ+Q8UGSbun3LB0NxJT8GNXCKT9NpF88P0stM82PCzK+y3iJHQhjv/SSIuMSvLZpN1
ww/qvIY5W+Qi57POgBlIrUIza4v3xbMCBi6JqTNbZFxTUqgJ0UiAPUZvYv4wV+Rhx4U/6RnkLseV
qGgZlmaRGi49XAb+4MIBZonJCNd7FhD3BHtTSa54ywGdATekwQ2uBgb4yOQ3kvtFE8+ivX4wTKrz
HAtIpd0iO/wE7m5zS67Zy647L/7ANAcrS3jl3LIlczLxWfrtfSswU04vRP5TdKIGjH9AQv+vc0wP
cfVwL1JBWDHIkOrNGOWbHSuvkplENjqz6jAlIi8VqejyFDSc51YKfV6eyJ6vucRQ0Ab7/ROFW2bC
+U/d0O/yLK533HmJgQrdIlgOnm9lvP+AFO2xqudStl+mNPvdvYAwKj7IWQS7Jnn+py4zZ+IN+Ycf
yLg9f0veIbo8gJOg3szsRG7Y7SzTW3/lK1aY5axg5GaUB/kJwXyXpfVldu0bPt8R2/CCe3ejHYnA
Maw6Z5Pp5BjcBsVieZoHmJHIHkdtQJl4nJHn2oZQ5KbXQeA1GTVH3uEBuEvbxy2qkZ2z5laXrGFq
MM2QbdZylJfgyn1gdsS6ofztZdiiUfAK5fG8ao/KKANldBTTxmzbI4O3Ux1EyL6WXKMPAOF4bqce
A9FwfoYfLL7kWF/l0rF3CBl5MAlaeMszVLH1KYoVYvqExaC5qJ1shfr4KN3yEwsdBfmFRDFESHgz
RzLVFbKpbZgfVsRExn1bL9pSVb5y29e2ytgwhJN8dIbeiet2ijpZG9T3pw2W5wKS0O+LQzbmdnVS
l1jaFgRauSm3+C7PhEArsfzXafZGI9Wwu4EI7FdeP1+EbMraAVJcHfIIYKTWyq+vkoP+SbLHdJyJ
NYZp8fkMCFDcNYFT4m2e7Lir9P+IE07bCejvIflRGCAKNYwcF1QXA1Xi7iRTGLGKZoJkQJM0Avm9
IlW/i5/LkWWKSfwLWA3hZgtllWbuxNz44m+Ucd97xFH+7dv5Wpfr2z0eh6gMTtkYkEAakIFFy25g
vGesjt0VvCT770+klgkXvHQIDcCLzpaKivOsHoGyJED0y4JwxCSA8n70bZ4hREuIjElyxE/v3LsK
aTyuPK1si1byscoW+v5Vp4Fwk6GMH3qHUvwVYsx1EplZx0Pu4FM7IQ+ZxnisgZtCu0Cww5IB/Cat
jxVSe9evdNU4+lBPPdtOs3hqyK88Q15PLe7TCB6yx6KO4Jb2y7W0acrrqeKlUAXGF87q2as0RkKz
PRJrpc8CuvXDldWUjsmOQJ3tVvXLbq8aSoj3aEqPOfBXoU89NwmbveZ3AhcoS8Zk8lHI41mLvkek
zADJnicr5VG+v/GChFF+az6kG5kwc4sG7NMsyfN83LBLphsy1vy6n4XXfj4hdFM2JFbUv+hP6AY5
RTOmM9YUipMaeFa9D5Y8xj2sE/jNihGp513R536IbikHCj58bvHjIdUbVv6MeHACwKwbEYShYX/a
+yoCymhkHuTS4PNZ3q543/0XP76yN+FLyRbpW+gwgmE+jrVEZU9qm4Fn9t401BAs4LfGF1nHhPwl
FWmahIjGZzRBe7GrcLZEkqFLiU/QYbBE0+ynoGRHj9fVyNa39FTHOgc87wizK0aaUKMBA9Wn2RLF
AODeQywj7Pl+g/7PIPmcqAtlC4un+Q6kUzUWbJ0DVXh7R6nI5+craawXBAUeQTbDl6xwSZ2ZN//8
aqPgJmBQ7Dyd5RdnjZwLkQ0oalJHIOcyfNgJmeQayqovqkRRHsB+NmyogakId2qAyBnS5zbsLwsQ
XdtZzbVgLLgpLtGT9mIlduNyXjwICrYKIrBrCaffdC5t+WkHxM2qOCfhkYDY1TMYidBpE0y4o12L
xsna+TmIwv5l4jc2HsXbTYwn+Iy5RAlQAMc1kiLlMqP0EU9o5TDQ3Ql/vPhUKkZujahAaQBNXKxP
hPT2eS8gHd6NHr/y4reyNeNPAZrdE0ArJM7RDq8WvlmfAmt5xOY1o1t+YCCIzODDlan8GXxjdTNW
0aAJ7TSmlolEEDwDmKa1rOVKt9cZz9+EKRPaUKCG6rGN+2JUfzqNkHEzlReZ8Yin53lpQHtdEEU3
WnCls8zED9trFZnrux5e5ynEthIatJ8cAv/d3UG3+UsGDMvLw9TdYCWzcOizkgoDWouZAJdkhsuh
Depvxdm67KnvQ+w2myxwUcauzoRgmpJR+fiKP6XOo/Y4ULrJMm60npxwUgLOea29ZKyk9qisaWkK
90ynYNn/CxNucuRwEtUx4NT9CWor5Abszfk9jaNQRfYxt8Pvhot4vXusUK3J2SNT7Q9Y/FZkCJEf
XbWSCClcjRaOI7O+aSsUpHDebK504sy3wVMWo0SPAp0mwVrvU9oU8sVIs4202JWCQY3zT+EShcRY
2tQybrhE0FNF2mAeQgWx4eejfWnNbK2vaAkO+Yrf0kAadRSpWTJ/Rt17rSlUOiBufwJMdaKAYArt
SeWaAJfSM5Uz5oJeY7N3EUPApiz41NTVzsUmyxaC5wi/hG9WZf+g3NvQk3dzuepFMV9ohy+khyTW
cf/FVJNhFRxlRevN5vYAFqJQnVnp8xtbjtkP1RevVFmhQL10V/NmlSx9x+u0naG8K37HnssEVClV
RhGC5KPJ+Svik2NfV3wKeWsUFy3+9+Ty2aaOwHqIhF1Hdo9GCwOyupkVxMFUvGfawNlVbG/tqnGs
lz/IXcucYWqEhQEU1yLaIDtxSNkGBR4RIR8BLNDZc6jg5Iok+/BSkj8OhuppCefPRla8pAHJ5sV8
VqqTuckCmQgUK9SkKcIUJaobikOfhghlJGpqt5zWEZ3zJhaUlp/7JOgXNJjhP03RIncUjl2OA3eD
Tqpn1XnpF1w4dDFPl3bVX6rrGx7xdfp4EBNHvHh5759Kx04CdMLPxsztHX+MqTNmfauVnu1ifkXH
G6ZFl5ChfF9pvB7N/3n89DgnHWuwxK57SOSgwfHyQDF/y9LABdpFSV1Vpx7mSPyndtwnw/eleBzw
6i1QmGvXV8VsNLohqtlDaSlbCNYdMXwKyzYek200ECk1R+AP2l0TdrnfWbEfh8D0AwNz6RqdnfRk
sV0HUL1ntxZZt/wVo/Afcl70ixTcNW7NGd9iP19KtrQObdkPU5WysPb0ZJ6A2m+VX91/SVFYnur4
e7YO7+DHiNhWgagaRi+a6HeUTpkqMrC8jWrz9p1IQTo8FInYPpO5SrSLmzuBuCpPftVciJsKBNKN
4khJ+GqbfDlwj5NQwnxIYSVzJgfF3dFkHy7FwHX9RN6KS+b+HHcXSHkHtU/U0RemRMQSUgycWHKp
MDN4CTH+bGvvTuITzfdwQtDq0NvZYpyooCjVpFUAGKojeQa5PJ3HGHd+odjT/eGUBcs6x7gvNamu
QfsIndppGg/FYdicxuOt3tezIrT5IPmfgdjn1vLGJEh4eMGr+FO3G4jdNsO3f9q0viFvwx8SFK44
OKApRWTz2CcYJq/2tM0h//McvM8ihkS1WnuaIeHKtrUs3eZ+QradxtFx1NlQayvcSXwebiEKUk6t
m+WEJIwZu+x+gMD09/p9uDrHI+iKAnMSy3AkNtgur2K/i+wZQXHG9dCWW+vYFVF55WABEY2ljcpr
O9Soal7Ytx2MJ4fsqo/LHeR2P03Uw/0JseJXFlDDl1mK9UJegDyoX5PtJh9kcWfG4iSeNyZHZHU6
k2Pj+SO51s54QUL2q1iWLFDiDHU4Weni0x1KLjx9CkHEwPgl1yhPWx79rC0afuk90zBVjSLs3KFS
mwxSjlEQJhImllC/rX1odOkkNTvq4CkAaxVJM6xMFCPJ6xafnljWweiKcFcxFqH+Opt9Ty7VCF3J
Q3wehQ6S+PPpODahctymlsQylIcimOHHm8I2v5z4b7qq6y78O3cVt8AkYulgqXRNZt0WvErRBe4U
sKr/O9G1ioBshCwzUfzGRjquPpRpM+NBVs/EDGN3a9wOKj6R6tGkSaWdC/CXkXPoHPWkwIM1dEYI
JanRsqEIYw/VJOn2DLo/lVvRLghUJPSBTvmurQRc+eYEli6SZ5dRur35du5sPH6PMsUY0e84/ufk
fTes6fDsZzWt+S8hBPXZbD0xuWj+xIRxHOngjaHATpm/cbmDDQX5F4jRK6DUV9y1+W/H9Q1tmJJX
ZDNfobaLPPwYhb1Zmn4xuW1xAr2WXgL0Db574rt1Sg9EXlvdJl3goFlhrAlSyB1w/3EsZ4jOZsjq
4OJUbTPxhEn60emdG2r9iddAMS6YeugArxZV7wiiP/m+pwTvVTKLnHfO+k889O7eZdGUH/PYpMNg
AvkZ2esvU2RZ55/Kt5LR7C/W+X/BpNhxP85efILwz/RmfRxxbRIFp68aEpq3FBZCYesJN6/JpBRB
xkx7hnhpiecNDqr+1A/OAWzLMt+q8YF3gviwfC6BHb4Xt0J8IEqLiGMWeWGMsH/c30CYpffv9gLc
8FgNAZhAVzS0BnPftbD4DErrTn5HOca6Dpz0denjCcsLGVrRDxjl4GDA/Ut9R8RwPLB8Dpzyoe7z
mQJAYrf038mOicTQXAsSzgEGi179MHQwaXkTasKVBBasSJCdqFgiEDV/2f2Pe3ZYXC+PanihjzQG
kwpcsuj6dXG4/dAdLDFbVBUPf60oFKI4o3AxJ5Yau/W2NJ29TMvth6zb3ZgUmwK9+pL4s1f49J6q
B+lBVCXG7HtGIIYWp24iLGI6zNLu/XZtuu0QNEZivMu9C9qnsSCcEZIL0YQF6vQatYRWMZru+9fc
t/fE8jbXOOgEt68TvZAlxjjVOQ+lOUpT76v0VJGJ6es9O1+74wMFzqe6PW+/et7gbrpGBVr7qP0e
4CUVH9vp0Vwtp6qBEAkGB4ZWcl8mL2vfZtwY9k6Oa+514gX9E/Hv8iKJVgC8CObgKL9dD3Z2wtPr
cXoEsZ75iOcqxi/PSJNNABy7UNbVKRH9GU+T19j7Z7rWhmu5TbLyQVHxVbe+8bwnfgWx6tlPvcEa
Uwxgjn4FPqXcMCkcC0cJf0UCbys5tFavieZUri6SUdtITJzCo2IQkxp3wBviLrdkX0Ok2VeDAq46
pQH67bsahHAI+x0K3NMc6rgZcg5K215hs9a/f5bcVuQlOO+suTnr9XMHqkBFOCm+HG92/tjCFWR1
FUpxA9Y1yPyk44OhNHe4pu+Gyylq9+bJOJHn2W8dp2CZ8se7A7tniHn+92zykZPqUps6KNFC7+EJ
YOjWaViO5NuEnO/+h9mYWL4loxY3v8oJxAAdKIpLyAHopPNHuhl/Fb43n/p+vcPh28e1rnKZ+7qo
EA06V+Afq11rFSF2AxwpOVVeIXvBhMFINl20YlP68iJINE9qfb2qUKRpXIxRRUItoYYpNCh3T6Ez
/ytJKHqBY6ASdOwjAxh4qabtOJLXRxTD1dmA2sIakCNc80TErNFgu/u/Asfge2k/+SOhDZESj63o
vvlZbSxSNSgqcbzRzIUKuJDVgcOR0F0u3KKIGlMELXVtSCPJCSCK4SQML4bGZPRvHHY/0jTGl4zF
G7WudaiGOTUBJG/MTwRMWDQ/z7YGZg85mbdpXtgXZS2/z+kNVhY+sFiqzP1e7K/mxGfXjgUElWQg
gVAzbwemB3pFQfMrogf1q+I++v0/ufsrUOPZ8LhxUVfwLaZWeRkqlS+2LwA6m9Q1ybrZ5IPAYRca
jhPPnjE2yyDaS+m1F5xykOQlnrUZVIi2y+NGQ7LFrxcfUHdaJudiX79CBviS8Gl2I9JfFlWLOW1B
O7y+CkibrltaQ+fKhfJlWe/dnCaeaE5YC1u/shIAjh32RejV2gvKAOWqoZBE86bU4Q5u/gkN69iI
1b/ct2sSbQQ68o4ceNGGVuRlhYeQc5do4t50M4VjABs5dhSbkMN6/15b/x371cbavc4B+Cceiu5s
zjpuOcOUZESDJ4BFQyD04D2cTeifBhF4Fm1no7HoRlvXAtlQtjpon3fyxH7hUqR/c2I0M/iXecen
x0m+lfXt/5OYnAg7HAiFmjFREVxlJMeMTZqZs65uO5egOX5q1nSSpbelgUXuSYcDJC79OqF5xybC
JI8b8x92JkKJ7VVJNgByjwtnybJUqQ213lpp8fEHdSVtuWN8WeeR6HDUNZxykr2oEHFMFDljuQRX
ywBP8Pmfoyfuq0BFbUH9GEJ1F3M9iuRxXk7tYk2Z4TZev7DMVGKSl4almT/25StvrteUSQjhJSO0
Mr1rjlI4PJcZvAWeFn+zNwDzAGWU1KUYcGj9v+grPKzj+3fMPnOz1QVUidalsueg4Hm3Z8LqKoJs
GTlH5V2czKjeMh5lya7jyTbj5iBE7UmUlZ+3+GHjvvryH02yJRy7uDfIcaKe1NJTgqP1qzWoo6aR
ovT9/GCnbrMIbUhIw31NUmoKerzOQCFOXpdgbYazvXcZ2iNnvzDivv0PZfnmLrtvBIhokDyMuUR6
7VaMwb5Yu4waU1ry2towE0SRKl6FLDKrTt9CsZooY2TnpLxrEmWqbYtm/+KI5XTrKRuQdZeYH0ci
DHrNMHNXkQqNPU7iqfmBzHcYL6AofZ9V48vBB2WWjKrEfJsHl4Yk+MdMpv/KcO4Qog9+4yi2GDsS
m6KIq9K6ITu5M3ZLxddIetG8+zBmJlU+52RtBhEkYyN9RFY4/9MTq+JkwmltRVMn9FxOqdxeSJwn
xTYNtzzbDir9YOGQaSwnEBmVWdU0Q/XfBgr0HyI+pOxwfDIor5rfx33/aTb4HbtRL6MJU/LsSM0y
JTCesx8CMH41kPD4AuxHSfYW3otzwcApE8TDchVr9NRj/546d+uQFCtI6qTG9j/IUG3539OK1Yxe
agutIaAUpylB3OceZqjAdk61h8S9mSqDS5cm1LQ6okklgpNJ0TM8zqrQ+g3s0WZRC6QqP+COdWrn
LkgT8kk+10RJqpnwprr9IJaktdAiCsgwQy6SqkjFxX0LCUQklFvLvwF+tHov4AjJPD3joXlvPKp/
537wvntQZPyECvbHsME/mowTGWuu4QegC50RCMx/4lHHgCfQl0NUxKX/1GboZMGCp5kkZUYd6GSW
qet239Y2nWqpHix9DpKulVAYnwKcy5yQ3ieeil6Ok5vaL6UnceFED3fCF+s8WvsUEcuneLrQqgw2
zYwq39o94B0ZHpqhYJRxYD2Br9drCSiS28cHEUNCB7Yc0tJxdIp6zs0v/WytWTU7T4tYUVOEEygY
mCNMAbwr81XHFFk0j8bsntlvt09IoDWR0etdRyaBNebAc3ypORsRKW5/0e7rmKuHV5nmUX3dbU2e
mgTbY3LHPv6GETGLasxyUuN+lfJS/lve3vaU1IsaJ5JvCa8Of0T3w0hahNN90JOM5KBQIEqcgx2A
l5pQylGlFl1obFPX9yIt+4u6YZw2a3KXSqKqZPQ3MnqkHUsBHn1Yqwgx9siQB9qEudqdMuFPyi0W
5BbY7+JyOVxc3uD5tEzF+BLsl5xPE1A8bkaDbaZ/Y1O98WHSDCj7tYxaPEkkyO7geZe4V3cRLWN6
igIzuxpfJ6fXAdrR2dT2JmYY9+xr3eZmLOOngwtAyO1y2UPjAEkcCwoa/vItAQEcRAA1zP589oYq
odC6Wlslc6+1Hf4C6lHUWMyzbQCIKmk2gBEcw5d+6iD9GpA+BFZOlAGOD3McuJHpXo/Ye7Fv3u+U
Czu8f65rk2FnhPZzQ2NDzjkGISHmZCcLFS/cJpbK6qSqL3L1BDiipn8rcyrNVAhO+jq+raGfK7Lg
cLWi1EhETNRf6c9KvRVS/qXh+Lssnq27QZ7xHjul1u4LTdzjYKACO2ElDK89ymMEWIVe/gDdqWwg
uZfyy2pSEVDHLxitfBwn5+WtJSZZvLPNNyDDEWiP7mSpAywpraAB+MxLG3Yd6bNO8PMD6P9zHzdC
ypdYrPEds4t/8S437JqzktXULpSNfyaRnY245FLDQI9AoFatXOYWZNX97uahyUIWnVQLBlgm9Fx+
4GRU7MFdMnMzZ/vFRpkbEvJJdoKmbnARPp2X1SCy9DdAILciwX/72IfrU7EFg6NOzIzfvP37Y9Ak
wdbOtmj3+CgD1/mcDn04yFU8UMtas/HbqkwkZgnh4bbfCtxCJ1e6dFgfbZjmFrxhQsrS3VUQOTDB
4vpqMtwRlqaMJz3eZXd6828UzaUNflwb+kaE496oefR8Cd9ClmLw4OXbZSsBGFMOHTafCaRzPIaR
veQ/Cg01auCuElY5rimQof6Y6IgYfdKQCiqXidM3iNwsL44UCaijgUrOYHbP5Nllhx9WaN5h4WUX
mRO9PEsvx3qvqKyjLD8HNqVKm+AsKe4NqBTiwosphMjYXb1jqYscxZREUaa07X/YvlW5z2zkrC0H
qrkP7U0SEUq4Qe53+d+IebGq5yj8+3j2HHkCJ5z+bgWZKy+hCUrOxacnFaCYYN99juKqutbhjx6R
wnU3cQ+F3AQGtbgaNhub3NkJg9LlLZIc+h71MV9tJ8JJkco8/52SIoAMOJt+GQsgvv5B9rhgEJgN
C9fTguDFbsq5QNLgq3b6Bu+8feMaqFtarCCdJcPi82I+mAoc3x+F49ByJMjPNpIEAHAwVGj9pTkJ
WzVxmC7VntEGmv5DOxIFmIIjJQRgeyI7Le7PN6Wi/RQzq/O6OJMaZY2U+GZGOB1UfsKs5PT5sIEn
b94a2JUSxKP5Ky8Km2chcPpThP8T2mq33Vxw7tvNccGjxSY5E2mlzqS2WrJDlVxx0asNoVK/VcDt
08IY+mfH6WfLEdcLuLY7g7oZ6t226TDLQVe3Id3SxaO5qcERsmWDxr7gsqAeOutUQ9NjxRy+muxW
FXdB4U4KxLSAiAzJF3jkIv5UVWZ0ZOkz2rn35FvFikPZx8FNPwz/24zADgMZxgx383Hg6xUt0rej
m5VWT2e7pYrf8Gl75n2OP8tkswhRIXprYNhC/7ksy8HmUonZZv9jjSw5pMi6/B4d159l7qo9QRa1
8Zlroh6F5vfNhuQlA1fX7Ino+FHMtr1KY4KzCsNlThkvZ8oiwC0kqngLSQIZgVpguNZv1WQ7Go72
RQG/OJRrU7mlIfPZodwiQobpY4bp7Dp9qKOFajmdvQGr3t9oUiV7HQ4ED0b/Z2stAqnEz6m7qkPF
ZzmLPWLqcG4fZCLa+LE4evpf6eBnnvkzC8vlTel6UDKVbgzDvztWPO4Kn4UTdG1yMLlZb1c+5Sc5
njG/MuJmh1a/kOjVhsXT5ST6ZvmHShuPCGRNAVoVztydXN2mUBkkdcNaXGN9dXrb5VROl4YXC5PY
qDhD6mqOJuR+Z0nY83fNDwCTxhC1g5rHIe4CYcED5EmKkpR3PzfZPLQSQwk3mbseD4Wde1RCG0eC
jdOX8AI8LxWWazzXFhx+i6octj4MYV2tMldG8GDiYZe5XdDdiJ6P2rNEd+bKNqAhMRB8c4kI7Czm
w9dgd6pPdawvtrzba2R4W9nh2/KMgJwH67tw8VUHIwHTgecnDdv6XxIUqjLm8Tnepw+56wNnsnKp
zjk2VW+IT8sE8L6u54ZdDw6cOZJSWpqPxrL8681r33QC+iq8G8dW4z/XPa7uX4ajgj824P0A0Eny
bkyAvBIvB0PxmXn8reaIXGBY5+9A9qc205g74UsFbF8bfb9akiyi1hoTCfpIrc7VWz3fAzneHByT
5lozGYmsAk1609yInhlMRHSIQsQmM5IIbpzvFnbIuCuLieF4iIZtBQepJ1ruDEHsktJNqepGJI1Z
57owIL1DklH+JmjAUYJbbLROZl8gOA51Nvt63g40U94/8UkccptkLlB3QcuMRIt6c9zJ3yYjepgZ
y7ANV8tvft0Rj58jrlYudMFAw21dv2W5JWHjt7omfTE63eUiR+dVhUypD4lin6HN4SqiRZZ/aOwp
D8VzVQM+Tl6C4sEGg47+LHh3FlpKl73/xt4ncqOK+ZohJ+WhNk+MSaoZdZhn6CallDvM5wvwlHCf
DhyLFU6+rltniDRVDiu1YIB6Cmr8gw7VQYGppFb9X+rayILUtTO6oJbNan8xrWF+ag8vIIS/Q+7o
0LUJg7rTg3qHtfCn+SIWx0FuQCyX94SE3OC5rgGGdDbKanTeO9V0LYyM8vLjrshMib6BgEL9URtV
sNqsp5Kpusnbcmbd6A6zhXFSH78DX00BqkAO/n5XQ0qm4td7dRgZCzNA0wd7vOhoKy7xuTswChYV
BF/V5ooidaOII5l3n3Php80MIbgZmji4NgEfA281XVuuINzA8cjQPDlkw/YhoMYCXVoIWYbFrytZ
SV+H2sdVM4NsNF7X4JkehZvQkuwRoX+NNqZ92CYsO10w51TZCpNGXi0zNiNVv0wWTAl6s79R1/sg
36olTarO31iCrW+5Pl1u+pmUhIeIQzZdAEBgWLbNeC0CsUc10VC+4gtryJjnGjQqWHdtCisDOgVC
u5H05OcYSz3i+FaxlktPy75QMcwhEwp6jl9B7Un30uohTpH/YnYM0Gj+FA31YBawMBA0Pa4jXkoD
nzr6/tBsuV37N5PQ3K1Rc05g3Ffi6OgdNhJS0R1HcQqL7bgP/XSI3HjHFfklGJv3ImckcmIJwWzG
xZbIctKSLdPI2dam71USKStkO+0l2px6MIzhxk/x/oFrglgWqdDeo5oeWs1yxEwYXSn5zgKT6nfT
ciC5ThEBLK/7DVY3ggE7c0x64pfOO6Ehfvr18gItOigEsBbBF/35kIv/q2cBQz6DyxE5SQC8YHJ9
J9HEJ+9eRkBGpCur9vrIPuqjzeV7A1YT3CgILdvhdQ9XKFPwcSNiYTLZh32adA9Pr13MmW9k4Hkv
e6oq0gA+2Jt9BqGbOIEe16LdvlsPYl4uYOw80PuGtbnQCKGaqI9SUrYOif8DPs+ShVOSwZiQK8Mr
rr0ggSEPUp5DsyPpXGq1lpAyczHPmmG8fq4M85PAJwIcCTUZQqK8//k4Me+qiqpVz5F+UcXY3Sfp
j5SLaNotttRwA0oziIAfCI6EEuXItUbIa+a4TIjpO/6Cy4FD+WaoCGbFKRwzxJLCWKvAqsA5zkQm
90ebpVR5UPJcMADMz/4M1YEqEnH9WW3bBZS6u6l3nySXB/lBgdWu5onHPX/tsb/u90oVohI+2TKB
y+JQAtgMPcFc2eKfdTzyYJ0hZdSZq/2iWT0pWpDuJTKcd1LJsiHK29qPoKpaLeRpA6AWy7sG9ctW
2tzx6a9bsfIYOKD4DKB9C6BLodt70kBqQXmzTp4l+shWLhfuDmtyQ7Pql3N6wPYZq2PungdfW+l/
qmoYISqpEO3o2i0SeNpKEcTY44elBwhzkP6PW0JsKZ6ubL8C0Mt9axfhLOzeQclHGwRoe93XCNzw
Ss4hNLJ463Ma/Ves/xw20OTFnfbAQ8cLHer4JBYG4bEJg+m+WeWMQqP6viFjPSYYfUyNiQDvkQaM
4PjL5ETZ3RWWfXl+wtKpCN455UlWg/U3hkO3JfeIhca/Yjcf4Xazw86yQ/E+IC7WWQqn5+xrkfpf
1IguBRtXYq2Dl6IGX/+2XF4I5Ow7JHVpqNA2Ht+bUK4yhQeB5dne4JsVJAX/OzmuuAppTsv5Sl4A
5LYqWRiNAdirSzYeKI1NXL/N3y/ikkDEdbYImMgJaw8wG0occlXg9tfUvFgUPyg1PvksH2Sve5uy
3sH7vN1k07PGHBOH/S625a70VIM4QamCNRKlkhXd223kvDArFNdVW89HHfLWvyksOBPAX8FbNgJp
RWR2fOJ+5VzspHkeH8xa15nuTIZ5Feh0AqFiwwAMX0w8BS9Wv33nruhIw7O9fhY4OCGwqAA2XzjV
AB+6v/KISVOuloo4ocg31bcH3lCvCLgLgyegtIAoN0sYSttZWArCe8BzE0XC/iHYQiVn1/iZ+yqV
B7F/dLvYzSkV0ljk2eE0XVDgTq9WBnF95zijQo56H2N2HghV9OrZZ+H27HNXLKUyy0JhSEmO9UB6
Q7bH4IpjT3nslA4PTL9BAjbJAjcImYFyFGxwfAB9tBF6ZNSxZt/C2da2Y0T8B0X6bvQnH32EkGIw
penTlX9elO4b2eoez4PqYOnqycgkfQOEb6iE9tYNUNiwEogpsrW/8XAefInvtRFdJcQNd6AZRfAY
2ksfh5do641zXYpz2Yl76LECPwl5uNo1WOdwCvlfppSXnGbrUUyDYv9SkPNN0F33Yr0Q1OE10NcB
HejXJlyfBdH7JaAp8gt2WDwb8rMqk52LDX3nJPU1h2iZIkm6tNPW/U1IzUzmULqqFIjxGhGoboyt
2pimJeLsChu34qkG4M7GiIQv2gEUHGwmyNoLFplC1cPvHRBDNEfMTuM5XRqpZye05YIn8w6INLx6
9yKrH777odEmqpfC0jzP15MjgrN/QF4khCxG4TKIkovUBCPhGSVu2uSSClCZ9TUjMwE5nHvHMDcr
OGLdEkF/CLfj78Il7nzWxF/ldXr+BDesf+bu/aKzFVP4v0s//gGXcTaO9/yh6GIfg2kIMWIhDbPv
LYqsMZKGHwt08rPefn1YFaW1ySeTzx+jBP5FNHQd+snqx7tYLBDv3XrYGpFGedeElALTmxHIwem6
hlW1uKuxWVmUeRjxhIxH50UG1WK1AdIE3aLlvtltrLqfe9K3ieDgSffVUk66117MB8sRfzLwkm0l
JdsyPe12aeZfieY+YMlkfOCQhozeLlvJliJZJ3Nd7bxGtjRVQORL1Xi+eH3ISiFnU70mR13EtYQF
aWOBebDoSBN3BR2z3OmwwZnbPAiwuZODUxxT7Z9FmaGXIPC1xCsd5/ghjxPjy/rLkBxutrtGViYD
CUWMwDWQC9uGmIngsyxjWPg01YkaL/ZxovNKg7/KOXpqf0JdBTNyQOx1VhvW1pRe79jBy3bsiocW
ZRhGNGs2gRhY3IPN/p3MuSiWFhy8j/vqoTAzu3ckIHHGF/FCkJirDy8SAW4Zz6AmD4XWFdG+lmMo
p9/0Tu2I4hDu7+U3+VvFksBgiTXwLNy3Y/hpqbMznxiLmWpsQZZWhDkXAuShCuo+U0+iGQPBd5Dw
4tQfeiAjYt3/j2jGdd14v6TEuqBlOA/pKWiwsIBlISGZc+mDqtkJVOBvxgRiGljkf37icC4dCpBn
xjxufPw4+djgRrJWtoVWzz4OVT0olWPcHl0ZFJB+bBn1i3tAtjyXQbiPLoWokUgEZwe1lpkfILzW
IunkLyrH8kjjvLS7e4rAH3hXmsknk7UDbSFEDaNWLh071uY9uyxDtyrE83AyF0RuXMzoFqgp99H8
EJeSSpTigWLTUMTU9HzZvTxUWfHcKtfZj+N2fT3yfIDo1nOKXqHR8T1BlYWjGP5AGCZYcepdjgZs
0bkWhP60vIvf90e57fYcPHJUXHesoVRrJ9d0ejiV7zauQCCg6iVVog/0Y8OnSUqCMJ2fZU7lGQr5
a2uMyyBpdf0XcXmvKxfEd0jtQIIiPqUy0CBmd9HRmEpdYnWRC7mNE92uzKIMK+p+M5VMLQwKOEPm
gnCcDWg783xwjVIa7Dw9CY312RSMsiJe9VT9qVdxVbsbd4GiLguahvlevSb8ulvXYqvMsss/cxnX
mXHfdw7Tmw4GOHqv5jZhjT+1SI2VruoH2eM/IRUB5EX3ICQe2iKT3kyveCtgmF4mTByYB/p+KvJM
LZghcV1tE1iG2lceF6HQWtLsTadKedWqrO4d4n2P7FRrgwVz3A1cqii8whtQjTp6DfFFurAVLudD
UXlCns0qNS1yckV05xz8UJvXhs5UzI2R9N4qUWyLjlEXDpZuVIgP9wHseKWqo9Y3XnWrPDY0x56l
JjUyiV67p8YXcCbGi/XOY4l8u2q0DByfWiCLNZnqe9LhKasr1/VzlHIpvWjxpJeL0i55WD1Z4u/B
9HOnOhXDVBRw4zbZCmBPdlYnLtJs4I0fe8yYVImqq/ew8BXDLsyEKxtLQ0fIK6eJio0g6s3KypYI
HFgcu6cF90hH4ndnLlo4iEL433sh2evlBwImdlRHmrlyATNiO7H9OK7DmGs3vMPYuCzAgr7qzpci
WP3ZwGojPpa3AKzUeFY+TSMFhDqR+0f94nPUZrPvO1TaFAOEVkYr4eegJroVSwKn1L7b058av6oV
rpzcI/GfmkMSlFkm6tGM66wHpT3cNtsJ3Gy+b3eIuBMotfgH8OMztKTRPxXq7B0lAwuowEfjRoBB
gJMbtwttKbr3rnvE/qFyk3xPOxTJ81VtxlPz7Nh1cmB5h8WE8ppoub0AeiIMIdF2LQW9pauSpPvm
aRPAOyvxHR/rd4eI7Y+81EYvYz3FqTIuZpsDkn8K0ec1WfmncTDxrbWX2Q+zBmbgBT+sINDUDWB7
lkl7nzAS/rQhuHQ3J1ngrmAzsvTSTndlHijGmb0UwgQFHGib+7oKQztXvGraQ2AKNCsAKbUpEkzv
9MpnWUipYkLWSlob/jcCZ+uVA5rffXrO7fyuBgSDYM2QAzNlVH9lP8bdPnCDDVqNxSYcFSRjVlt3
WvhKAXitXclotGP6S1EcA7CC55xUtdRpbI7n6shaYAtipDKa92viCBh+iVhkqGmmY6llbUNRZ4xk
mOKJX/rs+X/QqxYkhsl4EC5KQj6uAXY+00nzVHLP84LoTeq0ZtHCS604vufnrI5DOX9amK4hLX4S
TOFXtC4CW34BcDcPoLWyt26CstoeKRR91JW9FkmSUEq7Q8hgpuDKgDR3d8i7NpICgnWag1ONJ32m
BPABcac1RYzG1iZENg7IOZV1H6cnARCoIspAYdu5VzvWt7naverPW/W1imZYf4rfJCDPnhXtbYJp
QA3Q3cgrGU0AvEjO6OOqs5BXTkmfh2796z0zT0aM7FHpZNmEfBXrjx1/sgBwY7GbOO1G9Lv4DKsP
Cg0QfZ793CiG8jgyrSXy+o5FtBOtVYICrPjtubKeGwn72DZfPShgXVKST7w7A/iopVYvjOCCryf0
T6zm8WAc1jVkzM99I1GbKN2/A3EXaZC802yAF9QYthMzpCOBKInY7HuneLTW1UahPuP7zp/+lIkd
fJM6HMc03um//3taA7VBsjKiyI3UoH+/eKRNKjB8jdu7WxPfLjgmCnIxBP8xS2/gMTX+8n9MzXY8
7hZZI6OeNyv9SfAAPblvdtkKZAn0HJriBJQjuCFhG4+oo5rPMw+y12t2bIWmiGwVl1cnlJnrvkGm
+9WWjvtFE7NK3I9bHZ8duo20r3UsovqGVQNSAMTFBYLL0pSTqpqI1UF0s76MfYhH/YPzKxkBHojF
CQRYQ3XZXFhoNNgwS0CQiGMpHrnR+2Fj0xe9OGLbgfPpiphiUI9u1tL7od/ypfq8vD/R9NLuQHy2
3E6YifG24WF02lRd+61NM5ceB6Gn0/Rj1KVuFIZxls/L/MwvoI/4J40sYxlzZdmygEC5/22Eiim6
Mg2HpGDwHytBwvoZrLtcvD21mM45YafS1m3zz6B7XIlUl8eCobCQDkhZ1u/VoSVwjzFMZ1C4Wv4k
dCcGyXcqb1teauq1U/sPGfqJ6DkWP1dnvKoGhRR90KKiT9j61kXSUFZNZP2Y7iVDlwp8M5Y3OWH6
HO9J9tNpBD7BMEnoMTsSCvi9vJs8MX5ej8MDaL11jC/HxjuYZOYxIDXDGr1S0hEKg+aTNqW2YX0Z
Y+QLKry1AgOQDR4Wp8nycnzRk+zS7j+vGEQPjQ7GXowHlKQyCg/7t+OaD1C7ITDnRj+klPR3vy03
ui4wOTXMhQy51OyIUz1v0l6zA9QkWdaKM2sL1TJ1lDH+Bgzllbge/JlVH95I01XHaNTwmebdH7J0
6fhKQt4+NS/4IRWknDF2e33PR8d3xEAQLwG6WbinDy/LhjMCoW7IiA4M5+YG9kxddslkD0dSzNi8
40IxQbDoIkpKrYFJfWI0LBe7K8iSNhgqU0h1Hx6Q1uPXFVJeFcU70JRB0Qu3n4TRe3JTQJ7nOnT8
cvWaC9SktHQVvOC4jSSIVNgKbkcLSkLyTAtLiTV0RbQadi1cPOnumWzT3Vfwc3/2k5lEGt/BvxT4
0eK2dv7XO7gXsMLZZhEOkrJfyKAcLVip2u/alJ7HkwJX20VHLMfeRJ0Ab0/jQP8E9lM8/MaHUhPP
GqjDNS+WQFBiYaOCSSq5QEiPaDM19qITHJ547B8c5ImaO+p3YaFIsX+cr64zxF/w583fBKTHciQL
kjG2avqILePPu1VaqYeqsaWkvRBGvfYe5ViVcy65F07XY15EgpXvVxArAKuCepfquWyHMc6+QCb6
5XPC5QrQU+2H8eXrTkI7WbzL47Cma9yhiPnu7SK/cgVKYQKfmjbf15+Z0e8isxtAYeo81AgVGtSJ
mJsi2TfJznOPVItoQxwkv7v29rDxbVjNyeb+y4A0ZbGHAAGBloPRQL5FRfT9BdFFDDqPnF0+7rWw
z6WneAZXWjv/SBTKq3AOy/m2jLBAVjJniTE/WN3p1rD36t1HVcV1KrvACNW0HykYxBxYRY5P0CJV
Tpv6uZVfzCL89JahJ5CPvqNESxlDb/DcOQcGNL5BRc3sqqm3bxiAFShKwePSldHmk4K09ph2eYNc
qPNxvyj7yTfc+GTRZ7sEBtxsTR3aMy4dbR3gG1utSxI/KyBRx7vnb/d4i9QZCcajwX7lKWhrTLqG
aRv43wXwRI0R2aAbZ3DfsLhXbcllBFgfHizJRE71O5h5V9UFr4oqjQmq+k8Uf4w1y6UjN1sKwV/H
YSZ+jhl/qxAFjU3kMY1kP+rbIBviJZ/Bh1c0kC54x1FzsXtTVNAtA9HaOL15g7yRrc+oQdOE0fIQ
PGrAI8WNkZg1nZVehHms9hP/3eUwPZhMP0oIeSSYfbZx8NEP2/s8v16fibbNnCSnaLIG6ihVE6zX
s3gWViJTFTPCGdvHckElcW4EmZ2jVJqSVmxJi0c8vbIVROXok5k39pYExkhDLhQqYzgr3wNsUZOP
4oP3lGM2GfGSc2RBDgEWzYKpz5Qkz8sYcQSyQz2XKHb/UdN2KJsLGkgZWPmM3uH04zzAA25Oahbn
dXe/7UQ+hv2C7Phh4xd4Pkzc7T+KRIocRZyS011wrvU6NPm/0VPwHO1Ev/aV0ulcaWTngv3QzSm8
MqST08ivxHRg9LAQVleYMe3ulD382Rb9Y4Hbiy0aQHEicLketdqhLHXKSVJbssDyqzn2ayTA0j5+
2yqEVFgedmmb/bsv6GWkNxLEWM9nksJ5JBsyI10fk0HLkvlkfiz82GEwqGRhXhUwqnOtsE16TLpP
Oo5D40vR1k4gkL9ihraVb7TxkSGUJH+FaKYYFqiQNpFvmghy8WpGkWi8mAFu0WPgcXKFFT3ja6wP
K1es2nUN3kexBbkDA8nZ+n0f3/ISfYmzMgRmC48b7ubmrUQol70mTctzsfmNAinGR4JndHN+JK5H
oM096EKy0XXNRSNFzWWbNjmcHqcz9GyN5slRokfB8lbuMSJKeQ3PnzM1wzcj7EHDKCMDrfXlUKTN
+V2lS24R0V2cRCZqBlLSXNlhyjTjAJTo2WWNPDAs7MlkdO3YZs74/z3xsEtPC6CL0kGfjdP8L78a
6lr4doT8YDS9sBsKbNTX/MaXuFDrIU/eoI6l1MuG3CL1uVO+EHuivkf8M/2swJkH2umpSRUpGhub
UCY7NS7iwX8db1hqFWruXPnArdFI30nxVtbqVO+6OGoxBdm7gCoqJR7h6bafVws8wC7HVWnU/KoR
UnRwOspokNPdze85XafVtWHqZ1LH0FmkjV/v9M512g1NTMivhgMe2m1C6nC/xtlXivmccYWDY7tq
7q0uFQ43rwDdjD7y1GzI1rkIqfZbTczh6RfNRz2RbR8aN4kapPK+rO1j32U309sYjHwSmzQWdsbL
6ZcX6mVIuJMLmigDhX510F7Dw/4+2an75LtTc6y1mH1id8YPKdHeJCMGC5p7fmsvs5TqaPwmsL5/
gz/ecIFkaPEy6lehGkJBDGda8wntdGrWb62J6MTTpXCFUKoH3rEjxib+z5nCiC/bvqK+tIOBGSYg
nFzrrc4TGavYZmE3iYm1gNSeC2fTyGX8815Jo/PYSH0GZVhcB2xfet21H4unILlNGraC0VUajyYJ
OUoHyPXUg5F3fjgN6WaN18nTKcn3uQFO/vrAIw03sM3/TlLnzbBv8WOGl/txiCTXcix96KRYRV9e
yP4h6lA2FNF0o3fObZirwnj5eYeW3MnDB8UJCLhSS5WEvGEYOfk97GzT5zX8ZS2L5iDUfb30CCJJ
moAupvYFiMUD0P1sCsSyw6gzyFEqqtKY4tlNnYecB03xJo6kF4/X6H9GQapJ3BBBmSDF4puFiD0v
2TZpLbDxYF9/svZVQz+wxHg0EW6/H0+iUPYoPy/dLrrHutLxnY44Yxz3THs7vHpf9sUCmCpShcMi
NFLkc2ZGNJyjm79VREg53kouwIehoorAJbIjCrTILec3kb3eE4z3edXaoQAgoIxKxj1vhSNT9flG
rnY1HV3XoApeXMsrmOQ+h302nFfWhaUXAaKZHuLnYpYHobJLoKKXVIfJWHeTjihGSeZx6bzgBalF
fk8LV7Mt16eC1UfitFO54cBFXRbBJSX/N3pd4OXpOnAH8I8EBTgVuKTJmIHIdcu5KNpFr1yon1Mr
fdHOPa+9LSXMk1+NvGoSwjAqhct6J17WRyojPPdZkg183dKvZQVwdRaR8cjWouZzI7zSsdkzRGpn
iXMMoasY4G5qVR5jQLuPHzic0f95hcsuV3SLFuKDGq4AT8QXhTCswI10aQDJFuR4JjrGQBxfa7Ln
A1go3L5zJUE15YhZrd8/9HMw6rLkcBOttcyPDT64L9BzEddKelGFXEyP+lwA5OoK9BJLfJZBdVAi
Ag3aEAsaiLmhHfYs2KfZJBqS60pbn1QLbGQFEe1ygxiBXqrVSv0J3D5stJ1iew9F1zPynT/V7mqd
cbiBNmmcXr7+x6UyUpGEO/48wpIqg473ErYo9lIyaM1D0pNChvvdqZdSQ3VAGmwkHqq5ZQCSr+pm
fHSPW0R/jiIabsrdn/sZCxBugAdTKcu965QCxRjxNL1tUbt41Abq7ULTUVtYacgVnCzHm1aLSHWq
n11k0kYYngl4Lnpq2QsZsdP26i4xIzTAVAq5dM61Wx77Ig91LltBQEh25UxC5dcj9Nq4JJpGW0LR
QmVuBkCsSOdHZHaYeoFvmIdqj4ktGi8fagM/H4EzPnem66rExuUun0UWU3XxA11/dhWkxDT43/U4
rBJZ/jgycLBfaQBL2H0kmVGLTrWgNfQPeZ3N90qJEQ6GC2miTuqOR/LmGTsc6p3rOV6d7lFBQzxj
i1oXi7d5N/R1vh6FYn/5ei5EaRLT6sP1NwEGUiIX3wJSypjgv3s9tD0bMge91/8XJgZr8t80XlkS
1zrbYqjIWJVtGONgSHkJRr0yJ+Pf6PB43Q6QUHpoFQNb4r2hDxVfOH8aYbqx5lImGj0HcbAHfQdi
cyu+O2+8F+RNaGrU74KSLUBC//wX9uAPA4Cia/uUgB0yM/q6iMt632bubKNDM0EGUiotP8xP53HH
V8E5rFLmVAaMViEN4FIdODH22cYDT6+lAFA3Ws2LGQ4CYVQ2hYdeobzAXZC0dCjZDSa5zejzTrbX
mrOHeoZLY6LG6CRJ/SRCkoexlLfd1ZDXCGvmv0eewrSTvD+hDj/8XDdjcCgNR+049XDpkwkpu4lo
RP18vSp9TwNeZX/6SgF6qZ1u/3DqQG/y/GKGj/NXAsd/4bLkLB0t2ocxgjdzHPLCdG6HI/GV+wpc
KyGo+HYnAzcB0gRnO7ZJ3c+T2Lscge0mSI9MfQ0uIrLCLL+IQewF5tK5iy1TULTbbqtsbKVt/GVa
DOaGzjh81rrqD/UoPKQmsZfSsRHesJTGleQNUb4UrwFhHfWdH0cQn8LwEvpYpsdjgIS2fC0mBvwK
c67A2KqSpTBxIO/FjuA66q6lFnzbI4idu50M8q+uq9AgKxquiCZXPus3QxTT72AGkZhxNhcnEXc9
bO3GrqTRdzZmhTXzOSJaDIlCWADGI5sD8vy839rj7slrXSWPasFuHHSI1hC6mae6gRXMhtMyqN5H
+PGB9ktI7ujVwJLDf0UXwLBnUfEeDnecRJBaK+idc6znccN4vTDodbYWZWqGig5+DPA9/TaQh3ly
6Bz4W5rm+I+wuwt2b8h5oszYW6q5rQ86pNFMUyPBsnSlkzmjO7XcAZQUoiPMwJIRX6r+JanHN5GF
GuPukbFDZ4Nr9NPZubE7UY1TNbjFZ1NKgt28qksYcqRj+x6dRyanX4K/G1lIUDmGBjgtWvLk+VX6
9Jlg1fCrY8xWEgJJkPeLu/quaA6A1WD/LReevaXLBJFVW4de6R3OQmvUVMD0MIcjiukkRM6V8iPQ
X0JMeQLpTvvEeLmwNJ0MqAiwVO7EKRRbN1Q1QTITM3M2OGulQDxrU5VejtbaYIlIil61VIxgR4GC
8Kl8sMcpCRM9i5EAVNybBQzT+NIwHla8H5IlJhvAAFSndPgrOrkXx+sPvCoUwrxL0eYa45h8PyOE
RrMTNjCn7SwM3wEJCGOhTgnk8sjVgAhp570M1vKJVYD+26nz90zS9juK8fR1oUeN1YtToJA6l3kp
eoktzbHx8nML3Tj/8Ydjh3xWFSoepuUS7EHQSiN70ea8RDmz5TAXA4061tSc9PB95PJ1AfxNQ/ZD
RTvNW37+KpxGuWeVbQeg5EkjjDdnkcn28uCi7JJPeA0FFmak2e873J6y6QrtJiurQL2vfoL7LHA/
LbX/ukXYsnJ4Vk0mqiIfHCpFwp5qWkBXF6dxoUXvjSp9xtqHfO9+2Efx2QpP/J6mSec52lQFBHFf
GNlOa0OfwzdMjm3HMlaDUSTp9RYTpvro2gfhGO6IIVQN2h0lIou3ZvGsDil0Z3wAmQ5/4c6AUPTl
Bh8aGiET5wB57CpW8RYpAWYbUfi4dzO+RzQAjJpayJ5ffUkmk0UtIp1FsT05fGx2sEm39Mv2Y6Eb
HtxYSJDoQAkz5e2FNFJECaiMpx0/xcl11els13XddQ2PC9tSvtfjuTe+pnU/NfUU9J8Ktc4XkAQK
xb54Wp4ZL6K4eyvxUO1Etx+TTI7Ar4S5haiiacq870nroYdawf4P0KdwAcWAbihqPPoRTQafG7AU
Fjg4vxdNyuxr97jh6E+RCCgeKg9ADTTCjVfRIAa1gJIaTywbN/u0NSabYpNeU+vogZa17qQHkAvw
kbI1uOd+I09FxE5R8oHmuslRUvxn7FJbO4v+R2Aw1LSMltCI0TC7p+cqrcBkdTzm3FXJdP/OGLWS
p0WcOyO6SUEYHL9aTa4BMRDeMob64reIIhV6w8zlfZ/9eq0MSdf+Mr267M5qI8sSgYZKasd3Ch9N
luH31oOPmtXsWIR4FSDeRhCW5/1afLbRaIyLO1OeMspJOq3v3PFqolujmvXIRdwA+ArhdzBQQTUt
yaf3/2jFCWTHAuKd/3XHKxLDG1fZbX+rAUesH3Y4bU0O7NFnY499OZYtihIz1TV0ufbM2utAQfB0
IwA2LvKAFRIsFwhoxXFKJzikg3TuVIgVoWsB/pt7zoYgWdGaOOrFK4gd+qIaBAPKkCzbWNdN4b1o
/elO5jt2TZ7WpfxYGX/UpIXF+TG+QN9NKPz1AupH714RiKyTkKQdUXc771//vUd+eAh4qL28KDCn
uG2Y+NMM3MpNNoYqWOquKvnRAAdiKN8fsgQ8gABIDIfpyzrxm0KICrw2we44lxN80VbgTKumPYhA
BohLC/oOE6z4olaCG0mQ4BKiuQgba+Qw0D3KKt89p2znwApzygCFRiaTH56Zq2+e+a/DQfbAaubR
kQbOqxSyiu/wG8EXnWKExFDspInqTyfL3ZhXuMa+hF+1E7XRPQSqsn3ESzruIXvxuFIi8FmsLsdz
CtoYuTpecCTEqCvcBcRcdFsrZfIfvlx2l6kOHbqWghVyJL5lWpqhyPg3B+FrXxLcb9FfG1KD5eI6
CMipKNAg8wg3xpteWe33CBZVL+5oS9tw19nSGBT8NPYpyCRutGXkvJGkZuXeV1Y1bI3DgE6Oh+w/
Z/XatD0HNznyGUnpx+GbcSUjvDK8YobmSyIQCjaBNIVutUt8sMlvMwOWJULqB57IA/fj9tjtQxd8
P8eNol3j1kDSP2bXTt2uYJgfJc//Yqq/WE6T4h54V4M8c+vgJv4wq3NlfVQxyaaocjQjTR05xUpx
T4bjiXrsJxhNXY52pYJJXd9bWj2COhI/waJDcRw2VLpGYcMDhftqQqIrwiNVah7MYvwCSx6I+MfW
/BZhES4sqP24loKyFYGFCRAUqyGlgfey23JLq814XzbYPTvdCZPfF5xCZq0cYrcb35iF1S63orXp
7bhdgLcfoPjQGzmgEQeRFYVyMGNywmZIw77uNtab2dG1nB5a2bpaDTd+Aw5L0RN0Ms8WIgU3vh+8
N19kuP6BLZ7TNRsbv9WheUGrd9xP98YbWOFR9hcvwwKtUaIVwRbUUfrNQxcLdCSRm523M6KN6hC8
BR3N6lWvnCN+J09XOzQHR46QTI7Dj8gVkrWXVK/R1egP13a6Ay2LwPf9z3+7BwuyucbatUbip1AZ
lHvS4P6x8fQG4Fx+OoAa+3AQDAL4Jm29oGCIN5dxQaGaTsnCo7HagJmFPV6EiJdcYrUssBOpa4QF
KbDPQjyx+i5+AiHDWHmCyXXJHLNfUbHDrIQCwqJVDLzUAh++1By1SxgAj7bZMl3sWiddvZZUWn3R
Tpn/UzoHYEsspopAFJCBurgnD7pzT6gtZ4m3S8n3taZop//sY9W1QCpJ5OUvPN3B1ylSx6EKV14g
DI+mCIgRX3ncYPr5/XMOPsS7XjAMgWfzwidoo/42ClV4mzHcCU1wy02eiXVpdsvYkcchVGapyQzR
k/TgljgvB8RKAKBx+hAYNlglf9liOK6sUR5djFn8xNva/ra+ROohRNZBL6lkqyUmno0O7xDneBEl
NhQ3ZQ9Uj7QAKbGFo+cN1Bf0L6RBCZ2yXyfdQZn6T2RkGYAcTaG77akvG+Sow5v4wDDi1WpL1WWQ
voHLYYWdkKmDq3YbtUi6biYybu8b5Trr5LkbpnjoukntDdpY415ObuhPJAl86DJNNe7f/utTZEaG
mbRsuVpR5JxPd2hTFbkAeBBhH9X9Qi0yXnb+l+HjaJSLUZvGhk4P8aUeui89ozJBpIzMzVIP+9oz
zP5YRrwQkaJhlNxn2epAxIYeZRX0rNR/xu+SAj0tGXXBAqULBYECQ02gLRp4HHESuBUrIzVIFlza
TbhXuyrjjAtdnHv6trNlZYqyblebqjiQ9iUF6Hc3+H/ozP5ou0xhuwL9lE4Oxw5uRGceuY6Htp+t
bkqUwisauJ0X5nwwztgazvQrPaldMZfS/yOoxCasQqCDrj7SHUgyBHAmJFn0qemZh5UPFTDRvuue
X6bTAr4BRGRhd0ylKbXXB61qN7uZo08Dz3caZhhteBVmr5JRy1gvudyb7HrMUQGbmHX3UaekCGiB
VFHcbSew29mg1lHh/fZcD3qNR3cUDlBCeOYD6cAfuZAE1/Yi9YuVezbtWdyy9JBk+smE0JWFAdfC
OXWwt5Kg4wMcJIAgKWbEo8W5RT1j7ULAdiv2p4UJUwmlSou2cbO8a7TtaoXQYeqkaxILtEeQnE3R
PTuz5i9A32ekDAvrap2TXyegjkkQzzYq+hux9G2lhtjiwa9b8P6eiRXTufK7JBwl7QoXV9X5mWwc
ac+5sKv48uT0ePX9gk4ut8tNU5e8J/OtN/E7hW3gJJE4+SRnDqatBnlNdFdAxjmtDOiJdZP0WAHQ
/tkoSbKpOJYLAECBcdUt7o7iyn3jJzM6Q7i8bKRLq2UYhUNYPlTy8fHc4APf2op2H6EIkyc/3LZn
RygXxZA6CXiAAEMNLlGHs0Zc4wqdMm53WNZ5UwKr4A8aQToiK/wh6a4gn3Q3EgT0LnFO4DzrjYQz
n+l/hRQf+4PscEmbAt0JIhKc2JS86KAbWDfH/DnZYclNj1YX6lMkE0Y/r2noxAqOVIeurI8amzAL
58ol2b6sTI66/oJiP3gNtuYxN/vI0Nj6IiuO3s1dpQM9JCWvB+CWkXiC/owPaguOF2aJ99dcmGEB
HPzgAkHI7O6jGcg6wt3F9vM4Y8z1CHCJglO8lKd+6avUn2vzA9h0MwuNaM/fu17PqvVGopWeXcyO
UUqc4SuY3HDVISRu7HsIa0yT4hjrHUUWByWhDFByeCvAmWLiRXAvJ0/CHJFGw0KXk0NYQOIqEEIp
KS6uAeLAUdAOYgxOsNgFy9wtElSw7SFGMtwkkIC2ixpSIL0KArlSKOVXrEJrprWY6UqJvbcVXABA
9KG6kqOPqkMkgYOW+xK4lN/oUwGWozEhdFCpjfuiV+2M9zZLMCcx1/8D9tQf5CyIbrnvW3YTcNHO
ovm6d6Jikt1BdwxCb0SeG3sox7Yx7pI8zi+INoE+o8u56JGpBCV0GvUxVfR7wwgPmpTvGoL4APGZ
vY8sdVKsDN60Q/AD224QAfswqHPaqSII0SO5vESJf4/JoiH3Ux+1f2SVSveTlsbG2DNI1ykuyR7B
ttjOECLs53KSN8ofLu9cJcMjDz97ANdbyabfBf4Uskv5gUIprgHFGUDAeFggEh42HRx+e6qkaT7N
hdTWaZ3bHke5nGJ9sYD32g3ecwbT7NH1SBkbSClDEuxthJ8FYXAIMzWHELRNka6n63X4DyHGA6RF
Agj1f7+ojC4YTEYAuxj+koBRlVJbhE74YCtwSAD2rMEJlq+AZv7xxFYIOn9TeZDAfWe32TCffS2u
LVrRTJURHVz82xXvgxLnhfwJDbuAJvB3+ZqnZ6zsBEuDOq7zZnmRBh5AOczbDMVpibrvvaIrKPCR
+8VmY6q66n7PGhAFIfOQlIjoQ42ftboiOfA8qqPRsOGzgPBAEaBxZsn5slWW+/0WZsnX4ia0wlId
6oFobZKI1hwxWPofWX/O4z8Ole6WQ/t8HZ4nikI7A16QEqOrJthtefcyFo5Xtl1RJW6tpZoBqq2i
p1XY/OrMEq9oHwmY5CEeaNEAl+bN+ypBRkEkAPYwITRQcy4+LewBGYGsRI3E+6iqW68/hcxSFWr6
bQ2NMaVlgSE+kfQxsZ7414KxWCjqmcZbM/fJ4bhhWo0Ia4ncTBiImpszHcY6ubqaD5J8FqZnHqpr
+TsJS3XkX2Ir4vJWEdr9qlRY29quRFTpJzIyudK1vhwkBGvX5pL1ZSOAQVzKuMqmIhAiyVo7r2s1
XgJ12bYP1lB48JZNn8cNfha/61vBqvbYqCTPTlKRHfS7xeHGopSVFpCGzVUpiwAoEGXXX47kGy4Z
1kRT87z2rhc+wq7J6e/12lXJ+cs/nyZc8n/BpoWZulAdFOBZ094sPUoCvJRBSDS6yE6w5UJu7P0H
2paKtP1p3kEjqMf/Iul1Fr3v5znECsUm7TuL3/yoKbnja/xsIZKALbKI/4k99/Y9gQeCZ7tfJESR
LnZAejARC/KDCnZilPaPsOsyyjOA1fu42gW3TCNWRKTs6tJD57BvyaTLqrLeP6ZEeePNft+1nCbS
PVrJEDup7+IHDHnBkze1UH8i6qOVcgzfQAX2hHFthzV3GI5zLShAzzNzxmqTjC04IMbdxpmfe+Qk
0JR1ViHjXm5FsfVVf5Sz6jRnT8065fb5WDxHthoiiaIRcBlT3/kZUhS8/XnatDHKbdeoyKXrTGNa
vXB8c4vMB/RAvbvLLqkPL9mU77wO9uMcNJduj+QQl4oBEv0fSWDeSifOnD4ZH9+2JQFuhjLdzBAO
1F3I0hPyrDQc8Kga6W3wlGMDFVqvqlnt/GJ0291IagmXSGwZfXTy5hYZs/3j7vAbC4hka0NpoCxV
rRD09tJ9OYftbiBlkdLGqnqxDU979M9dL4Kd8HjOrdGCsWXoAKFJ6goWOzvtCqfkwV6Ejmt8E/cw
aRb6raHe9ZtQ/kN2LoBPiU1eU3S9HMK+6KptJDiEtOzuGH2mzB2gLWmaTMB2zkH1Mg2v7K/8dCiC
3vtCMk6OCAPjuLiGfHJJSu9IvKepxCVHIeZO3a4tpvCFa//FthrPggrKqL8StjrOve8dX/Pyt/Bo
OpNmfodlE1RLg2tn5/+f1H4BEGu/04zP2EqV9JAfp0ncF8A0f13tUsdHYWS4vkN+kRe8zs9XBWa5
hSR6ZOwnf/OgfMZeao5faPQK3xOqukbEcrqeE2yMkOGtQWKFdSUe64oqTIm1BgStxGeVfVG8tp01
NICLOoULGiN4RM41xzR6OuZYA8DKfoeTUcRj+orjA9W+dDvTNya3ZHkvAHbWxWVVi/w95Zun4oig
STvc87GD/KSqcRLzGAi1dmDQkzgJ+jCHmjWLHgJ3zHD6oaUTWSmFdmLC4ylQMZcpcSWfI4HB6zVI
DOX34QkiA5E1Ndl+yEZxY0JxNaRPYzKtIRHYkiCpetH0/Z5svfZOQuemkklnoBNzOyzl3ediN4zM
3Pxq+1cmyK7fLqHPuICedQ2zFI3rq6w21YWEYMwOFJl0iqNfkFNfkPkTkC12ZXkr9AAvHloAnXNR
K0TL12WMW301juZtzu4zNhQ7ic/z6kKUGTtWe3D5TY8kHQpVE/ITUwOMHU8EdB5e1QjpLIZGsPvh
ku1KevxjH+ExNXzUVix4X6bCs44ekjvStnlBGft/NVw5xYoXVHb4QmWWq+0OjPCUa382fNqJVpfs
cAq2+6slbNVMbK/skwRhZoBZFeSHFFQNcOhKYj6WQxUjGMAdd1cwFORsKNivFqKDP+qQrp0InD4D
4D3l4rK2PaVvx6Ioqz+9ubF08YCQacI1bAX0Fhbq9Mf26nXc5B8ntVu8FVkOlGr/ES+U+QMvI/bV
WWWmrfKn1J3/OlDnnetccW/QPRF34ANT7B6/kgfxtiKmybvOXyiJQXQa7bLazgSZZVbmQ2lIP3A6
elovpyXaVsZVnxs3HF85eEZ09zIdDEYRM8tD+79CLDmz70Ec9ayOYNcGfORW8EU61a1ccC+MeU6M
doDKZEfqeFpeREQU/SQ8mlzsc4beh9RSBHJIeWFq15teW4rNUsodQjQGgYx8MMO/Gx4MFvgpnbYW
0sWo4oN+vroMqKizXsX3ZIxj6hv9mmBUT4jOHeHs2276uLQdnyQeCM54dckUopx+7etP9lCa5Inu
VtzbMWQBqXX6tgPPOIQLT0ZO0QDq4TqdsnA6Df/XGY6kzWIph4tsyVMVDj9Qr+rC5lMRzPS4/qny
rV4vPXBC+NujVMOBtGj/fXsDeO27WYNxEb+/u+Uh7TyAF0wKcY8H75v8DmAfnEoL8OAgstRh2JX0
l9KvOAOU4uJBc24aPUWp1E7t4AQ4dv5SXdJ56FyLw2eQxFVZhGF1G7LzBcyxCr45jYeOx3Pd871P
S/syUrsh80Lyd6/9EK/1V6kx9NTW3ql6udT/DV8vCMWnbUhvEh0OfDbuK7oG79yUZYLQytjk5uH2
O8132UAkDLWsDx0Psq5HaGiPMczndrAkxPfK4wWUH32nwo22pCqOoR9Dx8PEhBPghakzzCerzYrw
+Aa9IXLgCvWXQ/YhQO+SxgR88F+BzxLawKLUrAI3/Me19aY/oR70V0jlVQAz1gMZSwBjVAOKlHwa
Urt/1nK5hl5nY7bGA3l5r46tPt3xQmX5lMLoktujdUH9cusEcW/CqshwBqc3VPG4K7YmFwY6XGpm
YY00wPweRxUGWIaydB6Mxthkj9Pg7RmhUV+ixrQymWtMmwAuFHbvdU9svVvtRaN2bhGjyb2X68PA
1DPWeZ1f7bnNZD+EoobN8eq/UeuKIADGDYoRrAIq6EltCCW2BN3AgwvxkujIKDylBjVtVYrxdICV
XGkbhTfJrZ/rA7n4VcJw/+C8u7KKtj0rKOk0mjER7DjHzrTEe0S6GnnJMYzsnhNOcdJZRk+8kdT3
D953BXmBJWOzNSFZpQ8mzJ0AjAFYwWya3PUhQFvNeIjgHmmJYPABJIidAhCRjP5QX+EzKLhyQm5w
xnxQQUAFF3nRNihVqb+l5fldjDFWpCUusW/fVStCh94aJCbiUnZ1vjsLDN0hPmEb/qV+bUmBPKZL
HZDAtxwBLGULFtAJT4zlkSOnKiyXKLkgqxv3QZzttMtbC5os2YDYpHDRFRK/vMIOsc8iKy08dDfB
RgQOT4jfepNegtJjYrnSRpHcdeqwYJ2Huf9Ggwo5JRibeEVjzLa+GAQyCW7MxrfS5Dl0HSGOY2cT
zGig8B9BNF9iuK35VqcfiWVqNTGCfKkMTuoKHEfLZyWpQC5pfcBZca9xhoQLFn6pBiaF6PVrSea9
MmRriFQfOqRdsjD9nuO4kcf+oOCV5+MDhLCk+wuZ2CPCJ7Uiv40hX6id4yltTbB0HuS+aiCo4ecb
W5jBz1k94bkSIxKZuNrjF5AxkuPAbUaAYMaD8nchCokOMJYaPDsHIlkRR0xY+bcE95M6vCSvNuxj
tUyKb1vYUKhVvnG07iG4H1+G2oD+ECjVRIaeSoYzLwxUGf5brQRbXU+kPlUwC7R6J0DTxhvU3f9Y
Qb5l+wpjo8oPhAPey0pcihENeLf2MboFn6pa5nxBxwciCGKI2UszLuKTnt+Mg4Y5ymKunCaaJRV3
IvYUyLm7Wqtpc1R4A38LMioQ2pSKxsDfi3VTV4BPoR44q8h+g3N5/Md2TIigUxtMG9UJNWRw2DNr
bPix85R6McNePsUiLk0xcJI9A+nmyXc+22LE8Jb23I9nI6MUWGdjH6N8V0NbsAH6mn9JMmLICKBn
VuIutgVhMk27ew30G1TlUuEDalqNCzVmQLBe+if81owRl0Yz/JIJTXYdn/n2WUJ/q9H3eJ4nL3Z5
gbzFFN9e5Ut3yx9YNCgxyWxEdwSyWjmbDSysuZfQqffNWuPOuP28p8zccNP/RXw9dZchFCPQt9wZ
t2lN9Rder9Dqbl9eTYG6ZnWdJWXZzHYM1NGwWobAJiM0nWGmdDvXO9Iaj+5Jge5CpQe9Ijpc+oun
qaUuXagSd0dNGX9O3MQ2Fa1H3KCwHAlcpIeqBLiW7qxArRMa1Vil4RZyObLifqRbmkj9u8y3rfKx
u0PbB9DqJokSHhavMMYf4/W48J6PFAjXAgxhPiR6WeCQlLXYoa6rMU6TzMGAgro4anN+Jvwo2mJv
K3oCmOZpjc6nTBi9yQYoHIC3KRzfJU+i0QF45daNtTiQNWYANylbxDDqwFVzqnh3PIQCHKXH1X5R
z2n0dOg8qgs6z0wt3bCkH1VweX308xQX7SMHif4ui249NS1eiWtMBk7maku++KSL3jZbciQ4Ga7I
DWVX4yhiKiZVak6HhlgAwHOTEK7R3Ud17rxdveFEdRUnvWzqG8GTTd15CFQwyqJXByJWaBBC7aES
hyqdHqTZHJgHKpcK2Uqkg4h7X8xysLG/7LOj95Cn83BbJUz+QCP1UMtzMrjm+fRQOLiWFaG49bMN
smS9tHODbKFN8T/aBwirBxzUohwIAFDd63DgISgMSNHY/pauWU/CUhNNezCm8VmAxLn7L7mDYwyf
o7AJ6V2/1/L/RNC7gg4zdpuxC62SO42LuILNij3YsyvBcZCes9OeG2OEe+Kg8+yw8cfn+9xCw7Ss
4ZSnLUuiNThOpP1U6imTDqeuQjLWdj75bYjUkEZsYAqt7Tqy/bjbd4crx+tSyAEaj67T8SdM+co2
55Zlkj7urnQtiIcSRyw4YEYwCMikUz2rYe3E3o3AwdFOPliL/2jCKcgf7OwwhsBQ+4ncGDI2YVDp
vTyV5MYkVbVnkpMHWZXeozdhyj8YawWTwJ4iLsKdJl+kGbqjzz1SFRFJ2aVLmSedZuGagH4PnNwg
DtzrIOYMjVF8wcWtQfunBYviMn9tLxflNpjVMn7cJLMTxJtyMTCxNf00Q0NF7ksp4trcJJRXkKuM
vFOuMXPpJzoJRsaeLvKZ+yeaY98VWAkMGIa6useJJYeAYzWB871Yo7vpO3g3Yg7vrZABUqBI+1V9
fv6Q9Ozo7IhXTB/D8xb3BnwV548ziEO+3y/Ju1nLABO2AKaMnYwUpKRqzXh5q9RBKgh5U5VtmLaI
ufOCtUNvkX4Apny9UkwWthHfdjXnzqycbb51LL/zq2oAr2uyuXzYbGblcCFJWxYLaT/rH6RlM8bn
3hDjeX2Q+ZP1G8DJtVc+qsF2LOJ6i6U9h+ns2zCM81wf8wxskInc9AtWzsqwoYHoIq532JlCiP+X
xUnEXS++Hsll28x0A+YIuHnP4ge3YRLVWI6Gb0GmzJv2vkIFFEJ3yp3BlGKolxlZIfJpYwG3ReLy
YS1WDLRit1WimqBnm2I8izUDuxwyBiEVgLMSrZs6oZWU6OxiN0NmZWheTE5ojTa98vmBHjBmcAtu
lPqvSFFJNY1tFNY3xsSUFOtD+13QvBCk1yTqWGckH2TBZMPcRDE3xXsKATdDKm025IQxbHBGtpRh
djDgPkzhLJSqh0DKmNFjWndtEgEBxC80VQpf+e0gSi0Zq5WW/GR2qqDKphqb1Xjs/if7OuDWfgHM
Bz6wOxyGfGBhOlxBzoJZVryVj5tl8Tpt+SmzX35rxB8E5j859CsHW1k1V7Mm20w667CnUYpx/gb0
tTNHG5lj/Zt0FhUSCY88VBxNvB5Xab6S0i7q8CM8xEOBr/6+mTG4K40K7B4+O97K7It1GQdGNaui
duEEllOB6zC9Naz/vO89AVyEpdCvlzpwmWpBjePuGkWkIWpXyqoTLUkOubBvoA596vBxTPe3rbHM
HCc1ivQ9kd25XqG3RT7EijaA68ELYxv/Ulo+DVF86bKHSTkkSqkJwQ7AAVMkz6z//BGiNzUCLtEj
M/49zmZ4YHzs905dlTvyStLO5ujAcVuH52niS2CoOTzXzk5dsGJe2Coe/x7NtNPsrs5hZGa8q0Xh
qjZTKUV2+0VLhagKZjuvAaNOIp/hKR8g5QUuA5awXL19Uz59BmhfxW05adknLCCwQMgFJMg1aDJ3
XW8xupYPEEYtJTQ3yv9d4uGciC1R8qgvj58OJQnSP4TTn0QLV84Op+ws2jw66MJjI8BfZkMQ3BiR
+ly3Z/CAHau9MCRzo4kpaqcW/KwAqwbYkhqAvX4hEUFYUfdhSRMaS+Arg51ezQzYTTANdSiSKGvz
KVN1tQIHIrznuQy5M9SQLmFzt90sbF29uPwXA4akWMTRJQWrC1LWxh3/J/4W0TE3dyDDEG0ZD+by
eLl759nx0mkB2SEDS4gfHbSEAyqaYrTssFp0FnnDBBPnc8TCUo8+Tdu5XE9kjdHjrqJqXAX70Gf2
GSnKVjcbYkUBLoI44k4LJ9OCAwh7aGtOCa6I+loghi94SAEuqz5QDC4dvzLPUjyROuteXsE9rVXW
yOjI6b7kIQEY/QZ0ZZfJRSotBQRQzsXPEIkt3/oMQO6oQ4q1AdAcFa3peuwAysOfXnSIvK3oHPkm
/GQgHQ6BsFoaIbFmrkQuML+JeFMONiRD72M0w4PWA3V2RAPAowyZvG7Z5uAGZB4YinwuCSQHUS66
6vVSM894O6FJEF/uEy+cZHLIDGpNeQ8DMWd2yNv5XsM7ivPyzx2hOYxRkAIKbSv9GGt8uHFRfaV/
4XHISyczi+0sLsPXq5f47CP7ShL7gZ+yKPQFAfElR/WoB/bjpBV75EsXdbOiNkQBC3KM/uTzrCFk
cAGETeAi3DoukJx8rHnd8XelfRISCDGdW0GffZKQ8D2NxUrDBFplYD73py2vn3+WEGCVYqSKWL0u
HPSfnVGWTkckV3M2Bh57+EKFF3UfV+W0wZp6mAWWCPFClQ1n2nW8WRXu5lRQVOTbPEaRKAaGJGfX
oMlN8qX1DQo/n8sl//usunRJFhtTAjU8cKoc5y+rhRDzBJWrt4Yzy49U944sYhKan9qqF6Y5Ct/R
8i/cK/B6D1UYGE7E6EgSBnlq6yk4I4Lj2RZilOQMzw9Mq6VglpTMutNAdHBouce1Qtd1P1njOv5u
SyQYT5cRrPoN4UrIK9Z6DJzlhvSoW3VIKQULQy2Lv4dqwWfHWYz5hmYs5OBQZn7xQjoeUg5GJkwR
oqJ3heTYL+C2Ll2EUh+j+accdQyc7lJ4Wztx8pJnUSiw8/yF/3xFmF4oaLqaCgtgdhN5UZspNzL7
p/MWgZVINP22hhdL7jvCYVrZmeuX2Uckv4hiyOxOZi/9yPR3HTD1kg2JMlUeAPBtZCzjcE8RyYeU
MixDhuap65bmT8IMqrle4MycDCVd0s0EIQhUz0KR8ileFG6nAYikwC+1lrQINz1YZZlsx9LtE9jE
4ByDoLztNLKgIXfedIh1YtpuUUyNUnuKFzWUmPwRZPw4dIkHZHImiEsQDZ57/anT2lvZw8S3C5Pn
mvmqhY5gALM9LSX5Tv6gOuKlg0Dqai9YKg+1qjN2BSEq/8xQVV0MLAnbfKE4LfqGu8JrwwwDQzja
Wxo5qXyITW/vK0cyHzlnpQL8b+C+wkPW5OuaxE+RDF4atShTbZgs6uK6Zns3cnpNLiAuBA6ScBxo
Stwgx2pZxTxC1SDSg1Uo2Ns/BcL2zOzFHKNjlr0jaEDVj39lENDKZeqbqXn34MMj1VDhO2QCJEKd
Im4B/X6FOd8nK7yh9qUkZCjDndwEPjF2J4iTce129m3MvokiQShqFNpTKn9zku1lxhg4+OkFFRVk
0KjbUgtQ+q+CKhxUcdtbhhX9ZOs4/h9Ra5jkJ3Mu5EHdacyaV6t7oP+WYRUl6WySvDNWYx6liULu
EE+o8V3OjR00xlEtq78fzCQC43j1084+hm8sx0uptrfXzIZF2qb2C4+AKytiy/vPlr9Z9KrtYUDQ
8lJHB2bGkmSd2X3qIdFiN4lw+pUX1t3idKVU/TGUwkuMg1R4Nip0W+sXs1shaAFVkILNyBDsb1au
fsMKUz/Vh4QN5SJx+IRyjVkLvXE5Q1XY9FEeCk08ivSrvE6BE/ElP8uweu26SWiL7j4/+sWy0hIH
MthKoVrnxgu6JKPCEY+dSNQtC/qDJmohAzPicRNC2/rFTt2MYbWo71RDEsSae0WNfAo0QMxCbH0v
7OiTSZzwVXl8BQoUGER+ZWCMBvAHyAihAlr/J66XwIJJxdudLAkNt6S4Ue/KCzmkIdYP0O4w0zEW
qck+o+f6iH+KZViX/QP7QDx+zb+9gxGGsuV6YySAnomEdgogNVAclksJU4pY+nx2YjXceSF6GyKo
3MGL0yHw/tvugsax2HgTuKg6Md8Ocv3+2wsOv2K6YOxnqGNnf6634j60eCLC2ftqAYKnbBfkgMPT
jtmrzj8uwuOePKIH79pngb1BAvBEL5A1iSoLvbRm7SRxRfz/uoqwyrKPnD7Bebnr1lP0wVPCVRM1
545E4GVWFYBH2F1fwWfzcvVYqmpqZDAWnoflqqzxlXWs7iF8MFlkDQPLLU3J3OEUbahmIdE1MhuU
wOZM8ApNeSjAwVS0vEK/bTOl3XPBc0cvj5Obf+Oic6wv6w7TGPXDRac0wa4JQUzNHl/+dzBjdB70
P/NDOOWEBoCQ/JXLrSXeyuUzjPenHKdsD3wyTKnHCxBRi/Y5WrrT1mMx3KbEd9rYvb9QFVFRVWJt
Fc/1vQi4c4mzp//jjaRthf2aHF7q9o/x0glcV5WA14V0h8P/HXGSYUEK1x7gJ7wzXXJz+M98T8Is
MA2g3mszHbNvqAZB/5HrLepMhvMdc9C0naajkCQV4o3NWCrqX+2RrCPZCxq90vqigaE1n3cJdwf6
US69P3zNidnXgbJyuCg0K0WqOodKNY0xNT7iy32ilh6hEfJxfxS+pDUaxhlZIPFlaCrFtNYvf5bz
4zfp4Vaz49P5KV9edPtGZbbroYPplCdClYBwMBBGE2t7VXtvO4qcE1p+LUQPJJFx33VfxRSE3wEO
pLtsFvXBt24pKQU5wAtyVfpntQKnIAD/2WhsnLuPz2mrZBCr0BZbf4ZFI8h1PSXb7TA4xKLO4wYT
7Y7frQCYSEEfr56pmlSEhzVl+Cqaw5cbSubeKtwhDQRR391/n3ytftlnf6oLHP5rSbU3GZUsvnAm
iRjmxvLV0FwR/uDMnf5ena3esed0uFMGFWsK8KNX8fhG2tfzYg0qdOCqpYIvO9M5E0bNdzPWX3bQ
/bT4/cXJ/VHg5nWOPJo5qdfx9K5BT6P5jGlqIcaF3skt895W+AA4u2Tn264oSIQp9J6QwEso98pn
SwEyl1+GsYViclDMDE7R9uHsocjzKPmvJUmmiXLhYwV01lpMkYbDcyIzO9Q9UVPtZ56NFoQMU2F2
DRZIzvwY3S26vep8Jo+y/5taDu267b8u/LvPmqDbHhWbAESVmco9wFYNTKf3zQlbvdQ/J2ZSvhsa
S8ugRytIrmpWIbJvdR3bVDFpkaoHHOeaCTbVLeOgyPFSrID7ssbo3dlfOwPuSCZZ4TcaSI4RHArY
oXGbvnLyS6tA4ThjFHtTlg9ZbpZZ29uPvioTsZaSVKT4wJjYAyO/aKgaSzxzsC3p9xdWfHroAfAc
gYXIuFalu6MIg5P05wrqmZ67mFribBqZakdJrDAtX85nT8b2gAYuyPZPxPxfNl3d6HSlVzvs1ZNA
7btWsx3Sf2dTXEy/mbl4QXZlXTnYCnWQhpCmIpLZMHtnGepd2xUN7uJhuI4Eu4zGOWPHGFPSpUq1
DbjwSBq+8yWMVyVdZOECM5znK5wlEPPbMnRjsrF5yiZuLFAaJZP5fsANYJwAo4R5O5SRDfdxmWXm
y/VKSDLFYGGu02qhQ80HVMmbTTGN56Lj6QTiayXs0MQzSzRY67Cvo4Rk+oVA8k720Os3nvbCVb9Z
HmQ92vUKDceLXv9dt9a5EQLT0G8APvkUN+4ahV/PVYjtsszwlnCKJxz9q1MVH+E66rnDss/zV/MK
sgpuiPItR9DVqBczT3aFD5LCC0CsZCJ1gjOjkrXI5vK4bKtEULjiMo5tYoCPhQQBvTdDaTO8ONnj
HxeTaTs2GR1mVpY3VciXDntGAmR4cYWAhWSDl3dJiwpjlbU63XhdJEvatDJbI4CHPzvqctkvVoEu
5i1/ZNI2ibsrFC4/8gHj2jl9oh2FPcbWClhM18lU5DcYotjORfO1QdC7WYE4yliNBCKzALUuAYzN
nvHop3Z7Yu2iu+3qoV0yLkdk15MQGjCb0WpdXdQCJ4iDZY+bxMZnvgIgtfos0GwQsoTWonWWrZ7m
iI1m5o6/O1N/5Fqwiq4Qh6fsbfqciCLEPCJ7ygRNzU6rIZO0IeJmN46cj1tseNIVPl6IRjEI5jHr
nDRqduEdpxJhTpWJ1gwGRICKxUC7ex13Rqfd46mFg5WAFZxDPuX3rVKImxSO2BommJOpDM2PM1Df
AmN1oDQyW3xfQMnDQCpGLYV7wovAArW7cMhSMhJ/vHazofY5AuuJzPQcdpMkWM94inkrc5E7tOGY
J7fmwQQOcDxmQzu69dnSUGEBs1bs4+EZVEtb8agczev2ZrE5OOg52jnsudzZI4a4hFXXsBYHSRSt
REyYEumCSF8jYYIUQ0t4KQ0lvrdsusa2iB6ZTlToSNgY+TbMC4/kQXgbjnn34UVbVkoeeeyZTq8A
MANO6790MUPHmYaLT3K2/+CGFdJmGiaAsiyatBwfnLjXoCBGQlVf17PxlArP0FVUUBCeoEuSc0eu
ZEbpXWVhVr/kaRopyvW3s6zZt8VTNhzwlu+aQQiueun7bllh58tWBVSqfVZcX0XOqcYOsOlmI+1Z
+ZTzX3QwxB0K/1TREqqxxx4EtDWWOo1UQaRweJD4kmLu5lc/9Ljclt0lnUGG42/o4nhmmv2rzc9i
05SHO407wTHVETV2TRK+STkVz7/j/fsZZkVhWNRsjtY7bijDssGZyOrxcNWlJUamykW1P0aFXitY
S1BqqqbomtGC99UgiHABM4WPQf/E858EBH6DDh8ayZdcLVmiPlz04/Z4DsA26qwVtXqlIwjmMiNh
8XRbCttnukzpj2L+0Xh8L14rGcRNxhklCyw9xBoiaBYPos6GisEqD/x//NSCndiYkzlvg6nI9UnM
GkkkKalYwFm/suV9TMLQQSgrbPqxAZwED7kJWa0YN6a9MzmCJUVdEPNwYduGSUZ+435DnvPxyWM+
Gsk9kiK0QjEWUHGc/pjwkMF2MSgaLsBupv5XRpBloD2kcb9F2ADN9glJkcV7ovL7lQ8/OwqGWm35
adVL2+SCo2n3CXVD9lJg/+1cLhM5HVTmp5U/+2BGkcK+fTgioy9duAngji4W5BB4NPky0htChH7V
SAAO52ygo/br0BeWydy5RmPcbkT6Pqi9yhOxHCUwlMVdv5BNQfpt52yi5PKgQlaCN9+A2/7+K+O8
IrpxwGXSgCHyy5BvVlt/8UTOKqPo/S4+ijGlgh1Ta3fzn/rjbUfzmhJObHj140pJH5JUqi7ztNZd
aFl469CU+GlBJqb+Rpwv9Cq25/cmm2V5cAFdGtucHgkQNZRX0a3sUFgf3gkfQYhkaAwGEn/Vw+kd
zJvp1XUWQ82zNltCr+PHXO2zFwOkJlakm+5UO6kr0utjG+PpXt//9c0PAKtZ7p5Ndx7JdqCoc9Bp
s1TsJrnbzFkiawbhUb/GrG4XdaBg8Au3NKPe9yLy2BTudHa/o0HV6AdU6GVKFEdXg7/2NFxZQ4GT
xPJkxUWAyAgn3qMQuRrjhW9Rx8IrSzf3DKIewmKmI895mqAO4G6mcoXZaQfvt3Ls3y/YLoRBZMia
BJUokUwHqh6L4N6ZSgaqmZk7ivfNXG8XLVjcuQv4whkLrgHzGRKNbZax89Q1Sd7lkTSKGGJMDgve
YTVLQglwo7TeEdguYyGeI0ytlglafqA+04LXvxWngjosh0Xt62eu4inGFi+E9FpHhsqGiZK+8szi
Jws7Idj+U4xvZLFvKwAgFxYEKf4+NfbBWB1wpBFYkLIvvK77W4/4NkbkTABiXhb+XbYJSO/l0XTu
y1VCCDDfuhLREaDRIza5JmXx4pcR3qW0uXAyXx5HFMQ9NT3izP2+GAJ7/ocktkqbyO16sUlmdCb3
0roHTde08Hcxg7QntcU4jtwXAUnaUQwXLK/7WBnWYAllF2sIMrJlhrVmqIC9CyC8qqMaFl1CXeh+
yQ8ZM4cOq4sY2GF9P/oOWzIib3b9cNXEp+nrrjxcwrCiC/lYQXM6shUx7aahiFatuGO6Ey8j0AAu
2yv01t1kKuOPcGnuAKEqkBVa4zEbv5wDWV8TCuSVTXkgj6ai06XrgF2LGD0iLtXOSCgwgwKXww7o
9OvzqKTYf3HoKE7XwOuLjw3dFwxjwNp4aZezox6G3WRySJSUkGrMqXNsXiUJrAXgiPaxtZo7L7AU
sKRhWmrxQNoDax7rXzV/nHyVYjBMxTU8Hru+2oQ6CFhyAjVg9QOMnySumzTCv44ZYDhVRS42GiFG
aIgPWVIrNhGSrn7mqlNljMHlcXz5EGuSRPlq4RnsEhvIqqF7Uxm0vWiz+AN9NeMNXuQynY8WSFmB
obH4UELyFnlh7ojppd8QrEYxOKHyg/l5wX36It8JaxT3sY9GgRDFeaXce/VphKg6N/7SWn2Kp7Hw
OgJd7liKJXJlaliNTOF7qIWDrxMUGRkuqkvvLn9FSRXFqxK07Re2UjpigLlYlV2h9FvekIiHJB+b
Bayfb4IxVIQqEPQSDT48RoU80+Y3CAabWr4XMlsgDFRCSPGRyxA+DLpfPjFwq+N6RC4bzWs6Pgzc
eWSZrwuLnb8vqfCIPyfVzgTVsauEdE9OpHraSszeyYhFrc8K84ifMslWaa5lnjkS272B4ZLhHVCs
5PuKTTkTypxtHDR21qi2vvMlO4rQGgAIVmMVe/F8A/GtEWmmkBg5Du3NLpaCnwM+qUohNQ1Ue5Rd
hEpVbAP5Q4wq6pE6mlSNTf1gkd75bhJhKOCLpwRQxoIXyykUIs2HrkKaQqOtr/yi+kLFjZiDS73T
ATvuA93F60YlQcMPbc6LQ7/ZLol6pbEzQneXmHo5JQ85PjouKv3YSp71ymT98M0nq/Aj6vU4eyfc
SnEUmNsEwxZJCzywXvADZMY13fn7LffmenxYzh6/z6rGrLBb0JB7UeEOJksrCSDogkBB6kExfEGK
QkByPczhSzHcUW+1Pntx0/QHZXiwH8iQRVnsS54VwMHTWxfR8qnBEuKZa7AYXzdPvZkAJ848pn+T
aDo6/KtrnOwrGHtvRgPqNRDDX/zfsHuJ+1QrE0rEp/K3j3Wa6cO5xObXkDbFPl9AweLvdI8AkWzP
+ztXuZnckI4KXRKmP/kWHd+A7bqWVLc+ZngQjk7ktEUCLOSdSzbLjB33tnihCth6ZE6js79Aadiw
nBv9OYRrFSgtb5OhAV5tukIgs3iIzTJw4dSF0MI3T33RysBhmiGHs3v178qn0RkPu0s85zU9uRGR
DcnkqODuY3tyoGHr8FYstZW8qp4WrboI51Eq0oxyEVjJUE84c/uIO+WSKB437JXXu9blCZa3Wttp
qalpg+/o3kPqcgTMY4DxmlZmqvWLfkDXJSWyNantGdHc93WtH3EjfiwTVosIOI1Vop0Wsh3B671E
ymDIhY6jgA6a6+LpzzJbH6cPSxvCYFa5lDdxck9z8pgY3b4eYP2Y64+ksGWSgJO3RfokGWieIQgX
Tmlx6e2rQ6LUXbArxyreUYt/gB45nhjXJUQWdpcxi/HltnBF4G+wXAPNBPRLXiG2ZdmMJS1s8IKw
JFDbm/0uYcdT4EvbbW2k3B1FqDibH3u76UMfGJemvWCloDJFJ20WE+rczHRISA8qT4hiS9RYRy6t
iOHtpOmyJmiOo7tWGxiVHUQGhBZ5UjWtHRx+RhfxuNBnXVt5+BErblij8DbTIENMAiPO3mKkFx+0
A9XXPwajhBk4mKw8Kdcodd2jSSB4cnhhHiPATZFSPzUva5O1DIeJEJJYl3Ngfg8jMM4521vvlGch
qRUZkw2QQRfqYmUEkOaDgNpRRyPWNxMgSctN/47kcpLY5kKj779TjrsF3MEBxcmo8ULd86QwTJ25
mmYnYs9Yg06v8vwZHK42z28atUZs920rPACLar5smjFgpRifb+KNp+yX+FhuHLHcpxo8a7KgwiEu
K7POLKbb5sCcjMZ7asQ1tOAOU2dx+KTxhcQ3wMj39wryymDHv7b+a2KPOoxjoy/QpeFxTgmC1q60
96UxU3wod0dhFIIHo+tKBuMYeNimbc31gGp8cIzCSh3ALq7MsJ/q1OLTYMQkH3cVEhYZOG6bBYhx
QHG5AecKlBLqscDCXT6VxIJOGkTexNax6cShOh79A5yZYwspegZjENABw8AZvQD0/QGH923dRIBn
mA3oKA3EA9G6kta6A9KOLpHh9kugkCNQ2+jCdX3dXJvnX/3I2DU/FeTv9ml9EUyHKng1kResve8S
BXvxVwalcW++iCGT6ICUmCmHJwD38tuVMktbPOPU8w945iVzBRpsywSqJA0DIoCAhoq065AjHm4T
O+CKtuS6T5FrmoLDXOyuc/Hh/xhXNP4SHbIqpQjCGmTSC3rcelCUjYEwempA8sNXBd/gJaHYZNXX
2+KkCoRk/9cgbWMnGSLM3G7V09uWtF5PbzdeodOJITGh8hCMURc6E01Tee1XcpTUTSzmrgyDmYRX
s4O0lTZRFLMyZIeIHUL8oEWTqyh0knaHqD2yG3IdLFQKzr3Sizykrf1j2CbaaeUUgdahcyKDQC6Q
PlJiM+U9dnf7UmWs9CMWmnPbrW974YVUidV911yQHlIONnkq+nilNOIAGs2woaXRd4vQILx+RSeN
40D8Kmu0fUtGERjyKf5B3tCY3CWHCk6ZC1qGw/SnSS7KNH9bU0CGg8aZG6AMEtHTTcF5WCLelr0V
ZbcJeRADXKEkBiEd3+izxoRAcziAsrebUoviqedjx4fm9GSF5Pdxt1GWc1K3FG2DOOKY7el5bbMc
NUL+tFSjfq/YHDEANgEDfCyrXRkf5QRLahPEKNiBpaHs3T9NaPPS0/trf6Ae9zxHEPdN4fvE9cq1
UJBXVKF04RB0ErDbtAY4V2Mm09Q2Q/wkdAVO6f/xOARnKWsmVz1MkixkI8dnfSkaRlAW8m/L484E
2YwWqnWzk0m475Vc2rMt5/lgcBRK8fpTbp66H4mRftBnqn5JiQA+m0q/12RiHFXnoje/OvhBD5Uo
okY9Pb6Bxiycof8xpQEimDJCa1HqqienGq5wwQdN22677LGtRG00AGyQHavgkQN3TmiOfMG6iXsO
iZtTsPy5MCfV4k7itT9ofSi/krtWwef95apQXTct/NXAmrkElFvneepbnFtJXav6MdBlogivcGgF
s/rN9+TipQLCeihErtbRJeN7nAJa/Swzqvy90AVCF+Dd5cB762iBk+sbIEBF08clKvBNP1Yc2xiV
l65bxzvQNjxF4A3539ukV+F41piMChafqd4Nqb9HMzJocEbsXfN24HhvatKfswI/XOpUE381wKu4
4tU1E4KgEmDNAEVS77tvWIFrNCtj99Iy0R963AV6b44wuvQKXO3IzS1zx4TvsIjP1nlokyj2L+ME
jknWSDwBNxux/yK+nw+pC2LZtcMLUoyt92uWJEC/Ek75wMBDC1YhpPRIhQPx3fiKh+a//UIJm+sI
epVWrkyhL506BZEZb2ndCrRAruChcu9Xap3AlEwp5aVSED2hIFu8Z74hVGvNED87Jd4heVfMCMe6
YjptdWDEEEmbFImywYi3YhBZqAs+kV0yGcdrIKmKk5a2yKzF9Era10a8DEskWvfD3oOWFdjEl7XB
A5bB/Chiz6zsk5+E44PCNH37KbtmzmyimDJfMkA+D6gMtwiCeTGLo0vhE8C8Q1XRItkRGFu/ZYMr
9kC7efQoX8Fq84UZ7deXyLuDzGUqZP2FbaOjZsNFvJiudfv/QznjxOkd0dj5V05hhVBBFTc2DPep
YnpRc/pHAp0SD+4RRx9tlVD7DW/qTCJdGpoMKDLBEnnapaCE6zYcHEHZ8cE+goLFXVoNjWvRxtF/
kmI2imEaByEWgBJLNvCkZFhYJQiOT8u0YXrakT4XBXPWqE/Onwkq12Pn8DiHAaqdUszN4BgWmyN0
B75BSjo6vkN2LqrEbdWCIoM37ip9xzcCp7L5oJosVJueh766DK0GOtWfble+/Q927Lcw1hqYJ/PE
AOttrtF1dBmTQu9a7cnH6iL9AA78FwXgrhkIpH13Q6EPfm2I5AZeZWfy5kyhduNA3HORx1wF7XZx
vlKvMrmANArIRoAnruoDTRS59QpbJ5br2XoFoTsu6YtROnK9C37YOmEBCNxq37uacM/Hx7rXAVOm
xJDCcybexnXFXQF6bS2MzowHbHjAf7ooRGE/kVGkMC+T7A2yGKoPG8sosaWUTOeB/s0MloB86Zo9
joPgrI+PnrUU34HxrrayXaLhQ0M/s3umxm/Vkf37PA4EA49Nz2Lm3z3cYuAtd058G+D/tkct/Wvf
Yw+fNMxnoQTgJAkKjtgZCuXvmKrr7npVLzf3gYsAAyoPfOjQ+e5tdSbV03dKXZ2eWUcImTqu+PUP
bSe0yINYttHiaJSRCBTISToWnSTNb7SCRUaMB+SHiddhD16AISL0wMJZcs7LktQ7BDaKIC3JlXTE
bp981piEa0bXNi2/rIQgUCbhGKT/+5oI63Qe3Wd1B/IpMHqmroBpdh3f4zNhkW3CFyD/Z0CwQusm
u5etb3FRprOch1WNCBkEem9ViLGnVKAD0JnY5w8myre7wKf2OdJOPy+okDC3OPUOyraeCZ94mQVK
nPKNTcEvdIwbFn1ewNFG8TfwKpAwjju4S3+ajSYkfzUatZq86cji4o9uRVCZaXi7gwGIGNQZqZzu
8g4ybNOIxNWTn2m/mUc5J+zFUFkkPHF5XF9RJlXfuhJV8/MStwClz3GHtHUklPcFNbDK/Sxq+SdM
09aGdOtbQ4L5hyN+VJS+4LrSedcd0bI+VMk0ir6eniy+BrxRg6inyottMAeBARIdvioHgWhQCxiE
SqgSXe2iWLJfnNnchA0RR8hGyOFk4mfLqX3OVhazJO5WFfcGMRLxT9Jf9Z3swTGhOqKZD9sI4Tvs
gEk+MkDT+raZ/MpmjyjNKmBgehUmysUIFpCX5s2XCJTYwJbDra9XGjH/bw+drphVofMnSKPdgpNk
vAinIJKOt/ngNPF9H1tHlH23iwf4ohDakGnY387ORSTVETGya791Aim7P6dd3BHV51RPvZ2cHyFc
xLVXNcrFdKJIPS/NPl4MSN012r/RwJS4Budybd8Y8ehJJXna+Gqd1aKgUSkpOfDJklTiED7aEav0
f7JHofw7EMDL+brNS3H7dNQjx2mAULaLJ/2rsenoCIKbVamijwXkkdoJ5o1njPnIe3yqa9u/m2Ce
DdIrSxk+poVDxypqXfSxhb+jIgEsXiRFFnbDQwY60PFRtJGas4VQiUwr6mxVWU67pZJmeMPWjZ+y
ZuvWUO4UxCs/hNw/XrN2DmMN1Bz68OZFozZ30Eu4IiOI9q8+UO6Dh4o/Di64orMuBZdLtwVy6ATZ
PbgxpMLjJoUMJL66sbl5YJslKBA2HnuJG/bPy/EPkG5pIUHqophlofe12m8gxsA3UX38D/WeeJGT
aQUegQ6S7jrhLRG8TwpP51Jsc/E/vtbobii63eBzYvdYMPYTj4OPqlMSM91w6CTT4mH5Qx/0R8CV
nKCRII5n44hi6LzJvJMJ9GIvFfO1P9qAYs+81aXMwyzKtixPFaMdi6BUCF6FBnsBJb+HoWvM0mYF
nbqmdj6tZSVNV9/hEHkgwwyNPV0vma83BoS/rZDs519jMGp45racs5pgyqzhBFnj+fToKxc3AhZ5
cO8xac5op887Y7l+AxkhwRFoCae0lUj0IF6O0D+GUBNEYcMaevNR9Oy1qCm4wc6gzX/dDOeNamLi
0GcQWOCCcjoIRFwkTkfL35+Gg61aO9HcE4iQLN98fSNzS2qd59JhrEVOENkfmOy8AHNQSuCd8Spo
1LlTy3t2BsffgbjDmwMgVY6hFT6y+tmTadrDvCBH/MtOmBi9A/1noUwoUak9NUK9quCJa6eI95lT
DLOZITXSFLqVCfOFEC3rG7Y5LrogadRVpG3/LXL2YIdELlsDGEmJIXFv45Ao50FzP8xsdhFGN05c
IwMq1BMWgveY5XMPzp8ElV6iyXUtokoycjbvAEDA7dPWqH7uv7jhy+ufPysX8fiFQuNJJBjE+Xgl
hO1zZV/fnvNlE9jmi7VFj2GIUbapED7hZVrWpFjH8bivFh63xvvcIqlPmUm9pNTr807xvBYCu0WH
vA/JOwTNKIrTerrqawZMGp7wRIpqWufF6/NNdyo+hjnHiwcQQPcU2PgV1nuz92jJ7NRo0bSt0F0u
xmHle8h5B9gdUrCh8ZFYWlLAD012YdAP5060HrGzhIEm5SHsHL/4BzEYh2mnEvFhgbDQ6RvNbB4F
HdfayNfOUWCr80jc0abP9ZRrkZ74U4qUfuJePPs8/9CPTttcmMrQt2IxxlhxQp9g5wLeIxMXpgxF
uz4lXqW2V5/7kpJ3/okRVDYRw0NJW7IEoNQGJ4z6nHz7E12p78+5FdaI9qT6IHKL2zjypwqKouxY
9QQn7FJfwjpSelHFGCKKljzM9AfZWMETxK62V6aHhYW+uWc+Ws2O0tlnBvh2Qv+OtseT/Zk1iC5I
okwBkaNw6vud3kiye+hAgXRFFG4iLNRG9ztl6azzlMed9IM0Vm7su0jkzZFWBnHDUUPVRq3EWajC
SUomKeuroS9xEwpnS6Cjd7+XzcyA7vNGQ/Yp1yvC/ZTc6yAhwR12NYjQ4yZv5AZWzkfrOilEevyr
uzV3hlWaiB68JpICOcWv9LAsQ5ZJBLGuqY51ekn5B1P2aXofEnCYs67CmhEUFaJQKcAOZpXFAh24
YSMd+GC8TzoYXPKUHC/SQeGDmXijSumldW6It9LZs77Byg04PYIuNUWjnCMaRwYiOYS42fAgQLua
OQDEmDFJamnYOi5E3lO7y+s8hvUNCJvHku9KQVhE/dfMo1j03jr6FOzWTwS1wjCcO89wS4rQmSF8
sCS8nkBjX2Gf4dXaozx0MOpj7ITophfTTEYYSN8JFim2sVde/lM+1SSp3gVIaIzevlVgcgkn8GmT
5JgHRJNWAGKaw/jkZfCvpUJY7HlNPyAaEgzXFN9fzQ34dEZ9L276qOjQNXsycf6C3jGolrXp8OUT
ruA96+uJpEIbqpdq6C3H+QRlCLT69+juOocz+ws+YPkLtZSYcSSeCY2VLBJPX1IiwtCL6UZhAVK+
E9mejyPGSA2OFDKwEt3wrf1Bjrs1F1p+mQ6fR9XUbySUoeLW3afux9noy31qjyiHxpyzGGwMWnTJ
KlfvsMKcU1T4crcJRuD039m6WDYmOfhQUB+NUgYnd3lQ9uoHVTjUW7m5qNIzqRyDAISmBRk0t0lm
3nmfj6X2Q6bTpRAeRzxqYFkc8NVCFCB8ebD+p/vshkUCWxJrcwCjRtqYzu7wTPqj6axLtEmsyPdB
uxShZ/FT8eAt1avPJbDDRvOI2zO/a5EQdYI9WzOhKbmPrPVa8xZym7aBYYMOX+F/vPgjGYjui4Ci
lydVV4ksfuxcBNSs2H/OApfMOB75gTCCzyrOLfht8wMVpHchA+mZ5bEc6eK7Q7CGhd/7rt1jh83T
dE/VpvnMnG1GvrCzBim5wOfOTYmwLF3+ZGOAG01LcU0NC1s3T7+5wKcpboa0rAWPrkDJ0raCyS9p
wfa8X7QrsFFH/sdVCe58lM8qLhuLRm3cdPXcvh3AnEo6ZFtvh4wuXQbKocvuI5EFhjoFUue+yJyx
x6uzEfT4lnwaARm5zlfy8aaJNckOL+QqPSxfzO1TAmtDpZIuDCJF4+1KfGHSwWkIscBogN8n+X8o
bVfR3XKUIobqn6woTRmHkgosXtEoJ6dfB1rHygOVXwEQ/b5xnUKE/ZWEWu5bSvoINc28Cy5vHFoH
LG6f8r8V9AB05DRcsQiMFIQ/3Z7HH+lPXcjG2AXpwg4hWfwHoOsXDletAZhdzVMuV01wNFiwQhAY
lYW2gJUXCuMsg6RSrCTcq0Kc4ZytEaEIqGN1urPB4yhhTzE6Ji1ZuVHfn1n6Duq/ZYGu9y27RD5K
jUMlWX+K5RMnUHPfwA6KTIeJhngGU/UUVm2AsLlc9ejlh2pNRUz/ixLksGjh+4Bgg+v+++bPM4aD
bFk/XCpDIGafHQl8T1Y2Ilgc1g6rOmqXA5tHnL2a25NtPTYczvJ2fy9+b4xVwMVoERR7bnPOW2c1
dpYWNKOAXpirnzB0SSeI8wZETeYycMwSV30rSs4WtZd2UOopDppsJdOP+I7itHD9m1Z/CYy0oTZ4
8fHYUTWa+0uDcxyPULKsQjWck3w4hiR2qjPLyK9Lb/gUXdk+NIPatUQp/aT2UQ12j7mNi6yecazf
tJSeCjCL000EA5TcQYy+hCTbPaQ3WCPd0q3Pvlm2Pwwd80qqhlE7afg+mLhlz3BDH6weDJKfPne2
JpLXX1txMp8z8OxYxzddcAFWaEqTwf5n7ooTiZW6ug3ykv2D2lkNV4IsaG8ThU98UwZTZef+eQBa
v9x6AUXEv/kxWHt+r0siMw4AtDlK758aAUEu3k9duFgGSfddUZBOPmpKFG1rtyPuu9oCZv4VMFlO
NjtwXZhO7UIoX+hgprKlEnukTqmL4/DxsJuhQpiFRutf/FDfE8ouvA2HMebYMZ1s6f0HX4r5G5P/
batqKKIHoz5u/B109UiFGiOt0B1fSooshjxAQEVZFmMzHAaHGZ+5f9GxIzr7NNtsol0u2TT2X6/1
GDJYQysmaJXVhu7bQP0DtyiEostSM+KStaD/1sUDTRMBaHQ0aXg/ZSM0/jPi4e4JvB7+WJGhH6/j
WfMXFqAN9UmADFDshq4Cs5xcekcMQA2AIVVmCrGyM1UmfMjpAK1RPnfxYogyDFEjHDpPmIork3/4
0Hu/Msd1V0S6H1sIEU06Ir2EP41YZJARZNDyQoHzrz/wJ18nHmN7TTQMobmzDGrHslit/rxZTgIB
+ucKCfI1orNdCT6LJ1R6lKUnvhnGGFB81gcfMKeXIU3c/LzWnbkcRjK6FrIumjXXoZXwFMFTYvie
4AePmAlwVYkb4eo8jfiVh/FEJExd/UAx+SaCoAkKsrZi/gCsviNEzVndcGDpyOM+OMB4OrAjVzQN
yBkavOxgcwE98+KitW06RNx9HBg19P8kSnLNZN+A36kAk4KNuGN8KqOsNMyCq1hdt8f/QKOboHZY
jzm8bRq8WObAMWQiGgjdVwALJLFjBvNf7oEh8uEl++p53Zni2TCNl5FDZ5NISr/SugoMV6/zUOyW
LjNGBbZ3o3k/FoezbsNyLOXguyMH6GAZ2KRzPv4QgSub3lVe/Mi1RvQDBBvUCWrLjth2BDgktDcR
QqNX7PzZZs2VxmlXiP5wmsAtBrCIlhR1feVeARREMiHqzl1oEF2DUHjatYocRU5UpUOp+V0Nq4H7
vc6koJQZhQ61GNOVwdjhRonvYQTICSKcP9Eq7XpUQGfYSBFNoiB5kRfIsYKTVbhD1PLypyoBhG7C
9iLYM+iqfabxXP08jzvjf43WRHAY26hYGsGfIQ3xxviDUr62Ji63wC2muGPDOa+tskVIz/U1ptdb
XRZCLrbobbbTkczGk7YtjdoCJvhdxCKRgQvFKJQlXcsuaJD5J5s3MHnfssmy6V/XDRQngDlQYlmo
rpuI/FMhxZLaFMN0G5JcTEL2rqGetIGPLZlMOxmEQ9tPZi/XAtoNZJootK4Z1yvTatdafzIOHY5N
fzpGCJAtjrmgZLAFTe5NZqZSsW2a9hvwmHmN2ou5fW3R0yQ3sEX04RRZV1zYmCIWiFYBg1vCEQn1
BNSHn73qF3rJ4UowoOkuaCS6YJKqSe+/E5hQL2gjYiBxMwbnM/p12syUzTn/bxHokztUDtOgQJrk
DJu3YSwLF90a+7IwYOtFYdylF3hl3QXuQaqURPrccJFl4TpJ5AP5wjV+jy60sejzPsOEBWfWihUH
A7zKUxvJ0IpxBHr83iCe1a4WprPY/JyDQ2EBUqa4n7zzOWtz7mkVtOwiVZ2qshPiPOaUVb7w1HrF
LKlRbn5hY17W4CKVO5co1EGwUVHQsxwwBRdmwXCft5L+fQrB2+EnZXu5EhZhwJxIW2aR1GUJjjYW
32nf/do2OyWo3Ug9LMn42+DUMIe3uu+8fVr223mzq3a0pDbYDkrO+4lIXpMBjbM4ACpN54oRPlU/
IoCcCtHs1v+iD2rHcg8RludGJ2EwISIpe2VRcbC1acn5vLmj4eL0QbMBzXW0L3Vr5F2I8wO0m+6D
KQcxxtHDpqMAcicAeQsyYCfzK85dHALliaVE9swEiTcKrDki1UgYLr5trFqr18kJPyBB5s/jzR5i
w/DDCKyHXutmY6IX5JsrQJM6vqJpBQIqrDkq85i5x/2kYo1gkNUn60Wu9q6Yw3FSkVdnUVFqcGYt
0nwj7Rkm/HGLnRpKKQ2oO1/VFfSBkLs91BMMjKbPJltnjbLEQkvG4IrNh1CVGBnANJjbGgIOiZYe
SCPUU1V6LS8m0hd7aQAnuMFvAcFLnrODfeMuj8A+y5baJXmzD7OJQ8OeKuCyob0TX9m3j9/fr9HC
w2myVF2uamNYKVDN3U5s7XbIGSbUZukk3nCfbktfhk/lzlYEeIRtOQylUPXh+w7TO8K6Qh3ByVqP
y9hMeHJAUHQsMoNyLYZOFh0iR29M0xza8Y7iiwndvy5VJBOtyB1gOkMyjiM0Ly+Skv+KuVESQDWM
Rh45fT6C6ECXWi2HcNlcW5m/3ZwOrBpDJS9HRoGtAoA+3n3cn7T52O66g1ZhtrAMDnKkbQ2LTaMC
lsgwyzf97gEbqqohFViqPJ/A/Y++pnw8XTpzOVKEE9L3nl5KRJxfHyJ24hEMhKsYvmPPkSpXnYq+
DqOFH4/FJ3/K1PeUPC8pefFluVGkXFXotfnbhuARcY3fGKXLGSiqqPqyqDvKDy7DUk8RfP6TS7R1
bSQLG4XAknteua1zMW55eujgvTwuqtYD+zwhDcx7v9hW1k87SJHVp/XZkqoEm4kKlWJcm48Ox22k
9CiaIRdi+EwGoQk6+OdOEa1XaY2+xBuiMMPlzJMmjdwBJ4VXKymmBZwsGouDGb9yaLh0Lwlkx05r
zIK9jmt32Xjl6lUXZi7xUdDhxavsCoPGvUtVOS+hsYcmexie+JI+uQUeMK8yb/0gUwOWjALChANp
imuTS5voeLeZ4hgwCWBAUTXNThS/MTU+ZXz+EJw0kzFaIqxYpsO4zCAg0mUUJ5YwlJA0EtdnsFzB
tyQDuALwObl4zXFM8/11pw9L/SIKgPWY+tWOwfgCx3aJb8Xw3RCpPy7PvzlHPEEgf+CcoH+Kx0hw
xg4RQkFP3M4/K9s/L1BcGIwX483iQe413LybSpVgRxdvNjz7T+T6lGmB5Kg6sv8Nn4m8K7OQ5ZGF
sb7sEJPPkO1YL7KoTFXRgcP7wERlQnhtV2ur50yz6luuCnJS9laMYMjP6axXPyoBZ4SLCDxzocaj
v2cH1GF8CatmAcTSES21rNwEHRB8Jg4XBEp0snZMhGRsjBjcDR+i2cPF1IA0PdhNGk3mXGeHY3Tu
GuAKfJ6i//z9ZzHSe8+0Q4wPB+ue8FjNiqlZGjiVLDlC19nGG5QiOV0vge3oQLcUm5k9KproaR1a
m0r7cEC9Eu7xZB0v0NnOHrn+LjRMYviqQhKQQiLmuVqSgq9Bf3w5O4TT77eKDzitbHTB0srOEt5y
zBMDY9zkDUpXJZXUN1OSZ82XC1eMcqIsY1ad0V9lvLhnc+M9AonVaZn4vMeRC8/72ImAO4iUd9rX
ebtDsrMb0OPD/r6q3vjhVH3JqyrS91VqF1b9ipxacfoVcp3QggHcvAdnNRU8sb2kLVNpeUGrEFV/
xhhjkoJ6gxtCM8BcMPsOO71lnQmvaoy8hv3ib914NJdkkwZlpxCyZthh6c8iKl7blHgWf0hmE6z2
wJOYUM1YEzczSdu2LsAbx+gxeK6t8ObaHzkBfE8/qfu2SntE8ccB3epPL+nzSIpmiG8B50vq09XY
lr1frZAnWg8rbpprPXayOX8b/hDUEmoAyzccUeU7JE3QQdhuH13clD89theRWt7XQGLd0zddeuy9
QWhB7p/oyjNSRHFU8/ntbF2TBHntm+1Nnbv0vqv/oTXnDIqZ28Tf239tkFMYsQtX+IwIYom8Zzlq
WpY/JWSFopWeQ0i1nY0EEth6JiM81zJas3ytfO4UeXwpa4NFzLtSLOypaM1eiOARJm2PvyYk2fIc
5WBrYaGBASk9E3BGPoghIQ/N9FCA74Er/dpw2A3zwhNN+hpVLelJodFLnI79bgIyIuCVUslwFNUZ
ir4B3+jKAcw8peh4MbvoIYc4LA9qG+OgBgaQ5xVfB4QGogRjReD7FzT8g6nPV3ROAYbWUqAn7jXH
LwB4OSewSsg3tF+sav30svDf/2U/UZWPbgaH5+EdeLJQguwcN+FkuBqM3Jit5z9utbqQzjBqTkBb
X6tqAxDXeZ8yK6njsciaO2gteHJ9TVgQhCxFrOpOmp9/Chg18BFPkRpNQ39syEwJyVK81FQm8sPj
ca8qisQ5rTqaFv5XP9dyoAOsWSSH+CjCilyZF4xORVhrj1to0tpHnTr3+jLU/ZGrZ/vG6UYBYn6t
jtHdwxsmmbtCqIb0U86zrm65FntqGcdWoOD9XChBZxJYcT7mwWbg6OQhr8SWtw4tV2yd396WtC5E
igvgWDixtUsCq4ENdc3LDxZMManXRSvjbqJF4UfjCFqx04ms4oFjhxN/PiRiRw+d5Hc9aN4Bp5Sx
TVjI5MrGli9N+siJ79mDjhuojvqx6B5fZpGc6yNAd++O/Clb6HPuQY9UhK3zzW+S4giOFpdU85HC
3WFgvpvA9BF3PWyaWGYf/pt3mSrUlZw3cWgt5cSXRC1IUkTNVwqTNQF8gRb6gkw5p2DD8Y3eub4v
yb45bRuIpTbO1zAiJqqy7nP3pImpJwTH1R4JTJzowJ9r5Yyg5GE2hp90ML31sztB4QsAESUdO88/
00r7T7g/oqch04OJM6g2/n5Ti9LS44yqyHD6D+WSnGAxStJin2itfLiiDmCRZ2TpGgV04C3N/ovX
q8hi/x90jY7zBy4wJd9ytRJDt7CV3Rgwy/r6ZE/QqYWCmqlRpriCV/ENq+ONr2UEI3LbMa503FM/
ZWfyCg5rbUSD2/g4YHDhTmhqvGk9GXdxwOjYTnPfgqMSiRnLoShj7lCQr8MTwoglFbkQCy6hcmgr
LWGSA/vwa+U3/AJWXrrdw9eLNZCKDhk6klCX5AzO0EI4KmEH6hOihFu4anedeiCg3rU9vjPz/80N
dKj1bW9LWhghdLfWUkMp1CsH3pDY6/hrT2PdK6zlPmt+2t398Yhkzaa+KTf3yHyTNKvXl1i3BjpZ
IZTN3vV1uZIc02krQqbO1iz7jO71VLkMjVU3y9OiKrSCUa0M72iaV1uUJQeWYMAUw+MnvPyktSYV
uNywae2Mvpn/GQ2PVfT/j2mzXS8fchgh+x8IR34A2JMhBoGZDQg1/mfdhEZasT9qICMovBKmsGvV
yt9novKI8VN6qhLCXNNqvilMvgs7vfNSVVuFynA6kmC7WxxCNdgFkrnVY4CuehJJwSbDk0z6dgMp
UGjJHhARkIzzz7MowjPLcvZVbBFqGgHgkNRRhA+brAdc1KIecVcCtWsb4BuUD2Xs54XycHIpdczJ
TGoThnypf6cYOQF77Vhy4z6r3prtnvtsW5MVFpy8hofEBNqxvD5bvE0hLPwJiQQppZRBJHbN76UT
4/PrlAVsM1Z28zqF6jTJT3ShbYwlytXXrJd0H7Az4r9pALo/yKgPx5nsTgp1neVnJjWEccmzamVp
awjEXJkSq5woRwHJx6fi9OC/r00IhxeXXhlwrv5Megq4TVNgz7eIW19EkggL0l8f8glqI4ItiR7H
7GjuhsLBj76jLoQstiTKqV3ag3HRTfYf3dzHI+SARPL6dY8MSjEhZ5TaL8DvUP0rIMWpVzcmYeDh
rRv8dGH0g6rWuxT3DjJgx2Mup03Df87sv18z8zwlv9ETlfeNx4NTSQ8Q4fHSoLse71vMVn7fLtwL
6EnV9gzdvjz5GMp/3b7Ga2ogD/43OI2tPLqyXIbXZLDxBPvfYXaloAPr3I/lhK6zoXI4MAAtP8xB
uvAEMbJOGvV1L9rE5VFGj2ov7otRbi7GlpYePlAlzErojxxu9f+AQsFuFSoxrWk5bvS7boYBh4r7
tNfkB8Gjvbyz8vvLE9eS1/+bA5URIgOWicCVQy52p4fSDEiZgwbsvyhLCiLJmM5rdWhvivp/KolP
u1t2j3bIM71mAsqNqHDBsSz5IJ3QvVPwUivxMe0MH+UTVkO8/JfWynuxldy3WM/oyvviAoLOk+Pz
UcLd9czfaZcYrFxiS5I6hMGEwHjGi0D4Nx/cYTTyLfaid2T88fr38llWGTl0KGOVvwkz579mK5W+
vsScy3ZtxMpS4fDdO1cbtClYnHcC/QNYls87MTKy+dBfAAduGbBDBca0d24NuE7w9yqa4koUFHsf
uNymoLLERNE5ziUQPEMTr7QxrYalUV67AAsdaNy3kECDIwQf6+G0RnjMfInrt0OIrK5cX3RQEzr7
xYl6T65vBX1BYHddJ6GkaWPLDz9/GhTt1Zd+NSfPNnaT3OQ0DKyPu8NxipcGPnYezhTaxZyyhqmX
GMawSGE/Sqv2LlknDTMaK2N3msd5w3E5gWctc+6vgDN37THQ8oVazrpIB15+Ap5euGwDnOiX3agN
vvWqujHlagAQmBTIxhe7JnnCCnwkqPrgnUeC4nq718PpqxSA7K8P2xVtZHjDmashmnup1s82AjO3
sJHj8yEI/InUIUj9415N0C+T9l1kdfk83xQ2lPIveQdmYl3N7Ac4HVJX5AQd5Wd1zlwXxtXWxmt4
vVIkLiOXiCN7ZKpv5CuqBEmmnHmW5u1byxdq/73XNiFqGeAOnRGq5eguVGprwE2i57yXyDtxh6s/
T0wn/aT7uepiSG0dgBF+GG+1cq5QPUOU+2ARwa9LOUoZS91Jnxcbx3kBcya1EhrKvNNO/MmiZOqp
FN7sWO8QIBqWNYE43F2KNdqdKetyQIccImS5cToEZrHl0GLLsFz3ppIDwJP89WXjRpZ3tMbXlyAa
ugAwVw30bpFqcIm6+cKmbbP51OYdjkJ4/pKyDLRxFZz/k2b0hyvtxI58gm30OxyWMhEKwELqzRvu
ehS4MvoOz3eP29qrkbQfEKlSbxMmEZlmLeVX+MoWUeaVJ35Trf2NaOeJdbBY1VwNZa1Rop0cB5Kx
pfkAZwYIeR2fmYksoe1W1qDrdBAOci0pFPmK2MDWm+UAwTUpNXiqX3U2YMOHU6CD65O3hBTkCoDH
sCMYLVISql2kon9a/3dTRYCgxv6keEAox6VTLdgOJKDD6hPjg/pJpAO3gaRCNwh1PQFxbSZX05e3
gwo0d3ThfLL06kFmXdjmWxXH5Yzzv+i6TM3yRkyYz7LQsdCu+wwLCZPrn4WHklmhQyZeQzlauONW
9/nH9Oa8/sjavO7v6eXdqsnydo5UhRJx28RbxoaoWF0K/jnq8OE3p/vKwd7KbJJt1ZTXkjI8bvQZ
ASPd20w8zq+Fs0iNtsWOHXRABskXm5fkPX6ENKp/g0y7UJgzt3BEazF8gSrCIFHyeFrwpJZZBtmE
0zyz6xAOl1M/XfPBPgUASIuVobaIMwBYFfHF/tgZYo7Pi6KDcys8zGBgrG7nwreb88s1MA+tcE2l
czQX8w3EnmnyW6/g+ax6BVgRC5VcQzjEdf5ANjDsyQ/XlvB9kRpcXuh4+Je+pbRW1fGnjPFHW7Ee
oVRxw6gO7lx/RTCJFNaIgCUS135KZdyDP97FKNVGQWxz1UjnLbhXbzOnJyoWeJJGt3yuhybim/yu
sb3DeEq8w/YXfUMpkIVuWlZQOC33CTgZlHExvE9GgfnYITCY00UD2ZfMLpJy0VaNnWGZyYxwwplj
jDsiGaikzgYsU96pSPGnjougzmdB40Z5xlspU1oMRme1swaUNrlbxptz00jVmBjpTcT35NduqsSN
MMLxXJ0nmpWTYBTMRmdvayv3uk6YKyJPQWucgc31qdB4e1Y1+vvSwXnkBteaXsV8ObTJ8Ii5Vhv6
v0HVuds085V09cIEdpOW3ZYOxws5crFx4z4fpRDvPbn1uF6lp/ZFUUCj8W1quHy0kRhoCZA11tXO
aO3P9HMv81zpJPQeWTHKhCgJdC/qSSI6kYHkjNl9+yPKyo15YgYy9XARIvve/qq/y6SP5zZIJljw
vjg1oF8xdKdTe+VBl1JJSXSyEaAJhYqUezpaP7RkPWtWttRFX7lXSF19SybY2ong9oaYppevvKEW
fTGCEgmRbBi2GCZzJNH59JOZPcLXCwpT3AJRoK47IeXsDXIMkEM3qDT8NgHeWuDngDI/njbhvPHe
QVwbtjGNLD7AcD3RZ+6dV2C74A+8necE5xhB4dGoUx7mGGQFiL6eViC3IahVtiAQXxeq/+kRGTds
OGUg9fSe93SIgxwtOuFg+PH5ZTCH07cYX0TnviHG79ivs/joPsEQJhWNRJvpTeKHEEFFtIiT1Epv
H+nuUu4Vj61T2qhRcIzn2FJe0E3iTCZ+7ebfpxsLbfHX0GtHz6g8h9OCAA1ICRUgw46aKZPsxb1H
ENBTjSsv1jceMIoRJZJv/Lq+ND9zE5vikm4EFZL8X2GvpwOJvTc/FyfqQGL5M/tzpMih2ApkR/Bq
JFxSkLcGzxKV4nZmt5nwSWOcXoBLF9HFGUjHuVFvCpFrBvyOa+WNAcrwpqUlplL1iunkb7Xq5g+Q
W4n4eb0YL2HPTud1BdR57Eln1p9VWxrgzQoDO7r2LqALhYTgnsDTv8hRBQtAr98byf66srdiBOS/
XT/Qe3rXvwH7+zuRhCSN4mVBQCskN/HopxomSRoWLFnTD4CNn41pdOopwvipVA4BvfltBRj2xhtR
diox32XDMsnrmsDRTRdh1f/7wrnFDqmQVBN0voXIMFfh6ICm7XIwXZY8B3/4AXYU6PsPqFpBMGrv
u1DzMBRvciX1PgYxJKpO4R9SOzTa+okIebEbNSviXnjpODoJCcfsQ0oIJe2fcLNB1Gj48CS7Dvc6
8MILrRTHHz+BKsgywYzklW5+S1Ylo/ed2Lu29T/i4GCQ+mGbYr6KmxKP3x/c2DAuf3sHQN8T57+h
Ncaj2AeWRjMwFmNKP6h/cEUZJsxsE+jU6YbpknHR2TSC1HIVGkHO7Run0RzRXYyw+WW095WK90rC
JbevNHNh1xuAcA4USXOFSPq3JEcbaiQ7IUbTia7vQ2//NjN/HBo7WvfyiDCms2GjNa1kuAZXBnCO
1eCTl4ipbEtpmysl6zgLvOllPxLucNP3sTvH1xS0e7C8dR9z5Kn48pjgfm+OH2I6wADw/PH8Wc72
FDLwkbk9QOw7dQb2h52/14hIGQBbjK06xOQacHOfnKGWtLyJketA+ydzLpIXpCN9jZsQ6WdXa9fF
x4oeCaMIokM4h5He/wvSODfEg7PXVMQD5aDexUvkqnp0Q52WYVXe49556sM2/OD3aW7yZKvO6dn7
NR3YeF/gslsQw8GQUf7fTyuV8fN5u/NHY+mmTNuHYTdSwKc2w5QiPH7SPFVva8YobnOF5TOPydzP
sVpuRlCaJJZKqWY0Sd9Kn3uvdHPDo8adXwC01qHawn6V2HvPAGwqkT8h/OAKByLlNJpr1B5sZpHl
XyBRy/tpwhJ8Gc/e/iR8gmjO3XehvftFrFX5OPTIcRmjVDCihsWEY+LwqU5n31OGaqNqidxMi+ox
IMLvD38VpxiDlyrFhUyhdW44c3QXrm39BrFXiWgsrVW3KWtzjhY/K9DLr3P7HVXCmxp9Qfhe6HVd
y1UsNryG4GOZDly7XzJbR4UD7J0mcV9KijCaVEo47X6kp3i+W4RIyrZbgQ3fTzU6i8dKmeLsp8KZ
SiuJpRoZP8MYMlrNHeYGpHuTcjcjUySW32QKhj7RIuILrenfdztLFgpoFrPSZuXHyTS8P6o0C2nI
CRvAmYePkRsmTfWfKzyKVZ28+BSTHNvlAHrpI/EZp66YCM8wvLc0atLpi4pIP+oO/R6XYF9FTMEH
f9PDodBFvqie6cQaJJAePBGyBXqYjIq7AtAjYtRXDIaWrXICFeDkpKzrJQpuGsbQtznLrBX6A5nn
J+UMaDm//OIIfC2YUSdGWhtJ96TKnLbR+k+hTNexj0tGe2IDMRXGOUmtwGTvCBeswKja4aUMP+RQ
/Oygf/J0m9EKGpJ9Eq3+lQdLMhJWZcU7M30bllYOrSnBd/Z/DoBIhEDJbS6rlffw53rkfsEfqxXN
sdJLyWOOyIBoMwNsYIOZXUKWGtKDOTWj1wueWj1rCRCi7OVykQu2/YQ8PPbrHcpC2LdpqySXw/bt
JMC5R2HTJKuGW10yUH9Ychmr5/88uQXrDPN6bQqefAcrtiB3/TZDcHn6aa0mZq+tpnDvv9ohTL1e
HKhepYG4DpphYBoPPPFA6m0v6vrMW+lfsvz6ik15LoPwSSMbIULXSw2pczBGLhoR1XPZGtwN9EpY
6TfaZFSFm7gy4InU7SNZFiAN52Z2la8Anm/wfZbiK3dvM4C8VVGr6RYSlehrH35UToPBX5aJyF5l
3uQO/usCXCsE5zY63Go1Pw5hnsQ+t9pHOlyZsAMK4MaHL8Q1oq0V8b5de+X2C0NYnk5s4RHpPewm
qFp0AU6ZoK/Ee9ul2oDQX0PgorOmohMg7fTCPlzcGj4Q+m7aRbwk6EgV6Jb2A8oHydiWaHjzJQhw
1MoFPEWozWICRI5H62YQufde3Uutqv94ts9Ve9W4iCMacYiIW+gdFRKy70aNg8GZVE9pzBqhtD1/
rUhaHxrMFqqQxOtLPQAtQrVxSSnHAQy/ppVHru3z03t7HtvlhlzixcEAOhQX0jGii/0bpoZE100H
bczzStvhHpI6gLA7SIJn7zWbGh2IjL0h0Gy5J0wvmoevknN9oDsClivhA4kQ4R9lbOV4aX8Y8O2a
RFeXxwO5JoTO/1VyllmQn5jhPeRaPf3iRV7+FmiS5IXQ3irxBFPv6tZr8HDydbVW2jqHRi3NO0vA
fa9cGmZ5D8FajmvAh7PhLkDeSqNaRSfgXGPuEisBD0tbxG65H8i4dEev4W+HwmEIT69AzoRtxpQq
fFvFgEm/yMAP91oR+1lfZDzjmKUgOCVaNLs+PKy60ljZ5nc3ITKEycVSn4oAkU+uS8pvXvZ72SL9
qM7PmiqdVwxvlSZtoMJGSJ+oGtfm06o3JwvVhBt2upiSTqdxvKAxuOfwGu8yOhKvmhQ+/h85JMVB
4ibHrBRqC/7NOgegCHgfLqgxbwl0Nxk2wiW7tXvhVsmUJEAGVsM9zKdLcgakK1IUSQouY2/JXTkq
X7zoB2jsqeEOLI/IrXG6eZRHq4ya1xmmqbe5/ASbsWz9u/Da3km8GADrhw1pnPvaaliFormPh9zQ
LQuwc6AOSRJpLhkQvva3FdSD4fySt5nGJoXI2GmfruIGIZoXwcQNoh8kNcSBnQPC2iPLIyeQiQV5
pb2l5UD2xXDIVS1qG/OYfUQDCLQJGmf05SfBKGuse4qYUb6W68BtEDb6P1WXXAq6St5eafFzrin7
PjnwLALpBvcFkxjErJit/PgiofyI9mUUXYqmnc31C+4YA0fDApifmY2VFWTcB6Qk9sOCuFuLRmZD
XUW6zGddYvgladrQ1F3zyfpvuLPYh0jttlVrnf4OlrcvZS5fQKRe1TC02+cNRiPli7SVUZrBlqxN
sNu0TMGx+vEtC+NkNVu133z9F4DA+cd+t/zITaBVb7pCQg6CStVRhpYslhz+B4RYZZ6G0yJjFleu
mv4fm3hI5uRGRVdLzAaHnLDetBY2fimXIyC7Mu0T0IgHDjwuuU810HyAXlf32TYD6xMaT9BjlegE
V6KylpnbxwL0r587HH4AcHc9TCcJbA9eic+dfm7o+tKaY+5AKdyoShQF6Z0XviH9Jjb1rvnlBVRz
ZMgvQDhwoIrj2B2MM8E1SlrLUPZAQCXSOnIeZ4qbJtiNBpItrDXGbJedgkDRHAZBkdAZfXTHPT21
MTqNMli20wX8Go1CXzki7DWIv4XtvKu3X/NJfwLGMWVX464pLS5oXoi1mCI4CRY4xGnnoARNXlzr
rilz2OpsZCIntpBv7O3u4K6d/iR3IDaKLl1dqGqh1laDT7DcBTVow1N3aYDoRQFu4nIUDjlGQmYb
++uMoJymgWS8uLVueLS2bnGyOMgPrNPsSLMsZL01heMp0/2y+BT8ClYXGefilKcGHWogVaeY5fly
47vRMqQVpa+V6WzUyhmSXya9dmE5tRnRrWubLIsJaHEf2xRWkWPvSz1dqyXc6NYfuQC/DYjOwYcb
F7MCknZmlSL0jldcaoTt/uZtfG4nNj4qFNmIpM7IzRp21G7wZ9b/x4A59Vq+/+RPdFzlqHKPYe5w
WjqvYd0/NXEcO4+5MS/Nc6hZ0bUpCmvbwUbY3pSC/JUo+qLh/Ixb2/JmZ3yjfwe/uX7mptVnF5tN
CaFH40iEK+jwHdcnogKm2FBB5SQvlfjzk13zunTkHdG0Ml/bLortkCCZEKgHJG8NeR8qsTjumNKq
L7tswua4pWKpHhFzQ1iGsmriSizKaqe+imQqmsyS1FdUnG6qcOb7KId/LrGWgtfHUzcmiO1R+GwI
De0gpUufA5TkWRvttIySfoi/gUrbq9ANOGksndiWbQ9LJVtVi4FqZruNrXgLDpC4OJN974gId7D6
Q6SfGDX27J2X0/hmYtEIripckYNouJCuh0IU8ZfbtYcbukMw2vJyNJbDjPfvopkmoyOvMHP9XlMJ
/KSsfV0BZrNu7R//RmLQDvXewoa1HVmzd8ZGue+GYwivtM71dcPZRi5n6ki/KWUZTmbd29ehBQVZ
Ur8UT25AiX6Poy4BawtcCeQUyoxkEi/CCcQsxRngwXdj9qO25LOi9QUEn43vvwR2T5Fk8gF4eXNy
EEwWsk4Y0lChuZtJAD8I/tQ8QxQydbLdFyvWkn4o1HPvCKtboe5nB2js04KUe+5KxEdZ5eN5T25U
NXKMRNv0/jHzHsl8GJ3XOH+drmGG9F0GhLX/5wXGSXGOb20uw0dwAKuuG0eULs+gqw4N/jaSsYGQ
jO4JE3/we4zU4fc7nuVrcnyeGsOz9xVV5lgOx7ym/gdNAp92SznkYuB3K38MkYQ1p3Z65KbmDCtW
Ijer/L6VRxVfnhRwh7X1BsuQnEpD0xEdGMsIntYeLEL9Ag52PcKy00pAdVpO3/aqePME5eqUB1uw
biD5X5c9qTH3LTl8rPWZWY2XXEcONJ5BrgrAGZAAOl+neDTK9t1YGNlRY9iAhv6I42uKH33LrVbs
c4k0MUX/i4M4gDt7YUOnXtwVrMO4dqkIGhkV/Q9+uSZfqCh2OFeSEjX8o8u5640mXt0JZcyISD1o
x7AufV4ZxINLV8w19DWhee/ebIJl/AfUJ6/PJnDDKobj8OG36lxlbpf8CuT/Di+HgE1aDPnf+VY0
WSyZuib+gK9kBeJn5aCjKggQrQZH8SntEhaQwYAC2KLpqPlKV8VyNLyA1hoXPzwHrn/wGjKsIBGd
FcBKVG9uYGMIa8SaN2EeRAgXuEhMH3CNBZaMY27cyDC7cnrWf+jdb/Avqxsd5eW1SqKSGsqhx8Jl
rsTrsvtf1xkq6LzTa957uswXeKJp8/8FKyNAAKZcHf1R7Bo6BGMZjyhbceKJ1n/Eux6SUsq1REmT
oefy+R3QdVWRMWt8TcGcLbqGws//fR9DlA5wXF/R72CvWihTTFHlVwtzjvBpmsAZknlB0gm5CX1I
U2Vh10C8+kx7y7umdeFGW5YLyGlmC+w7PckcrqQS1BdyPdhRPHXiSD9JVw0EL3mGPxPnCzX3pto/
Kw/xEOmw7zEC4F6sTaGCEQWG4AxD6L94Ym5xOiMEplMBNbpfL2PVK1LV/CzRoABbef/NzF7UWJax
OvvfQlKHlrOycchI1oTGigqHkx8LXycAmLtSUmqAxlEmKV/zIwr2rCCKHbvdYl6kwLNTqAvyPxaV
YW9UQaQu4rRBVjqswz+qPyJqpiURGlRua4mPvwCT3FfDS6YeVA++c1gIXRzt1UiJOpbh6d+O0vDs
xBlOi3/Y9gPHeyQcYSG5pLZ60ytlYvCP2esGMAVKYTuPqCnYbs1pImH5697DpIwGe8u3IeG+idfl
3xNy9M2hqwwqyUDJLRgUrvdo+aKmj6oQzwyMaOtwQa6SbnC63stoLAeH6vRMXBx7SsScjWxb+cPP
D4umLwGPJQENw5VkTQUmnpCibqYs0QBFLtJw1zQ2wcZNqvB+C68Y6cUHtJt8KRotmymb5q3GTh3F
8JKuqfLVDiEIA/s1b5CrSO3ad44BwOO7mKpfBVumWhaMYFYvW6qseT1xS3n4ejKNuD1+mUKs/NzE
7TRrufosJ7cuG2tigcSK8yLZbUOpjcnSBM+w9RkyMew2hFNwVV5s6bED6SQLQt87jwIDv8g5EL6Z
mNgLb/rGLObYCgzbNxETr/s+Vm1aSdmT5lzqA1WmpApV+62ANIHcsb6yddrcmOXILw/MQmp56s8h
W1qvsIVVHiEDIQPGoHeVM6aHmi9oNqsBXThrKqsGkF9uAy1sufZMU9wu3dBC/pas9ud12FtbF1PE
MC4/vNbBIeteVvwnfsQejVCYW8ye/VKStxijnyVbloFKnmSHWteLPSyTWk7RDCU2zidqMfJZkZuT
JXzj5Gs+I6/7mlOuJ0DwyMYuSZ7W+V9OdesDDfoem050lSq4TFaDAK/248h4G1XJZDdE5OAFwlL0
+UbvMUls6uuQ4orKkw+o/UWcWTYJ3SGrtIhLFqhgOdiKuyULeRoXOP3GTar3abCg4FyxpNiyXVw8
l6W8flthe1i3XiytarwURkWcX7RmCEyZj7BmM3eTfFPhByIHVAbV3DmJCHOujAQJnZF6lWaC9Gaw
ebsxplQsdXLJCJklRi+HPmA7qCcBdYBDUDjkpFIBHvqKCVlGoFsliG0jTKacPYGE2fkMVEVCo/Nf
jX2f3/lOPrWb0/Plz7z88LlRVyYHZW/BcpXBr2uqVrxHPaIekt9YSKEKin17Rvknfl6zjvGp7WBX
iQ1nsJMfzau3hftkIqPD2cGWSbaFyGgRfmAFumOqF8Ky89EmUmFUJ5qgT8Rb7IhDs+IQ+yhyZD3G
Jw4ckbswOxTE1u93CdKNqDRctWTkqykn5sLidJ1ssLpY2QTHlYlvmAcA27LRCSxJ/NmBIc/48Yhh
2gCsb0c+fN2WGaL1+LLWkrgewFxrZaBxBglGAhXrRC0rBTjhOM6OM/BLSDIItMPRJX7MyeAin+bP
LzPcQ9uheC2qoZQJpU6+5kpec05+Wwl7T7WyVzpJWtmMdUs7d7/UFIs6kSe2y5T3A10WewEoHxVw
N7EBq+PCyP8M6R7n/GsiqqCryXhv1nMRASaFRATSW+u61xMKK/bWfQGuJYNLANSfObswzFR9AYyY
Wnie4MhHlyGeh3V1BYLPQcBVh/YS1QERABds3DKWvq/tz/ZiM48zkFmBsiVTvGZ5w7hvQCVsL9hz
J2YpXfH+DMY1KGEhSYtqE8jtCozowvNUCFRbSwCzNrD73zDJJA53cPv/GEzKTGUAnb7betrMlC/p
bsTx8KZqlGgcwEE/BEKNBjCnjSTYpf99GVRd6zJJL2zWJQs/N2Yq7Lxq8nmDE6hAn0d/FypvIU22
9zfPlg1R27w/oh/JBu6kl+PbdQ02FHdJnrFo7s9zpG5ETSriuL+yWRQccbmRebpwvz7g/1l2smi5
d4fAG5cy3Eg2F2ZkB1AWT00uPlRK7pIAmThy4u+ZT/9v8p2nrVZgb70epi83sJayQXn2dIYmySzV
o2U56u84+NJk4hrpIkcA31Sz/iWnF2fIDpdvNTcbqLXOkiqzznyscZRfnz+RuRsQqZhUn+5wgRjO
X5tVGVI5Y8Z1Gl2Zwsx04a488hCBsPnXm3cJwWZL/fhmXFALM5mnffDDHnGL4G29oR2blT8PPgkP
HmkNe0fKqaZAuccrah+ufUtWGDqxYdrObVeecpXrjfS1VPgcc/Dbvy73IjYHRjxiR4qsEghxtalI
T7OdKZIWnCNoA/+TojNChrGYow+hli9Xwp9a+qQI4Z9hoyOKnMMgJzOi1dTEzPQBEszhYyrMUh8o
BqGR9Bf2fsilAYIiqeLQsiQHBs6ofKRo02s/A3UgYAvFE77y1f/Yqb7V+mILFqPdcr9ajTK6bPnb
e+wX+mk819BH6QHRYuKtwGM/2cOogP6jo2yQPbip85bLPQnSW7BA8tAB88Of6xrNb92HXwtgREDz
y2mcf+fJDNscqVpBLTbmrLDRB4KdDDe3gpddjxntylJCSIi1ZChLaHabEO27jVN4nMW8rtuCFRwU
Ys58WUgDzHY5gIS3qW0fBvzzblTyPHfAw3jiW3ICB2sDKxwkkZFteUN8w2SEFSL8Oz6cVV7V0HHX
vQe1fq7pFlUB3BFouvYCawCUJfbf835gxytZVXeBlkgLBIaFR0U19wVZ0+dYXjybznnc5JpYMzit
Mp6cyGa73Q2mwNqBPfQ+NpLDlUMASxDeOBWV6GMrkbjs1nffvBfY0+1e3456TW4ZBt2kIwd6DYXW
0TB9zGS/Xf6y4itLTYZkDpY86jFy2ojZ27iNh0eb3e8CKLovADu2f1hRxhPwjsrSh7hpTLyWkqrO
64L6jx6XEL8h323k4CwCNWjQF+1BSbDzdXCMgX4p0hyXmY8RXQg9lJMa7N0Wqq/udBOYhBZ5rnK/
xStuSdUqVSkrme0fhnV+N9qmD+fyJkJ28BCWXYA1tqlGMO6IBVFFj8YXLtGyhbTepMdffgjwGMH5
n/kbfnCBJj3SvGyUEli52eKv7vBKU323F50ysvY6GKz8aN1sdlvaVydXseehIegTF9YZ+eaxsrE9
FcNe7teFCkPolkoQnSI+towWGYIfK67kiykgN53RsKiMQGqTS1QvqkdIE+sgROBl7ReEtJGO+V8J
tKrC0wAMkVQj0zr8u5rRGZSXK38RRve5QWjiUfzwWbausgzAp7rjIFRq4tb4w/QRgaRUsN/tpV2h
T5wFYGXd7XaEziTIA2uR+yco+Vsn3KZf83WAy5BuJeM8zD4/qxnKZ69pcKkvVNmhKb4drBIpf9F6
fH/Ur1O7SMNc1/5Tr7fjtIJKprS2tbIJg9bscydnWi/e0Lx078mk8Ru0NefPLcfhROYhfavsthRU
KmERoLXOR/boNrYD7xvSu0iNljkJhUWXVe69+OiEzyTb9ihsH3AoFv7GgNyGyCfxN4gZSBtWjHaY
oNcSv5Eq6Ou2H7XJNAE/tVEcf90YNrs9E4thcZ/jX9JN8SOYAG0Nn+kcRphcT6xCbVjbU8rKiGPW
YbGwVv4JImGFTBH9jW04kq3hmNZvc1orH5WOTsuSjCOiBHx32jjf2tMjl829C8AZ57Lk8HT6+yHM
XmAxmf1WysJWyyI2nnSgjKOS/Tk+YdnJjvAel9q4mqKbrXy4QpCm9I0pMQON2JWsQMdTgX8GXvLy
CNHGdVlhJKLZHH2vZ+8Jo1wt9XnFZwpf76SRJ3b76gAdXnag5QsDXEcUYAOVDnalzNxXWHnZkbvX
U3hSp9fZdofOJQ7HzgFzTu4I+v1XFOUR/082ET2UdFHLI3eu51WpozbNSjDm/MXjFTGloiJe55TX
RCAh+ReHE0WRTIq9FzPRidzUsbv7V09Uectn4gcXC7OaQkXh4FU/Du8R4eUTnT2nK4JfTWnTRML8
SrRknVgbwSIIRJD9iCDhkngXuYzJ2o04ZQABw/Y9e5AbOKvgFGbt7Z/JRquouMRpoRzPDx/HCG5S
6LWD2E5ly+2rM7AUDX2eUAhW4IuRZQFW8vUrFrEjFZUaItVHsIdqAIMaDc68wv7lnrldjC3dBh0N
ToMyACUygDgQpJx6DJ44xhJndUbP3ZAkVPGWf6nE21DgVHd9KN4+10LJUSQ9ThN87Oq1oOKJYR6z
iDEcap+fd1LVg4Rtwkcd/xIpWaF3SPyB4yTU2iJC0KIQv/xW9qHPaEas0xx9FoioSsNEq1zCe1ZQ
OKVW3CTOSEYKQ09iNej7KqlPfS5euiBjleRb6KNv8uftCS6AmMMrgb5RNwNSv6CLK2GvrgvVwvSe
NfdwXaXh1qu96u2x0nQxufNgC6ndvs+4kgimNXgkKZ+RKUDLYEPkRt7EeikqUZe+Bkx/hBQSvr6O
dDK0Rzu6EKQaEtaUgUzicBN/bfxFhijUyz6EBV12sae9nQE0ZUuT2CYPeXDkH5t7ZIZ8R8dWZh2d
zX+7R5r/TTr0Tn7pdzxYh3wnDGRvlfM6/4jL4FJeci7URSsEU0SchqP3/P41PiFhXvs4sYBjSCoI
5rTSd3VPO4f29LE2PqSFGcxiFeziFQhys8Z7aYGBilBpD6o9BF4Z4/H1Wtuhs+GZM1OO9EfFjACX
FGIJibiNHG6YHrP0RNb+BNnCvgdIrzFl/2sqyqfIm5TU+tT/hNJEwBT0lhsDJoxfu4reSoo/3rlT
hE14ji/XrWn9dXCzMEODnWxnHDjTSJelF6XKAVeoRsmT6jCyMUBIiWY0XJ9gKOs4jedj9c1vqqic
nYVCY+2e6k3LDOZre02XEsYCmm7TZkAg/e/NBe2MAW7MH7TgGFD8hnLsO9QEdRGOfCGsnvQLTHPe
DNtFuIPUC8HB/yCkkJGl7yIF6+9Vd6PNEJEf31dBhY5k0RFHQiaj/GA0/j7Tf5Qr/W1Qepf66eGG
ScqviM+1rS0v+vEfFH4i4CQQsv6bDTqWRC9mUnFIH6fmNebeexyNJd3MzXqy0adLludJ90/OlPoS
Q4TSEGDUvGhgDSKRvqg65Ew11OZPUj0P3wm5EjMBE6QavsNRMRAdJy/agrRaWYy4AimlIVP5VJuD
8Dw1XmMijQm3tRfBL16bUU+hrWeYlN5gHym7sjDVR4CDxuHsVRbOOuJqPj/hUiUL3jWi4/BrRIDR
TGzx1EGt7dwyMlTIEKQ/x+tnA0N0iEJ4fhpNyhxisjgYq5Up5oBEODX6Z78cT8I86Te21zsesXvM
x3IpZukh08aI7CYkTirF2awCofIAutp0LykKyKhY3REu8ia2YsNOpsLvIgRiIRwZNa7RYdnJokwo
b9OLgIHkuKa610MBqhbY/iG/710Hk1Skw7qF0a9PitB1R2WThAND2/aDOBl5cA2jbWH+K5kMApKO
rveKvfbvsiKM7mkTX68Q9uRApDjrP7mm+JSr7Zm/p5krrmsufaPCcnSFtLMen690AiE0DpkTgJtD
fILDQGtNqKVUItFYgO1VUvUE1hU4DySxaoFIleXraF4hZljA8HvvJJDKlM57h4QsNXzW7XNC6PGD
qUid31wV8IgueCO1jU5ryjYy82T8QcrMGdn4LY9/l64fkDB+HBXtyfsvlmOrCwPt7YagCgxWEMcE
7nsAPfvr4dM0D8hjNwDclWleDaOslRExtZle5M6/V0QQd5YJRAFLGHlGw93P4d9fo5YmyE95BKi+
UWFuqat4VBe7T0SFJXArsUm+bkaMKGGjjz8KIdqeADmTkmDiBlty/0KN9WVs1MhQnOQE7stscE2U
ooi8XVWqWuS6An950LbEQukDyTnO4NfO6lJYeNdVc719cbosfSVDVKY89qVfO1XJ6e2wh8lrpALh
ki1Y2VXOkEEVV6FrPFn3WXIqcPardUf9bAYYJwalmI89H32OjcQHKKEktqaE7kTq9B0yl4Ge+TJG
HOynx1MLhod84CaaMgwr30lMlc5EcWgoJ+V7AMop/ko0YqvrsirXCDShGPL1Sxy7IxPIHven+xYF
eaOEA8kL2Wroe8PWgC5hn05Ec1vUNB0MdJMUa7RflvE/N6zjU4oh/kiu6nELA9FsQ1RIJYj88K3G
2eldjiIcXU9cc1nnQiCbYm8SxsINOioJ2I9B8PPgMV4ugqe0PpsBmdZ3O/aaYwr5QG0GSGrIJzdV
Cmp+587V2kpmMYp+2XqzrnXhgVguu/oDKYbsJu+l5/0PF1s5kapWn/HDHMo7zFi6iREjUkm8zD2W
KGl4V/bqySrfwr3wK1wqMPVcj4iqpgt+tctlau1D//UswHJM3OMh9wsu3oavToogx1Ih3PFPHCTY
L90jari5mermmXGO5NfvQfJGurIW9s2AnSzxVqB9zM1Bl1C0RfbzgtRO7QbQuqNGTZdK2ANQ14kU
/fmAqReC4Mdsl5dgyMcuudC4Hi7SeCkNYdkCuk6W2Sp9i1GVdgLHI/RJo9AS4uFTzJNrCftQOqb6
lhMq44jQz8TJpiSotCRF+iAQqR72ecSmW9yHCt7aoh1cmS8Mj5PL1b1x27a206YGJVbL6bWFRlcJ
69ByH9jjRGjVULY6UspBykoK6jhVseRwAws/UwPx0BGAcAqWnla4tH/Qnql53ri4ojWPqlmc3k43
TaDWvzrQONj0DUKL0WKDopAYR3UVUUoy4ETC1F8Nm8eBEDSlYS/MJQ9EFO0PJHgTqcrFjG81TzDe
TYm1kjOvYbi4IsjHmtYu5GVVz4WNyCtMR6XHmIicNamZUd28Xy7rIhLuWUe6o7QRyMspgnKTA9IS
I6h8FR7WXaPSHtesE6kn0GevmNGeSstrZ0rHSh9teGaHZnrDbqsJxal46bAyxl//iStR/lB6cwuE
VSMjC2j/7dv3dmRAJMjJjdoK096PEaH63v0iX4xkp2zrVCt2e+/0v2cinelUpwuFpZlzekmwo2nx
bAIcPO8rywdGzveWNIwu63AF9xPIs3+EGIpLzFx/F00mnuWuyKwqIXKUsgPqq9k45yFo20oWduVK
GZy7uS2KzXhHW35NU+NUnLoKz+ZUweEM20O/GXHWfdQ/ZE4n18tgVRoUTYN9I9BsJofYHNc0RUTT
Wt2maO72UjJ8QkClpmXdqniMel4LecaEnw6IGDlPgaylVhzF9hzUavha97XN1SE6UjXaKFYb7ZV7
II1Pt+TvGrFSnq6Boo8qNEL/0LYNiJAB648JqEwDuOtqX+JPEWsOFgWqCH61LTxPuSU/Ae7oWqcE
LYXWTTHfzrzw1+rE2k/KewUAoRcIU7ip+v748GvN5C2SKT993UWPEiVx+Lo2OZYC39MZAeVrAI/p
nG797u51AGwtcTPPp4LP1L75i4mAMgKotuz+3dmYio43Qld6gMVqvClKq2YbhTqjf4g3p+kBpyAP
G+DrlOMGQZMHY5FsCcNhA2bxPLJUHrMzuRhQ7cCJtN+dNr+mmO34R4TH8Bi4Xqv3pgL/RqKpcEzH
jRt3+ItlQn1VVcjIlUvVziwq3fyVgsFSXnY8NoeCJivUBP5Yt+kA0qSiJ700qJnpU/eWwZWV/S82
WEKS9N2gX+4fOTaYBrwoVQScw9B0EUpae9K/URe08DUFj7Pb1jO+P6uEiCsb8zjsX3XfCXNEOsN9
rzAkjoHd1gUr4cNlq/wZCtecmiEPD77D/Wk64QHiGyqvMoTCnSbuQKuz1OrnZ/lBiP0eCsuzl7gE
0oXMmF5O7VsnuES01Z0zu1fsQhd2YQk3lRRFFRkb59l6RJTE/Q7Q41d1LyY080+wENE5QT6iH+cr
fLNlnKHjZs6CEGsNXaQSVg0XwRJhp0CyIe/MUxO3gd7eLxYpiuRxIw4hhscnd9wNgbV7KeLqc1Rd
pnSOpyWRO62jEn5nWRkdyVLBKbfKgACqmUpPXFmDbPN9mInrWRrCTL3BmLQN/fh+97RexqQ/roMG
gU1MwXe4LI0QVtvZeQC7R879eHrFXUbWWc5HTehwTFo8+rC4yiUoABdZett8scyyur2yXoG/SYjH
c/0D1vDaR82yBysMI9u2zb4qd2tOIOI5wFJvx421P5padQjt1CGQIiIW17GVB58vId4xFdDh0dz6
WK3gY3sBQ3hoI97nrTbGd3nvLQ7lLQExg9sbakyCd9NkkhoQc6lqhMgBwEqfqtj3tjuROJn7mdkL
vrobbh6DNydlJtdZJNydoKV9bZFkJvfnkur/oTCKxo95ttpKy3lQnunE1uCltjy5OJcfscJqxQdu
ygUjRIKYPCeOVKltl4ya4IdzEAIFMw/zJwyA3ncgyoiJZmEOsH2q8V8iD+P0DtEgdqh1bbEvtoFB
z4bkdYzALcA8aKac6T8kETFEAVjltYIvmZtI+HKLjZT706eTPNIFA0u5EJszY67IE/XWDAEsnt4k
oTkrvoleGWXLYz71A1H6gparA2EedRnZ8hcCKg7OftcDu97I+QcpWptTAHKy6NeiMWoXAmXR6/qL
4of5snlZBKL3Duf7hyy8DeUanCBl+tjwS2l4JIReFCukBJjOidSOkIRHvRSdraNYy+f/n4635/9g
X7fRtZUeSOSr5dnBgNahnpf+lb32D+nTsbQlshfSggrl6AZ1STwQHQT5MMK2BYT0Az4h5AQ2+FCH
t4QNidChljpoRozw9dctgIT7DgWst8EY3DieRHN+NfSVCGEjOfYl/dDvbXmFZ3bNuAoN7Sq6p2n4
pQs3xBD0HEXNsOCx3JpQR4BCLP+NBQjQ1HH8upE1ORuDfRGa1G+h2m0ujMROCUCYttsCp4YG0+gf
09GXX2b/Qr3/35+S5fYlHNRriKDwoHztnQPANfl3HMN6l8ocp5xs95gMutrsUgrDgLhAMvk/tZG1
GcdUOm9GO8+gy6SbNbcNahfyh3aYTPpJSoD/bv2NCQSgIQI6Xwrxyi7CrTcIVrW6El8vkBCI1gBq
vwX1+aKFrFTK3Uv5n6EM9Bk+CGtZUxENs8e+lPipdkyM1+RWW5TEeuP7EfYoi6q78PJwtxQ6VbOF
tOj2pYWPtiIbczusacpElV04H/qOYQPqU9cbjb2K7R86yBBfkl1eCRmfar4QYYBqRzCFdqXsVs1p
ApO5S2DP2BQerJLsV4rqYrGHVMqqJROJVZYra1osK9TuORoArvcceTErK0x4d7uaDvpfUUOt7xvK
a7nnKy2iuuNvtOEvb4RJfj0R6T773cRLzeRBiIFgPUimv4BXgL3N3arPQWl7myuH8s6u0kubh4NE
fW4lBT4FY1BKGCu2doMQUr/ASTFNAD/gb/vuCq1yIpjfIEb18Csg6zJa0Q2Jf/EjgoxFvMsxrbIv
QF2F2bDkVERWOWRRzgi+8XjUJ3ii8Mf+wzgg+BHg12bpuRhfW/bRVeGvE775d5zi9+eZq4Rk2Lp+
onE8V5PQUSzVJUpOM/p8CiuipN0JJ80tdiWfEnOXegBql+ZrlL4b2LymnE0dbSoVLLmpkyD8XW4C
SsKHaoysOLHEjN9Ty7Q6OCd/j4ON4b51zOwcT1omkmyDwhW9VVx6tyuqCcBSbkA7nwiV57U5810F
lpyY2wAfAA1RnajIPU9m2r+yQXbH20CtIQ9xwnqJEzNksC2R7ibtikHsbGVf2By6Cxwkv/nsDAtH
i7i5CcH+wIHHGHTqwQnrIRU6KncPCX9CU59UwOhZVwuuziLUfzCmvPqWASIXfUq997x0zRprrKhe
zLF+Gos9HkOO1SvIbDOhmxcBdR55AkWF8Hq9h3wA5fkTKN4RdN2KbE0eVhCG+N7gN9xR+ZD9VQz+
CP3o7AqcfXeODwF0VXZD1HZuJhM51qpHwsx0Q8dN/nd5pRCL3GhAQSXhZEvo8XkKZO3kKDAIQXTv
FQDBrXySX2tVBs4d2bJcyO5OpXSYXGuFxfQN2luUC/6SrsyElMtTfILcoIhUTW3G+3cRsVm0LWIi
jE2ALrxhS1AIaWGtI4695m+CbuaBPHM+PdyyYzCcEhrnStgd6MvjYio23hC+QxcJgCHMp0LRn+BO
WlJv+bX9yLPR2pwM8zBGkA0GM0k5SKUm6JX72RvvbIJAahhdhEfFEHDUw/S3I/2N53GioO9ZyRfj
My0wjuUQMBXxRlaNMKc+9o2sSwgilEr6fkbZgUHrhOOYoQs+AmihM04rCCl/LNq6NqeRuxu5BHrt
Z96vyZ6kN7kgEMWHjFmUdaNbz/naYUYDbojVus4lVvapzIocuk6HD7053Ay9+mdzXiNvj8BCOEfp
jLdUHbt9EDV4kwXxcyXki+f8shNY/Vkvyqsrmzm/X2EX2LYCT0P/0RmF9w6E+PjwruzzPjeVhBov
3JYHGZbVz/uVWwFh3z8heqXpXwsdj5kEpIUpn6YJCxVrUDAcD222ir3D3vasHILwlwsBDjTh5Xaa
1VvIHwBoXhx2TuTxc8VFEm/14Ar3BeSSpViUIV8/KyKxTpfsdNWFhnV10GJlcFOP+ZorzWFrKIJs
JdoA40n5ekK/H8J4CLYO34qi9d4pKVmEZaMNm4KKW5f2C1iFW4Vh/nJESo61e5Ba2BIb4mI6I1nX
OYXsDRcqIUKToL/MZQw1rY6JNIosUGutizoXHJNkJ4Q0VJOvSNU0OrZISGB9ic1D0a8jTGYbt76Z
06DWjIx3cdE6xlfh1+itf1E3k5nMMGoPJgrAoQ1Z9208GeiuOvzxSbsr07hVQdTGWca7H6ngSLrI
VKMVVDQQ3VreRf3ulN+Pb8ENxcj3NdQPxFEf5XYw6LXao6TVrdI2nntjfA1oTaxN6CPokKB1qAkP
m3nPRByLgmAbeyx1hoMCOB3taLswX77WlqMZS11C9JEbWI1DdiOCp6PBg8adJM/1u3mmwVJHnhEz
0JvF9AJ0/56z+M/fAwD/QWZBmLcQEfJv40CDQJJGzmcDXzWjzZQPdVQmdH2oRtHawpfvcryIeKxr
5YZxTOSPhDWPoPUkhejg/rla6irVEkosdNmMVfrIhYNB6r04yI/u8X3FM7eRz2AgOOI2yLzLf2Po
pLhPXOfKiMnqmr12Q61ou/EievgnidNCRRwo7JbVEp4/xSz4/PXf23B2YuynY1qGKT5Oqcv8d2SA
17z982VosRW1A9FB5COgmdhc1kNmSZwL0OpvSomMgfyw+LzDqR8qB929mGOokwYV2OCHfr6jwZGz
ZSQNxXLthsOHPKQQtb1Bjl9VkspfUGI00kV45ZHdsmup3Fo6Esa5zhtk7kGmkhFAC2kw7gnVyR8l
7PnW9b1FkZbzJsZp+L98lVGeRk/1XZlojFugrBK1qcuGzf8Nf5F5w/YYezvnpxeNzyfoV/wxy+00
qPvl3Q01rE4196z7/09BpkdafFQO6o1+ENmjCAsM8NA/ctABvfplprfrnphxW9NDQuxlZzfPrvXJ
gIX2HHf8i+zCBtvpXQr2VzVeIJuiagqMQ1qzXDVH3j1N2iUEQ5kjgfJHofddo2cZxC7zyPNhEW56
5E3ysAefsB5JWK9N0suad63t51OsQ6xTkXXLxr4LhUYIrCBB1i1rLLP0bs5d6gEFzbLQXQ3HbSnl
GDF1VEDK721GMBBoZ+eifOxjQyQeO0FasPO7Ad7EO5LUUVsZa21D0aiyBLD77ifxmbcA5fkL9NUx
JVtwl3wNHQ07kvs6b8Am/LtqmaSnRVnFvE0nG0iyR3pXWm0U9DjX3a+9/7ELT0t1bR7BszwANbFr
dNpPISoDi6Z3tVzuk4FvH7nNdKqSrvWZ46to3DL7kWJm5nyPq8GExLRfERNzoHGHXVKC2TZnsacv
Y42omZy6VtP1cFw0TZaXT0GcVozMAQpFvO7IPFFf0Dt1Tg8cainTiUgQaowjjiAdpSTiKo5OP5JT
T276SpIC81utHqpWAjyzTakBAn0JV+8d6eQeVpo4XxQM8JXwPvTpCUBkDX46qb185CHN5yd179AK
C+KQXRNN35EbEdD3tVoMTZFmusGoXUGVOlsL69rlXvFr9bnTYbwUtYfrzx77rY+m0Dv3GvGwZMQW
WUug9fWfiw6k+J9MIQPOWgQ04/x1Fy/2g1t83AyBUa0veTECCz26qHWS6WCIlwpEgpVKmgrSTa7j
qJNuL3sJLE9JKzMId/fb7s0CiT87SBJG5+mmdxI0n3LsrLcT8Ak7Obzlr27zor/+SymHHtsvx+y/
bTeL920H5XwlXTx7UkAf9yQT2w5iNjjqVNC3FK1y2Q2IR2jRvDsBjIdUMOmYd8ov+BXA3uQK6rsS
/voh1EI5IThU6OefoOEiavu+mBjivdILvkRQ8lbVRPsSLlRyre741NrQAMwdSUovtFQEfzYyh7T4
rBj4GJKdIkHIJiDgflfgyFkVUtaPHtTA6e1DcM/G5P0D9QhRnz7Z6vOOSnPvPvM42yZuRJ2fH8Ix
fd7nT3hP2SSY9hhMLQ4OCjA2vM/O+3/LyucTWNMURmc9/XidyT8oyL5dc5Q4x6Q+0F8F2j1cx1gC
DRllY92Secs1hD+5co7pGOLpg/RkR+3MT49eTBWYe3Epzmcv4H6L1QS9FRA7HxNCLwyj1Or+2jhV
9TnV5TAZvnjbrsglc0MNiWkA6VnCSLE2N7pPKD7Pv6pR7rTYNvjgsFAeQXmPinilGn4VZBXO3o01
00XhaNxS+v7c1bqnqvlEQp5+eN/TH8Sxlzn91dT49OeTpGz5O6k1H+6bjHZ/8YwaQ8sUKS/sfk3D
nnqgC4AWwFEGd4tHLPkPspAurpuo/MHwwqXHHoQxRsK3KlamDbvVro8ZDdw3LeysLQbS6SmVmK0S
r3lpYp7Vxo56ASuoIBZFICMUNHe1E4J92GWlEpZIoF5rhBK0+bkdbSOqtWTITF1RKmv5pry2f/tN
/epwaVKqi6cLSn5kjcDFD4Es/NpLA6Dh8yYzch0Z7aGNWBFJHZKzVj4uQmk1kouFDkRmvvvgRfbQ
ywUKZoM4G0+iLJa3E/hZUPWM20kM7h0njShCyuzzZgauxfjaz/As5xzLzceMh+LrpdfrvRYy84hK
YwcnaJYUd0XhCgukcUZYjIv/CWH2pgrRkm6AbvkaeXKgafFMcyTOCD0mHQPrKs4SQpSx8zyB9Dq4
fWlFbs1xFNao30rHsq5n40kQL1KOjzzo8HcRVb5h9s3VSU26rsnqpSDiLZjluq0fP37HtqwJJIqY
hVZlb1nnW6vUJ41U/asyut2uhdlVJOrdWk/ME99ezi3NNrryJ1qnhiSdA5okJDP/i98kEDaxZpXj
iEdCUcB6BOdSM3pSBJBiGd/ZBDHteMo/dJjrs9zcuSMklj5LAhOAqXM1VTwnwuvq4FFCxNrBsjbv
TxbaJb9aQjqOd5RRC29qQCZkSu6hK3JdYakaAhw0MmRShK0mg8hrRXS+ZU/gG3e4UnUdzK/5Rs8W
7eX6OVyQrp3XVV2r2Jb85qJ3MyJue55iXZbP3WWOokAsJVcsVfaAXPY5PUBXi+384RWRbhgHsHy7
GeCEYXerw9EsMjFJQ1F1KBH9X2cKR4rnZWLw5iZvs6vR/a0NCSJZuW1VQ0gl1RtGymPHOrXVP8Ig
x1psLDMXyJ5cxz4hjbtqTMWTEM8qvensvOu3mo5VAC71YqyPP0RuasXNEQSMjCkzQIUCeW3FrssU
PD4y6cNGBuuwQGTzDcW/a6WnLakqX4Huq4ViwV3IzrUPzNR4Ih9D6KV3/ay++6Ir4Dz62eBYx9fn
A7f31/vAsRVze/5AkdLkgKfqrWJpP6QYomxrWboA5WVqpnITN62OKBf7uOH/CZ1zONn3y16mkWvU
1+03aj63JEkXGFRTUNVg977KzcL4QILj1DP2G8c/AJdF/ptDf0py9rM9056Jnnqohu9PuWMI18Bi
DmwPLJ0HFqQYgjNCIB2m9YU3EHpURt2Z4wbWxVWVcaTfqsFUqnxI2rZoV7cIQk7ZPjTZDGClS/cL
Ksgw20811/jfE85i+l0fL/9t9utfDmITqO+NfqBUNtTrk/y/TL9bLYag+vLBhPHwCYHZLDEEkVY6
mytIDws5nQNdt9Dp1+6mGEW2fgyd6w9nIoxAYTYTw/iZehLOqhoadW86Uu2CU+ALb0G7qBDyzxNT
KKXKKUpHE7Mi0j3lIPRGlOSKDnZvEk4WSGBDVlOhhRi78gYUHQSo1zRY8ulyvVrorjF573wrEcVM
SgbCczyi7Andt5x7/1rNdFZOmYZvu1MAcknU4zaDsw29ihLvZicVNrqgRoT/jxI6ghOGel5+lrPD
HXHWxHDD3nsJj4zF414L101SLyBeW/PkttcNyXOpjzTG17oAdebRilcpVxnB4tc2a7bcRhMPRPpY
Tzbq3ki1Pj8xNQzKsEQPwamHIxsOITnh77edPtISqNFweEB2jIKwDwI5XgOEBgC7thRQhCqznfXh
A/uuUo/AjAKRmrDK6LCNhUCek3wk0bjkUl7s9PAqmw7aSavjvgz5djx9FNA97JsV7gwIhxLK5glp
yCfgBN0TwCkLhdFfGwvPphHmrCT96L+Mr9I+B+1BF8BHtPKluVrfSMRFI98fMLK2MV+lbTOjvxXb
qcts6EOEDi9/JsazpT79F+cvyMO3LEi0pQMVeKog1vzyprMo3w3s66bTODFR9uuFVI/c844g+f3P
VNVqeKvzKWFUbAKXB8RZ9J6Hf9fD70OLhQcO0t6prMPRbl62stOzjf12uljaQ9t0VVuORIkvMwDu
KOliWaAek9gKbmdybdCEolg36+u2TXEHr1LNGpSJWSCNSgBhHB4oZttZAMUbebKZoZiPQABEUSIy
UCfAnYo3EUGGAgJ033JQ5UkhyIbUAJsBE3PYSdVfGg4Muq5qjVQ3LFN/IvuPtnBab10xtHJLN4cF
qPrY+pZi4+xB1VXAsoWsSTrmRs7uRaxTm+ubqUnqbFx8W0c2zyRJ3fY72DYarX1Zi1kR3M4529+A
Ft/L0xDxLwEZZOEAptmSRv6DkJ37mSNJ7Kk4MszLbkqrOPzfxLk9to1QDSKuaE4mJB8eTfu9HLXt
RshadpTpUGGRbUyKfhnfcviptzX2ri68MtEWbV29+VjtJsnQ0L+/aPfbJ7KFA4/qRPbJT7VLNZq3
zTjz/helZGMHBSQwktZ2DvwJXSlQx9T0PZ5Ju2UR5PwRBTLjj9nPPofLahFtEqjTYZkK48JqOUzO
3800DYtx6dQmFU0afzfPutrpHAc2DjINthuDp3AYnKZU2f/O7r8yNBmY9u/5MAFtzxZ/DILpljpL
aptiB+cPtSUCn/sQ9Nu8Fzwz0xv2W5uQqghv3o3Mg8Mp500ONCmAinsAIjf3HtnBMVMtj4ySfO31
C/OL5OLil3ZTmOKdRPHDn0U4SQfU0NrWG7b0hcL8cayN0urIknw7660RJQLdFpZ/cf4y3Mk/QOct
DvkZO1vK8zXz3BTjf4t+T3um4GBlqOgiMScYAXRgm7euZ4YEoxGm0eMcBMn7XzOq2eokn5A+iS6z
3YgOI988FA0bnzp6/MjP8gTDshdomVpzDrVfU/Mlylnzl9X+I64jtCKTappIoQG5gOYZkShEvk+b
sU8rmssS0L1k9cW6uK7d5OSWhqpmxsH6dQ7GvdCidfzwQ1qlnj1orGlvWX5WuKVBBiYo1+lp0tiG
jWlmk+49HWXn/ha9iIpcA3qD6dBnIoOF4jLqS9Qn6g9gGjkN+Lp5snIBsEkPNyvE40tYHU9LOkea
k/sH2JQjR0vJnOTlPkNyD1V+pofDjTII6keYCodno4JjxRZ9HGrRR6Dyp8cajQiaKPjqEl9/lYWY
bITsyEc/Sk3z2hZc4yTpounkJxt2DCgm6v76RKnyE2zvQ9rM3AhP6sGJH6ovUtZ/O42GJ0+/7wmS
SepwXI1SOL9lIFYDaWfccRELXYQQ5OqrRohBOERvi4ZdAm/frFK/kjBqQoc0dfH0sqil5OkSy8Ga
wDrUYuPyhgy4L0zibGSoa9c/uCTzVjcEOgBytnzRv1LOUbD00X5DKehN/hZEodUK+EMIZ0TvqZdm
oR/w3+oofrBmF7GJZOUL+rFapYRegJeuC9Sz6sr8WBm3oVKbtHrUJGbL3BvJkIG99tyRcmkfBV6W
M/wUtawamBH5+krU3v5a4btFboDpWKNLfIB4Cd9twxfbZTRQIcm2YBuaMVWE1sA6zgHYPhqmYsw3
pRBboWrl8uFbnn1Idk5C/zv2ga8Au3wDJuaotW5XaFz0q+g+aMoMxJ2KSu+jLTjL0ouBslPPE2ik
Dnkg/uAhtsmwVEmnY/+rLbZwJODvrlRZVqRTs6SdLvX582oPDBQn2656FDdWnP+YR/uguAmVps60
0zJuTqJKziOP3gm2IBb9B46c7Ztut4qyqk08795v/A+JLILkgMJhxKJPTLn2WpCVbwHV77paujLE
5OWS7q1O0UgCk89YgSKjgbJDN7ijDpbCExRs4PAtra/XUu5IDWKUpzym1bekf0k3EKCnZ9seiuEy
yzsSGUpSTTaypPsPcUr7spT4gzg4vPMViQ81INXLQLuZe8u1zx7GqkG8rZKeApWxYYkmCdIiGvML
A2211KN6IJScUNo6u9YTaX3DJqifHuN/oVcMu4g7yFD8oSRpbAO3002eGVfegrpcCgTcLoSN5EFm
uAyN233Gxxb3HVKr0JUcWUmxT9J0d9hYyxX4S2w1LR/x6OgKa0XkioMoYX1esvFFVz9KDMKQ8lQp
HZqTAxjrgcMWVEcUR+klR5oDDDX+BWizfjfpt7cen3+jRXvKguRwu0EZ1Hh2XjnmMPZlbtX5abKV
Y3x5F8EGmM3Gg7RIM0d/a1uVSSdTtsKlWyIkBqP8yQoE2V6ExXqjd2sBBaM2UTPptvfKv73Y6s1y
XwrOLLp8IXpGrSCJaKsU8yaefD5Lhmq0957PLYPCnLNXdP7ZZ5cLIZohFuC7WkMypYuEL6/A3f+a
7kuxWTtejeyWptmEjqMGmH/nK7v6Iu1gHYP9G7VdyWp9eXR9INmHQMcl3UrRyy6zVemJKV/nQqik
e+BDi0yjvOVDXE6jaWjfvzq9old69wSfB/9W21BqUYoQO5OTecdOw+OKgmv9ZOWgmda7cOxVLSMp
sYfRvCPw6yvUbVdI3wimLU8fZpzx+xg0wXVEvrPFHS5oHBwzG1IZw+iZEynEY55SMr540X9N7UcC
ZGZ5P3KdqEkQYqkOkAX1TcvQ0i5T502453nkWjSONCLkigc7Z3cX3Hf3Nmqq260L4X5ymv639ZTe
wIS7YbpVKxqDu3vXjGoGjbaCEgL7AWYHzR8OPHCmHAz3CmrTOsr2E7Qx6UWn5ADgqwy91d8tbZOp
CnCxYMWBbO0E2998zTAjFnG0dyma6fhXOL/MARdX8eb/VoQXbXtQfT42AFn/3O/oh2oM48LERH2+
rabQPHBGBUNPedExC9BdUP73aj4/BCkHAhG3RkwZdP49N1njjH5AybUUJF1ROSBCKZecWz9cPusJ
MtYEG2THNxxLsYKwhQirQkrSNjeeRdkOT8FChF0hfD/6km+QcgXiYxvvWSaB09O+BnFmj6aoEppu
jp9IkPZUkqsyKgZUudZcmo3mog06K3sErH8+LPEr80Aexi2IZNpw0+rGqGVB1NNLUbPgCUcGq71y
by+jab+YtdaFLV7xXrzqKLAg4I7gqAfEZZBVSVQkeU/UKIEQduWJDh4pAPofwmYkPu04gGrj5gEk
3dXCmZyBbSWhkAZFbeAN36XeyVM9OtrfYyc+uAjWjjqKKftT1iMqGCe8MwNUqgZ1nPl5liZyPxT4
7KZ9T45rnjPcLKWWvZUamY7lJ94e4eSJbGixirjaNEL9pUUSzZvxjCVVBU8tH3tqJx6wy3J+mi1d
rfMHGKnUnnq1wFyGHRxoRYTMTjINNIIuEVk8vzxYPcoGKnfwkconzlL/qaRq1+DxphP0PzMyW61O
lgi/gKMAlIbY+ZCAfvC15JfSOnwFiVb7ReB75TSb3aXAai2Pzub7KuHvgpch62E5e2qT3jjhDd4s
x36M8FCpsSvPTfZeZY9AINA6mhAU5U0oGN8Id/ti26bHe09sCsqRPrdsl/4XgFBQhkFBR7Wn0zIz
FBaHgMQluKIvD5Cb5O11VXbq79qJDZ6DGCspAJh1VRcK7+PM2Onl4cl3lvhOmeAgyhcLlIs6gj88
BPEHj/7Czz8uCSli7G9fdMnnzbz4TtB/ixyaA+9naIZWLfrID12I5sLY5+RPrmrZ3WkyPpMdDevs
dWU1PCBxYS/ZK1zR8l0jDGSUnZYlqRWcp6J1Y8CtDA11SOsPI25bnTRq84GB3CwdXFGYxxkTastd
q0ccLfNzRh0fRss9lzPtKeMyF/vLKM8qwzp+41F0LFu0d396JRtw0A9iCUhZ+7q4/SFwhQgNsxIT
ohdHUCS8R8+Q90oxnfcorgYQGdH21zwwkF3fnsFSvJj5uIXequDUwod5OuSk1CfJcq4zfNoXFxr+
G+VZtOogAfFaZ8yu9rq3KrQlkS9cJDfN6gfuHLE0Vt3xQTPTT5i5f4LJbz/qDOc7eVfwlADqMzp/
q3ZPgd3nhfjWlmPgx5/AoTeUXpjwy/zqoy4wT1RUktQXEDIkqo4g35W1j7lSgTjPT8/mdSVpndIR
hWeZiN3jSK7OXOi9EoBvBrq2clsxLWnxX42Y0REqIosnufO4x0qYYCgb49Ky+xaotIp1p7IXaZfX
7kDpWz5C66RIrYP7DDn+DyaLgpZ5dGA+VF4omGgmUWJukJFtGuJKdCDaKf4+mdxCaIRjbxRL0gqU
1xGkVlRQ1knGIg2aOp2stcudgUG4HNr4bNhzJlGHlEyRATw3eGGPX85fkIgXbnjdJpfOBAiVZers
xqackLD25leTIlU1wsC0oYlvotFxj0ySnPn0ouFLJ7EVs9x2bpYm+qoXnRt3VdzODGkWRIWeDTVA
oz6n3qjPnQ5EWJtettGXPLWZ1sq08LxQkDYJ49I6rZ5gI7jJ7DC49w/TnJAPveA7Q8VPrp7Z5qtL
FeDxCCGarokRdi4dJNl1xzzT7QkxOKKMtwjQrqdxjYIqEmWiIWnIE8SmMazhTJI0Ds1FLVR54QVQ
c2HbACQjm8OMl4v3OvpmELjv9kQ5H94VW4E+ryKt82Q+4y5fS7svXbNBMPrcnFLTEOzk1qSMYePZ
bHAdpfkMeV1KZ3BP2CClpliJDb1VauAGS0p4Rvebs8HdAqVG4tsarmQ+yhfNybq6V5Yiqy0bGe++
XR/jfr1WftXAgr+ZiHRGRHgwiBXHPH53/+Qaprpagyb/6fc/xyI3qxoKUx/T1xQ/nedoL5K+3tDg
diFZAnt3mHRWTxY/CkUNL7PgWB8KI5/UVicspmDuSoGnDX8htnrJl6R/8Ke8s2wTV80pgvLnCoYJ
DqksbT3kdfEl4KdoKtHJMO1WqCPEiIOEVemEuJtROMp+2jiaSpbBSKjr0fT4PZNbbZviou7BXeCi
xECD9KXGspdVBzJrJPNN4ks+s2X945cOFo3SUSjnxyiQO6EI0m0FPwnJfokCcP93FnWRBEYMR9Ax
+icVL0++ZSvccLpiQ8xcXNkaYQGo1XaAbkk59CKINKVzoVmLn1ojDTRhCuVfiKKFowyrEuLW/u6z
3vJzQ2IuD49PZCbGzRnOZ4uuRUPONsNM9T5z1iBg5/30OxpF8Iy9Vy/0FwK+n7tyaU5mfnghWKbJ
bAjbpdyUY/HYiSrShpTkm2X+1YnM12mqG2qq4ZY2OSCnCc+N1Oqo9g9CBnzqEI6phXN4jRnGBipe
vSyUv9Vm1kfzWqzF3FBpm4ignQAec4M8rnUySfGe1uwsFlTsjLqga1r9zSisPDbmwg/mh/yBuBui
bBDJ+WubIAyvaUgahEyzNAGaQEzUzpCNduc0o/f0t64m5oTQ+ab4QO5SXNIv3KLBff18h2jHVJcU
s9NZfKzWKeFASqqNZRa9DlDp+LHHV8jp+MzT5yeB+0uwnjho8Zr0G0njFkVoZFdZTgqsCbHPo/An
P+CrY5lxEC4tfWNr9TTKLlmYXy8fPaugw0S4n1i59wBsO65KLURXJ5AF18kOHR088v9LOqj8NfwL
+kQNGpEcairm43BLHWwwqF2mDIkWs+FmQRW62xTn18JRcf9ZJJ9KxCVg4K9rDZFWO4519eHDo8Vy
xjWmEpAVIv2xHs8GYVX0fhNAhzFmg0bruCbluxW/pU5bZ2ojLh0vK3k1xdmP3nIqR1Z9chVJVWCJ
/mecYCEFO9/PxIZ07W1y618eSeBosdN2LxocD1Uaw/TVh3KRfn0QID67cMBd+wS6SpCu926WMjKA
eKHbiF5Qoep26IIfWc28+SzOgrOsyyf5kdZOnIK26ciORGHcpGp0Mc3H/655Yis3X+uVVvrafBLH
3SxT4Iay8/GF7xZ8cTNTghQjNg5U3nQWy5IfQAACOcMJ6T0l1XeO3I3XTXgQdfH0GlkJQDf7lMPQ
zWZc9Y9FPIcKh+QMADp2zp/M//CSvkflBs7ra6Nm1E3qJ+HiDUCX7aKCJyxovByiU9eWymDKXr1m
dLoJHzVJkrZQbSkGe3c9hMdCnJQBWExArEGA3OYO9aTpSvNXj3t83LV2yoXbdov81RuZnAZ1O3aG
NNWFeQKK7oaNGelNG5slq7pYGBqcEYuF+HLMp0ibtpdL7TPbEayC1eTzw3s6MeKI+SGVE8qAvCF3
dhzwTjicZ27Qy/N1X2jetb8Pc3HbI7nADIv+o8dRsAEAHW4l0qzW4Hg4w556aCx5x4EcytfYctOK
gtls18alAT2rgsu32wkmLUr2BGQ3Q/VqHlUcTcTem4FtL8qjUcCJKLND9PPOPYXK+V4VvR5VjSoo
axF7a05Ssh7nFWY5UCGb6s1/7rHEA7OfJX3omN+k98UoeJMFH32YKm6NiJxvwR5/bhSLoD3hMB35
Dqkv9VWLvoL63ar6rAcW1btM+mplrpA/RWbMiEa643xO8WAPodzhoWjhfojs4Kp1yt+OwlEHTsX2
Rrkw8YPwdhUUFZbOxT/GJsuV8CjSL5Fm84/QSZIsXC5tnhqDg7O4rXV6bEvh0xp9zuVFK1l+AVZM
DR6OWDnTmN+WTDuAHdZR7E696iYRfHiCjvtKQVe2tNrYe1oUqz70yKRZI7xkCEHqTHQYbdBzdw98
ZgfRpMm+s0AYhGlLlKcTgxcazIv/JzvWidIWMHlnxKWDTt+00yUnTvXb064XWDe9Q9cxuxMnROq8
GQTMRooOftTakYV6Iw3HSw1NLYHp+e0P3/SeYG7g6zkeVNblIrWxcZZKNxGJqdKxhEIzt63/s3nC
5AwKvOiVWEEgxKy67T2hK/NM9DMN6AzyMaxD2RtvsnvGGgIxMF0eqLxfre0OUJK+iywkgkFDR6AO
Yv2vegZ8QzBe+79uoQzuYVRsw7L3PST+cDe2z+3aoqfCwbMb7SZgzkdvRVHzU3OkbHis7K7vxnoz
fS3y+eSi9czLqlu/14jBS+StjN6Sa5j2W8m7QcikvZAa0qW0ZgClxrx0p2/H9sON8whpaFOiaISP
/vbJnOYDJB2/zWM7z6AVgtH2oOZh7TsWizP96SP1bh1iQuKmudWj26nXPiFsqVsdiBfg7SPOWZys
VOAJAG5QaNzp54LwT3HsrmLiogW3/y1lUEo+u4ykHuqSJG9dYvWSr8X/XUv1WS0UmKGGMF80lpKC
4GcNb79qUR3IxnPmRLxfLF3uCBddzmOg+JN9a0zVHKE55YrxpafQi5Bk0F8N/eW1lYRNh3s/jbdR
qTgATfT/q7KJbb2r4oaQQYajhvQrG5TF3ENA3U4NQOm0I2MfV41QcbaDv8/jYUBvIn9hwQnoH7Dp
pcJKgsWc0JC3GKxRkfu8JlF2Gj11o15uyajymKvHSfQrwklaxzR3KGz7XfuVtmoMb5nC+94l1K4+
C4jUByJNEbZVhkjiUHhf/rdCBKfPzrz/PM4cXE9sJqlHkMhUWjr+/fI3qyscuiSbhR+y/HiCFt4t
bFgugLozOKebhCAyW3/cHqi5AQbS2da2dJoi4jVkAdrnkGgjwSGLftTqyfGmgzSBEOl+la0CkYUr
PuzL+bkpyyA++NonZ3YEiRrprr/2OHBLtiX9kxlwj5Uq22+j16cz90RDKF1X7L38+tnMvj/J0CFg
imOxitrUPB5tKFY4VqcrVzv8jpwpCm9yJruW0M4D/Z4w83XrWBk/2YNlrxDae50+vsps3XC6pSB/
pyiTnjCAV9rF6g0kD4vPhTeeevodgnth/pAf2EZls6XkZLnw6RTtn5nrn8r+sb67bLl6qCYvCVUn
OZWUM7yfeXMiOAjOEs0iJ+AQvTkCeHej2BaFyIki/VCd7vRoEJRuXI7ldIQfs2mCtxZ+N+GLp9OQ
qi/urzpT8hHkjWidSmSCSB+Gy2VDwLcGU2LaEL72o9BmLBOrNpR4Qf0edPndTfMJuUrZvOtOGJnf
EhV4LoREr3jKd6TaQqk6lmdnty1/mVSG+vinRxq7shMFbRsOULWTchMFz0Rych1CiHYVO8PlOkuG
Mze4RZiKhgTXhy7LliPt892FEFI9IO4wWvmRFSboVT49P/h4Jx2oK1BqfC+QPQNpuzJ4zqiqQyPa
n53BYQLX2Lstk3UYceNVydsa+mr6FNr2zKKloa5uV2LuXszHdiqErNPl1wo+1VEbPFiGrRStBGO9
arPu2JzQKmYKgHNd5t7gMmLf1SYhIOTu4OtWssa9s5/dxWNxcqklfn15b0sOAPMsrYAmDQQiFVWg
MCPxvV2VMGMSGK/Z6JitwiBj5fqrXhTV8/rpxjJiu5vKWjkG79gVX17q1pa7ESSwIQrBtRjaoFtV
95xlrbBw4WFOnAhq1TR79AVTszXp/QXId3EkePG/Lx9kVai0CmSud9mMyzq7PYNIYZhbTWBd24wU
jDyypSQbEDO+HsaDSXWAnuh+Tix1LbbOYCe1atRb+G52Y8kF5zS45Ki072iZhn2oLZbHZ4sJQ/1A
VfIUPD95VfYw/awicyDO08/I9uh0Z6M9TK96zTHSjK2rZyLyANHWSQCIyd3hPWfjwd3R/9uSuFgY
QnaEPEpmqJgO+v2W0ZIPgsVLmwgGSsoI0u4KS9JeMdn6d0cIIdR1vjzgrmMsEzCm7tB3Mm2i1xJv
LA0IMuiQhZI2JnwqIzQpM7U52Me6s9Cg521CQVhpcFGsbVUj5D9bEdftkeuuUX1h59BwUTZUYaON
2V72UGlFNqef6afi5kvR+547FVZjFzO3nRjpAYhnwnAPm9LKO7kt9lM2bdcOwSIp5uK1wkaWNO0j
tUrFYRbFJ6yDK/OnEucoFanMXWWdQbBUFlJg6KWtk6ncc5TVrPEk056RXaog0kQTHq1ULbg6RjW7
0H7TPMU6FiMYq7RTj13kwGvH04S+JBFj4tEdmYqyxdlQRPoElk4HPSjarphTnd5WBQWcHHy+DfHx
JEqMEv4Yyw+BbbAua7mxvgE5BrxXRTsZRdBKtP1gYvcIZDpAWc2ecqcmPu29YHAvV01cwnJbNSsX
rc3YgGUJ+ZIWZ40q5o3maEvIWtJIplLSusWd2KRYfK0gEUNPwDBl7VvsFFAiOtZkDiIja9Rw3R4L
XuOtnXQxTtGeAGpB6hXlBy9yy+pIEjL0UBQOZ3Ycc1juotkv9w+Sp6HCOLMpEwMDiuI/YsjpO3K6
Srky9OofHxcmvEtquIyPV48WoCaGljyIpGcQTWcGmGl4FBbLXYbTaoXOGu8FnmKVPL70xPiPO+pX
aL/0AnAaTfXdpgnA72maKAfVbj2ssGj1yUONNnG3QrnLz1hc6qN/4KMgB2367Z5sSV72g06sNxJM
xDNCcuPu4c3r2gGEDtZ8uN0hKOWUSErjQfnbbavkF4CideFsrJMkNSViSEt4qkRMIa9VV6Jne2fj
WV+24XcWqO/kEmyngVlyHSdAxmQG/U947kuh9HOcmQXrzkl1WXaO3tEQW6RAwnN1nm/t85oDAbhp
Vx1ipnfDpF8fDnaUqEwRj+MGYAXyzOLeQIJIQmgxuPxDRMquJ1PiiILEFsYaaN5mF4fMib+fe3n4
bPz7waEJfoYtEmwJ21otYsIHnT6LBVcVTgCyOj6zhaLmpxRZ0EMVXnfxy6xfjsII7damei1ApfUn
mehwUUhR2vlADvaOJV66qxy+hcPpUvx8IMvTtysT7WEb+AQCc2Ltywydi2EqADTJERvoCFmGxuaX
q8iolEh9SovqpX9AZ1qZ3zu5sxsGKyEMbLlsq9bdZ8e5x3n+I8wOj6MIAbL0TFFbuzaghLGNheWn
gnZdV5nDNYYhC3b8YvBhxr9zFSUB/9kxJ3Bkn48Io4qAHqV23CFzB+O7l98AmLBpphZ4unTIFWap
YHpP6x2zWM3NNMnfVFaO0HDOcKdhBA8WazgBoncL5HkZ38rDWdwfVCKHdZdAWcKWmhJfHMPvawEK
vNJ7Sd3LjJg9kSKuj3ffvRS+vbaJUi5JWJthHc8i4SReRf61haYeFxQa7H7uChWoG46fSKdTcblK
SzJR42vv+2wZLUForL4NwKCsdRvKOnRaGckLiycrtzhQcrFFHQqod0Hok9NyheBR5rJDjO3LEvKS
6iaqquwTRi/wAVPEyAaxUxjFKmUW4E1UDf0pouTPaLd2YrFbz4/5oRypn81Qub4zKwKzbyLQTI5z
fylkSVkVrQMjudMGRkW6dqYM/Q5P6tisoueOZ8pIUqgAQWHpVlofNlw/0X6M/haQSp2hwm3DFI1u
LupkqwgEWeOIKPiCl4pEr1JIoUCky8CV7TM6VqMwH3ODe/iChfGUun23ytyiHNCAml+U0D90rdMl
U+h6ug/3K+HKmOifKS2YDFB2zNQM2PNLyzHCy7R33sF2TbrY90lyeK9eDn/OSw2boouZPGtGDsA9
pHfm5aGe+9WosEtZJkYsd4P7AkR9mwSTgqFFbSBWWq7oUsTnhkwiHxFmWBeKR5RQ7KOcDfqjgPvS
uvpDHhgivQfp5GrBfMDRT3jxHSxMZ2Sw7Hk3sg0CIuHlkz/g5od7dNPnpLEX5bkda7mNtK3ehyMW
M54a8Py6v2qlSNaiC28QKSfNTrNqKWo2ONnSEdYKBD9Nphzk2D/lvUC4y9VKabM1BtVgxYCEQxQB
GMOgxEbEm7Mt9XKKorr4bEwh0feGgQ2OmxBiWHzMf2HYozlFxQlOrIVT4MMkejUBcaQpIWH4i7Rb
emCgYOwyOJFPjmdbX/EG7oWE+/t3A1QPXgdlv+2W1FzgbeCynYRPmbP8zi4D9jC8uD6wTdJC2wvk
V9fgHyOPAAQoUCp1mZvV+AXYnDKMlWlgGunTU3Mjktm5GbAnBNLN8HvGiGaUldtLlKE0KXymeH/f
2SoVPFJ+2PKCthUK5RKmZiTUzPdsYlFh0Uel3OvT/HcxOW5J7i5YAyfqGUGtThSo8VH0ItpFJeta
tfCO3+872YpHJoD/UXIyCkyoBXLbHNu6Yhy4qcH5LUGvH/svS5+eFj/0De2HTEWTmUXdCVbaPeQ2
mCq9iAVFw1Cb6BnsAzR6n6NeeHak+EvXIuChd4oxLENXJIv468S9RaWbUEwDOWplLC3dwD0P7aLl
rexwqW97lGk3ZFZnUZlOZ42CBgJI5eAJ0EWn9cPzdYthRvJpjA9AqB0szEPMNdaJ+cYXC6UTpTJ5
VCS+hvr4jSZipflzXy/kpzsc6fP5IoL7BN0kQRCxmFtGP3rY2/MS+q8yD4pY8hCC1sQl14CMh0yB
kCmJQDr3WnNE4gEpszt4+UhjAUN6/4MFu+kJ/17JG3aE9/yP2YIorJl9U+wEkTYz/f2of0bVFKfz
j/Hmm7dNeafwP3YMxUp8L+/CqjB1u3DrVM97I/prpQhmot0vO9yyXrKK5vFAD6XFEtIZSfYyPkyq
hgythznoI1KU9VXYAq5gj+H/FZhjAg1D42fJ/Hg99XUfxpxOVqQax/wxd3AAkNDxKhwaAIpT699N
lR1AIq5av8FQze+D8IbYGQ5mgRhyWEsvZi4hy4V2AGAyI2MR1jqzhCUAf5u/leRl9eM9KRJq4D2J
dasNIW42bxOlA1DeTwk6mHQM5q718572Q+3hvYoiaCs4zwQFQtcP7dkKzupb5OTgukgRDlPHpEr7
nGGKZVAxZMpP4O3QOEkOn8MyhK2W7ap8NX6iJYue076evGyGazcoOaVXvFeMelF87k96UvlhCvw6
yunqDvZ9eMEpVoj/1onRps/B0c5QPxgXjYNgmKtAXXcMA9USQVYB0BipaUr6Lh7pmj84jYZcJUnQ
rELv7EqZb950YEejzQOsXfdXHMX52UFp4fij+pL2y04wGBNZKKdzDr7gGB3oPpSjwATXjQYNvKhB
PPfESe2K1k5qTqoCpMNueVzwo+D/IHIgd6g/ZgkmbIUPpAf0fD9hn8qT5Kcsew9OLcEUhmtyVRg/
XB+Wg0Jl7uX9iqD7bJMIHy+BokNqMG3VHN6g7WSyaNWhdXx5+W+qF8gwfONX+3zjp5iTeRZMIzMS
JfB0r3BEHFwux4ASBYvbbhWrovV6mYecHAm4ryjCMm2jIX1TaJYUCX6hjA9gB8Zl53XxtmEfJNgE
ai7/nbBH0+FBk0k52dUW5FXlabqrO3LrY7AH0qL/LtBHUqqOh0snLJJGLTmP8qwFU8GcxC8Y/OUu
q26nJFFVTNhQLGFIK1ijgDB2brLU3vyYk5tRvgWEy//Xa43I8f+v5LvChqHoP78bLYbwTSzkKuum
rb2zePnBHNGcYSWD73GMOSCE9I+GXqMNYKRjyaqengJYufTQ9L3yA7hc+7040eGba1qwlaA1EwoS
v43US2FrzK2elVo/OwepwPTIqP7i8Sb0w+ZEBZbkoMY9Uoz3apgbtTXrz1O6vjgLljHeqj336z4s
Dv4/RJ5xAEJnuXOl6aK4v6qb5hU2Cz3Ijdo6StGZ6UFP+rrQB0pDxC+pikLxzgczkBgYNZitI6IK
wUXFd12ahLPi5mK2nZaUWz5TMRX8VJPV41qsaGUeus92yko9sgdAzNYlo5KNNkeY3/ca7f+3EfKs
c5VeVXlSnhesKo2yrmGu6EX3ueZmOaCPbaWOSkRYAbc0iYCH71PHDbWJvadv95+HL8k2lCtupAEc
/lcgVTmCkmGLPLG14Ft0UYJ4ir+4EitKCngEgv4Tbti4AK56Yg7lBtMn5x0DtSPZMqA69tztyK+D
Y7TTWocRScgxIshCtaFN7zPg3dEZ2xY2S1EPAEblh2OGUp/XpofaXPnMwIvMhu8LaxqKFXBcICB/
w3kv7JMSo9Kl9ddEz63m0iEEPXxlO5glYwrSbX0/HDdUTRBaNxGmbWqw5xztO7zwYQTthTHD7Nog
m29OToAoh14dx/7R0ufxdgb0s8WqvOH+D4jKJSZTUPuoY3ExQsA/6WovGr20ZfNz3ENKXJwCPz0H
2zEeKlL4/idTo+O/OXm4I9BS0mljPL/+wBehlx39MDx3Pe8YnnKH/s2reMpXGQuCwbQymS75jkJ3
IYZvMOKJxupn/RqDcc7HDyRw7Xw0VdOEEBWxIozyYWSMmrHRdKyxu3ebucTXs6rZYaRxswGyFDMv
U08mYSoWpX5oDa173xtiUzkLWrWgSco+GXuVWy/mQwQjDoz5PjWZjXA0B3QfTT3eLAxFwNXHH9Lk
CcEqaP3+bGhn3KFvmIUDnbzJ1gJPTqqgnWUI+a5nveZoxJ+QE9gNBGMXKSrAAHz1s2akBF7zb/RA
QlUOvQiPzNImtat9XAtQ1aliFthr098E0ZsRDOjZblsUNkC+c7CGcrbeRI6wOLaWybfVoYNju/uo
YRdrU4DgvqI96ynogE+v4ockzfFcG3iYQBCI8DwpnfHvzTBldPwSismjg2IQ+oEcNlclo0I+QKrx
1ZX8A1XrdPeuF8I7L+Q0SERF/FMwOUaAYgLGVWCwqZALPZ0qbr6IF/tKRf3bIYXkdjSkMdsn8UdZ
qtKWTO5i7CSWsZAwWsnkfaiA+PsqWQo22nZ3IhmlMH4J7AvGEyPe7eJGriU4vsQsr5fXRsrXYluF
+a+maz4G/8pikAB5O0RJUUp64cowM9hfi+LzJt2dHdRFLPlKdF8FpQME79kcq5yO02p+plctju+J
z1ZawsZr3Fxz8Q+paXSaegmctjZCtIPWzB1duOWXPemHYb3plwyy4I0NdJKCtPtsxdzXIiDhgUJB
DTvx8oB8mdbY4EZ7VTMllrEWDJWuRkZkEkquJR1IbBGq1+c0uE9+sME0m5bIJNA3x/Crp1IuwTvl
k6CiHJFO9YNvpNXLEke8y/dxD5A6Rf5DExP260tpGSzHkNo0ljQxFR3vpgeTd0s63KiJzgtZFQY7
tiwe934d5CFGMsqSU9aXb2hXwBlPeJ3JVEu1qiyiiB25JbW1Y0dOfGYXv1UqT5Fv7BGR1TSMwCmM
hh1fE4QAOEOemHQKaO0qz3ZOABEIMy1H95OSoBKQY0rv5T0cPTUEv6xYEgDGBpK8jZdTDzQNyDc6
Eil71f6n7H0pHsH46zPPT4Oufh8ZsXOMV75lssV9C8tcn/5raO6GBWCdQPVgAwtz9u5z7rSBFAM0
sH4DxbjlMqR5ktsK+snFR8keY21Xymu8nuN5+4cehScQ0h9IT/CCurDdb+By/cMVMQz7Zz6Es26N
9Ls8CuL/0UDdaiQ2tmZt/Sf9PkVouW6X7yjtzl2NcZL2K1A5Rtj0WuCMhdRiCUpT7ZEYV3TPjV2m
VtJW1yU9FeY5gEhOsgrxOgLX1IAdj+aov9LtIOmsP3NJpIunXWr57YpjDW9LhXmnDvtZLabg1189
guqLr4wuW0gC8WIabAhyFYstaK/SOc4GCi72YH4OB/5X6BF8+LdD4vUXhzs0Tz7tVIzDQnxYqU2o
+fkjRj77AMMOOMZApDpcmLbyNPtW1P0fkMqO/dhtlB1iOjVgx2WDXT/VJc3h0wgHVdhXLwiGAs+h
dG6+T5NXI2QMaXnBQw+6MmdVjiw0Fx5LHtpz/Jm0qrp8MObI4/uszVU7tjjnfhe0WqkeFxkdeXw9
JypriHLES1cEYFvZkUgqNJ+YdAG0Wyoy8N4Oz/NEFqGjMdrhI6/mc8UX6DvQcBBs+FKv1doCmfRu
LfWUgYaCows2+hjfX2dPItOQtloU8tCDlgk9fBpFP8vd3b791gmklbtNgIfKVktISiVM91/lmbpE
KaZTIzcUXykOMREoivCrGHRNA0nvuUNMxYKPKl9w4k60wvyd/Q9ZYv6YA3VmiTmnCxOqOA5bMEvi
RdirDGGI75hXZW+Y3dc2Cn6xpmGF8P8UTwSxPzI1nnUItht9yqCM4nZxtjxZbH1swFV/Q1NDP7IL
0Upf72l4O8JjuIk1j9mYp6fDop+H+xYMblxGpbTvWGZFapuw6DxEF0NLz38gjLjdhQJaHzYTkqWm
o08GzP5LidCdgX6Xw0BiMyafEXDnoTiXXx+wfE5tA1QLzkAtRewzlVGKYr/Ee3+q9WIl+NIr/w+o
+R+EU4soqvdZmkLjS6qzF/qMNI8NfyZSzWtRA7nOjPcnSBfv0qymG0GlKpU9KdebFOmUXpOnJin7
cp4ogkla1Fg1waqHFJZizdKIJdwreXIh9aj+xrKZc0cENUGVAI7yK+8HmTxf6wp30ZjgGyhGt922
s9HtcW1NceeycJe2JmAJShjhnc3VIat4U4a5/bT2hnf6K20J7m3zbdspukU/WvSNBU62fk90xkcY
2ioB0nrSS9sK72AL7Q72EmN/O+rlF0ibgZrawCzF1/zcWApjS1cOBg7hNdy9Lmyp+ns335LH9816
CImY4i3D2p5GC6P93e35NqazuqEA3Bd8eBJ3dYkmC1np+bCw/9DXMPSFGSERmspw0kq1Z5gprAkn
KBpZgAz0JY/7Kh4ED0V7zJnsQbpEeuULY76cLRhroO2UHUmDBJhvpNfpQ5wiMgfuVg1JRKY7Gn3W
c8bsn8hFqdh3O118KYhXNNvYXTbcfnf5GR236YU3e1lC6czj6WodMO7p1wplIa/bTKx6ntyWTRXn
OW2xOXoKPWA5nuUs0N5n0bWcx5P1HWJ1ni0kp68oapAGepz6YI/Ph8krY0EVOv1fImBaQIWka7Dq
vgc8EDSLa2+O/ifKbzkQ7CRaidkdBh7exPin2fnaSGzZvaf+YShYIYy6p25jSjFvyOkjD+F67iGS
HAuiYEN2ypZAn29Dfoe+hopzwN978AZt/ACKc2SqVyARKvdnaPBXK8KyVFE7a3HQqUvjaF+8qq4L
oDRbzXX60iXrgH6EQMgldCn+8qptid0unGu7ofNkVlMu5/OIZBKGANBka578Z1zjDs6VnH62sMUb
gkSLatV3V9voHkqbQP523ZPxFgQluzGrXVALsv5ZuRJvBNkaXLPy+mCe8oxMAjPGeYvbqTo9AWC4
YMiHNI3cJbwfr/DM12JhnK0wzcJ+EZM3LBrc5iez2R7L6I9JI5bTW7pRAH3RMpK2Ydee7gPjbsoZ
jIXGQzNEvOqbchVeFx2plBFzplFB25cwknhKz9SO3RTMyS1pRB0O1jiIVTCVV1amQvD+IUXidkyU
XkQtjopTwuBjXqCCVC21/b5zNrSzFI6oMTfuAdcv5KJXyrL+7cLwMv1F+nQecY2nWyDvQglmgX7e
fgUyAlcv73zUe5LydEM1eEwtIBRX12vVRw/Fy3iQv23V5jZYMdbrzW3SRLP+MZKiWUD6jYVDpLeY
LTLDkFD/eJGXqHWuYo/0L1mVHl/C05AOjfkYuA7ScYib7n+WMmKiGDTAVRu0Yzb1U9EsBVW/Aq+A
Da01f2rTcyVSrlucEwQgkeKcxXQcOU4JNgANhrfDeLPdebFgubk+qCbVPciD6bS6VJnlsHO/IkV+
lmi3tt2cJmgPMfC73Z6oPbxHgp2gMinavF+QfaqkTdyggi4u6JkHZb6pDytu8mz7v3T2sZwYAlL5
7q6kI74eW5G5eD1aMELuGOKiVx7mFz9N0CYQFuYq5ghw1GB3+SKTmcB98NILJl+P7VOrQHQMUjxU
/pDdbzDtCciT51rAAw8MbgG5Q0yTtgUbb5Lfcem39e+R3krHMIxuyN4XDDjLwb5bYbbIuiTcOrkp
bLOuf0NFMDzTvc6n/BGA7+f8Ukl6FAH7SovtF4/fZJ09aemMhjnayp8XBy9FC3Y3udkfk7eQgfSc
d9ObKe6ENOKVSSpfxIesMDJYS7aiqyOTPuYE1boiCVjU4qwCPTGRpgdtwGEoIvZhdIYCDyORWcR9
dwLf9nL1x5IlAJGjxBrYvkROOkGfwvgeZL6nsOVl7meHzZWfAz1OCi3VpLxQ9852VU7vAxv82N1j
b4mqVIP+/w/Qd9R/jFoZ1Qwa22554a9wsx1C0THoa9BtKNTYR/lpkTQW6kOoH2GPETxMc5VoNUFt
pKa0hT+uMfK4fFQbViY84ExXy6ZR7ufdW1WOr1FeR0/Ly6oDmFIqtXq3k4HJOSwgNB9QEgOlaQZQ
uhOYL8pne96q7DE5+IeGUQXtFKaHGPY5sgU89mB1irUS2VmcT9u7Md0jeY6/WmYujRenTBIjkVNQ
npcPCr+M0fClX5oc1YIFuMDi7SWp/qw5azn8ItMqBSz+1oKQXinmR8o/XXn6MX9DuaaxAVMEOaCA
rNrGPkcGaf+yCvzWPNW59xoC1mWbdFN4gyGcPvWOOZs16NbsJCJ5FyMhjQ2bTZAs0yKY/Qyi5BAt
1x2KreY4awvjodTMWjp8+FMwHfPM33wHVIFqjcrQ9ngEOkS4GD+pr+6eXsfTS5HwF9oXzhvBQ9I1
gm9vz8LWwxe7Gf6mtIIdeqXqmtjfOj8kp1u+f5N0JoWF/hx9SaJvCf3u9yoCC8/odSpzvplYa2Cs
CYu304AFHvVp5Qalw4yJtmkXRJPME7Ee0tFc7IZj+ZOpVr4uFx1JzBHsLAYJb3e5IVW4XCPw8103
u640KdOkCcTp3PiVC1AN1h9veG0f1gXHrICSY/NKHTZy6S+oFkcYYZBnbnE1ElWe8vPra+MQgqU5
K/nS6H+sK3zWZkI+Hu6+8zuzW8+DVtLplUNpim5wpPdUuTendHAJbnl+7iHYdcWVed8PTzJWLt79
lfRhaGNXQZLY350gXLRQBG5UAlmc+Fjg30KuU9NF+H0F+hTPxCfyz0zrURN0od2qQuwZIra+G/1D
66bKF6yCKnrLEoHNfHAbTOE6zEh2drv9OEiBwQLBPPSOkaun78pIPDpoviQ0cLeOta+WIpX8GavO
/CyakhgoEtQ4w/KudhpO5GxC0emHsx7lemjTpgY0YW8sQO2RrPmmljX+nJkp4/OsyGnOIiihL4br
HknLtuEDyjOJMfOj76NWk4bU93xc6SrlYzrZaWvoaM6h3XhR5I5tzb+Q5PWof1TtWnJgVGDRTY13
vNSh53murIyGzYv73iggMaFK90ATJmLCZ5VWTzq7n1pxyCw+MY6cVoI8JnjitNau/dtnbft+4SLo
lLELsEWCDl3HylD8Ka5pjkwtsgceNv7ePbOx1zjQ6YOVTVTVW3/jvPLTOPgMAtn/JK8N0LZv8nDh
BJOFWcBx3PFXSfIKTzEkyS6KHzriUjea+dRqrxT39JyTZcOqwVqH5Lbkw45RgLluIJlNQ3KFQCxZ
4iGls9fwYEcfgZdJe2lXPMITv0oTjEOAEmvpiSDZwSQHF5Kszs1wDzwxUrVEzIaWVL4PRVGE9A7w
NZGiddUprahi97e37qNsTAdA5HqsTVKEECCOmqRwYmX7eiaGyqP6aHFc479Dx3lBtKhX5iE4X0gX
PPgV7psleVKmu7oNbf+ajRJaL8lOojdnnjBB3hYFTWVz8R/WqfX1GM8fe9Ucx7VD0AiDdfnoJZLN
wa1VHHKxcMN2/OhDduPK5H5zolkH9oo5kVxQ1VqKY4qKyrTbuk+/nWu4Y6TeyXWdB8ej7hgKmo5u
4cLXOBEhv89qhGmqgAKDAZiSLX4c5ghDv+HE7uGP8Lwo30n7I1ASARwLZ10BcUuHkJHCOgkbXHbA
4iTYrG6BWlqBFKnbqzjtavGiqhaVBI7sqgbqS8vaV+Mc+OI8WMPMSR7bzI+VQKp+2VnXQZyKPPtX
7GdtwBZ6qlH7IcuCkzpDMuhfg8NRfoDQSdaCljerYBVabls7JdG0zowumV2oJ9Kn8apmLu9y8p/D
qDHC2rSMmWztiKxth9jvb63abJIIbzcjcBCyO2PK7SXTmTDY7fiujAvyXNGlKQvRweBEVS3FVVe/
BV1I+Zsaa+T/X0QsPUFyFZ08gDIgRYELCqHS12Vj6XPSjSKsD2Fs1Ny7LjaHlRlXjnEmgBolNEaz
LaVOrmuLL5JaQKearbAaoN3DZ/wPiXWU6QLolWydZh506Pj4OXpR3B2UHVmRcr7cER0k9gCYZ99v
t2dGkhWtddoacQlQaeO5um9U1DQW1Yb3vKzpCABm8oKJtqFmXRfA3JXz6nrau9DEjLFNaLz/wfwo
GdRBGhZRgEKDOYwv+0+P/ebq5aW3XUiWXVrN6BxM1JR1d3tvCAnti33Br8Wjo19A1Dm/5L9Y7mPJ
2PPrbfmrdgmmP0rWiZcGx5gYBj2V1zrN96TgECJa9yycqejbn9q0xlkfn+J4yjVPxrUl8nAbDBrM
r4iMNHSj7UiAGCl27X2+N3PyYVOBkCysCUy+4DPlipgPOkB7Ip84qAwlgQZLE1RGwkNmGtCmg2BN
6v3C2JqGTxqcpf3I7Qu8QdRsUaZuNRrZHssq+KsH3EvcKMSQzX1xnrcb7FO74ItLNSANtxlBj4VT
lBjPu+xiroOviXOv8NTGrt2/bPM66s9tN+rGjZyKx371nxni0WngtUE//uzOnUfuZO/oEk4DqtNM
Mqdl1f3IwwnhfRBfd+TV45m1z/ajML3EGlBUEUeXEp9AvfMmGs2LJvT3sDYHQp6++hb3zfcdwjpC
/hGHIheJI3rK7KXUrhduRL+X7w7nEGe8Mq8bjcIAhyGZ/qch3vNgJlAzF4WEyqV3T94aqn2EcYTG
M5vf/vGV+2jusSsM/592rbl8CsyKIFvCIBA+SyN5J59cwHReXTZMuNGxRC+iGkVIQrZvH+pjgvJM
CWZQSevcCfbib83GkS2MpKyMZSKKs7bRuuWCR4EM/HxYf9/H+TnaZg2mUkqqRTwhgVCWOL4opEc/
eCaDqqQnD2NBQG9jz3VA8cjd42SWs3ooi60o4hEIyUt+Yeml766vdpRpTbuVW+dJr3t0G992jwD4
VGuR4+R8+25Ft482quWcfX+6Pa/3+62eVSIuEcGeYVw42vveURAInfvRfc41EDSoWEonPRJ8iZS3
3sxlCcHPT9qjylByi5FMGCllvazztuSsSc3YNEuiBIf6RECbrmBMlzAfELHcXfiNfkk9Z1x/iv5o
jvAi1nwYrTG0Gjf43nWjytweoCXJsXX2Ch/tqX2aXkb/iAlnFr+d8BbPVKmCXbDAL9FYyM7FlkRZ
owINLzhKmDoqq5wSLd+D7/ICJt3nnK7kgxnCN6/GjmEu1u+SlhBTKklIlPNVysfMkVZYlvBFv2EP
jXXLRvrk8Q7sqCEDlK1+pXdrgMnsH6qLSzH7iUTVbLa3wvQAuNIGy3mKFLTDT+iRz5i8UA/BEfOe
L9sEMPc3P1G+e2tG/FzKg+FMbhnKquYbeC9xos5hE4MixRja/sn92tnKlgvsuIpGrYD5+FVGrWPj
RxTqJLWaoEbpxOkW0Oau+HzYb3oks0cfs4TSGbu+6tuxrK5h0M4cBuSDRNoW1RFcGtrmsJK+naWe
CpCvYitw7kRXPVQK6X1TJdV3vIV1kq4Si9Zd1d89NcmwKN4j7TVX+LTQwzeJTBKfQoxTjqzVKcxL
pxH3o+Gvv8IzHPdr1QvXDqdt8oUEJzo++S0CGpPaGef6lEwXUxDyHTjl0JtvjxXrZZOJYq+pcaS6
l5dYj8PY8VSv3mcn5NVQdoUOznA/Y2we6e2oeFQq9z7MXjYLHpCrzxsr+93TFMS9Yx1qOypV1N13
O1AzBE3/5zbFRgC3L241TDRQ2fOPKyZjCbYMnVnxTJ4NIfqOQqblpqBfem1Cu4fEyaDuiKIzxWFx
CaZm3kPHL6cR6lIllBNJkJ66Y0Jpz42SI1qX5yV+WTpJ0oys9lN36HH1FlljE/g9J/7O+VJ/SR3+
ZkcP/+TbzXbdLSKhdq3CQcI09xmaOFtLWeO5TtiD05ji+QLuCrMR9vyA+PN1ApudKE3Yz0jxZDJ4
8GF1XY4+e3dmQ0PTsQyJpreMLt3LRKq3ZIiKeNmQT0NSBXQIMPf2MpMjM1nAPVNaeIK5EUXT4mN8
xU+kCg8pH/KspwRoZyO/pf4N2UcDABvh6eRI1ytbB1KJCFrUylwW/NdJp9iNskI9ummAjLjPXiNh
Gs7wxvodZWMNDQwEsiDcFzwxZMBpVR9/UWsN2Vpwdnni7PC2Qlz9/EkyKmf/qBrZH29biHF8yDQ6
T91xWtBhQO7UCsfekhxT9+6njrjYHhXzE3pTRM0Cd3l369XxvQA65xW3lhMHXhVvTWT/meEo0qYy
t8Hsy+19uA+nStykxR3XnjDuzIa2Wdon7aOMlcwbwbukGbpxw6AQpuNaNvD6Jbgu8enqs1xr1TcJ
rfr1cdmY9mFnN5Sjv0Hpw4a4uuaAau7JtSUVUA9QDs6HXVCEqPt47l90WNAWQnP5MZfYrM17VS85
5TJ0y4JywXbi/A8PBvw8V2HjsA+QT2nF7ParD1LoYzhGK1W0D+uQsHDTc/MFCOI1uk6JQyW0gy6Z
874yAOaYkMri2J7JuGmTH//zGBhtKot1stj0THnXOOJP04TL/li3hCbn1PgMJocIKoSL3S29hoZK
OLISpmM5uINSrQqd7MxzhiffteZqu5DGHvu9ak9e1Rz+rktfnch1lzu4yBfmBY/34gS6pZHRlBSe
xNsGt5Pvr5NBrmu0Mp0ysUgC+CX9XO0rlWUurdvNvfujZcx/YtJnqbYUgcKpKlFYKOZT0cTSXazj
DAXOxGli465DLXAGrUPgH8gKuPAcOFW/yugVDgFwr9D/9ZJ/DJHw3XDjtkQzxS68m33tEQYAW+Ya
FL1iH5rOWhUWJ8UAXkLlz5LW6AMCSMbyjxf8FAoprocYVJv5Z+xBjUFRKW6JYBmJBN9ulwYZP3YF
k/hLvXVY+Iwc68CAu45PhVXxdEVOTVehWNw3c+VAPv7EpkSYe3sw0aKB4UNm9auanUVjdtKtG/4q
zERifwnoq7ea4s8kUSvyWqt1AkZ1hpukENky68837QHBNzOrWrdUQmfz8/b/N21/g1zyMqeGFh2p
XDpYfN5cmzMgLmqr1PLBr5SkP/vJynDN9mL5gBRbArdpeEfzClAoHi04ENiukIlrIsmxVWLcumUE
leoyjpxyfINpxE5YKEgTojH5X90FpzM1gazGl0Y2q5n9ArQxYeTwOtAFwS2s+NcBj6V1SN+3ndmC
EbLl6sCQmylYJpgodHvGWBVXl2w6a0kfatxq7hbuPGIsDDRfnCsc+UqtFzgjBzYKhJy4rieQnYSm
UBCoHc1TFIW6ivTKz9I7610r2NSrNpde2Ee7aX7OMdxerbA4BE5MpsmWMcyGv+KtLfUxX95YUvlX
rt7j6lHSTeN0z08gljfg7gdL78K/jtWqLAeFoj1yIJQDYbPyIkf/GL86PQwETIHNVscOzO0el37x
S867bQ+jKKttPraf0T8wH8yiz8YBgOpaBaKpOI8WwzBoOdZoSlAE2LGQYJGGjpAs1v3rliCxq6Op
EhoUu+TOONTzUr5oPScILDxq6OSXJ0GtKJG2LTi6jxcnZ64mfkPkCPsyICLYJ+yoa9b5ZOtkkUBg
44m9hDeyKn4nzcjN/6IHRme7n/sREQJWeOnit0BJ2x5m2AAkWYUGf1wjmnq65p0UO1vsA2JR8TLE
yuA1IZYDB1/YCYda2tZ0UOmigaTKZVCd3US1TzpYawaDoL3hbegjJsx6Y3pd2eJMdkXcg1bcjfo6
+UpRrjEweMhhPT9htlaDuWJeaAXzDZTllR2z2RTwo5bcIwkeCFGw0KGc/szRjQgHnH+a5U7nHdjA
z05tGhWJu0fkVqDJIXnQhTucGB6isAkkjOLrW8t3EXG80f9+yKrhOAhUZnyhfrpuyYoxyn3xru50
+7vVcedEwngxrMgp8q6MD+RqGcrEDbQ6bOZO+E3S8Yb1ltait3nkj3QlwtkhycF/30L9evJ40bpo
KQmjWv3hWaV7RZJD9Hcb520fnAceiWqFlrPZCWbQjIFdwIwE7pM277v6rTfj73mGC0e4+k6vzLjA
OTuEBP6NUVpHaCc5mewH8dmIflYlGAdAEhcXDUYVo7DG1EnvUFLBG60DBeZwAWn3S7jUpvtRMAjw
OkjsqnD0PYk73fO1Y0tk/b2FroSH67uMMaJqUyezC4HO/Duy/lO1schHwyaZ/uQXFpdh03Wvjnd/
AsLqYwID7v6H2eQn+NKZmJTO+4scPSdtA+Ft++Q7SQyATqnmFur14sMHlaG9asIO4mHIUhrbMRLb
7DhV8ratnJaWzrLgn/VPCSTC35dguqvSB+Ep1iF2gKXiTfAvwSQc/bn14b9nbS7Yv7ZQkpC2C0H4
v+WYe8SaE5v894oXzxwG8G2HF2XX2zQA9QiGLfNi7FrBWVlxo9TdSb6qylmCiLELWvu5B41EcjkL
xcYC8KNMABwlxlt9bciRc/ucmqThrijYEV/CsgLcg4i9FEuacsMaSz1h9cQRdtE/CFigvDbMMEC/
B0VbBwFfxtYfSb0fQDod46XWk6jruLfI/xWDufDYR2f5gXS26A5eem98/9MDqxcbmslxaYuTupCI
M6syPzuurZRoN0CruRchTk1sau72ARu/Ai/a89Zf5x0tBqSb6vpFLcuUoyrZVH4COE47mk4hzw0C
yBTTeP28ZgC9WKS1cGos0dP5p9qc34kzqxkvY5H51LAFOlLYSf23Z9BuNsj0f1t3QAx4qC6A5b62
wtHVJFjHJOXq8Z8tFYI/jnPW1HsZqVaW5j4E7JYxaYP1AQFH4ICATDofg0vuzi/yJ5E4AFYlPwBV
6CE2wt206PxJHI+tA3nwzhV1vs68feqiWynR/+mUM8/DtEkmfT9yGsLLACh89DgiGt8cuuYbh6iJ
aFakFtgolfSLnPUJvrIdUGwGq1Xu/MzCjvUX4DLsGE8yeJ4QrxzByIZgrmopUTbVRgjT4xwsz52s
EhNkxbLN7cNIzeTabZl9MzG0CYC9rs8pUWiSp+9dZAD/wBW6Rg6fnZBY+aX1nwBbGgvirwryuB2r
0ys36Ip0SFXWMSIC7Wweotz4fHy9XGte+SUJNtn8cBEgG4ttvt3iA3laztbLVUIeaKhmqWwO84KP
4pvzm3/an9r228SaVzoRzmj9spZWA6sy9K5rlt8BkNaYd6WZK9o4bf3cCRCp4dgkHWvXYCViNlwE
egyzVB9F6BjGAjxAW1F3E5TQa4u6S9MhGq1Hv56Mnj82tAGH0O8/0yuLVQxmCwXRO7sIA+/yCHp6
KhMYdNVi/PfZKbX8rjWxNf72PCBZrkS0+jp0fGJtkuVua+JVmkCWpkMzfRG/6XhygFmzHK3CxPTw
zWIScepDzQ2KsvLO2VwFF2UCBBntewslfPKhV2ENFo4S6BMdR53zjxhIntuUECLOC15rvYGOTerU
/fM1f9ULSZ1L8fcDdZ8zEPpvrwib0uHidCPRM59Jxr69cBJdDrBZvEgMijor8VdlYz7UduMRS7fY
cJX4VeBCnuG3PwwaOv7rMf0j5J+hxV3D4B2oSoNsyg0dOWAXK/OHhlWoNi86eqW52/QU8djx7gvL
7Ows7q6jil3oJu4XhgoIv+abkeyBsvnjE2Lt3jXUdviEsQWP2Znhk1+WGhfFWwZTv4xgymuHlRa6
57v1b+pL2ZGb6OeglbwQ8SABg0qsHHhEwkWETy93zjpmX8s/1GkTNg8w2NHCT+WQ1S1KgzVuSaWx
/Heu8AGbHtQ7SGNLTrEKuchcaiSTRnMZ23U93VlEzUfw9DfGaJwjziuNZ3/PRY+AucHwVesog5Rj
Jc7TUA24AfmMAD9oh2l1HrdOxUoi0LIO315A4MzH1WDE08WTWkjdSp3iRgVOOW6GdMswriGsk+Oc
5vWgB0xh4zxA7uEgwu5OXfX0b3EwsBqtrgSabZCygCzmhtc47tasKuMomMI4V/xHwLvM+Yrwij4j
ZXNES9/uZV/81L2b/Srlk4h5pP1t5+0PUaJgVjf9liUXTsLXVWELAZyOxQSif+PhT0Y04dGLBaAq
pqLcvT2/W4I9PJmrE4v47CwRMRhxbI90/GnFRCpwY8LGJ/c74C7ulcRbZH+ohET5AGG1zzFm6PGE
frjNN+QnNkcff+usv9o1A7WPbrzwYhKiti9HHyX0wu6wIPGOkAeNVo6UfElTLF6WX6Ppm2oohJ39
L9w/anAbRxrVqCpyMErd9/SXVMyZ1PDPQ8HjFLrRH5iC96aZKUzgqhiXLg2dPdunPsjUQLutERm2
sSzgqCCZ24n+vQCL25R25HIxe5lWe9jTz4B4p0aaqWVENP4V1htu5vXRCo7rx+aQHrSjbh2GrL5U
7LwQPT7Gg0cL8z2dO5svuplDgqkInlv1zr9LpgDcKWMV0FaZ0/rz4oS3tMIojQkIA2XJImz6KHks
qoEK06M3sgjI+1+uUPZfyokqB/FasPqidglE6EYe1NSq42U/9XsELfnGzE0fbIj1PO57BH2I52F8
PJpqbW80DBmTu0WDV80V4W8x9Tq0pZtp6D5EZOvKuW19ulFdGBATk4M4W5C4a1UdgdRbFwgjM2bF
a68JJ9Olm0o2XuuS2e44csr5lesvZq/PRXtjSddAii9QA84t6IfPP5ed36qJuVmhU9NnfHRkK5Wb
ILDdsuVnkZUpp77JCzEPMilOXZiuk+VKHwc3UelLTpVmlGNZRJxIffjGLVgI9dCHHUP6Ommpc1hi
oyljEX0YbOzNHlZWquCAhITreGyB74KraolRTqOwotpuZeFSVzfbujYPz6OMLLw0GPpymrxOndze
9V/FH3mToskvHW5rrgbr/b4ecOur7In6NT6pf6J3Ei2uqOXi9kKoCW1XHjjSgvFviYp8UCP/FKab
dct0IgayWLK9xOh+Vmch5LJG1DAE3W98DZOWyp7auQ5kfTx22S07w0X0DK7C8VRdS5rzC+hvv1pQ
6N9sXOsbbYmmuUd6k2G9qkVJC92oS/sOYyBG/DKACLeKJ5FcQVSVNGxNNEC5U462YzoMFeXf3Qga
iM8wVBwkpAMBJTcULQCRIOdVqaTr4mR4E2CXBhMDj070oi1+XWdLwizfqm9WnGSflcNmQoWQwH/c
8xWOf1GXMcoNCSzkPO0Ol2QILOyWvKCdr4X0rrAxwDJJrgUQN/hB+VFK534ClwqHOWijfMptcOJS
F/gXmT1E2t5n4G8VXNZ4vclidZuIT8tLzwGCmH8j+8l5V3YWEWISAQyTb/lR9xwHyrPKLiFfh8nH
rgjZS2TmoWc/T9OuEsX5L2TT390jjpmhZcf0Ul4ZXR2ahBGhDNeBGrnS9Jnd+4+xAe8I4RADLEAt
Xc9G++vsVGXgnJv4I+bvwT1bnzP4g/NreqR/ys4Fry8z3rIfpHH0e+yZLbTmLzGQLQQaj9nfVrPP
/N5KPKmzbsPCX4JCrTPlskNO+2k8EXO501/PeO4tVjcLKL2vN8mc03ulfdlg13Itlj0PNC+6Izh5
S+Js1//azyOqYErNfxkzxSYzddUU61TxCQ6OH0K2qJerOPGv8AR54iDCQzIWSDl5G67p243Tx3cC
Khi/BlwjgECKiJwZsOIK1MIx9otwrBZPMQyka9zaR5zhxHNOkspUFEL6/9FUVUdSUXOkQ8PFbn1k
igGSWH+wRY2pqJQZSh2P4iJj2jyB3PXgBuwkfjYJuX5KQCg+Cm2zfMzgh3ZVXtPxnZTL1KzxgVzw
8EDPFUmHuBC7DCtkvTFNP1k7Ht9B6FME98eqOvDsmEhyCER4SsUBrw8rMsfxic/Q2fH4JAmAJ91c
Y7+6rGvOgZgNj4C7lJkDAIqhRpxKmujpoZW+l6htWrouPlr2hehWPJWAl+fwhZZ/uMLHiJIkfEyH
c5xUSZmYa4Qf4qKEiJlKu4NP/6dzU4mR/fGfY0vyZcMTu3aAKoRL4ix/20bHaa0/4FSO7jFd5sqe
Cr26g4WpZKoD+ZgFLEOU3Zy+QKAk6Qyc10Pz3D/hFsClIpK6DQ0zFps08IsWLDHKw9Y1fN3i/e+p
ofMOsg/KxjLBhhDNy38h5rNiv9xe5g/NtVuVrMs86cnI06r2XMKO0GBsSZmsElxltTbd0H/RfTOs
grYScRD0WKhitblJQULrLsRG6/09YOwvDT2mrd9lYqlC6iWmkhCgshz2ssuDmTDJ7x7XIxM70Ma1
hKF1Za3g+CXL8nQ8XlLxp/Q9+sZpaJXEfv2xqCpPmpQWP47lAfSJl5QA2MQXDbuTvCEfDennoOSt
2JdelVd8cWS2vRuN1zKg8x3qh7ceckCdYoTR2eUH4h/yzy2M94en3h50YmB6hMr8WNiH53vv16i0
j9GPTQDQjBoyBAJMdAaNb/2Myo5R6lS8hH1//mTx7seEjrHsZ83HAATvuv/VeRzFvjLJX2v88g4w
ZOUkhnSHnRG8e+y1T6x2/h9H1IxVswgsjhwwIlkMmwm44sWEPCWyzJWC14Ry0egLqYfCYLXUObhj
YVC/y8WROsz/0VL9fVvlvfQ2K9rME/Xz3uhb5896oA7fdSyXpz446IjL11qZyanVikOAnJjaTntV
ArB6IEHE5KaecjpnN2h0nNciaLGlZ7nYdonX2da8gmF8qthMibKKS6R8Z6Mws3QYLYAnfU4qw4nE
IBd7FAVG2hD+yE9W6JN6ZRTdvZuhQgJ5yqpThpgl+L3q8g7hWXS2HBURZoata2E/M9YKVLC67Cnw
xBHy9qdlyul74uflnlF4CixmySFDhhyCigSjsEpdTTlZBjcRWi6s64lSmmQcHkF02b/EO8ZoNqve
FqnXQEZiPdy2NYSasBMCVVqY6gbKppl7Chdl/8BlhBU2IgIvM7+UEJTRCNMkRd5mgYK0MiXegmtt
naT01AxcDm19rDv2boJnt9Tbt+kCy9nSTmiB0b2cjnoXUnmE8Mj8hDgKKQKgbBVC7/00prHpamWL
vvyqAN+JZYKydvx6K8LDepj8CpZ0SROlcweTY7jdXSldNiHy9bnslBP2ePJLGJyra3IlwOuI1BJ/
KzKysrwHLey12DWYyQYu7RJegYA63PPKWt7jYeoGrh3p5LwLBor/MYqitYNgGnhAGXyf+NPuvImS
fyJfdqt+Bk8eF0EdMVg4UIGF9Y/RhKScUj1b+wPwfRiiAPuV9PQFOzio3inqEzCuVTsZ6/FbSKFh
/7HBYRYEYfzdQSk0gO47UY129EjDqNjw6RiPA+DT6VgbirqNcxH1U3hwxgaINMxfkpySgJMR3DjG
1CIiFZC7tOAmFoNdCmdTOrdezbztas//xyuBqmDpoeRVCXs1uiK8TUuoatDfLe6Wzg4ltmNYAYAQ
uo58yOCGD7vekN2lzkLcIIpsJTogRRPrupNy9ohYGl9PbWgA20GffoWaE4n4M2e4dUwt4zwZkG1G
zsTZof26TgThG2T3G0b9veYDCbOsdVlDpuoOoIjs0Ana7tL1xwUJgT+UU83aU+PG+paQn3EWHGII
lTWpjoGrJCQgouEC5bInRQecnIrbhvB4WuxTTe3ZOafFoTfYU0GN8PCzdvsQl9CU8/6id2J3nJ6b
H9r0t/vjzl1L66hCbd5L5rWU+NkwtpRnprxyyPi9FjlsaHC6ElRzWbxzsZv6QFFH+09f2d8Hfsu0
UEeUrIdh3F+YoBbDWaiBYpd8dQUV3JJN4Ia08Lr/9v3Hu2Skrrr2hy+0Xyz+06JBWR06+Bhubk87
eP9iI5pP5dW3lJfl73znoG2B82ZRJ16yPDF1IUNgroBndteIDSAmfbOIjlomybmVe/mcNfP8mVzm
bVWhn8X8tTXLF756adKOAqLQcZmo0QbajEUXJFe0ijH8vAx+gdOEYB2Vjpj8b+TbV1/ZOWXgKJVZ
w3nhI1gEI0ME27h6ex44AiRblQgZKGXl5D3jv6W5hgE/0knWrwbbbSnKj97/w9cd2miIpibP2VMQ
vYmo/FqMbeCAngoaEF8juPH2pzu4L2s05XVWrjl4xDoyZzBfnwag3i7q9Jp1Rx7admcavkc6N2HM
7vGejFJSgV1EfLJqmPJpKU7DX7MuX4mxSc2AHWPGcJdp9RSOUb8mASVneJlFTztI+NgKHATYdn+Q
45I28sWQI2h2Bhg+TC9N6TcsnxpUCi1tlR2xpYmzOwgQe14hiecDIWSc2qFVQ2bW8w9vVt1E3+G7
vczxirNyzJGQMEc7QCW8CKDUTZGdZV3jz0fFxGZpJ0aSj9q5ZbezwBcy150Nyh62R9QYSkC6c8wI
6ai4YeKfQFppesVfp6e7dSWG11rNnOM9Rw2j3JPG94RC96tvAHv3lwPTHZIzUP75x2HvjYvehHZL
BjiYrhtaahk2NKTAzxCuxGFUahvw98CG5YdiipiueHGWv+k+Rsh3a6k46nOaf+5oZWyBQKYUJQQS
8iruEDtrGl8hyCTfOT0sgl2x6qYWyTC3XMe/xTaOg2zc2Ol5kgmUU7PxrqW6CDbndS/jzGksRued
HIjCdb1zZqE4HRQWVFwky7zarNtbGcsdXuIQp1aRfEOMuHoo1Q1Q0goSuXgZYloM6j904EzReFp7
1JEG4rzwmpsJZ9w+xWu0c7nv5++vE/51UWMdD0LWA3b/09vA/qMajnOIz5BUFly1Pvhs79l/NhtO
wtR/2I3hFUPoYqJlRev2yuJcbjBYfWzcLu3f8j46GwKr80LuDhVHIf4aTTflMZ8doADy9sPmSPBX
N6dJEmAphwnSduj5LnfGU1aluDLigs23ebOs9KGk8TdR5ZT77Nv3YIHCeXyzO4CoX3Ta0Vv6kjxL
lrvrx7DYLdVkRc3SchaK2fvCmrzBVkAjBkoSQOq6uqSTbfeGQwwmMKDz+I7o3mDzbuKKs1Fqo39p
vdVfS10NJWvNm2qSXeLsy8wOSbivVz1nMWIF4OlldEWKMP+g3WqSsJlPIQzLrbXsDBTzaYEc99VY
o5DXexLJ21maqhdnzPz3Yg5O3QpiVQ+RM5eb2IhhO6d7Ld2GhJNbXZdRu7uGPEhLv2H4Je4Q9JaA
nnYHLP0o1Urr5RWrQ9VO4EJoID6VN47OtBYUH1ercUlFup5nqZNfcjxvXO49ygz3DGt8mrEbPvfQ
hegz+boVa9VpafrcC9T2FzYhGgaCVZ7m/e/xz53YIjQd7ROcu6sEZbVSagWSYVPYZ5XQqkGFbyo4
k5mCDMwsJ9atI8jzVtxtQuvDrbpWFWWDmDdAKptSLfDhfKlK3Kf6dvrmsbjCsKP7K5+vyEyeGXEs
Lp6trUvN1fPeX+iVDrUipGfWcwJrQHtrEygNU07BW7jdJixwI6AU63axFEz7bBj0XdzbJYDVH0Dx
0YuaLUOaMuIJF72Z955LYtEn07NE6K6YbGV/Z2MyrA2A1nQgocSpO62QpgC6qrcQ7Kzxas0Xd8MI
taIH/d9RswBJiyKMnz/izZeIbD1hIiFZfU3lmjjlLreAiMnMbkiNdx4exTsopwG2ubJ7na0U1UHO
hoscZSa+drD8XghmgbMGOAlLJGU3zqlKn57ah89szWbpGwxUbub6WsUeN3QRrqJn1+CN8a4HyoM+
G2UUk7iXifb0krbQsV4X713/Ni/Rxp11nq3hPTSH6ewSqBttLTkfF079edmq9F7QRikMBD6UJrsy
eD6ECA2Eqs49JqziMOci4RNrutjJT7CN9NTXuNdbOqGQkMcl8hPQKJY0wpEpHFGrXKGF+rEqk49k
XiSogwqLaJuXSFedyHQMHsOLm96H1myOi2tiR60Vt5zECPUCnPjq/UIkrdMrc9U6lYvbzHGw5Hsu
nTUfw42+O6TkLreqEphGg04M4yAwjZeQD/jZOCh9yqMFfZwNYfvQmvDiu3Fi0FWWmbF6OmOenB6G
64SQmRj/+mut0ajvhDqofLwL3ld2QACX4EFggsKNZWMhfjgTUGqr3xRBPgPITRBi0U1XfAYIIVQi
krqZ1kpJstwm/AASuvLDn8V39y+ONyGxoS1eWabq2//4IVqF4mRRDGAZopNuPtDRkFRYdotwLjuX
e+WWMgqXE/e0qaw3Q/cLjeQeAPSYMo93IsPN53ABbmiR0PGahq1TEncGZf4FGUQNkXi53gWZmIgu
X/qQsRGf2WzkSvY+vPvej/YtsohtGNGiWqkCfRunKyBTVy+wojmu7EluGFJgefAfvcr3IlbV9P24
ruVP/yLIylFdrT7PwqGU9BoiCxCDwPVeYWdI9Jc2MeueGK/TT5gqpl30BWomTwxgfEG9GFfmkVHZ
4+Iq9myErpd2dtr/E9sGsaKYiCHvysh4/7pHnLLXfdY5KBTSS2Njg6P6ljX6QkCTvgyBXIem0r6q
I3YzEMW/KYCBG1xHAVJcxvl5ucF3cLp10sO7QUMoVcSJZZVZEGAchzfawuDmNdaIbhl0sFlDxq2r
O4e5KMHb0JlYyXkAq8OqA1FFk/JHvd6sdRHFJhWH+UiWXrnqVpc89HaWB01/b4OzGeHonSnqJDH6
v6Ei8IxStkYxEDDZVn/QCFCV3K1lN6gAiald2Z1PIEi0bhkY+xTccDHxqsxTi4h35irqdPUSVhLC
i18qkGJqUteflM17zUO6CTAEqIPUc7jjw3rPDkzjSlRKdMlTAFZkOs3VLkIOV3xuYRiKDwU9q5CN
toeeTQqxB5nQmZrxA5+Z2j91KxFIHfVYApsr+2httFOMMrJ2Yi1KN6lxNnX+F1GBQ84ANksf6b7J
nS99wYkQcXXemxk5VxrL+qB6aJiIrcdXdlLqDDJzzbrzA5rTeRspOAECzvM7BPO7wD7v6V8FaAC5
ZdUEwF60nVpMCEYWVymWW5Z8LUTKhFXloYo2wuaX0ZgEE1wcb4oaW7ecXenhC+35lGT/nL9vlKKF
QyfIHGx/aI5LlFd3dZh0e5HkPNHIxOQ1SHA0yQ5Jbaz0NeKQEB7D9uO5q+9DUtWsRcaSkBJzxMdP
GdrqMIfIVQE3302MxootY+rB+HJJn84OBYV4dGGqxbFg4Ihg7knBXzz7CQFv5bvxvWTVhGIBy59D
6kopVtC87WeGBvIo/FcPlh6YILmOX7FVfOpHRhPaQqQsQ58H5JsEtIjUWwfJSfLoDgYHmhr0DLEN
OMhm2aCmJOBCJf7dDASnUEqvfS0DgnnGeDTGpCn+JKxWRs3WGr/gPQhY7YZQW7fxMgLdaqvmmqAy
L5/W/GHhcjygsZkbviroK0qLoXomq6s+ZjfOx8bLRs4psmbZmT62t2lOkX6Nq+lbEWrVszjgf5gX
tFlIRGi+JtDzmdV7vOWQzZ8p6qoGWHRNJi2c5ozlL4Plk1L6w40I0+dMSz8dFZZiwZYSeVg6NUP0
vW7rLFgaTZsQ6vElk15KjijqRim/D/2UJTYmMNpUgw3nFicINDIp8Iz1e0+L01P5oACuLAWtdXbC
XssQQeQ1cSDimlzDvACmYSgUtev5v7GKYWc7svbkUPUHRz6r+dyJHnv9fJZj4rLJROkjNkBvzpuG
1I/nuOvPiIQJNo8soQAjMlIHu7nkQQY34+D1sMsNDLKwx18Pjd0WsNpFYRtTrLIMX0oYMlxNCiFK
YZNqXMmBIx8CLxhmkDopleKFgiwiLEIddyfLJX10OtiEN49dOf7f4dJeTwAds1qwAB8GcBMs9AV/
dTD3VMA0F65vCGx/kAUlN5lh+Ae8I3FM3CCiM08K0+dF6WumHiExbyyUhuI0NFTwFG6b0KRX7drg
tcyi4cw1FFqXzgQ9iJx3BJigKkaCNtjfcVN75oQIOpjbAjrDydpQUHRW85Ygq8NE2Emufv6Qssjf
HMW9/CWg93Jo8v1ZRNr/GiAB86KVwL8V0Vui0OufNPRBgPBw2pZV6EwAefhYOW1UGhYBv6NvVxZK
TMQqo6y4/U/mS+RE9JjMjl6iImRJWtiIhnE7b9WvZr3FisWZvmdd4Knl0m0o3x4ioLPA/BipP0w4
ke7dsSXOk20ie58/yO8Ivc457/3E7OF5jzXhBR3zcs/q2yVgCWdvCLj9gyOFTiUzJpQWnVHXMRcV
ujljL7ilANO1zkJ9+X4E6XoggK3Fxje0kJONWkZi2qw5VMBbAx1Mzyan+lm6mrq6fbjQSMkTEX0k
trSu6tpANNQZyts6jZvQjK5OudK++sSKA/FRSfKInHMzN5+NWnMXTMXwbj+j4TBVdYAtpiF5by9M
Ql/DlpGEe+3PL53fvsuiO5yhG3wr7TQAFIxsAsYlflsp3G9a9M6pfi7VMFo9y/ZgenfG73zQJ99e
zpjuEzQo/d9Zw27D27babPhfN61MUkvfBR38nKNxhOBDME7s/il62GosqZKNUxBhhU9O5z+/E0IY
erAtJZgQgGmMrlopVrc+UkW8C69J5e8zmtE4AsbinVFqeUZgvta1YOavf7xx01cv5K93Q0+s3tk/
1uRxspWeESmL8AXTUavrFmtMVtSO65QoebjT6FMLVb9vX+iXo6wmf7ar4GwG0PjHkelq2vLkSBcD
JSUjffdJCyyMznPzZWLhsgHcMHbQaDv7h0MyChQ3qJyxtujP84Nf86B46p4+PpPhtFLEvD26wqvT
49JZ6EgU2IbXolgvTGo245MGLqzWxbQO2EzOnwJIYd5CNlLq5cnKAa5f55k358sT1OOacTXg1pJi
o4cGS/ecUuvaZgsDb+1LlMilOJ7yYl8d5Abpn68OYC/MBGfpmr9q7aFBZb12KnMJa+ZOppFUOkjL
ctEUCPkiaV5UsgGamAxYBOhNuNLLDEDeerqilqgkE4q8H7EBRuVzLosdWC0ulNAX1PW/f8qEsoBn
0m0W3al/XbmQB1F+s4xpS+uqqqOl6zKOiJoVfM70btEmF+8UX7veBd3jcdoYkt7pOfE2atOmDLOf
Jt3XpPRrn6Y+G3Ndxlnbm/ZKTZHIdab3SksFWKFeBjCjTxBGLXEl4rKNAX5Lf0kKOr7pYYUPdE25
cUohr0LqfA629sWKQp1LEVHvBQy7c7/zj4D88hU0evds5juMg5JonPQgdkwIbA2DVCrS4f1Q/lVR
GW4ic6z5B6QVnivUEZPXEKiykNyOFbz1QbxtkYAQwl1cb0OZ1YMTu8antxpXNt5wUIvIsgn/kXEo
FYtaASa23u4wDyTI/OSXYZGfLykHszu9MaTagns8sRVYHfwmG5RK6WEE46cOXxXiD09fR3IqoLsl
foDiO2iUbbMh3JQwwMmAwXzmh8pvT/dZOKVitFrQUr+nUaixLLUUhwzLnBE6xutAO9J9nG7lAKMr
nmNnZtM68hZpfArkrKT5vExQov/Czf2LjEQzMGP8pPzF3KunxTaWrZUR7ufWNVpFvwr6xXykAXj2
XdkleJzSmIzSfWj5sZHrXL8c5o5UmgObCBVZO27dR+xeQ643Cpk6lJSXcS6aBVfPhTPWIJ9R0aCC
v4vHz4wyBhiuVK54o5E0UDiEdYmlXUenPenCLlC2acWkoZck+lA8n8LPu3QhAKD9hMyq9O4RNxw7
j5TG+RMJGKqQOOSzjK34wm8kIDYoEnegYR9k/rxIlYOuKo5xBULfqrZ3z4n5dDXgGTNLbLCAP7d1
rmYb1Qbg5CsijmeLSCwfBt+L4E57WnNwOvCkcSrqocuXRs3fl0CnN4qpkMVGH5CenLgR9+BwYISu
nTaYAmA0JhGuC/A41Mcu4VdijZTEvHArlkpekUhvhYmZeO9iMycgEDnND/oaQ8D6K966uY768XLj
vew6rWy0SRbsJRrFVkV+bdjbkY4d3iZf4o94EkqJEL8936lS3r70/9LMynaEGDoRzl4FfGQqkB2r
KasgjFGeeqYBvjVVq0MYt4JoB8tHb7Hy4RZ1JsxFg5epA4TucXvUQq7YsVjtE/LGekoP2nMeVlqV
AifK1AHZuA9Ex6TnqawIi2ikc4TPcjWzhiF7vHWc7U2Iy1kZ0qppdiTe2vakudMxPWHNip1ER+V9
TyXa8yd8vY+0lJ4FnFHNa0AXes0F3c7wg3hnqkdkty/owH3+tRT3MN2xYk/H2MrVyRGVCWsxtNU1
AZmz8Xnsssh3ozawPeq2Jc2sapXyTj3H008/Xf7vpaMvuss63ZgfVlR9+YtznBG2yI+5Xt3YlDSx
QqJarGWYSsRQC7RGdQcpo+gFnDvIjbabHM22SQgAZCfigqgJv0CPx1YUFPv6K5R5Gp2SFFGIVGO+
9ScOx60puYaTtqsVPkf29EhV1OnQW3oFum1yee7Z1Gqf5mcZMm84qybyquQD/jjx/d9BBz9hQecJ
kqSqprQUvR2fMiBaOQ2uNMADU/wG+JyWtnlmTXb4hx9ZlU1maJ54EwHbYmg8Upbn73/IjfzMER17
2JDQ49cbthJwbZ0XDOGtJkvSLfTvLGdBJYhV+xReI9ChdP0DnS3xNUGIT1nGgqtC+yR6rjOVAcgL
SZ06hIPOmthDTP7WNFTMKySMAoCsEBgwfDzZ1mu1W7++pNFFi4A7DFUPf5J32ajUKGJyx7ml4vEG
hFL9kClV5PqY/cIK40Uv58BIGmYHF1oB22bzTw1PN5KoM3GdNsKboId1zMd+PMgyT0oh84aSlViu
KJfP7LULarbhQhyUTgqZUVY4Uh4bUXRZcPSWFiCVK7kWCvkjubsfL1C1I5lhmtLmqXu+gtBjsx/G
OaidVHtAmtK5015legpRI1kHrI4oUleDIOM1LsMyuxzeLnliqboWBbhD/E4FyLdw76Cf7W5BFfFV
4I0WlAoJnsujTuujE/X+ajt+cx9gBjmWQW/vnne4kWriXBVffpFJke84r4FiWzc/9MlFufUHNYW0
5PdNlhs6ukf/kC56Ie95HIjI5y82jNtHC5r02JXYM+OFM/N9lSGFnTzGa0yiZnQXYSbZDmh4mKpb
3WDdgpK4ezceZbnd4/MI5h/iRNUSF4sFc4+WH6s1wj8Md8RG3FWzPB7eDXXt95p4LTku6aKyRJsB
u+F/qQefU4CUEWet9n78AcpOMgkR6Qc7frs/FdQcYdeNkEOz08G7tEswMmNCPIOzdhZyRLVRFl/5
99vdt37D6/2QkMVR60e38iMuMGGjL/SvK0+T+KfxqaVxbPe8DxfGsGfAIEvHkPubXwICPfOlirPw
x0s1U2oDR4O4yACznN7eN8EhdJekI3f7n4QRHoewrT05bkpygEIcPq3yA6EteAGW3p+HPk2yXoaX
R9avCP84iXC3/EE950XQr8iHaDYiQZ2ycDYQqGqP5rXPdOpqXmj0W9LFo5tvAZdxlQxGE2ErYYT+
wYoq68wvv++yHjDzyxbAdoQr3g1t264G17PhLpm8LKzsgDwM5nv+IJhaCZUPehQ3VG3uERggXGIs
s/xi+rRPldAwa9VwPOK6JU5FqSe0Fb4jNjibi8IjIU/lcGEJQGHeJmsSAJ+WF/zAVU+G0vbc0F7p
2ns2T9wx4hMGvh4WakQiR4zzDJKiZ7MqsBgLrljP+GInTm/Q0lu6RazMrm84NMEAbaJh0XPvv0mK
QQBg9Rzqk8nO0KXZxriWj+bewydXQJ3pTyEsEQFIDDCHSJROspngijZoWfQEIF6qagxpZgMi0UcD
mmmsrhtXVZgj4RrtNo1qFhtooFja0Z/V3oZ38EOk7l9hoN7BeYNyK0bCyp1MgURIfuFrfCunGxnU
ruey0sBuXb0DwJjnOgQKkiXMW6xXw/2brkfgv7Rr+8NIvKIBUrLVRmOxtWSNr2IijVuIrLoDgZQG
pcOA7DFov8Xba1pMklMrG0z+hZlZDjIdflRpJNWi420L5/ym7SlIaL6kAa2X6l30/qp5m4U+QjXm
8Un02niPunKlvyWnoI7Dpwspcxc+bhSfit/z6eR0vvMGAat5a9sfbwJyPl05LlHiWPUsZupKuhc0
8ntlkmFhxs6NcZiOMBrFG3S8tkTzsfWcxNxAYAmFGGKjv6DOJ3gdq2v2Mn5/9AOV6am2v2wc8Kep
Rpx2WbxI6nW6CxbHYtbrfxOuAhNFZRaxs01Lwf4nZhvp2mCmQ1Mnvef5Si6U6b5dYBPIf+eWAri1
YPf4wAo8fsuLGTQ7/H9Y7s3RYFlmPmDmAGdDKOTlrbAIAnEHWLmcLTs8DL0b4vREyDkLoL/4V+lF
zLm9Z89GIEZtSJ6NUX0LJgPRgPfqKqD6Ejgg1d0dBpUTlH/P19f+yQJRooN0ncChbH4AfK8GUozB
0xCd7PujWstMv6mHq8WkLh3ScW9ABu3hS6IrNiRfo8g+SryX4De4ZINzYc8rC3cWZP8n39iYepKT
mEqzOeuMLdkdEylyr3Nh2y3aK6/fUGCEzP5fWyyWtm4TFos88KRh1BkH2LTkHy8yZzlgE6UBOMmu
Jytg0dRsudlFngHUCvJEY2qzR9eAwskYJ9AAzwktJ7K0gJT/1zdJG/UCS8dAL/574ZzXStAn7zDc
Yut+oKbP9mm6F0eGhb8a4HsMqgMEk4zscnICVWEoi2NrKm8QX22NCTg0DKS21l8Fie1moZMlmErf
oLgvKxgR8PkUd91ws/gy68iE/oEM3Pdurloqb6AsyiYilQR94M4tvEE+BISgj9OmYXvi6X2oR3dP
CNuwM4t1xqic7+ISJ3Iu8g/V5oF4t9hcjE2j2J4V4eYOHorF3fg3znWAowtpc4Cr/rj0gXi/0yji
4kmVeTgD5I06TW9geZ1Nxb8zm+4CMsTyAeY4u7VwKyUnuoTV9LO0ynDi5zI9JS6THD7qyniMFjMb
obV4e55bi2yIHkP8kfVv335ZL2d05TDVJzTQymrmWroaavzYPQDfmXxTIL0i3s7gx8Bwx2hpjlX/
uvCSs653EYWJDHMZXtCqyhn425EZZoXgAJ5sPmLpxBFLr7b+qa6ZyvMNeIhbBY3KgQRl6WwN18U3
Rgeqidu3cbOdu5/rmcf2rdAJ/M16rQ7IKmBoZQVwJzJlJc6+cqbKeLBpeBUJjMYHi1zXD7tgzCgL
PQl4zR1FuURPoqIGUf4yGQ6aPmUS87nL5bMPUjQlwxM4wIVCxcxj7/6k6NpGzJzCOAl9GtHrY9zU
5KeeG/z2Mjhbwb+q17XiBzPj6+e3CaUf+6SpEqwQoIWH6/RrQY01RUr/YCLAi5ruupcFlfwck+an
J2l8E14PZCYqWvV/pzGFvDeEtac+8wb7fp1PEGVQKndJrK0igyVdvjZXraBFd/FwIKmDLWeZuXoR
P4SBDJDtLjOcgFB0zNuO3fGAYrT9OcE8ie0vtmAx0L774DZkudSgOU5ggpSmZFkXldn20SzxCjJ/
R514TJ1ndGfPiSHCgeL2kMzey9UEvkmVRJhQNmmkVWzPlybuydPpe6RQmYHpgSGuL2/hienGEPC4
VYvV3oNB0EsqqVtZuNONviHyydwOsw6dZoOpQCJBDYlo0y0StQoYGtpQJT2L713z7cr1YCyy6hhf
P54wJNakahlRZOIH2KaXEqJfLRAa2tmNotToaTArUBHewbUd/2jXwZKVrYw0S/HhMw+StLmi1umR
T/UA7jnf5eTCw0Xd5YFfMAAE957EB5ACNpNwqIl5uBhy0E/PIvM1xEiju6FgVp2lpMNPZU1IH079
pnkIcTkYJRWeacuVJi84Hz8W69BQRUib81BcfMlJzlosbhoCpvzSLbYcqL1FyQjBoYAAWbiUL9wZ
UxWeUK+79MaelAKPtSc3QzyQeLvPZs36TykCAwY1WgDXQNIrrfH6blet6s8iqxGnx+aYsTZy1NQC
T4Qw/omNZH0GVod64/0XKUs4uhV63k6o/xVZ8PaDRvgcwAIbpt4ZvM7yTclh2oIWRgiBPdKxnax9
TbWFMouspbKDx6Iq6130POaMbgc0tx8vZFJAkpL/QUQLANxCeVCvVGD6JOCNXBo/aDO5EcD4v3T7
Iq3FAJFZ/Xl1HDoxzoqsFsFgS0DDxepclA3jgcfoCvgwqxOfAA+nJGL54BQfi1M5CU53Dqo0nOkT
WvbbqAPCz8MSzmXMGzEw+dm0VSAWLnBCCk3ZNrercbZNPMEK6ooOhOB4/xU3mHUJ5Qquqtvt1QYh
PeCuzYFRV3B7t8vtNZ3wvaBQqvFoeM2Zo2LnJMMUanOrZO1DM3KxvRjPHlLP+EA5PoMelE71dx2P
kKQgCBwckzv/UjMNjFgnQd2jgs2dRTO3ch85TA6iwGWxTh2g5NOrTic5fzd7B/q5iTNiTCU5/hFY
ysaIJHyApiQv+arRPfCoD0+h/c7qe38beGb3PSBaTLaUZ1M6w8De5CRA0gxz8igfUK9+MirJoFGR
Fi+O75RBv/u1O3VN6nAyYrEKsq4yhl9e/3tk5LKgoTLThBiDJUaJEwzllJbZR1mAZHrAuzcUIBU0
LF7oiSxphs6d17y+BrWxMnILWRldqcY1o0WhsOwXwHJ/kMBPoXkTJO6kDDtw3puEIJ7A+IoGqwe0
Z6+i7evjNIZjFsmJiMsmHB/7OjfJ9OKv/z6pGItKc+cURmbJQgb5ujXQ2qhj0asTtK8aaECUZvDI
2YLPnHmkFaJUDfo3b6K6EYY5801llibZGiLSDfhyRx4lJjutjrLVM4De0NTg3/oziQxrEE5VfYcv
F2OhEb0io1iQuNxCSDcyuYw8dacII6nrxmzRK5pNTwKZQdK6m24Q1wx1xVbzepCX1CUY8/IDQbIi
vH9x8iLd1rO9ViaB3jnggIagFwSleGisMlO/lNfYXUnk+WhvEZZOtvsqweORkieX4IOMKowSmkEQ
YUxYBDKvmgtNGQ2M+KRlLJfzQDDjXfLvlnh32XqAMXoWQ0ozXjOfAvu23/vkO9JC+iSRV3I7hHtg
GjBCdWWYf+P23dcix7zp+gAk8hxMDFuxZyegowD4IJm/EuIOMoRArt+3XnmKG5KCKqpTL3946sEw
UZTye6g7pNT9skf9VEqd7xi3cOtSdCLQ+wbm1YJvKDFaM/LX1xR5N9trLFp7ZifUUwP8vW07Imzp
p+mwKLRHC+zxpEiHBQgVUXHQzHTItcfoubp55dCbAF2DmckToNu4VW8lImO1CN7GSONGCU1gmaGe
B3gdz+A4c5duQQ1pEeQZXNbSa87F5ddka2uOzF5UWExFtp7156F9NIIRNoQFsf90w/J//Q7ucB/A
G6VroZ4APJ07oIoQcXmajweror0hMsORtUCIGVQa10pbja4lPsOMs9Xd6j1T6f99LdcdiLoGmyVM
r3kUoZOapkr9LIvQZr3QbGvMn5DwBWZhry+CFxO/KIkF01rjebtOHYCUtClCmyKlUZDLpFWHnN/q
4LDtKZVDmgK6vP+vqVygqNOU2CnD0lCoRu3vwKxn6Nwfcioub44cgcQOPY+zSmRyMQyeLrtfxJR8
1Ne6KjXYWlsXxY41Je5Iq3qdSRj8Ee4E632iUjUkOPCOBlyOwn5bEz9MYdXxWksb3WbhlcJ3gJ8J
lDQf++Dir1tnIYLJ2pJGbstNAIemVceMmEdfdTsEEFNeVFjrLAcQgQ305ylhoY9hHkVpFPFO7xtj
67y86Db1bw2GOd6N8H7ZIteiyhBg+h/UqjG8XBF7SRKJq4qM95uDXBZCSbctFvnMpyM/ObVzlXjV
U6M4MWABmmY64WQkK8DtsdN6Yg2aMkLt5RI8Bjmzup+yEAFHjKPAMkY32yCzL9/hVWDQ/jpmkwX6
Z4gHVkjz/AFs9+wsLEXjIXEqsTZdmxjnvdDZH7Ur1vcUCLE0Ae/1pqlaEC9MVwZfxVSVU0o1zpWP
t0PVW8d+Ruegk7/Etk9p703DBtQ8Llb1msH40q4RTSKWR89TBoJZI2McGrXGzPujiIKuIEDLTj+C
A2BnGA0svIHFFlhwAqkvxWFrQDmQWQ+/vA+fZLhvYa90+dYtZiU7nXoRnJ35y9iJcdc+dqdHDdLL
KkNsvXOpDrL6P0VErxgpzIHDvvLQDThE3RqSed3gVGLb7fLNR7m17jo5igHrTybER0rfrGVbIelt
zura+YvzH04Qx1ByR3gZC88ZlMz5AW1cSlPBqx5R7lvPwJ4qT1P6KNEhkMXw/7fk4fcAbdw2tiwI
OHbR7ZIgO5GHni4knPV1oryOGYnqk0gzk95aQoj8LPb9Opf0YUd+HN8SlIbJQrkuJlH7HVlkpPav
Lu+gO8UKfkGTmsGHxveBnE4JwYmmXd+zau5chj6k6FfVqudyNTOCB3rp3YI3TT9Ev2pIBJdFikH5
swJSX0lShqPmHnVLTjepj/ZGoVubCkdoKPopf8gzik7ZZ5Ej9noxE/6r8X4/x4zgzc0Qnp8hyACZ
TeTuVq9Kc/DTwYRx2ZBET3jKmT8LRunKkkyGOW2R+xpXHgzE3mvlHultDOduiER956hHok/uPexa
UOuTYscUJIpTFX6qjIORp0fiCqnn5cWZzrD94RdeQntpymgPyuIVAk0V9uhmpUd3SkXJHg5UYEMt
gOt13o3oheUkW/xgi4QMdqYgro/bpHGKt8bhOzqk7FyUBmVEoGq5c1yvk1nqITgMuS1P0tNiTU9Q
CNdEXiZIgssk3nNdCx7emeIJVmT12YkqNqh8a6HA096AwVLMFIPZgw0lavZmftXzvdk7NlV6w4SE
0TY5kNQIHBjvVU4s811wRUJZ1/DtxOgTjC7WZ7AdKaSAfwjY8pxyIdmI0QR2A8ZhFW3hPMlp0ClU
DX3rlTqet0wX8nUNtAbkRUd68EOSbMKJigktYx6wGynY02KN4TkKgXNo6rpXfNwbhyN2H/6uK0v5
eLpqG58Ko196Fo8duYJ3nxu392utD1W5/tCJOcaL+YKJE9kKEcGTUT4yAfE8vjjF+m1Wb1nuxXI6
gSbBpzzP4JnBq7YWZBFBqsb2J4CjzvhyQyuXZEqmLHrHb8sk5K9JMaSmXICVbQTik8Svuq/v6oI1
LNKO7Mg5ajKYvrBmbBMr/d8hXzEk0mSSgUWAi+lLETBx684sySzI7Ydp8YBUlEaIe1Kj0EUpYAMO
LwXzM3AjOfAsspg6Eao1BVUC5f55HOfklPYtueH8AHMF/TUwmg+w7Fsur3IJn5mNUr8YlWTaCdye
uYy2789L6tJqb4MU3stB4DedsI4qq5nF29VgLYo4KYV+OFhqgBl0QggR9zS1LQD7ZxkE7ZytFvaC
WI7gV57VMrOc8sbn1hfcJABajP72CpaJnMQKgVsr7ExSxYIpcA+sSSaoUDbYDH9T5v4kwNExx6eP
Z0RVIzGh4MOe7xJHEYNFn9rIDf0X/56Vf+Fo8cMC167SZiAYQtT6oq6+KdeeDg7VuHUUNGAnjsLR
2KMt8aI1kqnSaamqxZrRHivaBbvy5u/3FpjF0IEwNirSpg9l/A86Oz7VNTJUEDCpweVvXzqu6hjs
4Ee8dBjIr8O25zud1sWacbrni1wLaIzFrZlKXPMdZXgCSOWhRRSsfK5bnH6nMRi6XfYEfiGQ8nFO
M6Kc1i6QpoVRkwSWrGlmHQA/rVuB9wtr9Gbh3IhmGNvMW09vI/jeS/PdxErkZzLO1NUVVt/vsxoH
VhugH8H5+Yglb67LJNYSvl+vHxvPC4Gf+lN22u//OCPNNAzYypO0BJyWgg3fhoiHAFoEWffKDKuR
VyJB2gHPnI1feRPRYYOoY1krAKxtIb7AGoCH1TX9dEUO7vGBO+mCxtgvzfL9Xx7ln10+6k46o+Yw
/uPBMJX7ugcNad+o/BFqggwtZ9fN9OfP7hcUL5FcUxWfogcfFhHb8jeLJLws4OujmEbb9MiFzGP4
oHnD5s149+gHq0wZc0oMcBbX1YaApavTaI4HRyN9wh0vFdkl0+BG8ndaIdcfyb6UVgBdr5xlfsxO
R+8AdszvO7jyXvh6sVWKs5tydT+dzs60aHsdFeQX/hxLUB1rDM6kX6CBDcv9FyoIIIq2fwIAjk89
0Ip62954ufW/UlYAwS0ze05d90LJof+qgTsFeBr8wdvqNnAdpypZBqfnN+jcTYxoApz9f11m0gDh
BxfhAITjCO/h0hBRDCcEziJZhojV71ahLhJjFXmazvxXsG0cHSiNxQRI3K6y5zRIm1hJmVRvN0Bt
s7zk+4K0u6nbmPnc+tF+QinOBdsVxlKaz69Obf48gwFZbpX6Y4/li1u7Lk9w93B9zIpvZxq6khX4
k6DMvJkApRVuZ1ZHrKK9C8dwmx7s/bHzteru9Lrdr6+KUQ3YgA9X5V4A6oc0d7oWWET6/RI3rd5z
oY1mJ3829O+QE8WkzrKtacFMZMVKC60RnxgCTkrmwMFLzvY5KNzWk4FMc+jTxjS+ZsZsRlIHgIy+
MIbpvXP55zeEAC5eKoTV9ghd86vfMN4Ejp7uGSElDJnAKU+ag9xr+XX4CEK0v5AznCUm8YHWAWZl
VMzBHYCGGaCghlUObeWrqA93b4XgY3rqpHNwXFZ/OTjr9VwI4BiAHJOp3DNNcDkV6gS+sWjhiTSe
ViXRo6ggEkMN4jC2byCH9RdS11JQg7aGBf2FkybT35F/6DSWDxHIe3FhHWcKdPpQDzJewg4hpVwR
+iuTaKGO6LhRYv8gGFbd1FBqPKH8renCBJfDY+ubvInfYfQeMIkmd9uLo49CHHv7/3aP/oaJP4lG
2mgB0ZVXoe6NKV6Hc02C1h3G0gXfIWCd130pjSa4Xt2kcQDorLvwb0I4FgMd4R4gxzhA4vDDZmJb
99jg3rsbdqSa2oRotbVnDr0PGnP4h2eaJGJHwWNynFq3fOeHCroJmL0KlSeuzlB0ESWjymgk22W/
s6jDPyKnS8ZeKSnx/YojoHwvJRx16kVEcrsmUQxYM0qe9uz2hGYAoietUz6yYmFlStIqA/wXjEjW
TNME/awzfVVFz/TUZFPNUzCGnbuQ/aIiCmrHvVHS0eKV5NtYXNq2955KjdhU9mFx6JQ2QIxZyYVr
kdHzFuGW6YkZzz7O9NmJ+LiOMTuMbCKwt+gdQsFU93pLYkg3pAS38S4uK0R1FxHiBAiB9/j5fNFB
tsvqnDW+611tJsLsVJ05B0MQ9Qo6HvT0278amG/9wV7Nyo9djIMtEeNK62wXF7OXe6SyFsYND0F9
6ylDl2wMP2JEoiC13dB8Xpw4xYdySY+TK0hhfrfAFMPHuo8HFlZUWOAqxZJ9PUuZiaa+VBUBZdPg
wQ7ft0fKEmfvmGZ5tjSoEd1ydHb9Y+5j9sCs4wyLtTjaI4JQ6UMCBgKKdMjY69Z/08g6JNtI8f86
3KK+z2oe3XLMQYwPaLsCr/fkVa8wOzlVVHYw77iOl7rkHRr3XFOGbSaMDVz2tsyO6DYb1zqjgFvh
wmVX+qiFilmVuTs+P093P35ZQTz8vMnaPMoSnTOW+WScBZ3sqyufD5Rm6g9tXCXccp6NOXj4suDU
3BSmCaQv5ZDL+tLuscUhvIIePkt2DnVpcAkpc/kd7sa/fmH9V1tTD0aVoO+ijSX/7mJNszrbgCeZ
St1XeOS4gEhscGdnAhnj8nVLgtLTsA21vrOZ2aFtHzP+qyvJ7FCv+BvDWZR34JuJfyiZTyhf0R75
TQDcDrEVMdL3jhuJoaGe0JcdYAuAAedg2UB/pywTp8voaAAVhythN/pmV1ooa8cwWRrdGtmsvswj
yfd5JnpiiS3cGEX6HowHvTioEWDYRCC8fUlY3pTV6zQzittzzgWWk9KgG/X5W6zNETBf2wTQDwcg
5pwZCepLxg4+UyGISrtFWGd2fCWqpnhRh0ejN1z0N3kN1Z2hmGLNZxfPVCBvAG8ZKMGvf8f8stTn
2JtccJOUjTAgQVi9ICpbw7QNoDJf0h1KEtBnPzQcP7E9F45eijdc+dY1qkMPMamH4WPXmb7NPsNp
HNXzLOx0MAAaJDKfyoBM8SeBhgotyl/KFHSvLEhcg0ruxzrHGdxZ2bMN4HoRzt6h/v2Yl3TdgWmZ
05+V7OIfpY6kNUDIPg/BW+3n+s2C292S7TOwHufDjhMQXuae2AzgBoVRAzz9GhUbmAYnYutlvoD0
R6g9tdMllfC8/FvDb6cnXbe9ng3IIcnwjFSlm+DQ9Lc/+Yg1NNbElMhZPhVTKNrrREtv00a074AB
H6mJKWLqVi0vU3S+2MH47wfRY/T8PxMuiIpOKUPqNt9eyWHNp9auHxCpVlgJEkiotxjsKXdsBs0I
DFJptc3NOpPSNKndbJvNGRz0cU7D6RA1xnw5I3drZ+eOzVwimkrqg1NRdOYXr8XmlRrJ6SXNdgVR
Fv6RblUkgixctZl/Tz3/DcSOxc7h3cf8d3t5ipSUGYCH30lE62D02uGmJ/L324vqniENiVRIoszp
3mhby+7CQuGxUoEALpmqtAORn0Wg0OD2aMSA0vnrO6loC0lapsBcVSRrEiS4/DeKEY3XipHvxsRq
SHeyZz0YFJP8I4w7BvTN1fAqIyYvNhBti/fuV0fAdNaGHI8iyLHXHvTpnzReZGVxUpPdCIdr7OS6
64xpL8iiplWxxH6G7SUbxlYuQec+/KyFj/PjHhCEquytTW1zEf1hh+9IJiksT+tkzbNs6H11TKYz
S9EMcQguDrC4G3l90CX33uOPz1oZBArUw0Oxga/GgjtrooZ97XoOnzP1vWe6IjggyeZK7rTHPzji
cConoqb57j3GpSuddENAtf2NhAUSnz38kj+Flhd/rfx21ytsZl359XIeS6NAX89l5SjveSZdiDpK
44tFoTb6jkS6YhnaJ6DxkAQHIV/2afuX08BI/03gRaJ3+rtH28cxUxDI/AM3tiyHaSBLjq8+KYOA
HcN4DpW4ZV9uTNwQMpYeAf862cTgwGSzDQUBXtBlEDSve1B6XGbgsHmQQSfl1VqjA2DFiHNUB/6w
gsw1PoyG27M1NotH79VwMmT3rNWE7zW6g97Wbm0ggRG6gWk6XAYZZa50exz8k70cfBwcg3cu9gjY
KgkLk11qVRQ2YeNNpwhkpIA/WpbKBsoXug03qIyBpgd1hbywjsLUrN7EGVela3RHMJ7tA8cOkeWJ
1bP5dT8GPJ77frgSPLYi8dvBr4cF1ZoFj//aFZJ34EvlIdnbT4dZI52F91/4xF/FrRtLR8tyoYc8
TzfmQc3x3j8EKKb34kx7qdsYNwcvwkMr7Yg12ZNGT4yPaXtudOW1PHj2sw8EwWrql43k4YPC6BTx
KE4JeVJs9G6Bj9kBVY1t9rJq2nkUFh72HZLklUQkUcwrtN1KeRtbEwqiXiSp5Bd0/kR3ttNrFei0
EMbD1izXIwOAxIw89ja9itfbnRFW2t6PStaZAaZ2qge6PLAA3ESP2htcR9L2aOif2khCpXndwfn5
ADjr4EG028x+9dwYOHC71miwxMuYw1sQb5SFm3TDoCipnMZsSjBLyD3ZQOU+8e24nFIU66XB9dNc
AR+OWPxOl6R/VJnMEnA+hKDKU0COA5KLNSmO5sXrUZWGi1bbUZxV0v6qBg6oc5N4EQaDutWmJU/n
k/e5FvvRcvOZiG0GySSdi/KP3XkMfKIFxzR18RqHxMtAYq5uRQ1NB/GioVzM67FtO5x2tWZrjXBV
H8jpWf7t5z0lR39c7jBVrIEgEyQVZcn1Ql5ymLtl1ikOuFpdRMpL7E3LBMVIUD2jtmeeGzkL6dLH
KuJV0aLyI+pv5emzUp1t5dGIamqGrZ4rdG2PLgtX3VPr4OZJHw/NxhP7QOfWaJTQdkdZKmVZDvG5
+kCv1DyS/MayNimd78qpBMXQUHiujHGv+JPjJTjLTinW4lpFf2FK17bb5pILtQsmfj8YFcZ5Znb0
BMAYp0fQNuFYVSsSX9YiRkT/VnpOvR4SzCUpDLZDfxDufxkPg4KohGZjHPe1ikxu9OBUG6yoANm3
Dk7vq3EHrDEkgGTZLV5dcdcUbmyigPpeqxqlF+681INhV1iRxy9k1O3SCqBKiYpAegqEUTeWGNKm
Hsvn0N5q5mRC8CY7Kh84W0hKgkHAPpvU/OMzL1ccC2GiCQMUW7RcpCi33h8TnhGdhZ/rlliyM2tf
yRMxLsMiWOSIGn7WwSEMa5qxARf+/NmAfxDGccwvNaHryEcGE4vDcom+Jq9QDO0JBtlBso786u59
2M1ccgCE2ybLEnLUlRSMeYhZ4Isxkh8oq9/TsH+Yb5CQGWeFdVZ8f7zc+vGzBAIRqjJShyTbsmO3
mowoLlFnVpqOtogV5ubDCFA/wdFnsZe2srnLK1ruiejBmOoyhT0jM9G6VWMug2M1meV2kL8RiGNA
qBpZWBqhh1uw6Ie0M3/Gnbdq3fXZdONSQfHHg5YNcddENpG83FGP3/3ThwNFaA4Nggt4xpI57o5S
veLEduwDTjao0B6EXg8RaMlRe3erE+5ltYUzHAgescRqDTIjn5UZX2lQT+i2JNO6o2l5t/QFjHaV
Z03k+n2WnOGwu4SdOmuA56Qccof/K3SeePBruINLing109KMTl8PtvbzDsE7lxDzj1+JCe3Nxndk
MMqVgIFjppedtuQC9Oo2umfkSR4lxVw3gA0QhhYMa8xE43noju9mO8eyYn5gNt2h01tyJm+CWMni
1ddRe00edkA8MBlpTLqADsjApFE4UTVVmpGQyglOLmOFJsV7ZAaZe7VU1i56L9B5lqjrfn5JfkV+
d/0q9XvYPOW9PF/hVrYw11aXLd1FX/1cRlbLCV7SftN9V5iPdUryJvtF7/rSy+yiA/HcsYAHqOQG
klaKYeMLo5KsHlFiOhhaOL16LgQrY7UqpbwPlCSIgy3o7AiVxX31z0uajvQHBevDGUpMPPIW9lI9
jDMJqI9ryU+9VmZGocpV98RaIykN2/mKPbcbpxx5NR7XR+/NpgjZGq3HXb6kvm/gM14zbhPD986L
aw0JhbY+4ELQ6whllZ81TsJMp3SeZVxFhusob91C4tdPmowZsK+PnAI95k84XMmgA3pbItu9ybPw
pYNxeC/S3VaDilhJ+vLqkrzv1OuVvzSYw/qBpZCsW9i4QGfwSNt77+EZIIzjmf42PbkqX3x25tGp
D4ofESOsPTxxorWIojvmtN3aTZIGYno2s19OJ7yblviu4+cDs9YsXTp5IsHNnXeh117cXWZowjvT
4rfHUsq1vl+mGDsn0snN0KMDHh9wPFEWhKaFo8v6HQjVUyCay1PaCpHhwwXtpTATnLysreXGpmLG
ssXGBwU2RvEpooZ5iulE3sKKUXWTfixqd2h7/yqywoiwtN+mqMCyQI9EA27XzyFVISf5i05rQikR
7cUSqHskgQ9CaLfyN5aiefPVChlRji1UG8xxT/tSdblH244jWZB4AmDx3spt7AbU07c+0NkgMHgN
sxsZGM1ykAzM32mNA68oUjtjHijT9It5G+D8x/D8dSIPIeozAwl1qRz5VQDfhUFi8vdWXhNnoSKv
16MOHHiq9TkHfHbDbHNVRzF+S8NLBXFMl8Jf8fPVbbrV5lhbztKWfeWIWHxUkkOGlRtqHKAlh7Dv
sqGMmQrI7ZP/4g7Yz67pdU7kYZAJLJt833TZE7efGeam+DHhpBH/kXR0lRB8EzUxrxa/Z1uAgmS2
mrZPa41tlek+4k36hIJaDxQY17VrPN+0+lhbvZhL8Gdjx01XfM1bitX79sVgSud/4APEME+3NPmk
8rNQBUlBhqBFh/VBQBNk7eAIEpyHuaaaq5n9hiR7cXNzQNd+xSWtzcfjtJ1FrCjCzYTVEtos9sKN
2r8N2I6NrsPZKSeLKlywET/G2arO8fYBTHm/D5ZJma8RJfxnT6YqUkL7+64CyLkBspr3BvTIxk3u
LKm8FuwOWK9DSJPDDWL9nEo4tD8chpGNNzJql0BZ4MeXTlw3fmwXwaaQw1FGCjK95pfTJNnqFY+2
Fno64Nd4m7Fj+7v144KLBfRsmvfB8lk0pes/Fe/jPb138tBOx8hQPf2wYTvHG2vZ0Rx0duUzychP
1UxVbLQnPsIdGoTItr0jZXyehvQFz8e0aVP1o3FZCwWJVjqzsW/dS+7B5QHC7dZxOHaggn6xsIix
2Qh5PO1NMLVqrHeTFnixvKelZ+rQ3BLM3XcChf0H+mPSGHuodQq6Hv7K7zqFa6G+f0Gk05NVeiQh
OYzI/cKgJgsUgyGhIUqzMFC80EPC2GputgsuqywMjv90N+FHFCQMkZ1V89MGMiOXRR1Du9jnPn7n
weWakcOKH0wyOAW5qTmHRntz0X+eiDLv6/49fxlWOVTD1Eo/34XCVLnrH4W/DJlG0QhCSqW25tcm
VjUcQWyU0nm/dI67xdcDcatprM/eAiWsUmGweZWBxetqPVyN0Zx0DRJdmM+GppvomNhEV0oG8d6f
tt5jjmMQQIaugTRFJO800puUBhgqSM8R1Unr7IrmHF+z14P4eiJWME1Y2DdWEs1zHBgi3jxgI8Qs
OLjUxsoLsVhpWGAL5M9Ic2833LOg5/fFxztul2I2891yJLq7Frq0qoG6rTVYBWKTEsq/l36KfwXe
P3L2IPpJ4LjfKYQ9Ty5WL3qjFErGx4xQr0S3rZc9C6kY25zYLAKELOQwtHfZ9MsH2GOOfYi1kETA
wOj3qpT3DT3ig4g/rG6z2+0+hNqtaTI6Pt0k5udHO6unmpwTwbq0cJftjmSlfF/It75Fz1aL4Ger
n8y6fgkHHUM4eNMlaLbYenwqjC3cdVhdcBZ83ZfWmgByNHN3pN93tr6PQQOAY9o1TvaUqcpwtgKc
Ei/kJHBMNPX7e3e1g2eVxFDdxhEBpqKmvTcDPb3VO0ZbJFrjUq+2uiMf3vouOJ1UkxsCYn/wumiX
F7idKECPWWt7VX/EMSedDtfTaTEdTaQCCmVGRpsBvU4so8xH+LENG42s4kp4d3NBt6/n1C6HbhDf
L+PP4Ox1Gl4B3G0JMS4TkEiacS0lxzcyZy/HFqxPTNwV33fcXUXPHFhUHMlYDKpcmMrE5io1Rll0
22kzK6cQAx71h42WHLbLpOff3k6RnJJH0zydr5qC5vkWWGxT8emG02D+PUyhAoJz4Fpd3BzPXw5R
CG81pdRR3pQT1maDjNgejS0cCgWX+QJyPdHzQUKSYIvGGD2HqOU+gMZ9HZ3O8+SByKZW+N3gq1tD
V704Uha2evV7tiwtFfhfdYFnkkqx4c+bWyXift0FUn1Y1GqaeahVJCNESQQqmJ3bS79bsO7HHL78
YHKcYTb1LAO8sQxu4jYIGuzgQnPyAwBdNWGj8BBuEu9QoBouOQX/dv8WkSbtZr624lu8aJY70VW0
6v7n9Vmg4JN8zi5Z+tfApD9IHEei5NI/j4Blm526YpFnVXVtbMtErLN5c6lN5sQf1RkdWPHIoVsi
BgP9WzC7/5B69TNZWGcMsacWXdqvR2fijWkIdSbF36TbzqkoBwlm9/lsbVd4iVKQCrkm2KXnnAFb
pYJJrbH76H6STvFwLd5sbCQnSF7sn+NBHICqv45hUaONKH64Z05NK+9p3TaC8cPvc+nZFyKlzsf/
AT0E0CmRgv3ynahYG2glxDKyeMwT5cNAYQqI1ehAvx951zZBk1DGzQvNGYueVwddp4Mhc9/DdBVP
hsB0GrI1ZtrsubBqPgEd3Ou0srdZP1EjSjRoW2fNuArC2B4k6Woo4LcAVmaBPbinXsn8IqSRdRlK
yOKCSyIDVyTTmiwM/otqO1+4FFLF9rWiBLm/mf+D19BlcI/lMovOxVE4u3gz9VIW/6LbfD4Xm1Qk
sEmFZE+IvEvB/P3HsoeUN7aNOI4lNp7bnX0kCsMO5twTctderGG5LjDvIVotgDPUAnbY+1mgryNh
Lb//XZwaQlrH1sZYA88OiLw48IDEKnCPUTYk3FBnpCJcy1YMr3ZVNPKGPHmuPRkVyQ4zr5vByf53
ZPMNOrgAXW4l99yA9Iz09z9dIOWjSWxdEmuuwGOrHbEjHEyoiTR+IRcIx033VE52Cx7y9XnmAwaP
Hm0JymfEVBDpscHYeoCmPTaXrKQx4Rm8ZCzzmSMMEKzrdBZrIKci2p1A4Gn3lz5NcczpRsPoACBF
BL7smyDNIVluMqwpkbAXKC+5ltaowI24mSNlliYpmcLgJLh1sNznrZ9PQliIqoXbp7q5/byJVo18
IfoosJtZ7blOma3d2ME2ninuRD7mx+hvAF5mrnTHtNDiP4YR80lFOE1pl8IpsiPE0o3RYPMG3+3y
uIpuBuW2by0X1uD3L6WGs6VdFG9vm9v48Ntujvkw2JXf62RgfwEfAdr7aaHcrNIA5Z+xHAc5cnub
fb0AP84VTD1XH0htAc6dWQkAcShm4btl5jpBZjPBWwDmBmBX2tsJ2EuBSbWfHltCAcZh6cwlP6UV
y2B+Xt3rJ5317lEXwXvXobso1wxebOdBPdrhKZ4KpEuzPEYigSpkpIP/tGyng5lwKz+HbHArRgd3
GbigO9W8REP58z0jf8dmhClIWhToqE3lsXHR9yGh7kPyvjN2f82cjWqKG9Mb6tFAxq4M7VhUyJcG
AyhdJZRBQ5HuChEv6DyPhl/49GOkxBPIMhWiv17YOZD0Ias8fM97L/EqbjeO3sG7b0KG8841oNhB
ZIt5zVnGHKOWAwzhHO9fWsHtAfHQ2Nw93EqGvSnaH4UHqMvqnakSh1J7CvCb2PX/A1e1V0LnEsr8
sJQbuAj9MgEK4zhZRzAzW2BX9TKtOoEMHg06qWF4kFQdi3erQ8clarRvDHA19uQhbQf0UlMfWDrp
KPSCKvYGJ8APk0iFlIPRHNbuP0b3QzF9UJ5KYjVhjDm0cek6smhqHukMCxXwm0gI3wAVr+SV3uJb
RjfAxkIvV9zexTrT+7/e+MfHQh3fdjRM8e+VJsx22o+tfKxL5SCc2LuS8FJILqvvuf2kRz/8hTXz
6noTrxdjRuXCL8NUuNJP+TSXS/EJIrvd36cr05InrqDtC6ndEtOyOUu73L45XZsY1pkr0e63hCvA
TSnoa+Z02TxJsJB2g6+HDfZzk9e9AVn7zlEn9sJZXa8gh0iDemh8NgY0RWtIvJypGtpAMVE2PxQ1
8RWj3rrVO93Zq5LUt9TZhnQDcRh126Zhz4EFCkA6EZFBSf094U72FZxyRrfSeti9sOstZmVmHs+t
XOT20TtGsd4wZHDhQZYMBoAJZ1EUCamiQcjTVG9vHSPMHCrc04PvbprbZqGOMI6W8tGA1LuM5rfu
3EMMLHcmEJ028mkXm6YOmidXJfN2Z6GvfrvCEn8tFFxlVERgbmBCv5c7Sjop1D5lsS6QLbYmQWUP
CX3XDdHKIWa416mzauGscvf3CG5Uc2CB/iyJ0GdN7dmR+hIrigKE/cvIpti2tsgCOYvAap9D1Jat
hEB5Zrb0oWDx16dpUWfd05/kB3zQVjkoJSC7IIgUhVx1AoWyugfhQZR/rsOEWe9FDU04xbHMCyqm
agigPoS0PYUCKG2Lf4Wg+4wDGyaO5Sof2fW54JzflmUid72TWYT/MJx98W+8WSImnul70r8Nkq8B
5kQHIN/q5NZ3xEp3G2SUSS9QYjagyxCR5Pe6ZoheyiX4FBInuippzG2gOg3w00aGho0CSuINKitJ
ZoLHa4Nq9VUx/16e3eBLvujGQrCDj4Ex+V+PV901Bvs7HlguLEIZewTTTAV3Gb8ojZxX9F5SuVYs
LU+08oZSmNhMy96fRs2e2AMLxogyDoRV5CtOS5y05XP6uE+rKI9egOhopzVVa/tcw7IngGVxav5K
I4O0WXMZKnENphvVC+jFXDFMQzHbGkqhqH0QruFEo/Vet6DMVJEaOP6OiIqtYg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width is
  signal ENB_dly : STD_LOGIC;
  signal \^enb_dly_d\ : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  ENB_dly_D <= \^enb_dly_d\;
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => \^enb_dly_d\,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(4),
      I1 => RSTB_SHFT_REG(0),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => \^enb_dly_d\,
      POR_B => POR_B,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => \gstage1.q_dly_reg[0]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gfwd_mode.storage_data1_reg[13]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(14 downto 0) => Q(14 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[13]\(12 downto 0) => \gfwd_mode.storage_data1_reg[13]\(12 downto 0),
      \gstage1.q_dly_reg[1]\(1 downto 0) => \gstage1.q_dly_reg[1]\(1 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      ENA_I_10 => ENA_I_10,
      ENB_I_11 => ENB_I_11,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENB_dly,
      S => \wr_rst_reg_reg[15]\(0)
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\,
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      ENA_I_12 => ENA_I_12,
      ENB_I_13 => ENB_I_13,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\ is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\
     port map (
      ENA_I_20 => ENA_I_20,
      ENB_I_21 => ENB_I_21,
      Q(19 downto 0) => Q(19 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      p_2_out(8 downto 0) => p_2_out(8 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => \gstage1.q_dly_reg[0]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[3]\(3 downto 0) => \gstage1.q_dly_reg[3]\(3 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \gstage1.q_dly_reg[1]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \gstage1.q_dly_reg[1]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \gstage1.q_dly_reg[2]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \gstage1.q_dly_reg[3]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.POR_A_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg_0\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\ is
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.POR_A_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_reg\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg_0\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\
     port map (
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENB_dly,
      S => \wr_rst_reg_reg[15]\(0)
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\,
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\
     port map (
      ENA_I_10 => ENA_I_10,
      ENB_I_11 => ENB_I_11,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\
     port map (
      ENA_I_12 => ENA_I_12,
      ENB_I_13 => ENB_I_13,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \gstage1.q_dly_reg[2]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(19 downto 0) => Q(19 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\ is
  signal ENB_dly : STD_LOGIC;
  signal \^enb_dly_d\ : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  ENB_dly_D <= \^enb_dly_d\;
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => \^enb_dly_d\,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(4),
      I1 => RSTB_SHFT_REG(0),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => \^enb_dly_d\,
      POR_B => POR_B,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[5]\(3 downto 0) => \gstage1.q_dly_reg[5]\(3 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \gstage1.q_dly_reg[3]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \gstage1.q_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[4]\(0) => \gstage1.q_dly_reg[4]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[5]\(0) => \gstage1.q_dly_reg[5]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.POR_A_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg_0\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\ is
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.POR_A_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_reg\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg_0\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_memory is
  port (
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_memory : entity is "memory";
end design_1_axi_vfifo_ctrl_0_0_memory;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 40 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.design_1_axi_vfifo_ctrl_0_0_dmem
     port map (
      D(40 downto 0) => dout_i(40 downto 0),
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(0),
      Q => \m_axi_awid[0]\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(10),
      Q => \m_axi_awid[0]\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(11),
      Q => \m_axi_awid[0]\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(12),
      Q => \m_axi_awid[0]\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(13),
      Q => \m_axi_awid[0]\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(14),
      Q => \m_axi_awid[0]\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(15),
      Q => \m_axi_awid[0]\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(16),
      Q => \m_axi_awid[0]\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(17),
      Q => \m_axi_awid[0]\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(18),
      Q => \m_axi_awid[0]\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(19),
      Q => \m_axi_awid[0]\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(1),
      Q => \m_axi_awid[0]\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(20),
      Q => \m_axi_awid[0]\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(21),
      Q => \m_axi_awid[0]\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(22),
      Q => \m_axi_awid[0]\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(23),
      Q => \m_axi_awid[0]\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(24),
      Q => \m_axi_awid[0]\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(25),
      Q => \m_axi_awid[0]\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(26),
      Q => \m_axi_awid[0]\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(27),
      Q => \m_axi_awid[0]\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(28),
      Q => \m_axi_awid[0]\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(29),
      Q => \m_axi_awid[0]\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(2),
      Q => \m_axi_awid[0]\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(30),
      Q => \m_axi_awid[0]\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(31),
      Q => \m_axi_awid[0]\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(32),
      Q => \m_axi_awid[0]\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(33),
      Q => \m_axi_awid[0]\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(34),
      Q => \m_axi_awid[0]\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(35),
      Q => \m_axi_awid[0]\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(36),
      Q => \m_axi_awid[0]\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(37),
      Q => \m_axi_awid[0]\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(38),
      Q => \m_axi_awid[0]\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(39),
      Q => \m_axi_awid[0]\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(3),
      Q => \m_axi_awid[0]\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(40),
      Q => \m_axi_awid[0]\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(4),
      Q => \m_axi_awid[0]\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(5),
      Q => \m_axi_awid[0]\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(6),
      Q => \m_axi_awid[0]\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(7),
      Q => \m_axi_awid[0]\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(8),
      Q => \m_axi_awid[0]\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(9),
      Q => \m_axi_awid[0]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_memory_185 is
  port (
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_memory_185 : entity is "memory";
end design_1_axi_vfifo_ctrl_0_0_memory_185;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_memory_185 is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.design_1_axi_vfifo_ctrl_0_0_dmem_186
     port map (
      D(40) => \gdm.dm_gen.dm_n_0\,
      D(39) => \gdm.dm_gen.dm_n_1\,
      D(38) => \gdm.dm_gen.dm_n_2\,
      D(37) => \gdm.dm_gen.dm_n_3\,
      D(36) => \gdm.dm_gen.dm_n_4\,
      D(35) => \gdm.dm_gen.dm_n_5\,
      D(34) => \gdm.dm_gen.dm_n_6\,
      D(33) => \gdm.dm_gen.dm_n_7\,
      D(32) => \gdm.dm_gen.dm_n_8\,
      D(31) => \gdm.dm_gen.dm_n_9\,
      D(30) => \gdm.dm_gen.dm_n_10\,
      D(29) => \gdm.dm_gen.dm_n_11\,
      D(28) => \gdm.dm_gen.dm_n_12\,
      D(27) => \gdm.dm_gen.dm_n_13\,
      D(26) => \gdm.dm_gen.dm_n_14\,
      D(25) => \gdm.dm_gen.dm_n_15\,
      D(24) => \gdm.dm_gen.dm_n_16\,
      D(23) => \gdm.dm_gen.dm_n_17\,
      D(22) => \gdm.dm_gen.dm_n_18\,
      D(21) => \gdm.dm_gen.dm_n_19\,
      D(20) => \gdm.dm_gen.dm_n_20\,
      D(19) => \gdm.dm_gen.dm_n_21\,
      D(18) => \gdm.dm_gen.dm_n_22\,
      D(17) => \gdm.dm_gen.dm_n_23\,
      D(16) => \gdm.dm_gen.dm_n_24\,
      D(15) => \gdm.dm_gen.dm_n_25\,
      D(14) => \gdm.dm_gen.dm_n_26\,
      D(13) => \gdm.dm_gen.dm_n_27\,
      D(12) => \gdm.dm_gen.dm_n_28\,
      D(11) => \gdm.dm_gen.dm_n_29\,
      D(10) => \gdm.dm_gen.dm_n_30\,
      D(9) => \gdm.dm_gen.dm_n_31\,
      D(8) => \gdm.dm_gen.dm_n_32\,
      D(7) => \gdm.dm_gen.dm_n_33\,
      D(6) => \gdm.dm_gen.dm_n_34\,
      D(5) => \gdm.dm_gen.dm_n_35\,
      D(4) => \gdm.dm_gen.dm_n_36\,
      D(3) => \gdm.dm_gen.dm_n_37\,
      D(2) => \gdm.dm_gen.dm_n_38\,
      D(1) => \gdm.dm_gen.dm_n_39\,
      D(0) => \gdm.dm_gen.dm_n_40\,
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => \m_axi_arid[0]\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => \m_axi_arid[0]\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => \m_axi_arid[0]\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => \m_axi_arid[0]\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => \m_axi_arid[0]\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => \m_axi_arid[0]\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => \m_axi_arid[0]\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => \m_axi_arid[0]\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => \m_axi_arid[0]\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => \m_axi_arid[0]\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => \m_axi_arid[0]\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => \m_axi_arid[0]\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => \m_axi_arid[0]\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => \m_axi_arid[0]\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => \m_axi_arid[0]\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => \m_axi_arid[0]\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => \m_axi_arid[0]\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => \m_axi_arid[0]\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => \m_axi_arid[0]\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => \m_axi_arid[0]\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => \m_axi_arid[0]\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => \m_axi_arid[0]\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => \m_axi_arid[0]\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => \m_axi_arid[0]\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => \m_axi_arid[0]\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => \m_axi_arid[0]\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => \m_axi_arid[0]\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => \m_axi_arid[0]\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => \m_axi_arid[0]\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => \m_axi_arid[0]\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => \m_axi_arid[0]\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \m_axi_arid[0]\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \m_axi_arid[0]\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => \m_axi_arid[0]\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \m_axi_arid[0]\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => \m_axi_arid[0]\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => \m_axi_arid[0]\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => \m_axi_arid[0]\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => \m_axi_arid[0]\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => \m_axi_arid[0]\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => \m_axi_arid[0]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\ is
  port (
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \goreg_dm.dout_i_reg[6]_0\ : out STD_LOGIC;
    ar_fifo_dout_zero : out STD_LOGIC;
    curr_state_reg : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[1]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC;
    pkt_cntr_one : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\ is
  signal \^ar_fifo_dout_zero\ : STD_LOGIC;
  signal ar_fifo_payload : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal argen_to_mcpf_payload : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_i : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  ar_fifo_dout_zero <= \^ar_fifo_dout_zero\;
curr_state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ar_fifo_payload(3),
      I1 => ar_fifo_payload(4),
      I2 => ar_fifo_payload(1),
      I3 => ar_fifo_payload(2),
      I4 => ar_fifo_payload(6),
      I5 => ar_fifo_payload(5),
      O => \^ar_fifo_dout_zero\
    );
\gdm.dm_gen.dm\: entity work.\design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\
     port map (
      D(6 downto 0) => dout_i(6 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      aclk => aclk,
      count_d10_in(3 downto 0) => count_d10_in(3 downto 0),
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      p_19_out => p_19_out
    );
\gfwd_mode.storage_data1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => argen_to_mcpf_payload(0),
      I1 => curr_state_reg,
      I2 => areset_d1,
      I3 => sdp_rd_addr_in_i,
      O => \gfwd_mode.storage_data1_reg[0]\
    );
\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088B8"
    )
        port map (
      I0 => pkt_cntr_one,
      I1 => curr_state,
      I2 => \^ar_fifo_dout_zero\,
      I3 => empty_fwft_i_reg,
      I4 => prog_full_i,
      O => \goreg_dm.dout_i_reg[6]_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(0),
      Q => argen_to_mcpf_payload(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(1),
      Q => ar_fifo_payload(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(2),
      Q => ar_fifo_payload(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(3),
      Q => ar_fifo_payload(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(4),
      Q => ar_fifo_payload(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(5),
      Q => ar_fifo_payload(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(6),
      Q => ar_fifo_payload(6),
      R => '0'
    );
\pkt_cnt_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3ACA"
    )
        port map (
      I0 => ar_fifo_payload(1),
      I1 => curr_state_reg,
      I2 => curr_state,
      I3 => \pkt_cnt_reg_reg[5]\(0),
      O => D(0)
    );
\pkt_cnt_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAA30AA"
    )
        port map (
      I0 => ar_fifo_payload(2),
      I1 => \pkt_cnt_reg_reg[5]\(0),
      I2 => curr_state_reg,
      I3 => curr_state,
      I4 => \pkt_cnt_reg_reg[5]\(1),
      O => D(1)
    );
\pkt_cnt_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3AAAA000CAAAA"
    )
        port map (
      I0 => ar_fifo_payload(3),
      I1 => curr_state_reg,
      I2 => \pkt_cnt_reg_reg[5]\(0),
      I3 => \pkt_cnt_reg_reg[5]\(1),
      I4 => curr_state,
      I5 => \pkt_cnt_reg_reg[5]\(2),
      O => D(2)
    );
\pkt_cnt_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA3A"
    )
        port map (
      I0 => ar_fifo_payload(4),
      I1 => \pkt_cnt_reg_reg[1]\,
      I2 => curr_state,
      I3 => \pkt_cnt_reg_reg[5]\(3),
      O => D(3)
    );
\pkt_cnt_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA3A"
    )
        port map (
      I0 => ar_fifo_payload(5),
      I1 => \pkt_cnt_reg_reg[2]\,
      I2 => curr_state,
      I3 => \pkt_cnt_reg_reg[5]\(4),
      O => D(4)
    );
\pkt_cnt_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA03AA"
    )
        port map (
      I0 => ar_fifo_payload(6),
      I1 => \pkt_cnt_reg_reg[2]\,
      I2 => \pkt_cnt_reg_reg[5]\(4),
      I3 => curr_state,
      I4 => \pkt_cnt_reg_reg[5]\(5),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\ is
  port (
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\ is
  signal dout_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \goreg_dm.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[0]_0\ : STD_LOGIC;
begin
  \goreg_dm.dout_i_reg[0]_0\ <= \^goreg_dm.dout_i_reg[0]_0\;
\Q_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3FAA2A"
    )
        port map (
      I0 => mux4_out(0),
      I1 => \^goreg_dm.dout_i_reg[0]_0\,
      I2 => m_axi_bvalid,
      I3 => empty_fwft_i_reg,
      I4 => Q_reg_0,
      O => Q_reg
    );
\gdm.dm_gen.dm\: entity work.\design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      aclk => aclk,
      dout_i(0) => dout_i(0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\
    );
\goreg_dm.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFBF80800080"
    )
        port map (
      I0 => dout_i(0),
      I1 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => m_axi_bvalid,
      I5 => \^goreg_dm.dout_i_reg[0]_0\,
      O => \goreg_dm.dout_i[0]_i_1_n_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \goreg_dm.dout_i[0]_i_1_n_0\,
      Q => \^goreg_dm.dout_i_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_logic is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    pkt_cntr_one : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pkt_cnt_reg_reg[4]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \pkt_cnt_reg_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ar_fifo_dout_zero : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \gc0.count_reg[2]\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_logic : entity is "rd_logic";
end design_1_axi_vfifo_ctrl_0_0_rd_logic;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_logic is
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gr1.gr1_int.rfwft_n_10\ : STD_LOGIC;
  signal \grss.rsts_n_2\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
begin
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_174
     port map (
      D(0) => D(0),
      E(0) => \^p_8_out\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      ar_fifo_dout_zero => ar_fifo_dout_zero,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      \gc0.count_d1_reg[0]\(0) => \^gpr1.dout_i_reg[1]\(0),
      \gcc0.gc0.count_reg[0]\(0) => \gcc0.gc0.count_reg[2]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ => \gr1.gr1_int.rfwft_n_10\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => \out\(1 downto 0),
      \pkt_cnt_reg_reg[3]\ => \pkt_cnt_reg_reg[3]\,
      \pkt_cnt_reg_reg[4]\ => \pkt_cnt_reg_reg[4]\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      pkt_cntr_one => pkt_cntr_one,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
\grss.rsts\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss
     port map (
      E(0) => \^p_8_out\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      comp0 => comp0,
      curr_state_reg => curr_state_reg_0,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[0]\(0) => \^gpr1.dout_i_reg[1]\(0),
      \gc0.count_reg[2]\ => \gc0.count_reg[2]\,
      \gcc0.gc0.count_reg[0]\(0) => \gcc0.gc0.count_reg[2]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ => \grss.rsts_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gr1.gr1_int.rfwft_n_10\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      p_19_out => p_19_out
    );
rpntr: entity work.design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr
     port map (
      D(2 downto 0) => D(3 downto 1),
      E(0) => \^p_8_out\,
      Q(3 downto 0) => \^gpr1.dout_i_reg[1]\(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_reg[2]\(2 downto 0) => \gcc0.gc0.count_reg[2]\(2 downto 0),
      \gcc0.gc0.count_reg[3]\ => \gcc0.gc0.count_reg[3]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_19_out => p_19_out,
      ram_empty_fb_i_reg => \grss.rsts_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_logic_175 is
  port (
    \out\ : out STD_LOGIC;
    empty_fwft_fb_o_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_logic_175 : entity is "rd_logic";
end design_1_axi_vfifo_ctrl_0_0_rd_logic_175;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_logic_175 is
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
begin
  \out\ <= \^out\;
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_180
     port map (
      E(0) => \^p_8_out\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => empty_fwft_fb_o_i_reg(1 downto 0),
      ram_empty_fb_i_reg => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => \gr1.gr1_int.rfwft_n_3\
    );
\grss.rsts\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181
     port map (
      aclk => aclk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^p_8_out\,
      Q(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      \gfwd_mode.m_valid_i_reg\(0) => E(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_fb_i_reg => \gr1.gr1_int.rfwft_n_3\,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_logic_183 is
  port (
    \out\ : out STD_LOGIC;
    empty_fwft_fb_o_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \^m_axi_arvalid\ : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_logic_183 : entity is "rd_logic";
end design_1_axi_vfifo_ctrl_0_0_rd_logic_183;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_logic_183 is
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
begin
  \out\ <= \^out\;
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_190
     port map (
      E(0) => \^p_8_out\,
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => empty_fwft_fb_o_i_reg(1 downto 0),
      ram_empty_fb_i_reg => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => \gr1.gr1_int.rfwft_n_3\
    );
\grss.rsts\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191
     port map (
      aclk => aclk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^p_8_out\,
      Q(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      \gnstage1.q_dly_reg[1][0]\(0) => E(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_fb_i_reg => \gr1.gr1_int.rfwft_n_3\,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_bcnt : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ : entity is "rd_logic";
end \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_4
     port map (
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(0) => mux4_out(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => \out\(1 downto 0),
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      we_bcnt => we_bcnt
    );
\grss.rsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\
     port map (
      aclk => aclk,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => rpntr_n_0,
      \out\ => p_2_out
    );
rpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\
     port map (
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[1]_0\ => \gc0.count_reg[1]\,
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      \gcc0.gc0.count_reg[5]\(2 downto 0) => \gcc0.gc0.count_reg[5]\(2 downto 0),
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[0]\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_d1_reg[4]\ => \gc0.count_d1_reg[4]\,
      \gc0.count_d1_reg[6]\ => \gc0.count_d1_reg[6]\,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
c2: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\
     port map (
      comp1 => comp1,
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      v1_reg(1 downto 0) => v1_reg(1 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ : entity is "rd_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
c2: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\
     port map (
      comp1 => comp1,
      \gc0.count_reg[8]\ => \gc0.count_reg[8]\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[0]_i_2\ : label is "soft_lutpair70";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \gcc0.gc0.count_d1_reg[5]\
    );
\goreg_dm.dout_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      O => \goreg_dm.dout_i_reg[0]\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\wr_rst_busy_i_inferred_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => sckt_wr_rst_cc(3),
      I3 => sckt_wr_rst_cc(2),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[32]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__2\ : label is "soft_lutpair77";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\goreg_bm.dout_i[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => m_axi_wready,
      O => \goreg_bm.dout_i_reg[32]\(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => SR(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => rst_d2,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\wr_rst_busy_i_inferred_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENB_I : out STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dest_rst : STD_LOGIC;
  signal \^grstd1.grst_full.grst_f.rst_d3_reg_0\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= \^grstd1.grst_full.grst_f.rst_d3_reg_0\;
  \out\ <= rst_d3;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => ram_empty_fb_i_reg,
      I4 => p_8_out,
      O => ENB_I
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \^grstd1.grst_full.grst_f.rst_d3_reg_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^grstd1.grst_full.grst_f.rst_d3_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^q\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^q\(0),
      Q => \^q\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^q\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => \wr_rst_reg_reg[15]\(0)
    );
\wr_rst_busy_i_inferred_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sckt_wr_rst_cc(2),
      I3 => sckt_wr_rst_cc(3),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ is
  signal dest_rst : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[40]_i_1__0\ : label is "soft_lutpair3";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \gcc0.gc0.count_d1_reg[3]\ <= \^gcc0.gc0.count_d1_reg[3]\;
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \^gcc0.gc0.count_d1_reg[3]\
    );
\goreg_dm.dout_i[40]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => m_axi_arready,
      O => \goreg_dm.dout_i_reg[40]\(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => rst_d2,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\ram_full_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAAABA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => rst_d3,
      I2 => ram_full_fb_i_reg,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[2]\,
      I5 => \gc0.count_d1_reg[3]\,
      O => ram_full_i_reg
    );
\wr_rst_busy_i_inferred_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ is
  signal dest_rst : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[40]_i_1\ : label is "soft_lutpair7";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \gcc0.gc0.count_d1_reg[3]\ <= \^gcc0.gc0.count_d1_reg[3]\;
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \^gcc0.gc0.count_d1_reg[3]\
    );
\goreg_dm.dout_i[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => m_axi_awready,
      O => \goreg_dm.dout_i_reg[40]\(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => rst_d2,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\ram_full_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAAABA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => rst_d3,
      I2 => ram_full_fb_i_reg,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[2]\,
      I5 => \gc0.count_d1_reg[3]\,
      O => ram_full_i_reg
    );
\wr_rst_busy_i_inferred_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => sckt_wr_rst_cc(2),
      I3 => sckt_wr_rst_cc(3),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[6]_i_1\ : label is "soft_lutpair12";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \gcc0.gc0.count_d1_reg[3]\
    );
\goreg_dm.dout_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => curr_state_reg,
      O => E(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
wr_rst_busy_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(2),
      I1 => sckt_wr_rst_cc(3),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I3 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_top is
  port (
    ram_init_done_i_reg_0 : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[66]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_1 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[66]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram_top : entity is "sdpram_top";
end design_1_axi_vfifo_ctrl_0_0_sdpram_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_top is
  signal WR_DATA : STD_LOGIC_VECTOR ( 24 downto 20 );
  signal \^gin_reg.wr_pntr_pf_dly_reg[13]\ : STD_LOGIC;
  signal \^gstage1.q_dly_reg[31]\ : STD_LOGIC;
  signal ram_init_done_i_i_1_n_0 : STD_LOGIC;
  signal \^ram_init_done_i_reg_0\ : STD_LOGIC;
  signal ram_init_done_i_rep_i_1_n_0 : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal rom_rd_addr_int_2 : STD_LOGIC;
  signal sdpram_inst1_n_39 : STD_LOGIC;
  signal sdpram_inst1_n_40 : STD_LOGIC;
  signal sdpram_inst1_n_41 : STD_LOGIC;
  signal sdpram_inst1_n_42 : STD_LOGIC;
  signal sdpram_inst1_n_43 : STD_LOGIC;
  signal sdpram_inst1_n_44 : STD_LOGIC;
  signal sdpram_inst1_n_45 : STD_LOGIC;
  signal sdpram_inst1_n_47 : STD_LOGIC;
  signal sdpram_inst1_n_48 : STD_LOGIC;
  signal sdpram_inst1_n_49 : STD_LOGIC;
  signal sdpram_inst1_n_51 : STD_LOGIC;
  signal sdpram_inst1_n_52 : STD_LOGIC;
  signal sdpram_inst1_n_53 : STD_LOGIC;
  signal sdpram_inst1_n_54 : STD_LOGIC;
  signal sdpram_inst1_n_55 : STD_LOGIC;
  signal sdpram_inst1_n_56 : STD_LOGIC;
  signal sdpram_inst1_n_57 : STD_LOGIC;
  signal sdpram_inst1_n_58 : STD_LOGIC;
  signal sdpram_inst1_n_59 : STD_LOGIC;
  signal sdpram_inst1_n_60 : STD_LOGIC;
  signal sdpram_inst1_n_61 : STD_LOGIC;
  signal sdpram_inst1_n_62 : STD_LOGIC;
  signal sdpram_inst1_n_63 : STD_LOGIC;
  signal sdpram_inst1_n_64 : STD_LOGIC;
  signal sdpram_inst1_n_65 : STD_LOGIC;
  signal sdpram_inst1_n_66 : STD_LOGIC;
  signal sdpram_inst1_n_67 : STD_LOGIC;
  signal sdpram_inst1_n_68 : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of ram_init_done_i_reg : label is "ram_init_done_i_reg";
  attribute ORIG_CELL_NAME of ram_init_done_i_reg_rep : label is "ram_init_done_i_reg";
begin
  \gin_reg.wr_pntr_pf_dly_reg[13]\ <= \^gin_reg.wr_pntr_pf_dly_reg[13]\;
  \gstage1.q_dly_reg[31]\ <= \^gstage1.q_dly_reg[31]\;
  ram_init_done_i_reg_0 <= \^ram_init_done_i_reg_0\;
\init_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \^ram_init_done_i_reg_0\,
      R => Q(0)
    );
\mcf_inst/mcf_dfl_wr_inst/wr_data_int_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => ADDRA(0),
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      I3 => sdpo_int(0),
      I4 => \gfwd_mode.storage_data1_reg[45]\(0),
      O => \gin_reg.wr_pntr_pf_dly_reg[15]\(0)
    );
ram_init_done_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ram_init_done_i_reg_0\,
      I1 => Q(0),
      O => ram_init_done_i_i_1_n_0
    );
ram_init_done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_init_done_i_i_1_n_0,
      Q => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      R => '0'
    );
ram_init_done_i_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_init_done_i_rep_i_1_n_0,
      Q => \^gstage1.q_dly_reg[31]\,
      R => '0'
    );
ram_init_done_i_rep_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ram_init_done_i_reg_0\,
      I1 => Q(0),
      O => ram_init_done_i_rep_i_1_n_0
    );
\ram_reg_0_1_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ADDRA(0),
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => ADDRD(0)
    );
\ram_reg_0_1_0_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdp_rd_addr_in_i_1,
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => rom_rd_addr_int
    );
\ram_reg_0_1_0_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_6\(0),
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0)
    );
\ram_reg_0_1_0_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdp_rd_addr_in_i_2,
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => rom_rd_addr_int_0
    );
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      CO(0) => CO(0),
      D(0) => D(0),
      aclk => aclk,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      aclk => aclk,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      CO(0) => CO(0),
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      D_0(0) => D_0(0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(29) => sdpram_inst1_n_39,
      WR_DATA(28) => sdpram_inst1_n_40,
      WR_DATA(27) => sdpram_inst1_n_41,
      WR_DATA(26) => sdpram_inst1_n_42,
      WR_DATA(25) => sdpram_inst1_n_43,
      WR_DATA(24) => sdpram_inst1_n_44,
      WR_DATA(23) => sdpram_inst1_n_45,
      WR_DATA(22) => WR_DATA(24),
      WR_DATA(21) => sdpram_inst1_n_47,
      WR_DATA(20) => sdpram_inst1_n_48,
      WR_DATA(19) => sdpram_inst1_n_49,
      WR_DATA(18) => WR_DATA(20),
      WR_DATA(17) => sdpram_inst1_n_51,
      WR_DATA(16) => sdpram_inst1_n_52,
      WR_DATA(15) => sdpram_inst1_n_53,
      WR_DATA(14) => sdpram_inst1_n_54,
      WR_DATA(13) => sdpram_inst1_n_55,
      WR_DATA(12) => sdpram_inst1_n_56,
      WR_DATA(11) => sdpram_inst1_n_57,
      WR_DATA(10) => sdpram_inst1_n_58,
      WR_DATA(9) => sdpram_inst1_n_59,
      WR_DATA(8) => sdpram_inst1_n_60,
      WR_DATA(7) => sdpram_inst1_n_61,
      WR_DATA(6) => sdpram_inst1_n_62,
      WR_DATA(5) => sdpram_inst1_n_63,
      WR_DATA(4) => sdpram_inst1_n_64,
      WR_DATA(3) => sdpram_inst1_n_65,
      WR_DATA(2) => sdpram_inst1_n_66,
      WR_DATA(1) => sdpram_inst1_n_67,
      WR_DATA(0) => sdpram_inst1_n_68,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_3\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_4\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \gfwd_mode.storage_data1_reg[0]_5\(0),
      \gfwd_mode.storage_data1_reg[65]\(0) => \gfwd_mode.storage_data1_reg[65]\(32),
      \gfwd_mode.storage_data1_reg[66]\(2 downto 0) => \gfwd_mode.storage_data1_reg[66]\(2 downto 0),
      \gfwd_mode.storage_data1_reg[66]_0\(3 downto 0) => \gfwd_mode.storage_data1_reg[66]_0\(3 downto 0),
      \gfwd_mode.storage_data1_reg[66]_1\(2 downto 0) => \gfwd_mode.storage_data1_reg[66]_1\(2 downto 0),
      \gfwd_mode.storage_data1_reg[66]_2\(3 downto 0) => \gfwd_mode.storage_data1_reg[66]_2\(3 downto 0),
      \gfwd_mode.storage_data1_reg[66]_3\(0) => \gfwd_mode.storage_data1_reg[66]_3\(0),
      \gfwd_mode.storage_data1_reg[66]_4\(2 downto 0) => \gfwd_mode.storage_data1_reg[66]_4\(2 downto 0),
      \init_addr_reg[0]\ => \^ram_init_done_i_reg_0\,
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(31 downto 0) => \gfwd_mode.storage_data1_reg[65]\(31 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      D(0) => D(0),
      WR_DATA(29) => sdpram_inst1_n_39,
      WR_DATA(28) => sdpram_inst1_n_40,
      WR_DATA(27) => sdpram_inst1_n_41,
      WR_DATA(26) => sdpram_inst1_n_42,
      WR_DATA(25) => sdpram_inst1_n_43,
      WR_DATA(24) => sdpram_inst1_n_44,
      WR_DATA(23) => sdpram_inst1_n_45,
      WR_DATA(22) => WR_DATA(24),
      WR_DATA(21) => sdpram_inst1_n_47,
      WR_DATA(20) => sdpram_inst1_n_48,
      WR_DATA(19) => sdpram_inst1_n_49,
      WR_DATA(18) => WR_DATA(20),
      WR_DATA(17) => sdpram_inst1_n_51,
      WR_DATA(16) => sdpram_inst1_n_52,
      WR_DATA(15) => sdpram_inst1_n_53,
      WR_DATA(14) => sdpram_inst1_n_54,
      WR_DATA(13) => sdpram_inst1_n_55,
      WR_DATA(12) => sdpram_inst1_n_56,
      WR_DATA(11) => sdpram_inst1_n_57,
      WR_DATA(10) => sdpram_inst1_n_58,
      WR_DATA(9) => sdpram_inst1_n_59,
      WR_DATA(8) => sdpram_inst1_n_60,
      WR_DATA(7) => sdpram_inst1_n_61,
      WR_DATA(6) => sdpram_inst1_n_62,
      WR_DATA(5) => sdpram_inst1_n_63,
      WR_DATA(4) => sdpram_inst1_n_64,
      WR_DATA(3) => sdpram_inst1_n_65,
      WR_DATA(2) => sdpram_inst1_n_66,
      WR_DATA(1) => sdpram_inst1_n_67,
      WR_DATA(0) => sdpram_inst1_n_68,
      aclk => aclk,
      \gstage1.q_dly_reg[31]\(31 downto 0) => \gstage1.q_dly_reg[31]_0\(31 downto 0),
      \init_addr_reg[0]\ => \^ram_init_done_i_reg_0\,
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gstage1.q_dly_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[7]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 : entity is "sdpram_top";
end design_1_axi_vfifo_ctrl_0_0_sdpram_top_131;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 is
  signal roll_over_int : STD_LOGIC;
  signal sdpram_inst1_n_36 : STD_LOGIC;
  signal sdpram_inst1_n_37 : STD_LOGIC;
  signal sdpram_inst1_n_38 : STD_LOGIC;
  signal sdpram_inst1_n_39 : STD_LOGIC;
  signal sdpram_inst1_n_40 : STD_LOGIC;
  signal sdpram_inst1_n_41 : STD_LOGIC;
  signal sdpram_inst1_n_42 : STD_LOGIC;
  signal sdpram_inst1_n_43 : STD_LOGIC;
  signal sdpram_inst1_n_44 : STD_LOGIC;
  signal sdpram_inst1_n_45 : STD_LOGIC;
  signal sdpram_inst1_n_46 : STD_LOGIC;
  signal sdpram_inst1_n_47 : STD_LOGIC;
  signal sdpram_inst1_n_48 : STD_LOGIC;
  signal sdpram_inst1_n_49 : STD_LOGIC;
  signal sdpram_inst1_n_50 : STD_LOGIC;
  signal sdpram_inst1_n_51 : STD_LOGIC;
begin
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      aclk => aclk,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\
     port map (
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(15) => sdpram_inst1_n_36,
      WR_DATA(14) => sdpram_inst1_n_37,
      WR_DATA(13) => sdpram_inst1_n_38,
      WR_DATA(12) => sdpram_inst1_n_39,
      WR_DATA(11) => sdpram_inst1_n_40,
      WR_DATA(10) => sdpram_inst1_n_41,
      WR_DATA(9) => sdpram_inst1_n_42,
      WR_DATA(8) => sdpram_inst1_n_43,
      WR_DATA(7) => sdpram_inst1_n_44,
      WR_DATA(6) => sdpram_inst1_n_45,
      WR_DATA(5) => sdpram_inst1_n_46,
      WR_DATA(4) => sdpram_inst1_n_47,
      WR_DATA(3) => sdpram_inst1_n_48,
      WR_DATA(2) => sdpram_inst1_n_49,
      WR_DATA(1) => sdpram_inst1_n_50,
      WR_DATA(0) => sdpram_inst1_n_51,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(1 downto 0) => WR_DATA(1 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(2 downto 0) => \gfwd_mode.storage_data1_reg[0]_3\(2 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(2 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(2 downto 0),
      \gfwd_mode.storage_data1_reg[0]_4\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_5\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \gfwd_mode.storage_data1_reg[0]_6\(0),
      \gstage1.q_dly_reg[7]\(2 downto 0) => \gstage1.q_dly_reg[7]\(2 downto 0),
      \gstage1.q_dly_reg[7]_0\(3 downto 0) => \gstage1.q_dly_reg[7]_0\(3 downto 0),
      \gstage1.q_dly_reg[7]_1\(2 downto 0) => \gstage1.q_dly_reg[7]_1\(2 downto 0),
      \gstage1.q_dly_reg[7]_2\(3 downto 0) => \gstage1.q_dly_reg[7]_2\(3 downto 0),
      \gstage1.q_dly_reg[7]_3\(0) => \gstage1.q_dly_reg[7]_3\(0),
      \gstage1.q_dly_reg[7]_4\(2 downto 0) => \gstage1.q_dly_reg[7]_4\(2 downto 0),
      \gstage1.q_dly_reg[7]_5\(4 downto 0) => \gstage1.q_dly_reg[7]_5\(4 downto 0),
      \init_addr_reg[0]\ => \init_addr_reg[0]\,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(29 downto 0) => sdpo_int(29 downto 0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\
     port map (
      WR_DATA(17) => sdpram_inst1_n_36,
      WR_DATA(16) => sdpram_inst1_n_37,
      WR_DATA(15) => sdpram_inst1_n_38,
      WR_DATA(14) => sdpram_inst1_n_39,
      WR_DATA(13) => sdpram_inst1_n_40,
      WR_DATA(12) => WR_DATA(1),
      WR_DATA(11) => sdpram_inst1_n_41,
      WR_DATA(10) => sdpram_inst1_n_42,
      WR_DATA(9) => sdpram_inst1_n_43,
      WR_DATA(8) => WR_DATA(0),
      WR_DATA(7) => sdpram_inst1_n_44,
      WR_DATA(6) => sdpram_inst1_n_45,
      WR_DATA(5) => sdpram_inst1_n_46,
      WR_DATA(4) => sdpram_inst1_n_47,
      WR_DATA(3) => sdpram_inst1_n_48,
      WR_DATA(2) => sdpram_inst1_n_49,
      WR_DATA(1) => sdpram_inst1_n_50,
      WR_DATA(0) => sdpram_inst1_n_51,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ is
  signal WR_DATA_0 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
begin
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      aclk => aclk,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\
     port map (
      ADDRD(0) => ADDRD(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => WR_DATA_0(15),
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]\,
      \gfwd_mode.storage_data1_reg[45]_0\(0) => \gfwd_mode.storage_data1_reg[45]_0\(0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      p_0_in1_in(14 downto 0) => \^p_0_in1_in\(14 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\
     port map (
      ADDRD(0) => ADDRD(0),
      WR_DATA(15) => WR_DATA_0(15),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      we_int => we_int
    );
wr_data_int: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^p_0_in1_in\(14),
      I4 => ADDRD(0),
      I5 => ram_init_done_i,
      O => WR_DATA_0(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
  signal wr_data_int_n_0 : STD_LOGIC;
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\
     port map (
      ADDRA(0) => ADDRA(0),
      aclk => aclk,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => wr_data_int_n_0,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\
     port map (
      ADDRA(0) => ADDRA(0),
      WR_DATA(15) => wr_data_int_n_0,
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
wr_data_int: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^o\(2),
      I4 => rom_rd_addr_int,
      I5 => ram_init_done_i,
      O => wr_data_int_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\ is
  signal WR_DATA : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
begin
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\
     port map (
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => WR_DATA(15),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_2\(0),
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      p_0_in1_in(14 downto 0) => \^p_0_in1_in\(14 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\
     port map (
      WR_DATA(15) => WR_DATA(15),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      we_int => we_int
    );
\wr_data_int_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^p_0_in1_in\(14),
      I4 => \gfwd_mode.storage_data1_reg[0]\(0),
      I5 => ram_init_done_i,
      O => WR_DATA(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
  signal \wr_data_int_inferred__0/i__n_0\ : STD_LOGIC;
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\
     port map (
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => \wr_data_int_inferred__0/i__n_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\
     port map (
      WR_DATA(15) => \wr_data_int_inferred__0/i__n_0\,
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
\wr_data_int_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^o\(2),
      I4 => rom_rd_addr_int,
      I5 => ram_init_done_i,
      O => \wr_data_int_inferred__0/i__n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ch_arb_cntr_reg_reg[3]\ : out STD_LOGIC;
    \ch_arb_cntr_reg_reg[2]\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    next_channel14_out : out STD_LOGIC;
    reg_slice_payload_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_mask_reg[1]\ : out STD_LOGIC;
    \ch_mask_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state : in STD_LOGIC;
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    \ch_mask_reg[0]_0\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top : entity is "set_clr_ff_top";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top is
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gch_flag_gen[1].set_clr_ff_inst_n_4\ : STD_LOGIC;
  signal \^reg_slice_payload_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ch_mask_mm2s(1 downto 0) <= \^ch_mask_mm2s\(1 downto 0);
  reg_slice_payload_in(0) <= \^reg_slice_payload_in\(0);
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[2]\ => \ch_arb_cntr_reg_reg[2]\,
      ch_mask_mm2s(0) => \^ch_mask_mm2s\(0),
      \ch_mask_reg[0]\ => \ch_mask_reg[0]_0\,
      \ch_mask_reg[1]\ => \gch_flag_gen[1].set_clr_ff_inst_n_4\,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]\,
      reg_slice_payload_in(0) => \^reg_slice_payload_in\(0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0) => \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157
     port map (
      D(0) => D(2),
      Q(3 downto 0) => Q(3 downto 0),
      Q_reg_0 => Q_reg_0,
      Q_reg_1(0) => \^ch_mask_mm2s\(0),
      Q_reg_2 => Q_reg,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[3]\ => \ch_arb_cntr_reg_reg[3]\,
      ch_mask_mm2s(0) => \^ch_mask_mm2s\(1),
      \ch_mask_reg[0]\ => \ch_mask_reg[0]\,
      \ch_mask_reg[0]_0\ => \ch_mask_reg[0]_0\,
      \ch_mask_reg[1]\ => \ch_mask_reg[1]\,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]_0\,
      next_channel14_out => next_channel14_out,
      next_state => next_state,
      p_2_in => p_2_in,
      reg_slice_payload_in(0) => \^reg_slice_payload_in\(0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0) => \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0),
      \vfifo_mm2s_channel_full_reg_reg[1]_0\ => \gch_flag_gen[1].set_clr_ff_inst_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1][0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => \active_ch_dly_reg[1][0]\,
      vfifo_idle(0) => vfifo_idle(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\,
      vfifo_idle(0) => vfifo_idle(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\ is
  port (
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    we_arcnt : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\ is
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
begin
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
\gch_flag_gen[1].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => Q_reg,
      Q_reg_1 => \^vfifo_mm2s_channel_empty[1]\,
      aclk => aclk,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      \vfifo_mm2s_channel_empty[0]\ => \^vfifo_mm2s_channel_empty[0]\
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => \^vfifo_mm2s_channel_empty[0]\,
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      mem_init_done_reg => mem_init_done_reg,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      \vfifo_mm2s_channel_empty[1]\ => \^vfifo_mm2s_channel_empty[1]\,
      we_arcnt => we_arcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mcdf_full(0) => mcdf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcdf_full(0) => mcdf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\ is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mcpf_full(0) => mcpf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcpf_full(0) => mcpf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\ is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mctf_full(0) => mctf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mctf_full(0) => mctf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_awgen is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    m_axi_wvalid_i : out STD_LOGIC;
    awgen_to_mctf_tvalid : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mcpf_tvalid : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[5]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_awgen : entity is "vfifo_awgen";
end design_1_axi_vfifo_ctrl_0_0_vfifo_awgen;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_awgen is
  signal \^d\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal R : STD_LOGIC;
  signal R1_in : STD_LOGIC;
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 44 downto 13 );
  signal addr_ready : STD_LOGIC;
  signal addr_ready_i_1_n_0 : STD_LOGIC;
  signal \aw_addr_r[31]_i_2_n_0\ : STD_LOGIC;
  signal aw_id_r : STD_LOGIC;
  signal \aw_len_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \aw_len_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \aw_len_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \aw_len_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \^awgen_to_mcpf_tvalid\ : STD_LOGIC;
  signal awgen_to_mctf_payload : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \^awgen_to_mctf_tvalid\ : STD_LOGIC;
  signal \burst_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal first_txn_byte : STD_LOGIC;
  signal first_txn_byte_reg_n_0 : STD_LOGIC;
  signal first_txn_i_1_n_0 : STD_LOGIC;
  signal first_txn_reg_n_0 : STD_LOGIC;
  signal \gfwd_mode.storage_data1[6]_i_2_n_0\ : STD_LOGIC;
  signal \no_of_bytes[2]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[3]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[4]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[5]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[5]_i_2_n_0\ : STD_LOGIC;
  signal \no_of_bytes[6]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[6]_i_2_n_0\ : STD_LOGIC;
  signal \no_of_bytes[7]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[8]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[8]_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \packet_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \packet_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \packet_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tstart_i_1_n_0 : STD_LOGIC;
  signal \tstrb_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tstrb_r_reg_n_0_[2]\ : STD_LOGIC;
  signal valid_pkt_chk_i_1_n_0 : STD_LOGIC;
  signal valid_pkt_chk_reg_n_0 : STD_LOGIC;
  signal valid_pkt_r_i_1_n_0 : STD_LOGIC;
  signal wdata_rslice1_n_0 : STD_LOGIC;
  signal wdata_rslice1_n_1 : STD_LOGIC;
  signal wdata_rslice1_n_10 : STD_LOGIC;
  signal wdata_rslice1_n_11 : STD_LOGIC;
  signal wdata_rslice1_n_12 : STD_LOGIC;
  signal wdata_rslice1_n_13 : STD_LOGIC;
  signal wdata_rslice1_n_14 : STD_LOGIC;
  signal wdata_rslice1_n_15 : STD_LOGIC;
  signal wdata_rslice1_n_16 : STD_LOGIC;
  signal wdata_rslice1_n_17 : STD_LOGIC;
  signal wdata_rslice1_n_18 : STD_LOGIC;
  signal wdata_rslice1_n_19 : STD_LOGIC;
  signal wdata_rslice1_n_2 : STD_LOGIC;
  signal wdata_rslice1_n_20 : STD_LOGIC;
  signal wdata_rslice1_n_21 : STD_LOGIC;
  signal wdata_rslice1_n_22 : STD_LOGIC;
  signal wdata_rslice1_n_23 : STD_LOGIC;
  signal wdata_rslice1_n_24 : STD_LOGIC;
  signal wdata_rslice1_n_25 : STD_LOGIC;
  signal wdata_rslice1_n_26 : STD_LOGIC;
  signal wdata_rslice1_n_27 : STD_LOGIC;
  signal wdata_rslice1_n_28 : STD_LOGIC;
  signal wdata_rslice1_n_29 : STD_LOGIC;
  signal wdata_rslice1_n_3 : STD_LOGIC;
  signal wdata_rslice1_n_30 : STD_LOGIC;
  signal wdata_rslice1_n_31 : STD_LOGIC;
  signal wdata_rslice1_n_4 : STD_LOGIC;
  signal wdata_rslice1_n_5 : STD_LOGIC;
  signal wdata_rslice1_n_6 : STD_LOGIC;
  signal wdata_rslice1_n_7 : STD_LOGIC;
  signal wdata_rslice1_n_8 : STD_LOGIC;
  signal wdata_rslice1_n_9 : STD_LOGIC;
  signal wdata_rslice2_n_3 : STD_LOGIC;
  signal wdata_rslice2_n_4 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aw_len_i[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \aw_len_i[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \aw_len_i[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \aw_len_i[4]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \aw_len_i[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \aw_len_i[5]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \aw_len_i[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \burst_count[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \burst_count[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \burst_count[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \burst_count[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of first_txn_byte_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of first_txn_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[13]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[4]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[5]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[6]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \no_of_bytes[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \no_of_bytes[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \no_of_bytes[6]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \no_of_bytes[8]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \packet_cnt[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \packet_cnt[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \packet_cnt[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \packet_cnt[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \packet_cnt[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of valid_pkt_chk_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of valid_pkt_r_i_1 : label is "soft_lutpair24";
begin
  D(13 downto 0) <= \^d\(13 downto 0);
  awgen_to_mcpf_tvalid <= \^awgen_to_mcpf_tvalid\;
  awgen_to_mctf_tvalid <= \^awgen_to_mctf_tvalid\;
addr_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFA"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \aw_addr_r[31]_i_2_n_0\,
      I2 => addr_ready,
      I3 => first_txn_byte,
      O => addr_ready_i_1_n_0
    );
addr_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => addr_ready_i_1_n_0,
      Q => addr_ready,
      R => Q(0)
    );
addr_rollover_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[66]\(65),
      Q => \gfwd_mode.storage_data1_reg[15]\(6),
      R => Q(0)
    );
\aw_addr_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \aw_addr_r[31]_i_2_n_0\,
      I2 => addr_ready,
      O => aw_id_r
    );
\aw_addr_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF7F"
    )
        port map (
      I0 => \burst_count_reg__0\(6),
      I1 => \burst_count_reg__0\(5),
      I2 => \burst_count_reg__0\(4),
      I3 => wdata_rslice2_n_4,
      I4 => wdata_rslice2_n_3,
      I5 => \gfwd_mode.m_valid_i_reg_0\,
      O => \aw_addr_r[31]_i_2_n_0\
    );
\aw_addr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(33),
      Q => S_PAYLOAD_DATA(13),
      R => Q(0)
    );
\aw_addr_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(43),
      Q => S_PAYLOAD_DATA(23),
      R => Q(0)
    );
\aw_addr_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(44),
      Q => S_PAYLOAD_DATA(24),
      R => Q(0)
    );
\aw_addr_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(45),
      Q => S_PAYLOAD_DATA(25),
      R => Q(0)
    );
\aw_addr_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(46),
      Q => S_PAYLOAD_DATA(26),
      R => Q(0)
    );
\aw_addr_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(47),
      Q => S_PAYLOAD_DATA(27),
      R => Q(0)
    );
\aw_addr_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(48),
      Q => S_PAYLOAD_DATA(28),
      R => Q(0)
    );
\aw_addr_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(49),
      Q => S_PAYLOAD_DATA(29),
      R => Q(0)
    );
\aw_addr_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(50),
      Q => S_PAYLOAD_DATA(30),
      R => Q(0)
    );
\aw_addr_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(51),
      Q => S_PAYLOAD_DATA(31),
      R => Q(0)
    );
\aw_addr_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(52),
      Q => S_PAYLOAD_DATA(32),
      R => Q(0)
    );
\aw_addr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(34),
      Q => S_PAYLOAD_DATA(14),
      R => Q(0)
    );
\aw_addr_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(53),
      Q => S_PAYLOAD_DATA(33),
      R => Q(0)
    );
\aw_addr_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(54),
      Q => S_PAYLOAD_DATA(34),
      R => Q(0)
    );
\aw_addr_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(55),
      Q => S_PAYLOAD_DATA(35),
      R => Q(0)
    );
\aw_addr_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(56),
      Q => S_PAYLOAD_DATA(36),
      R => Q(0)
    );
\aw_addr_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(57),
      Q => S_PAYLOAD_DATA(37),
      R => Q(0)
    );
\aw_addr_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(58),
      Q => S_PAYLOAD_DATA(38),
      R => Q(0)
    );
\aw_addr_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(59),
      Q => S_PAYLOAD_DATA(39),
      R => Q(0)
    );
\aw_addr_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(60),
      Q => S_PAYLOAD_DATA(40),
      R => Q(0)
    );
\aw_addr_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(61),
      Q => S_PAYLOAD_DATA(41),
      R => Q(0)
    );
\aw_addr_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(62),
      Q => S_PAYLOAD_DATA(42),
      R => Q(0)
    );
\aw_addr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(35),
      Q => S_PAYLOAD_DATA(15),
      R => Q(0)
    );
\aw_addr_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(63),
      Q => S_PAYLOAD_DATA(43),
      R => Q(0)
    );
\aw_addr_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(64),
      Q => S_PAYLOAD_DATA(44),
      R => Q(0)
    );
\aw_addr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(36),
      Q => S_PAYLOAD_DATA(16),
      R => Q(0)
    );
\aw_addr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(37),
      Q => S_PAYLOAD_DATA(17),
      R => Q(0)
    );
\aw_addr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(38),
      Q => S_PAYLOAD_DATA(18),
      R => Q(0)
    );
\aw_addr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(39),
      Q => S_PAYLOAD_DATA(19),
      R => Q(0)
    );
\aw_addr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(40),
      Q => S_PAYLOAD_DATA(20),
      R => Q(0)
    );
\aw_addr_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(41),
      Q => S_PAYLOAD_DATA(21),
      R => Q(0)
    );
\aw_addr_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(42),
      Q => S_PAYLOAD_DATA(22),
      R => Q(0)
    );
\aw_id_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(0),
      Q => \^d\(0),
      R => Q(0)
    );
\aw_len_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(7),
      O => p_0_in(0)
    );
\aw_len_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(7),
      I3 => awgen_to_mctf_payload(8),
      O => p_0_in(1)
    );
\aw_len_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABEEE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(9),
      I2 => awgen_to_mctf_payload(8),
      I3 => awgen_to_mctf_payload(7),
      I4 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(2)
    );
\aw_len_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEEEEE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(10),
      I2 => awgen_to_mctf_payload(9),
      I3 => awgen_to_mctf_payload(7),
      I4 => awgen_to_mctf_payload(8),
      I5 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(3)
    );
\aw_len_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(11),
      I2 => \aw_len_i[4]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(4)
    );
\aw_len_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => awgen_to_mctf_payload(9),
      I1 => awgen_to_mctf_payload(7),
      I2 => awgen_to_mctf_payload(8),
      I3 => awgen_to_mctf_payload(10),
      O => \aw_len_i[4]_i_2_n_0\
    );
\aw_len_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(12),
      I2 => \aw_len_i[5]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(5)
    );
\aw_len_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => awgen_to_mctf_payload(10),
      I1 => awgen_to_mctf_payload(8),
      I2 => awgen_to_mctf_payload(7),
      I3 => awgen_to_mctf_payload(9),
      I4 => awgen_to_mctf_payload(11),
      O => \aw_len_i[5]_i_2_n_0\
    );
\aw_len_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(13),
      I3 => \aw_len_i[7]_i_4_n_0\,
      O => p_0_in(6)
    );
\aw_len_i[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBABABA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(14),
      I3 => awgen_to_mctf_payload(13),
      I4 => \aw_len_i[7]_i_4_n_0\,
      O => p_0_in(7)
    );
\aw_len_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => mcdf_to_awgen_tvalid,
      O => \aw_len_i[7]_i_3_n_0\
    );
\aw_len_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => awgen_to_mctf_payload(12),
      I1 => awgen_to_mctf_payload(11),
      I2 => awgen_to_mctf_payload(9),
      I3 => awgen_to_mctf_payload(7),
      I4 => awgen_to_mctf_payload(8),
      I5 => awgen_to_mctf_payload(10),
      O => \aw_len_i[7]_i_4_n_0\
    );
\aw_len_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(0),
      Q => awgen_to_mctf_payload(7),
      S => Q(0)
    );
\aw_len_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(1),
      Q => awgen_to_mctf_payload(8),
      S => Q(0)
    );
\aw_len_i_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(2),
      Q => awgen_to_mctf_payload(9),
      S => Q(0)
    );
\aw_len_i_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(3),
      Q => awgen_to_mctf_payload(10),
      S => Q(0)
    );
\aw_len_i_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(4),
      Q => awgen_to_mctf_payload(11),
      S => Q(0)
    );
\aw_len_i_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(5),
      Q => awgen_to_mctf_payload(12),
      S => Q(0)
    );
\aw_len_i_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(6),
      Q => awgen_to_mctf_payload(13),
      S => Q(0)
    );
\aw_len_i_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(7),
      Q => awgen_to_mctf_payload(14),
      S => Q(0)
    );
aw_rslice1: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\
     port map (
      ADDRA(0) => ADDRA(0),
      D(0) => \^d\(0),
      DI(39 downto 0) => DI(39 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => awgen_to_mctf_payload(14 downto 7),
      aclk => aclk,
      addr_ready_reg(0) => \^awgen_to_mctf_tvalid\,
      areset_d1 => areset_d1,
      \aw_addr_r_reg[31]\(31 downto 0) => S_PAYLOAD_DATA(44 downto 13),
      \gcc0.gc0.count_d1_reg[3]\(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      \greg_out.QSPO_reg[15]\ => \greg_out.QSPO_reg[15]\,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\
    );
\burst_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \burst_count_reg__0\(0),
      O => \plusOp__0\(0)
    );
\burst_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \burst_count_reg__0\(0),
      I1 => \burst_count_reg__0\(1),
      O => \plusOp__0\(1)
    );
\burst_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \burst_count_reg__0\(2),
      I1 => \burst_count_reg__0\(0),
      I2 => \burst_count_reg__0\(1),
      O => \plusOp__0\(2)
    );
\burst_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \burst_count_reg__0\(3),
      I1 => \burst_count_reg__0\(1),
      I2 => \burst_count_reg__0\(0),
      I3 => \burst_count_reg__0\(2),
      O => \plusOp__0\(3)
    );
\burst_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \burst_count_reg__0\(4),
      I1 => \burst_count_reg__0\(3),
      I2 => \burst_count_reg__0\(1),
      I3 => \burst_count_reg__0\(0),
      I4 => \burst_count_reg__0\(2),
      O => \burst_count[4]_i_1_n_0\
    );
\burst_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \burst_count_reg__0\(5),
      I1 => \burst_count_reg__0\(2),
      I2 => \burst_count_reg__0\(0),
      I3 => \burst_count_reg__0\(1),
      I4 => \burst_count_reg__0\(3),
      I5 => \burst_count_reg__0\(4),
      O => \plusOp__0\(5)
    );
\burst_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => Q(0),
      I2 => first_txn_byte_reg_n_0,
      I3 => mcdf_to_awgen_tvalid,
      O => \burst_count[6]_i_1_n_0\
    );
\burst_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \burst_count_reg__0\(6),
      I1 => \burst_count_reg__0\(4),
      I2 => wdata_rslice2_n_4,
      I3 => \burst_count_reg__0\(5),
      O => \plusOp__0\(6)
    );
\burst_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(0),
      Q => \burst_count_reg__0\(0),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(1),
      Q => \burst_count_reg__0\(1),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(2),
      Q => \burst_count_reg__0\(2),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(3),
      Q => \burst_count_reg__0\(3),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \burst_count[4]_i_1_n_0\,
      Q => \burst_count_reg__0\(4),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(5),
      Q => \burst_count_reg__0\(5),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(6),
      Q => \burst_count_reg__0\(6),
      R => \burst_count[6]_i_1_n_0\
    );
first_txn_byte_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => mcdf_to_awgen_tvalid,
      O => first_txn_byte
    );
first_txn_byte_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => first_txn_byte,
      Q => first_txn_byte_reg_n_0,
      S => Q(0)
    );
first_txn_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => \gfwd_mode.storage_data1_reg[7]\(4),
      I2 => mcdf_to_awgen_tvalid,
      I3 => first_txn_reg_n_0,
      O => first_txn_i_1_n_0
    );
first_txn_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => first_txn_i_1_n_0,
      Q => first_txn_reg_n_0,
      S => Q(0)
    );
\gcc0.gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => ram_full_fb_i_reg_0,
      O => \gcc0.gc0.count_d1_reg[5]\(0)
    );
\gfwd_mode.m_valid_i_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => valid_pkt_chk_reg_n_0,
      I1 => \^awgen_to_mctf_tvalid\,
      I2 => \^d\(3),
      O => \^awgen_to_mcpf_tvalid\
    );
\gfwd_mode.storage_data1[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awgen_to_mcpf_tvalid\,
      I1 => areset_d1,
      O => \gfwd_mode.storage_data1_reg[13]\(0)
    );
\gfwd_mode.storage_data1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => \packet_cnt_reg__0\(0),
      I1 => \^awgen_to_mcpf_tvalid\,
      I2 => first_txn_reg_n_0,
      I3 => \^d\(3),
      O => \gfwd_mode.storage_data1_reg[15]\(0)
    );
\gfwd_mode.storage_data1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(1),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(0),
      O => \gfwd_mode.storage_data1_reg[15]\(1)
    );
\gfwd_mode.storage_data1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(2),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(0),
      I5 => \packet_cnt_reg__0\(1),
      O => \gfwd_mode.storage_data1_reg[15]\(2)
    );
\gfwd_mode.storage_data1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(3),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => wdata_rslice2_n_3,
      O => \gfwd_mode.storage_data1_reg[15]\(3)
    );
\gfwd_mode.storage_data1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB3B"
    )
        port map (
      I0 => R,
      I1 => \tstrb_r_reg_n_0_[0]\,
      I2 => \tstrb_r_reg_n_0_[2]\,
      I3 => R1_in,
      O => \^d\(4)
    );
\gfwd_mode.storage_data1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(4),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(3),
      I5 => wdata_rslice2_n_3,
      O => \gfwd_mode.storage_data1_reg[15]\(4)
    );
\gfwd_mode.storage_data1[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B3"
    )
        port map (
      I0 => \tstrb_r_reg_n_0_[2]\,
      I1 => \tstrb_r_reg_n_0_[0]\,
      I2 => R,
      O => \^d\(5)
    );
\gfwd_mode.storage_data1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(5),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(4),
      I5 => \gfwd_mode.storage_data1[6]_i_2_n_0\,
      O => \gfwd_mode.storage_data1_reg[15]\(5)
    );
\gfwd_mode.storage_data1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \packet_cnt_reg__0\(3),
      I1 => \packet_cnt_reg__0\(0),
      I2 => \packet_cnt_reg__0\(1),
      I3 => \packet_cnt_reg__0\(2),
      O => \gfwd_mode.storage_data1[6]_i_2_n_0\
    );
\no_of_bytes[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \gfwd_mode.storage_data1_reg[7]\(5),
      I2 => \aw_len_i[7]_i_3_n_0\,
      I3 => \^d\(6),
      O => \no_of_bytes[2]_i_1_n_0\
    );
\no_of_bytes[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(6),
      I2 => \^d\(7),
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[3]_i_1_n_0\
    );
\no_of_bytes[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABEEE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(8),
      I2 => \^d\(7),
      I3 => \^d\(6),
      I4 => \aw_len_i[7]_i_3_n_0\,
      I5 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[4]_i_1_n_0\
    );
\no_of_bytes[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(9),
      I2 => \no_of_bytes[5]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[5]_i_1_n_0\
    );
\no_of_bytes[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^d\(6),
      I2 => \^d\(8),
      O => \no_of_bytes[5]_i_2_n_0\
    );
\no_of_bytes[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(10),
      I2 => \no_of_bytes[6]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[6]_i_1_n_0\
    );
\no_of_bytes[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^d\(6),
      I2 => \^d\(7),
      I3 => \^d\(9),
      O => \no_of_bytes[6]_i_2_n_0\
    );
\no_of_bytes[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(11),
      I2 => \no_of_bytes[8]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[7]_i_1_n_0\
    );
\no_of_bytes[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABAAABAAABAA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \gfwd_mode.storage_data1_reg[7]\(5),
      I2 => \aw_len_i[7]_i_3_n_0\,
      I3 => \^d\(12),
      I4 => \^d\(11),
      I5 => \no_of_bytes[8]_i_2_n_0\,
      O => \no_of_bytes[8]_i_1_n_0\
    );
\no_of_bytes[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(9),
      I2 => \^d\(7),
      I3 => \^d\(6),
      I4 => \^d\(8),
      O => \no_of_bytes[8]_i_2_n_0\
    );
\no_of_bytes_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[2]_i_1_n_0\,
      Q => \^d\(6),
      S => Q(0)
    );
\no_of_bytes_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[3]_i_1_n_0\,
      Q => \^d\(7),
      S => Q(0)
    );
\no_of_bytes_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[4]_i_1_n_0\,
      Q => \^d\(8),
      S => Q(0)
    );
\no_of_bytes_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[5]_i_1_n_0\,
      Q => \^d\(9),
      S => Q(0)
    );
\no_of_bytes_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[6]_i_1_n_0\,
      Q => \^d\(10),
      S => Q(0)
    );
\no_of_bytes_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[7]_i_1_n_0\,
      Q => \^d\(11),
      S => Q(0)
    );
\no_of_bytes_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[8]_i_1_n_0\,
      Q => \^d\(12),
      S => Q(0)
    );
\packet_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \packet_cnt_reg__0\(0),
      O => plusOp(0)
    );
\packet_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \packet_cnt_reg__0\(0),
      I1 => \packet_cnt_reg__0\(1),
      O => plusOp(1)
    );
\packet_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \packet_cnt_reg__0\(2),
      I1 => \packet_cnt_reg__0\(1),
      I2 => \packet_cnt_reg__0\(0),
      O => \packet_cnt[2]_i_1_n_0\
    );
\packet_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(3),
      I1 => \packet_cnt_reg__0\(0),
      I2 => \packet_cnt_reg__0\(1),
      I3 => \packet_cnt_reg__0\(2),
      O => plusOp(3)
    );
\packet_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(4),
      I1 => \packet_cnt_reg__0\(2),
      I2 => \packet_cnt_reg__0\(1),
      I3 => \packet_cnt_reg__0\(0),
      I4 => \packet_cnt_reg__0\(3),
      O => plusOp(4)
    );
\packet_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \gfwd_mode.storage_data1_reg[7]\(4),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mctf_tvalid\,
      I4 => Q(0),
      O => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(5),
      I1 => \packet_cnt_reg__0\(3),
      I2 => \packet_cnt_reg__0\(0),
      I3 => \packet_cnt_reg__0\(1),
      I4 => \packet_cnt_reg__0\(2),
      I5 => \packet_cnt_reg__0\(4),
      O => plusOp(5)
    );
\packet_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(0),
      Q => \packet_cnt_reg__0\(0),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(1),
      Q => \packet_cnt_reg__0\(1),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => \packet_cnt[2]_i_1_n_0\,
      Q => \packet_cnt_reg__0\(2),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(3),
      Q => \packet_cnt_reg__0\(3),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(4),
      Q => \packet_cnt_reg__0\(4),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(5),
      Q => \packet_cnt_reg__0\(5),
      R => \packet_cnt[5]_i_1_n_0\
    );
\tdest_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \^d\(2),
      R => Q(0)
    );
tstart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[7]\(5),
      I1 => mcdf_to_awgen_tvalid,
      I2 => \^d\(13),
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => Q(0),
      O => tstart_i_1_n_0
    );
tstart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tstart_i_1_n_0,
      Q => \^d\(13),
      R => '0'
    );
\tstrb_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(0),
      Q => \tstrb_r_reg_n_0_[0]\,
      R => Q(0)
    );
\tstrb_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(1),
      Q => R,
      R => Q(0)
    );
\tstrb_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(2),
      Q => \tstrb_r_reg_n_0_[2]\,
      R => Q(0)
    );
\tstrb_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(3),
      Q => R1_in,
      R => Q(0)
    );
\tuser_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[5]\,
      Q => \^d\(1),
      R => Q(0)
    );
valid_pkt_chk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \^awgen_to_mcpf_tvalid\,
      I2 => valid_pkt_chk_reg_n_0,
      O => valid_pkt_chk_i_1_n_0
    );
valid_pkt_chk_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => valid_pkt_chk_i_1_n_0,
      Q => valid_pkt_chk_reg_n_0,
      S => Q(0)
    );
valid_pkt_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[7]\(4),
      I1 => mcdf_to_awgen_tvalid,
      I2 => \^awgen_to_mcpf_tvalid\,
      I3 => \^d\(3),
      O => valid_pkt_r_i_1_n_0
    );
valid_pkt_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => valid_pkt_r_i_1_n_0,
      Q => \^d\(3),
      R => Q(0)
    );
wdata_rslice1: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\
     port map (
      Q(31) => wdata_rslice1_n_0,
      Q(30) => wdata_rslice1_n_1,
      Q(29) => wdata_rslice1_n_2,
      Q(28) => wdata_rslice1_n_3,
      Q(27) => wdata_rslice1_n_4,
      Q(26) => wdata_rslice1_n_5,
      Q(25) => wdata_rslice1_n_6,
      Q(24) => wdata_rslice1_n_7,
      Q(23) => wdata_rslice1_n_8,
      Q(22) => wdata_rslice1_n_9,
      Q(21) => wdata_rslice1_n_10,
      Q(20) => wdata_rslice1_n_11,
      Q(19) => wdata_rslice1_n_12,
      Q(18) => wdata_rslice1_n_13,
      Q(17) => wdata_rslice1_n_14,
      Q(16) => wdata_rslice1_n_15,
      Q(15) => wdata_rslice1_n_16,
      Q(14) => wdata_rslice1_n_17,
      Q(13) => wdata_rslice1_n_18,
      Q(12) => wdata_rslice1_n_19,
      Q(11) => wdata_rslice1_n_20,
      Q(10) => wdata_rslice1_n_21,
      Q(9) => wdata_rslice1_n_22,
      Q(8) => wdata_rslice1_n_23,
      Q(7) => wdata_rslice1_n_24,
      Q(6) => wdata_rslice1_n_25,
      Q(5) => wdata_rslice1_n_26,
      Q(4) => wdata_rslice1_n_27,
      Q(3) => wdata_rslice1_n_28,
      Q(2) => wdata_rslice1_n_29,
      Q(1) => wdata_rslice1_n_30,
      Q(0) => wdata_rslice1_n_31,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg_1\(0),
      \gfwd_mode.storage_data1_reg[32]_0\(31 downto 0) => \gfwd_mode.storage_data1_reg[66]\(32 downto 1)
    );
wdata_rslice2: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\
     port map (
      D(0) => \^awgen_to_mctf_tvalid\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      Q(6 downto 0) => \burst_count_reg__0\(6 downto 0),
      aclk => aclk,
      addr_ready => addr_ready,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.storage_data1_reg[32]_0\(31) => wdata_rslice1_n_0,
      \gfwd_mode.storage_data1_reg[32]_0\(30) => wdata_rslice1_n_1,
      \gfwd_mode.storage_data1_reg[32]_0\(29) => wdata_rslice1_n_2,
      \gfwd_mode.storage_data1_reg[32]_0\(28) => wdata_rslice1_n_3,
      \gfwd_mode.storage_data1_reg[32]_0\(27) => wdata_rslice1_n_4,
      \gfwd_mode.storage_data1_reg[32]_0\(26) => wdata_rslice1_n_5,
      \gfwd_mode.storage_data1_reg[32]_0\(25) => wdata_rslice1_n_6,
      \gfwd_mode.storage_data1_reg[32]_0\(24) => wdata_rslice1_n_7,
      \gfwd_mode.storage_data1_reg[32]_0\(23) => wdata_rslice1_n_8,
      \gfwd_mode.storage_data1_reg[32]_0\(22) => wdata_rslice1_n_9,
      \gfwd_mode.storage_data1_reg[32]_0\(21) => wdata_rslice1_n_10,
      \gfwd_mode.storage_data1_reg[32]_0\(20) => wdata_rslice1_n_11,
      \gfwd_mode.storage_data1_reg[32]_0\(19) => wdata_rslice1_n_12,
      \gfwd_mode.storage_data1_reg[32]_0\(18) => wdata_rslice1_n_13,
      \gfwd_mode.storage_data1_reg[32]_0\(17) => wdata_rslice1_n_14,
      \gfwd_mode.storage_data1_reg[32]_0\(16) => wdata_rslice1_n_15,
      \gfwd_mode.storage_data1_reg[32]_0\(15) => wdata_rslice1_n_16,
      \gfwd_mode.storage_data1_reg[32]_0\(14) => wdata_rslice1_n_17,
      \gfwd_mode.storage_data1_reg[32]_0\(13) => wdata_rslice1_n_18,
      \gfwd_mode.storage_data1_reg[32]_0\(12) => wdata_rslice1_n_19,
      \gfwd_mode.storage_data1_reg[32]_0\(11) => wdata_rslice1_n_20,
      \gfwd_mode.storage_data1_reg[32]_0\(10) => wdata_rslice1_n_21,
      \gfwd_mode.storage_data1_reg[32]_0\(9) => wdata_rslice1_n_22,
      \gfwd_mode.storage_data1_reg[32]_0\(8) => wdata_rslice1_n_23,
      \gfwd_mode.storage_data1_reg[32]_0\(7) => wdata_rslice1_n_24,
      \gfwd_mode.storage_data1_reg[32]_0\(6) => wdata_rslice1_n_25,
      \gfwd_mode.storage_data1_reg[32]_0\(5) => wdata_rslice1_n_26,
      \gfwd_mode.storage_data1_reg[32]_0\(4) => wdata_rslice1_n_27,
      \gfwd_mode.storage_data1_reg[32]_0\(3) => wdata_rslice1_n_28,
      \gfwd_mode.storage_data1_reg[32]_0\(2) => wdata_rslice1_n_29,
      \gfwd_mode.storage_data1_reg[32]_0\(1) => wdata_rslice1_n_30,
      \gfwd_mode.storage_data1_reg[32]_0\(0) => wdata_rslice1_n_31,
      \gfwd_mode.storage_data1_reg[33]_0\ => wdata_rslice2_n_3,
      \gfwd_mode.storage_data1_reg[33]_1\ => wdata_rslice2_n_4,
      m_axi_wvalid_i => m_axi_wvalid_i,
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \packet_cnt_reg[2]\(2 downto 0) => \packet_cnt_reg__0\(2 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s is
  port (
    curr_state : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    we_mm2s_valid : out STD_LOGIC;
    Q_reg : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \gfwd_mode.storage_data1_reg[34]\ : out STD_LOGIC;
    curr_state_reg_0 : out STD_LOGIC;
    mm2s_to_tdf_tvalid : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \goreg_bm.dout_i_reg[9]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[7]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s : entity is "vfifo_mm2s";
end design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s is
  signal accept_data : STD_LOGIC;
  signal \^curr_state\ : STD_LOGIC;
  signal \curr_state_i_3__0_n_0\ : STD_LOGIC;
  signal m_axis_payload_wr_in_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid_wr_in_i : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal tlen_cntr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tlen_cntr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tlen_cntr_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \curr_state_i_3__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[5]_i_3\ : label is "soft_lutpair54";
begin
  curr_state <= \^curr_state\;
  m_axis_tvalid <= \^m_axis_tvalid\;
\curr_state_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tlen_cntr_reg(5),
      I1 => tlen_cntr_reg(3),
      I2 => tlen_cntr_reg(2),
      I3 => tlen_cntr_reg(4),
      I4 => tlen_cntr_reg(6),
      O => \curr_state_i_3__0_n_0\
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => \^curr_state\,
      R => Q(0)
    );
mm2s_in_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\
     port map (
      E(0) => accept_data,
      Q(31 downto 0) => m_axis_payload_wr_in_i(31 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      empty_fwft_i_reg(0) => p_0_out,
      \gfwd_mode.m_valid_i_reg_0\ => \^m_axis_tvalid\,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid_wr_in_i => m_axis_tvalid_wr_in_i,
      \out\ => \out\
    );
mm2s_out_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\
     port map (
      D(6 downto 0) => tlen_cntr(6 downto 0),
      E(0) => accept_data,
      Q(6 downto 0) => tlen_cntr_reg(6 downto 0),
      Q_reg(40 downto 0) => Q_reg(40 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state_reg => curr_state_reg_0,
      curr_state_reg_0 => \^curr_state\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[31]_0\(0) => p_0_out,
      \gfwd_mode.storage_data1_reg[34]_0\ => \gfwd_mode.storage_data1_reg[34]\,
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[12]\(8 downto 0) => \goreg_bm.dout_i_reg[12]\(8 downto 0),
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[14]\(38 downto 32) => D(6 downto 0),
      \goreg_bm.dout_i_reg[14]\(31 downto 0) => m_axis_payload_wr_in_i(31 downto 0),
      \goreg_bm.dout_i_reg[6]\ => \goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[7]\ => \goreg_bm.dout_i_reg[7]\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gpregsm1.curr_fwft_state_reg[1]_0\,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => \^m_axis_tvalid\,
      m_axis_tvalid_wr_in_i => m_axis_tvalid_wr_in_i,
      mem_init_done => mem_init_done,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      next_state => next_state,
      \out\ => \out\,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      \tlen_cntr_reg_reg[2]\ => \tlen_cntr_reg[4]_i_3_n_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg[5]_i_3_n_0\,
      \tlen_cntr_reg_reg[5]\ => \curr_state_i_3__0_n_0\,
      we_mm2s_valid => we_mm2s_valid
    );
\tlen_cntr_reg[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tlen_cntr_reg(2),
      I1 => tlen_cntr_reg(3),
      O => \tlen_cntr_reg[4]_i_3_n_0\
    );
\tlen_cntr_reg[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tlen_cntr_reg(3),
      I1 => tlen_cntr_reg(2),
      I2 => tlen_cntr_reg(4),
      O => \tlen_cntr_reg[5]_i_3_n_0\
    );
\tlen_cntr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(0),
      Q => tlen_cntr_reg(0),
      R => Q(0)
    );
\tlen_cntr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(1),
      Q => tlen_cntr_reg(1),
      R => Q(0)
    );
\tlen_cntr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(2),
      Q => tlen_cntr_reg(2),
      R => Q(0)
    );
\tlen_cntr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(3),
      Q => tlen_cntr_reg(3),
      R => Q(0)
    );
\tlen_cntr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(4),
      Q => tlen_cntr_reg(4),
      R => Q(0)
    );
\tlen_cntr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(5),
      Q => tlen_cntr_reg(5),
      R => Q(0)
    );
\tlen_cntr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(6),
      Q => tlen_cntr_reg(6),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm is
  port (
    areset_d1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : out STD_LOGIC;
    PAYLOAD_S2MM : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \tdest_r_reg[0]\ : out STD_LOGIC;
    \tuser_r_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    TPAYLOAD_S2MM : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_tready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axis_tid[0]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    TREADY_S2MM : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm : entity is "vfifo_s2mm";
end design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm is
  signal arb_granularity0 : STD_LOGIC;
  signal \arb_granularity[0]_i_1_n_0\ : STD_LOGIC;
  signal \arb_granularity_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^areset_d1\ : STD_LOGIC;
  signal end_of_txn1 : STD_LOGIC;
  signal \end_of_txn[1]_i_2_n_0\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_3\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_4\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_44\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_45\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_5\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_50\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_51\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_52\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_53\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_6\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_7\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_8\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_9\ : STD_LOGIC;
  signal mux4_out0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal payload_s2mm_awg1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal s2mm_awgen_rslice1_n_1 : STD_LOGIC;
  signal s_axis_tready_i : STD_LOGIC;
  signal start_of_pkt : STD_LOGIC;
  signal start_of_txn : STD_LOGIC;
  signal storage_data1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tid_r : STD_LOGIC;
  signal tstart_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arb_granularity[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \arb_granularity[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \arb_granularity[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \arb_granularity[4]_i_1\ : label is "soft_lutpair40";
begin
  areset_d1 <= \^areset_d1\;
\arb_granularity[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      O => \arb_granularity[0]_i_1_n_0\
    );
\arb_granularity[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      I1 => \arb_granularity_reg__0\(1),
      O => plusOp(1)
    );
\arb_granularity[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      I1 => \arb_granularity_reg__0\(1),
      I2 => \arb_granularity_reg__0\(2),
      O => plusOp(2)
    );
\arb_granularity[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \arb_granularity_reg__0\(1),
      I1 => \arb_granularity_reg__0\(0),
      I2 => \arb_granularity_reg__0\(2),
      I3 => \arb_granularity_reg__0\(3),
      O => plusOp(3)
    );
\arb_granularity[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \arb_granularity_reg__0\(2),
      I1 => \arb_granularity_reg__0\(0),
      I2 => \arb_granularity_reg__0\(1),
      I3 => \arb_granularity_reg__0\(3),
      I4 => \arb_granularity_reg__0\(4),
      O => plusOp(4)
    );
\arb_granularity[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \arb_granularity_reg__0\(3),
      I1 => \arb_granularity_reg__0\(1),
      I2 => \arb_granularity_reg__0\(0),
      I3 => \arb_granularity_reg__0\(2),
      I4 => \arb_granularity_reg__0\(4),
      I5 => \arb_granularity_reg__0\(5),
      O => plusOp(5)
    );
\arb_granularity[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \arb_granularity_reg__0\(4),
      I1 => \arb_granularity_reg__0\(2),
      I2 => \arb_granularity_reg__0\(0),
      I3 => \arb_granularity_reg__0\(1),
      I4 => \arb_granularity_reg__0\(3),
      I5 => \arb_granularity_reg__0\(5),
      O => plusOp(6)
    );
\arb_granularity_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => \arb_granularity[0]_i_1_n_0\,
      Q => \arb_granularity_reg__0\(0),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(1),
      Q => \arb_granularity_reg__0\(1),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(2),
      Q => \arb_granularity_reg__0\(2),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(3),
      Q => \arb_granularity_reg__0\(3),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(4),
      Q => \arb_granularity_reg__0\(4),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(5),
      Q => \arb_granularity_reg__0\(5),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(6),
      Q => \arb_granularity_reg__0\(6),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\end_of_txn[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \end_of_txn[1]_i_2_n_0\,
      I1 => \arb_granularity_reg__0\(6),
      I2 => p_0_in,
      O => end_of_txn1
    );
\end_of_txn[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      I1 => \arb_granularity_reg__0\(1),
      I2 => \arb_granularity_reg__0\(2),
      I3 => \arb_granularity_reg__0\(3),
      I4 => \arb_granularity_reg__0\(4),
      I5 => \arb_granularity_reg__0\(5),
      O => \end_of_txn[1]_i_2_n_0\
    );
\end_of_txn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_51\,
      Q => payload_s2mm_awg1(8),
      R => '0'
    );
\end_of_txn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_50\,
      Q => p_0_in,
      R => Q(0)
    );
\gno_bkp_on_tready.s2mm_input_rslice\: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\
     port map (
      D(1) => start_of_txn,
      D(0) => start_of_pkt,
      E(0) => E(0),
      Q(39) => \gno_bkp_on_tready.s2mm_input_rslice_n_4\,
      Q(38) => \gno_bkp_on_tready.s2mm_input_rslice_n_5\,
      Q(37) => \gno_bkp_on_tready.s2mm_input_rslice_n_6\,
      Q(36) => \gno_bkp_on_tready.s2mm_input_rslice_n_7\,
      Q(35) => \gno_bkp_on_tready.s2mm_input_rslice_n_8\,
      Q(34) => \gno_bkp_on_tready.s2mm_input_rslice_n_9\,
      Q(33) => mux4_out0,
      Q(32 downto 0) => TPAYLOAD_S2MM(32 downto 0),
      SR(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_45\,
      aclk => aclk,
      \arb_granularity_reg[0]\(0) => arb_granularity0,
      \arb_granularity_reg[0]_0\ => \end_of_txn[1]_i_2_n_0\,
      \arb_granularity_reg[6]\(0) => \arb_granularity_reg__0\(6),
      end_of_txn1 => end_of_txn1,
      \end_of_txn_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_51\,
      \end_of_txn_reg[1]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_50\,
      \gfwd_mode.areset_d1_reg\ => \^areset_d1\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_1\ => \gno_bkp_on_tready.s2mm_input_rslice_n_53\,
      \gfwd_mode.storage_data1_reg[9]_0\(0) => p_0_out_0,
      p_0_in => p_0_in,
      p_0_out => p_0_out,
      payload_s2mm_awg1(0) => payload_s2mm_awg1(8),
      \s_axis_tid[0]\(39 downto 0) => \s_axis_tid[0]\(39 downto 0),
      s_axis_tready_i => s_axis_tready_i,
      s_axis_tvalid => s_axis_tvalid,
      tid_r => tid_r,
      \tid_r_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_52\,
      tstart_reg(1 downto 0) => tstart_reg(1 downto 0),
      \tstart_reg_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_44\,
      \tstart_reg_reg[1]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_3\,
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
\gno_bkp_on_tready.s_axis_tready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => TREADY_S2MM,
      Q => s_axis_tready_i,
      R => Q(0)
    );
s2mm_awgen_rslice1: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\
     port map (
      D(9) => start_of_txn,
      D(8) => payload_s2mm_awg1(8),
      D(7) => start_of_pkt,
      D(6) => mux4_out0,
      D(5) => \gno_bkp_on_tready.s2mm_input_rslice_n_9\,
      D(4) => \gno_bkp_on_tready.s2mm_input_rslice_n_5\,
      D(3) => \gno_bkp_on_tready.s2mm_input_rslice_n_6\,
      D(2) => \gno_bkp_on_tready.s2mm_input_rslice_n_7\,
      D(1) => \gno_bkp_on_tready.s2mm_input_rslice_n_8\,
      D(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_4\,
      E(0) => s2mm_awgen_rslice1_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      \end_of_txn_reg[0]\(0) => p_0_out_0,
      \gfwd_mode.m_valid_i_reg_0\ => \^areset_d1\,
      \gfwd_mode.storage_data1_reg[9]_0\(9 downto 0) => storage_data1(9 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \gno_bkp_on_tready.s2mm_input_rslice_n_53\,
      p_0_out => p_0_out,
      s_axis_tready => s_axis_tready,
      s_axis_tready_i => s_axis_tready_i
    );
s2mm_awgen_rslice2: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => s2mm_awgen_rslice1_n_1,
      PAYLOAD_S2MM(5 downto 0) => PAYLOAD_S2MM(5 downto 0),
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[33]\ => \gfwd_mode.storage_data1_reg[33]\,
      \gfwd_mode.storage_data1_reg[65]\(0) => \gfwd_mode.storage_data1_reg[65]\(0),
      \gfwd_mode.storage_data1_reg[9]_0\(9 downto 0) => storage_data1(9 downto 0),
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \tdest_r_reg[0]\ => \tdest_r_reg[0]\,
      \tuser_r_reg[0]\ => \tuser_r_reg[0]\
    );
\tid_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_52\,
      Q => tid_r,
      R => Q(0)
    );
\tstart_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_44\,
      Q => tstart_reg(0),
      S => Q(0)
    );
\tstart_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_3\,
      Q => tstart_reg(1),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    comp0 : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_logic : entity is "wr_logic";
end design_1_axi_vfifo_ctrl_0_0_wr_logic;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_logic is
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss
     port map (
      D(3 downto 0) => D(3 downto 0),
      aclk => aclk,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_19_out => p_19_out,
      p_8_out => p_8_out
    );
\gwss.wsts\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss
     port map (
      aclk => aclk,
      \out\ => \^out\,
      ram_full_fb_i_reg_0 => wpntr_n_0
    );
wpntr: entity work.design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      comp0 => comp0,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[2]_0\(2 downto 0) => \gcc0.gc0.count_d1_reg[2]\(2 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      p_19_out => p_19_out,
      p_8_out => p_8_out,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => wpntr_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_logic_176 is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_logic_176 : entity is "wr_logic";
end design_1_axi_vfifo_ctrl_0_0_wr_logic_176;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_logic_176 is
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  \gcc0.gc0.count_d1_reg[3]\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]\(3 downto 0);
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177
     port map (
      D(3) => D(1),
      D(2) => plusOp(3),
      D(1) => D(0),
      D(0) => plusOp(1),
      E(0) => E(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i
    );
\gwss.wsts\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178
     port map (
      D(0) => plusOp(1),
      Q(0) => \^gcc0.gc0.count_d1_reg[3]\(0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\(0) => \gc0.count_d1_reg[3]\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \^out\,
      p_8_out => p_8_out
    );
wpntr: entity work.design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179
     port map (
      D(0) => plusOp(3),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) => \^gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_logic_184 is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_logic_184 : entity is "wr_logic";
end design_1_axi_vfifo_ctrl_0_0_wr_logic_184;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_logic_184 is
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts_n_1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_6 : STD_LOGIC;
begin
  \gcc0.gc0.count_d1_reg[3]\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]\(3 downto 0);
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187
     port map (
      D(3) => D(1),
      D(2) => wpntr_n_6,
      D(1) => D(0),
      D(0) => \gwss.wsts_n_1\,
      E(0) => E(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i
    );
\gwss.wsts\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188
     port map (
      D(0) => \gwss.wsts_n_1\,
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => \^gcc0.gc0.count_d1_reg[3]\(0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\(0) => \gc0.count_d1_reg[3]\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \out\ => \^out\,
      p_8_out => p_8_out
    );
wpntr: entity work.design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189
     port map (
      D(0) => wpntr_n_6,
      E(0) => E(0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) => \^gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    prog_full_i_1 : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ : entity is "wr_logic";
end \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_10 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
  signal wpntr_n_7 : STD_LOGIC;
  signal wpntr_n_8 : STD_LOGIC;
  signal wpntr_n_9 : STD_LOGIC;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\
     port map (
      E(0) => E(0),
      Q(4) => \^q\(1),
      Q(3 downto 2) => p_13_out(3 downto 2),
      Q(1) => \^q\(0),
      Q(0) => p_13_out(0),
      S(3) => wpntr_n_7,
      S(2) => wpntr_n_8,
      S(1) => wpntr_n_9,
      S(0) => wpntr_n_10,
      aclk => aclk,
      \gc0.count_d1_reg[5]\(1) => S(0),
      \gc0.count_d1_reg[5]\(0) => wpntr_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      prog_full_i_1 => prog_full_i_1,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0
    );
\gwss.wsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\
     port map (
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \out\ => \^out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_fb_i_reg_0 => wpntr_n_11
    );
wpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\
     port map (
      E(0) => E(0),
      Q(5 downto 4) => \^q\(2 downto 1),
      Q(3 downto 2) => p_13_out(3 downto 2),
      Q(1) => \^q\(0),
      Q(0) => p_13_out(0),
      S(3) => wpntr_n_7,
      S(2) => wpntr_n_8,
      S(1) => wpntr_n_9,
      S(0) => wpntr_n_10,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => \gc0.count_d1_reg[4]_0\,
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(0) => wpntr_n_0,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]\(5 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_fb_i_reg => wpntr_n_11,
      ram_full_fb_i_reg_0(0) => ram_full_fb_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
c0: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\
     port map (
      comp0 => comp0,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      comp0 => comp0,
      \gc0.count_d1_reg[8]\(3 downto 0) => \gc0.count_d1_reg[8]\(3 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => ram_full_fb_i,
      ram_full_i_reg => c1_n_0,
      v1_reg_0(0) => v1_reg_0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
\ram_empty_fb_i_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => m_axi_wvalid_i,
      O => ram_empty_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ is
  port (
    \out\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ : entity is "wr_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ is
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal \ram_full_comb__6\ : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
c0: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => ram_full_fb_i,
      p_8_out => p_8_out,
      \ram_full_comb__6\ => \ram_full_comb__6\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]_0\,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
\plusOp_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => mcpf_to_argen_tvalid,
      I2 => p_8_out,
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ram_full_comb__6\,
      Q => ram_full_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ram_full_comb__6\,
      Q => ram_full_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
KW+uM6VF1w2J59GnW9nCNlQJsGixF8tx0hAZ/rW41/3D1CeVZImR6WnUvaQpDzqyukd+6NkQKbGN
gExWu5ZqQg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
xMDBrDpWBXBP7OHGwvc2M0BkXvMWB7ITv1UnT2qOe4Js2r2cnW7oeoh2VyCQnRlcD5/5v4x0ilk7
SYnxIKWha86OQxyXekUUk/FfC8gHjHq1onEx72iLRF1IJyP2uvfzkkf2QBdHOBx47ZQtZznsiMU0
L5XsqhqXEYz4PbWY2Hk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VMbRO25j8i3mCoADFHnJzVSgm77ZT/5C2IIvlXnwpW4mrt7S7wmSCmqhiM5DFJ5Ws9THQGN70uuD
KB05OqsAw7C06UKw3jqk1YuJneFlrHoYK2eUVMMqZNujHBgqiSTTD711I2UkKNn73Uez/bVBPpd9
PRjWwinR5K0A5AmhD6Lz8wwwwyOskaapqXMew9NRR7uq0S9dPu4SLvcVr0bLibLH+N89ZXa/jbp+
3RJFf4um1ETeDD0WiPpKrrM6rZFF4qVHwl9ud4x+sUm8djP0zyMiPTHUKtPtArcITp4mnF1+NkrT
wDYneD2LHP0FAOPxvmbjqTtXFF4PGTOJ1oXxcw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d1GSv9oPpaKSilyeux7u2Woz/0x9kjq4sTDzalfL5yaZvCk6EoZCUPWJpU7oZmRv/Ax8OH3z7k1z
METCJ+8BVuY2CDJClX3XgMiI5Py8maKwTNjYV/dHYTYzLkK3mXJGbg5csvPwrCOeU+M4xHazRoE7
wb9weTpiTDmjjtkQxwzkDhueZstExobu+o1+4M1IlkozLe6feFl0cjI2cqPbUwbJTGrZZF/k9SHw
3wyjv2T7mQEH62Rg86xozQxnvcfMaL69tqn22/3E6/vl89HetxqVzvvqRP8tLywmT5TFFIT5j0sm
3c+IS968fbpBOZYIrEydYNeKg72LmSE9iPpPdw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dQr35UX/fMxQ0mWuO1AobCiYrdyLPWPk0TWHWdk3vLBJgl1LfE+6RDUnWJRXUC5hPVOWFqSZYqsK
AJZf/+ZnqAGLivhYyIF/5NZfCfoohZ1m9YuLSsEh621l020TqGOoUQpQShaWgqMoYKhxj96b2z7+
YdqoO9I6ELgg19yegcw+dT0uyWnqMVz+ht86aoxRRcTfrsbsjbLWpGQ0zFrjec18nsVisJ2mDHYi
vyhn2bTpQM1hzAHgNobep29SCzR4ti6jMCHejbBYVwUfAbTgkeEolUz3ITQN8T4EyIlw0lNjyE0B
QAFwREf6JPt7qAJK2BEECVwApmjimifT9w8+gQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qG9+1e9HWsJbBpwAEVNnIW8T31cZpOW2uXs45hNxf47rvFTiBbFVMhyd3zCjPtIaPRmEoBb93+cu
0EmC9pGWL/bVJG/EU9c4aPAamJKgILiFaKDFwef8LhWgpBn4Pg0usZUhKWtYKS4kecURd43d6fNV
O7c1lUHnr6MhTqMm/DM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AdgnITHk/9qVO+h+BJMfl1a8jrneXRtseQcUYD2qbxt1U5m/vJIyMxzOcspnr7kzQAy4iExLkHYB
i6IvH6c2vlU1/DTjG6yF1rSHS0JWSqSp5MOc7FFGeKXAmrBbCl1GijRvlhH5yGY15xGlRfMQ2hX9
6dhQBGdpLmE7cGcjhrBhvlOlDglLxPii3XLx7QLF952WaQBkHb/t5ErWcnZaSJtyb/nMeA6N9XSX
7G5mgb7LS4zWeIT0uQUaOCyjrWCSTFpzGCi+rh30sIf3XVyLgJLu7z8TGE38ljKW8e/zuDJtowPf
8ed+mM+eBRp6Zg2PBp1eLpGzbnhBOjtBIUf7pw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SLpjGzmf2jepzBRTE567rOV0iOp26rFIWug1HYTfxGK4owzeSdSD/B8HJJW+2rBMoXsTTxk67hDn
EjBmC2TogioeFFf4jNH7d3Tymd6Rxh2OjRwVUHn+NhBk0uDuhe0oQFk17XOLV7GHn/XZQ2e6/3eM
dEG+Vmk8aJIL+sFhiddf548OW6bPjPYREEIZNjgu7nrT0iPX1dA0qIySEltCWUtc5yFKiC8c46ze
aNXIo5hVakj1x3PsfaVK2s5kiZUyVXPKFdBF8h7IUn7+G+/AOfYMlN+d1JykxTckawQziffVriiI
rUec7WLVDBGB53mHX1Zntb6mfZvBjvGAv+SaKw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VmXZTDM5gKvJ1o3WW6TXT7UiNu3EnVQDTb9Mnri3v7LXHvSMDrTu9PR86uiUaSY9ZLQWglTYEioa
TSQ6OIlP19ZG79vW1314PcQRgTUaVy/zre6/IxYBh/sLYxBsDTpeiif5Dk2zmpLrqzgbQV9fABqJ
HEgX6WWqDBGe2zmfjg55nludDMZD2FXl0NUi8vXONGqCx5XD2s7w2zq0INS8eVoTRWld9c+B6bgB
nS/gPiGkleF9H7ayDuk6bcKXeu58mDRUZOmvcEMkW8atwuDi2Q1YZPztVhc98U+f/Xw5+AuQvKFR
mp1LoxQCGbeVl6o24yZe+S22h1J1I+5QYo9eTw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17040)
`protect data_block
IM7HAWrIO4TRPSyB0v18vA2BiyE/VAZkI3Fj3i3CeirbtlVXTF5zeCP+Y/gAK2ptDAn32WsBu+3x
xwprtUqQucVTDRJLSmRKzW6XyFmeu4ETXW7RzBHWY/9uWEDucCR/WQKV77k4rG54PsBR081qvag7
doAfpenVDqaD9u7LZlguXOb2z83yGJ6d+/W9NLAtmAQndZAPcCwsrs+bqGkmeBrN83JHu6p+/MY8
yn61LbYu0eD6gUsB74Pd4utwCU36xlxivjxt8XMOmF4aEm18wkq6nfmYMFRi6H6FM5DYL9QFam6y
XQt4GHN4XbkIT35+y7zrZmsxbgAxcx9MZvkgQBMsssvFts4r/V0+CCmmtT3qkvWt68pXzb3FUlet
Rk9G+vd5VDFRyiNY7fVzrZCXvuOEpRujR2GLHJsO0RPGN8G/4tDEl2mTKshgvgLlwiBT8coC4kZb
SDq0waHc99Y1qzReBuZKxCh4eXgtrdABRoI/hrWn/PEwAiTpMcdmf2tAt3vTa7GbgM5IiOJtgbvo
VLIlWrkPlx5xughTLKwnKQn3ZPMlBwDk60/PpUhrSQ625qk6kIyyX1Qy+jxw90mwE5ziHK6BijoJ
X+kWdoh+fjuYX4Qt2K0Kc3Mlf+moeZvsysDiGa6/TE96eJBkV0ukbx7ArC0Vj7e0cQan9B9yhrEc
eWsbsmeQCRVSbodrEWiEn0cP2LLeYRCU6mHir2HVCpWI6OhblY1ALjSiWkbZCmurVH2SMOL1ltFH
0Ior6Tt+ai7dC3IYYbXQVLkiG7nQ5LQGkI5PxLUHBvvyqjgGYELJsl4kQ76w6rQaTVkS+SOFW84D
JYKa/g/ww3ZytJg6snB8uoou6x9SAmMhP3TINiFHRICQGRKE9rjnUKiOtIoxf2N4FFlXwdcs2zRM
rG9ehGarysZqocPwl/JRSswOyt7rTqje7nidDAP9LHHbKsYHuHPnFm3ClK4p8YH9qxCHStxEG1O7
Und8rwJLQfaW8KM/FyVFw4oYWPoqHsEQHVZ07XjMSxRA71RM2Wlr4JCBRWKM9aBw315bL4PgwFs0
A1vasmASBhz9OKEaootEerCC9SqIHOFW5is6QwSV7Bu1H8ABkgUNln6naiMkftlDo4aLDaO8camC
P7N0o9+E8Mw1S8a7wbYLxeIGH1k+9mrN+gU7/piOCe4HO31aF8jnwV0CfbVBN7TUoVCQeHd+E1oN
1DWL4TOqyK9QLnGkh2PDZoKIAlxn9yT17wLRusZfuyq+FEr8XaALQJcc8x99fYjIObXAtAkRhkmo
BBUn1Q792pjy6g3SkpuqSUFaGOlCgJgxwR05dzGrT2s2Zm8/KWlKHcvcwFjsnAWRS+aRwNSryZ0V
F6oMKaKowtULoNYFsh4CvLoTqElNup87em/oZeasUdi1QBITB2CMQmYtOZrW66KhC1nn1If+//KM
mQ6CNzxeoqWK7QDL5GTB3TK78UEaNOFVy5HiDHw35EJ98Tf3M4gtiZ+RF2YQCLtjDrrh2MyrblWk
OE4leLnkfKfKnxnsC7lskdXt7DQ5J1DqhnFFWwgmJl6Yc2nMt7PcGdCy1KI0qGU7prU1jaI7L7Ra
qTDnAmTHnLPXOFGO6dKBfVeq0wHXfQsK/fNINpWW+pqDNJEYteaHhsocLgCCvt1ZOIWhIjVeHX8E
q1x7V3C0Qqgk1ShOqzsakUK65PKZ9R7q875ARt4UfH5ru5bxSaoUjGQXEkzPNvDSUzFPYioYDQRv
dfmS5Ati2Fp2a+8tjv3+miT+zSed3sJ46NuqrBHi9yQL1ORTEgIUd3abGDlY3dj1A6yCGr3SfVY3
LTbO9u78mLmxVylVJDXxV34u3iJHHY3EXpsFjPkcj9TEVELmE++yG5S2SVN5aU8RrViQHb4z+O5A
6Y+ByGR74DN0taY0xU64/C6AdppV7yXqCQykfWVXy/zqeHI3u9Nyh3AurlnZc5ROl/8sakjVnf7u
3u38G+D7hNfZzxNXDalev3gRKg5hNU4JnWYK8UtlQuxZfSd+MP7CAgq0aiOYeF3F8+1LaVh+CC2N
03RNSh7t76T/nNi1+eTEK3Z5B2hwV5+X7EwEQKCszoUmrj2Xr4mJqp4BcayPJHVsfHMuOsXENEfW
2p8JrVkGlsxRD2W+OM+OYAIylG2e7N47qd5lLvJDbMRqbNkYbvqiNmdtdZxVtQfaPJHDrxDSk1V/
nzECJHdtvYFCPvOP7si/Q+HgXoT+kwyC3xswbUw/ttJE4qDqsy6MP4f2JpY5ZHXSa3elw84jzIl8
cIWCtC7YFmuGjxy0sYkkoE5Sy5VQcG6kQIw67pBk0Pio7dSd1TdQaApJau3bdM/k+DKihU4ymD3S
iknkC71kbHsq27KXXJ1M0fbCzqCzxNCeEXZsikB+nKcvYfx7xqC+2poji47OCkQuBmW055Uk8di6
uuPk+tmsaJdrAu3w4imn0INyjJsBMuXo2QMuDUguD4XdVoTW6WeaPHZMjdHH8zAhLi8HwElZp/f4
73VcoNs437NXXMerl8w4oa5MVJJpbqtYbXmm59GPTubP0iCJy8T2P1MU0DPrK3bVm+zRQJFiA9gO
J1xlbJOvX+zD5uS/Wio1Czuj1aPWxUcUNdTWQiOv/5iJV7W46IkaSloUXMfBT9TxMqgHCPEi2s3m
0F5E97HCUhnPo7pkCsMtHImLLVQLC9Y9uDXx8Gr7NSc+2lIHoQstHkwU997zn/iVql+kcecTpI2a
imlSgC3/bIHBiD4MINeiz0bqjl8BLlQmK5f6SA0OQOVhh9O36Gv5UpIQvezRWryt607keB0euDgf
4NAr6H5cb9HdZt0CRjX+6Mls7lqVvbxjKk7mzVtiCOxCMnXCxf7bJeVsblMT2dm7u0vQrLFLEsk7
ZY55yoNzIpst85OkH9FHrRexZbcETYBI/fFzuLqsQgXnedw6Zu36EXsRhiFEKvJMLBAZaqGBQjbT
/9MDHPSIyTpfbZWZE++qbL4Wvpykzv31w+rhHMMl0cBpGe+bohJyXvMwPg5aXr/1ppXW7Re6cGTB
Lyu348kLZkFEnypFW9EDr+mB5k0MAh+OksMntJQY5ndCZkzOVJnhLOKLWL9AkIx/dtV51W14e8CC
MSiJv6mK9/aaLJKU/nxNoatZvFYJFmTlbB1fDOjdZDgLKADeD9FUT6rREWXYt0qJ33dz2T42fBBF
aKZOg+7uX2IWZWxLOSXd9NuuNmG2XQL1w/85GQNpOFrdSJgihqQqGGPiYqGNxAGdV9q+jc8h2EDj
EMgMzxGZrsLbpdkjiq+HRAfKq5b7eP2JbLi85HeUANhPliX0uH34p6beX9lz6VY0X625ChGrdXab
9IfKaGI9Y6BhyYkr2/dULKAaAZKcQcVb0AnaRmGHwnetSa52wKN03uKMru4KNyUGcUNrk3+QNNZG
OMx/E2VVDbxJocfYDNqkl3DF5L92LPR5eAY0mAuqPr7elkRbgMEbz8r6W/+oMxjXPPzITPE9GPeO
t5oKvsHQqZr4qwJsmpO2O0dlwKgG7+f+J0TQsW2oNnEZY5/CF3zTIL88wPNtag7/UATbTUw41KHp
KdIZlAy5LDOwwOPPFxXfJ50mk0SKSSNMoaliowhAG1Ceob/CkkWrpZBuhz7T1mUSC5HhvY26pgcG
+LATVb+pNeMvmYftj3T4MtulIqvOOOOxsw5CoUpA4OV8TcQIiFDp1LB1OFh447vMmh+ChnHMQ8qG
YKuNuK4kPfbaonLPMB5JRmMl+BbrItnE16QFMIpbg7TIYcUepAJQw+1vPY417Kic8+Gk+peOYXcQ
TWEncS/anNErrAs/+moSmLTGNA1SZbbeAmDYpN6UzRGw3bo2iuZtP4xoXDWQvEhhqAIGccqsJooT
kAV3YKeyTk1IvpeQvq+GKELbZp4hsJbdbNQlRTc0992+moudP/o17PLVCr1k99QQGQP8a0MGUAJQ
26BB7VfhjKvr8LnpNLRFZODZhn7W8YES4fXqBGfjKjUP8LLq4GvIRqJqprZxwEVMKAAmEFAGXCla
oPJ+o7+L9oiDB6oHHGSh+h+gDUG2U+sCcZ7p57/pBPI6dKlmlnry4M9wHJG7qr5WclgLH8Vgt0zQ
YFrvY3Dd++gJhdLezfYCkeUCER+G0q7UIhDF7m93VlboDNVRl96WXJnmuYRAn8eDEkpDgKx9nG9u
ik8UNCyozbTiUr3AvwcEhym+WPRIJxyciZbJEnex+kKva/z8S7SaaV6dSNqqafiOtURde2jKCXTx
nJf++/qRcPe3OK8SdIQg1KzzDegSw5j4Ycjr8Zg6zW9u7blrnM3LnAYfPGl8A8ORTHGaliGfWQ9d
OQkm1DHtR1lVsiNoesihlHtG4kPEpLeb+p9JU+CkYHhOvrnu9ytvvLVvLF8/exLoDfzQ7fbWxn8E
pn2H6nBe+nJEl0BUf3Sc4rum3lwt9M0WudYEuIPFKAiR4IdJmpZOvUP6TDQV2zfQww7cEWXR/nlZ
+qx5Ab/AGB/TRh7p+MY/BWeUbJ6kZPb4cmxN7wR9Y+dLGNlxeyDEfgQivUhZYQANwKT//Ec15db0
nQmtkOtRqy+hUFWL6GWUb+97OIxqBd9kzxC5GIAk5pi1UUoGaPFz5bLhUzQgeILc/SowD3moIa5+
cX2ayz5/IpxD17/DJ4Xatle2WEj8aZ31lMF+o2OkddcAorIenmwd3BMWTq7Qz+PtMFzyaTJdEiwk
1cc6+USWrZXeQVXwALxDIWdc+7mRpbILtGMNxXPzEwx7rShYbHNMcD/wwLaAi69lEufSkbz1R2qr
dC4q6iUbYLraAvTLHE+2dE1kPTUALnPyVNP6bXnFRWvDA6Lh5/XLKBiNH4eOclnPTwTf/XrhlqM4
Ee+P1E6F09pC2bykedTuoEAERxt4bnFfUC2/qXegm62ejtnWGAayV8Ae8KZPpazr/3ZLxH51bnv2
BYJBNzSAE1WGv5EhqpVJuMXpTtP7IKw0dmhpJAn0zLf+xSiomzkEQJyGf/7g3bJBa+rSAPj5BZhR
fWgMharEoBoSGfS0TCBxiLUGlFmykk0r849X34zjaWSjVMjT4fdQ9NnpbPU5R8tDnsI5TLknRWOX
YMHX1HvDvjb8ngoOkjv3pRtcA9H4HbFB2NqVkPLsAJXLDnG+JwmTRXqfhhbltP19kFRGsZh7yHcl
LFy2VNwjbYvfTxkPBuWgAd0Lx04mAaxetwQT67vA9v7IhhdzLLiQwrutV1qP6B+bzW3XpxhfTPyB
gP/eXKlx0JDKq6r/UtKeIXQjQ0SwZwzZ9M/kYvWagexE+Z4e9o6lUAXRl2LKnmh7gvMEJ/lyJA0h
oj79Uj1VQysjxLm4YAcQmGvF/N3mAvbpVwvwG/IcHr7/ulw2mC7h1AyaAPoDkjiePsPBHVdhfMzn
5qZ2McRqp/yYlGfGdXiGeldCGHzp3H927Km7LTX7eb5A+6P2BF6NaOuP49r4W+FkEAOl8FetPaNz
jo2eOVJrS+FWGQmZHwYJ+aUzOfroSRoQ2SmJ88N2fuEVyti3ZowPOHVvSqgGPEZ7DtzZTuf0e32t
htuJ2nvbb3eHig/+oqgN3yMpkoGB6Powq3oWmk2KbpCT3x1Uo98S+VX3rbTqE7j9EIjiOIFj3QFP
caDCiN1VBVeMMmVziH75lcnwWOoDvOqU6mpD9iwZ54WQmG1kVIUp2fHlKzlJjfsOhEsjWaDchSKm
KSV1x4k/DLx1GvjFHDOyCwpDbwsjYgZlrFPuz31RYcgc0dkUezirSP7pOdWFW+/HGeRLOmp1XTr4
bVHtuvW8ta3NAOSZUK+msrPihyQjzzDTHEhcN6tLU+iRRybd9rVJGNUWGQfdNAvAuKuOJheayXtM
y7vVmRPr1IRUzG+7jA1DlP31D4GpwK5Cg8u3JG7A3Nhu28pFOqSryJg5BGqIm/MXoMKklzKOcjLm
yDhqWvjV5hr5uOzchz8v/rhwJK+IPF6m7v1kOGd8FjlOuKkfdC0iDrN2MIzoxaQL9zi7kd179te0
pJQzrPAIPBANmFGRNMp5yj3YlK6YFt2JHMH7BSbxRjQNHsP4aYLVRWG1ZNTtKw9a15xSeCEXdYK2
fnlIEbEP7hBtJMLvHTqaa2AB2Hkcewfm3+fPOzdhxfigHRPldaO2yyf5h9v6TdmWbDlaMObAbLPx
ndKxDKFUF9LuA4O5Y/tAXW2Vw0viOI+Csn+BR0wwuY/WE0RbocMKUOEGdOlff2P7CtUC/hYUcXv6
TN37LjrRRslGZRupVvuaSCtO5DIUZwDWkzjqUtXzXniY8qHa7qR65B0yT4Q6qsVNwnNduRUC3CkH
j+l+xcKqLSxUTl6Wn70uDoC6AhpvKSihAJFyAmORIzjHfslE+6hEm80XAr6W7rZHZtYkNclri4Wx
ns1Crb0X0TW4rUmhEkb3ThUXLMMtpCOjNpFApZM3F7Xksh/jOR0lv9fQP9Hc8PysE8Rj8dfE09fx
vs9pGt+Ww6DPTpQ+i7jscr0fzpSpnBpU8mGGfoPkyN4D8iL/ZwsvkimWDNAGP8yvoQdg0creB5V8
xDXvnoI90Bzk4On00QtYEFni6JYq7Rk/LkehvK0vj4BcysepaDEav9jjzehHtBQcXleEqo92hDFZ
f+Ju5woG10gKUSOy3mO/xO7WZvZxTE04TTZPfwLP6PlnA0jxgGvtIKOZjNu7Tt0hB9/cwdr2VEWZ
GtsdQ+mUJI3p7jHsQ4ZAlcA0nwOb/r5KeqTFc0HlF4FYfVvlTBvH5sRmCawtxfGCRfJHiCwIs0dx
uCP7WBgFFUILZDQegO6SdaKjfSisDpxyhppstajFh4+Yy4HbIuC6MqbIWNfYnKhSiUC7eiCb2+fI
nhAYDJQF/5xG70Xuutk8KoAMfcUnkoPIKzxy2NBUkJk3u9ZKFcQgcDaRANTrpEctshLUtRAPrnCM
U1ac2HMvSs5OAWuO9xJTmpNk4p8A1S20Z5M9z55/FfRN3Y+Na8MtXV57lzE+59niOkstbLkpkKoP
HM4CqtiinYIKF2zV8pAHciehrGnSEgj8sHOk5j/o4LPbeTBP3peL5DQUp4mB1Pri5ztG5kT7dFS+
0OnV+7GtOBq7j3oZPETanjsXvg5MsjUqvkRNazO84j0DNCs8IVVWK18QqjvZJEVxARggTVvF43fP
/YCMoabVWr3uHnt7a/yOwH6Z82g0eN5JLHeL/U9/6KbWF9mxMQnCPvxO/zr2AHUJLFiwOx4ZRjFf
BIgv38zJJI1ceGeHQh5RwB8AW2X3T2HYBPYBjikc3O6pMyCdz7XdfdALarEvyR1mDlNd5AyN/sWL
tEheBFKHDN/P1Z3zh84gcNs+05z/nd4bSCI+NR0+fwAYCj4vs7hijWbd+CFt1LlUts9BxtiKn7kv
2K8K77mRzMzAEznC0Iog+JOcpPIKQy1q3tLAY7wlLYTdFcq9jtUSQ2+W089N7ppn5zForU06Vu4b
qHL8ClhEkwdXqhV8jFfW3WIVz4TBmw40m59RHpHLnlRskzDsFHdb78lcBik07TJdKqzGdRri9+p8
PWMj2kHr00sbq8XKIr68ty+vn+/vNxF8PiV1MDHR/A3RZLz9Nqj1HHslZqNJVqP6Ju77tbguQrK8
iEFW5IcbDiEUqkUOvLjYYFXCNWPuO5mjHvrYcceVw9jfifox1xczhSkF5Iyo5W0taivBLr99/QF/
1RGqtM+xEzs0y2xy2RaXj6uBm77qpLmZY4GxrCLA+yXi4J+vrB2YV2hYKKUOxKfUVdRRYiz7gDob
M4k5IVP60dC2aWLXoUFMW6kB/8d65JY6EfZp5RB/0VXE6OotSxdLPWeOi9WzYETNlsPOVr3CDIyW
eQsXe5oqdPMG/gHIEi+9DrMeTa/rctZ1g3gxbZeD6wIrKOq7nr5/ZQXXgl2m3wkpWZfzuqWrXKaZ
Hy9ObRORWoc0QYiVIdkYSuYQKGgFEf6yeZFowsIoW8H11BXtK8raf01ERiR9trxzEZ/x1BapZ6Lz
qAp15IMMU9cL40VxUXGFldY9Ydvb98hvgw1ov46OGdWca2dJPvctGKfgCyVLqh0/Oz0YwFQoAP0R
QY6i4Ftsi2px/uTtvGlNCQde+ZpctKDjQ3LX4c2VbA/xGoTpbajpXUBN5u2FcbL2JiFMF2PtkYaS
GLcgEogtI7xstjjz7ZomgPioihbi5vwyfmXkriK4MuHZdvTpEfIZtgYKAlA0smJO6MA4orgB84df
id3wjQQYHD4P7gDLdp5yYrvtdXrBjzyWPFiztyjugYZjh7AOI50o2jq72vYbWwGDjSAuFgcCht8F
ypm8sjNJI4c7aHsGSGea29BbD3C1t/gfBeu1K+yoyZSIHs0VIC3akV/SZ+UamhoaWCCEi3GdE/w3
g9RIZDe2BiDKrtvEJdAVkjOS7+S6uZKysJaDFwunwXB9ks2ZKpYBMlyMTrKJl2ijhZ7fjbQdMhVo
rN3ZvuRU9Ax/y8VvE0H7rjehA8zro4NaUF4IdId6MGa0hZLtWmMpfAzrBu1+BIMfhAjeiHrGRi93
E37Ct1IN6xPbmZ22sa9v7z7cujcjZIQjpn//lcFZW36NsiGjvX7awXf9o4zFwMvvJ4iYv86o7KLu
vm/H3RHbWKwFitVlTmhbRKLkqHGp7j3bwfulIh5MpGMaEytjxp0bvOeYKvr7q2+VlMoj9XB5NoEs
pfaPXhSlIa2c2m6/X0SkUQLHcAzwp67jIYaWdfR6kN02K9enTLGdodzeWdIb6ZT1/Le7RgnwKb5R
CoHWs/CWmHuE3Jg4UlxpTuWqGR8koP2GiH5O14NYcf6eTMMvXZZ9SPcQLF8IuUG681x4rSnnAxwh
evLirAQJooF/23jQyAQm6wDRDUfgJ6myoZtAjXF6VTI2LJ4edLjH3Yug7Suc4TXcaAtbcj3kyGJY
tlKGaYe/yERKzZOqi1MCke/S6tM3DEGNtpVYoBzIMwrRTkKkMtIqrSIHU/wI4pPTWjEyEjz8jmOI
vNxuB8ExnafCklbpLixi4G8nzU9baPo7lIuGdQQ0791//v0CE2RMOEc7Jgk93PV7hLSIV1GNOa2H
OvjXdz8LWeV/M9pXjTR+k3/AV4NwSc6L5sdBETW8adr7rYpVRawyWnJfHopvUPXfBsslodqY7Tdi
iHVAOhowJW9yQw5vY5Wulux3YymUeQsSvVwClV7g0trMFCuE6kkh7/KH/+g+mf8LabV9d9gjbvH3
ROi5cNgir1ubmkZfyluq/Ue9avVx5qkljdqbLQdmLYZJvNSfVFnmZdW2JgxXvLcPH4K4q8NL3Ghr
uhasxf9e1l5cuVO3NgePuUfJKZopyo9hV5WqTU+zr94d84DOoGLG+MaaX4iRRxvCD7NZby06K73v
UN6v0IvOk7qfkQ29JdEMJi6f3oN6D7GwZJ09cN+C2wwSJb8OUIqJD5TrJ4qVzPt9ynnqdAZDPUtj
7hAB33fTVCZhLjcauGuEdUHv43raTJYam3UoKXbuEIOcgptFm0SIjB8zG5gxPvSxPL0+6bHKObnO
8JEE8Za0/OzgK+bVDKFtUGyflpViLTD4Pd4ztfCsCiC87q8OAoInOb39pEkfVQgT6+s9GPXftPdK
odF0YUbXEn564oZfxaaejUHAHVGHw0d7Eh549GgJZOdu6BJuJrL7fvpUFJvY1PDbH/Qwh4F36tDM
raaS0fv7fmbeb1OyX1sIxwyv3wdJLHIl8twIgAqVElXFOrNr2qwGgjssTzgSmk7cbX9xH43CCCOd
uR7rom2S3TZd/xKb+yjReUPbMVsfGOcQsp+UtxUNCnPVN7JyaGHI4rOX1QJa35THVVez5qJOHNIe
7rKSOijx+cUErPVFp8flhnRkF9lqCQcjovrwHGxxnd+Qsfy8CcZys3v+jurBdBX/xsPwU2hFo7Vm
trxMHTv/FMVl/Kpac2of9VV8dl4d4QXOztXcNesLRFrsRkNi46yss9h0Wx6C77HQSACE1mr2JFRj
a2uUH4TP2/EYeoAqFWAcQXYYVAVO9j/DGxOYHjO3mA9duotbosCfF2GqFXsJvhLX52fIMNtpq3yh
LETEWD5sHJTRluu43gZe8RyQtRV5mR/z9VarUqhK294QWje73gkJwrlc0AOdoT+XAxkQx2riRk7Q
5eJFl95XcG2CcVqZEwRlWY5LJlWAcfIRwhWpGZ3FDzHPXvOb/kl9EziO7fEI4FDJ8/CgOLJzosdF
e2ypA9BuqrbCdyS3GEJGIQkmBfz9k0yy5Yp087NAPXoqAWHnkiBvbmolNgy23ieOeD1EntxnsAvo
SOjQIHrkpABnkdIb0IKqBokVaLAGSwSZ64FsBkrXrKK4neJ2Rm1WltxVzVDf4HL7dmMmtnSLKpAG
iIOh19GrbQxEZKsSA3CYE150zzaK7/DYsa7pSVvimfKxy0iHhSdWBHPC7XfGq5O4ZhY/dAG8n3Z2
dZFUVsEryHVhTLkA3sD05NZNG4SBAsbybmGq7B5m/kHkfen34mbxOKWEFpgWwDFG74Hl0Bv8bn1I
o5nhIN4GI0clP+MNNFbMCS8GSQ8tfFocWXNN0ODZE0BZTnvG2J66xsoXcaT4H3lZKDjH4kcGE1Vb
4W+d2qCzUghqsJL408kL39IH8YkIh6eafdehKOq8LPzDE7wj7RQ5yFrQ1Wq6CaTBoq1v9eR2wJm8
OaN0xO4t27KR+Rpc2rNlUfeWxpDKtNbNIb+KxxrDV9akRM3E3HPuCIXxMb0e3Zl80p0ki2uqpPQ/
sQTz8+Wrv0uVNShjZSlv8Eqo6eM4p88kusGVTqHJfkM/hpt30vhDy6+u6TWxwZ1YwV8ly2GGFUae
hJlmkBdoPqQetPEFo/moPzUnCHYmM1TU/GtepWa8W6y+ssaB9XtDXfttvs0tkfwNvjSQLlW7H9uD
qguTYkGK3hbU+T8texqKDjfyAxc0HjweS4BbRe7+GUbFOMO6R2uLitn2KxWpVVIbh9azl/6aVAKv
2P+elW9ke3129TE95hc3Vh+u461hS0i3H2YBc6FXVtW44GRad5fVRiuCpoOyMRqd+rUx/oVywTIW
GLjYQju2fBYmNsmbrPLa8F1iurIhAnAczGuNbBvb8YPPYKWaJp+geAZjrAurW1dOEUqTwsaF9Ifx
wsHEavBdOay5BpeU3bqn1f3JTPpkuNbZcU/YqzR1E1iiDtjkRij2UuGE+cwo/r3OVdbjsfMla1/Z
bTWwcYSMDrLTSazHBXsm5+IK6t2ZQAKehJ2ndxuBZfPIdCuJCSyTXUP9E3H5Er8hPFvgjClDd08l
3lLwlwitnVyXd86JKOeLqiiBjuQMPA14Gi9Sle4jylo6iEFQHxAhr0lfsWWS7fBjRg+IdvOH57jG
2BDjowQR3MYUdf9urkcmoLyFm/yr1G3vY4VoKozSs8TQ90R8jSNhmz+UaFbj/4Ivbio6ut+th2iE
MCEJIgQyZX/MWXbC8IKhnTIyAo7ShmbT7DJZ1RbU7Ao6TWAgPDFThe2fGrUrBkAgAUCZoJBTJtrh
C5nUpbRxmyzr7Aouvo6kcUD9TRVnVCnUgMSBQEF7p1C2EdByCEJJxZfzXbtvqUid35au9XEtAO5f
071zrKLhu+u0KE8NAYNrhM+Iw8mPUwNWM+Trw1rUDTlqyBu4wDsgOVgt8w08JB7z4qViEvcINaX1
VshDiVH6BUbUjFbBT1nyHLUY2kBiLa0GcXFn6oS3iGDeJxJ0bDNHhfmANyxpJHHqeHqYiYEp2SAk
RzQRoP7BQEJCEgpmqDyEgu9t1fRuSES+ZEX+nzpCrUq/cEVN9mpG4OBUi1sCTvLxMl7lLFoNInvc
Qc1jp/iOQaYIox9Kk7+aKfFIQUrE1HcBWxmwmGXBkhPhE3Nyng5YQUITGmZNeTdI/aM4A/LhsP7R
r+rAMlEMzavRuOGNTpE9iEUWClD+w38snJSsxMm3t0QWWzdw6Wlbf6girHPbhS6zTbcarueC7rEp
zE/8mgcbZrt8nrsQJIy+cQcH4+YrW7xpKtk+MJeXOxSOZYlT/hINpAipi0KASiq6p8KgkOZmdjem
racWaHjruP7huNhMwWPF+ANHJwjtm5qHI9E45NvMExgF4huUsyEBkdU8eqSCPlmGUdLiyA+FBUfv
7GOgqFwrgSjETWI13n5YvWwINJZ9lTzF8Q7rd+P06QS9B0UQ0++NZSiI+aj/clvR11zLuW9PgujR
3hY17mgIwcNYyDzL7w9m/DRFu68FJQ4aWpttxfYg2ThhsmId3TDSE+vNZp+7muqOuNTbVnRBLekt
/+gxHNPciY3jNeBTw9rGCxph1K5xQazwpI6JhbPlggf5vcTG1T03X9ogP8f2Dy4WhtH5BWUqMnER
UqYlhrAnt6C2WxgOb1CdpbtJP1qT6VVgam7khSQ1VFAFqYnWaG6A5fMF8/WabfYBBwYXTxTXQbTq
792XtYJ6GZ61AO+q+LlfskwySMKgUKGCTojNcOvsl1zKZKDaPt8oEUJsf0MVbyUNTodK4hsII304
v111cW3EI6vuahvkKMGeH4NyDYfJ1sTLQc/uTUGgevx9C5nsLng8zUYw2OgNUUafmVLXrPf0Cax3
o9AmcpYom9Jo4quiyRNUp5Pvnp+aLkzWt74FMJak5qUK6HtU0cWFH4Pwm+0ZIQx93CwOJcu01jf6
peACJeCg85MGpsc6xnBPOHE0aICRyiqzJmtoI1EiifRKDd/tUj8imbu9fNOVqCT+jqjbeoNKkqd8
Mf34MlxCTI8hh6CkMyNgh4uO3BXVbMfwwBNXZUJVdZmy6w8D3RuNoZxQdxmBHgoF4tL1Ial/0bHA
EHx7bKkD7p2yVW/7GbsFD8Y+n1LVDnF0ne7rYVWPvO5XAnryirt1+cb/Isg/yzRdE2h1bUvJxphZ
NC+JUnnJZS4WmJR66nido8TzKyn1+3H8dpydVABV5OvKxVlgEmix+3UCBW8cZc1F2RozpOu5M9RA
NBSHlAkjvDa4j1eFH/EXXLuv7POlS16XoInpsHBRETQMOZkIVKL2opf+Eq529ELk/guBKtooDgs2
BrzwdcBApI22G7n/331gdSYtKGi/STo/D9Ba5/NV8jBRBMGGk5zwY13qMp0G3ti61v5nlNhsVykV
K6Sz8H5+iBqITk366nSXQ8ol8ucOfXnQSvDzm3XRlqMymAnTkO/AARr3IJQKyKnQv0Hj27EmD6t2
DiN6miVi0ki1JmxHT35KzUto73ksIoj5TRc1n+BDeZ2f1GTFKJsNqgka3VcB1uj3r5xRxeOtHExA
U6KhX4CS0CSWAYXYdiwEi7PUL7DY4RCxzk34YdwwxnvNTRUGUUfyFbKbUt1L5ZmKHwnzIA/dUFDf
n9G378HpDao9UfAoBzx6TMaDFi+DVX2ZZ7aKBBn0hAd7CvmOOCAMputXLNr/KPJ6dwEd6+7qPFo9
fcJsGHNfDxRINRnZ6Mg4qZ3HIgpJ1UE1cjZcPV3REv76wkrl8FfOrXjmqxPjAF5MdNcSiGWWLrgi
iIH/hD/D41+NO8EOhyRetSDWxGGZ6TAK9G0uVVS9ekMT7TCVkL/0Ze1BQE0WsogVMDlqO2d+qWO3
4pL6syFX4epMqT520mLEc6DfMgiIqjpybDcDdz7SzbALzGmix7kgcqTXTBAGQmkDtrhZw24AmkN3
aQhZmWfjsM/gUg/upqNIoeDXCRaE28ka2w1c5y5yMjRBu0fbqZLwWqBGI70AZfUKorRPX7BXVxN9
5z+SRtrr30L3jxCZvrLCY2G4esHG16K0be12NryCW/H25RydF0OcZbHlgksm+qXXNQN0A+LeSM3d
LgLbIOVwzm4imiqjCvwX2JwLvSDugyrcoaz/CI+Pcyhzg+ce7eq0FNaEeHQEgjaYhrECnJQKcvir
vOuuv3Qzl77fb7X4Lrg3MayWo3LZe9ijrah47ZSBrOwQvLTfK57EbrIrdGy+Xgo2l4J2Aqv7j7Rx
MGw7DNnT0J15K1kS0W1z6CNwn+9ZkKlVHW+X/JwXp0U6Q3NrH41MEmBI7olu6MB6taBxHw+D7qJF
kdz0mhfNS25thv5SfQceQwc76fj1fTMLOyvfbOiGtghRjJG2mt8OkBh1x1Mz11qmp45gIfaUh+/J
g7ZmbtQKq85jU1FqJ80Bm2mwV+4yjm0dsPnuKvFB36HXDnrXoFg9HTH3TtgsVfjzOxkB+oKnCBmm
9pJKOmSx/QVdDAxPhiPX0FuGm/jUonokE8PxwPIkhmwDJWnndgZAaxcdM4DrA4BBB0/jynyIog00
yIL0X1P9I35IwKe3a/CEc6mgmqZSdlHou83xD3tGSVHln74TVyVror4Z8yo4WK9X8F1Tms70MthJ
/mXO/M+4A57bQlB4iY/ZWULcv85OFdWOk97WDOv3/mpfpucJTx8EAwNHFLrlPGqfp8PyTPYmZJWj
pIBqzGk2FSCPxkMV1+pCWVeNLMgSsonepeujLofSvKzbzyYQrKdR8XyHuulVq8nviojUoumJZt3C
WmVaipeSrt71+diF/pB3xGVzCrKefh0XKyNXVe+0U467OICe/AiMeWB558jlJVEpkTZX40r6VHVl
naf3SjrUsGPjEBE2Dd1hYPc1BUP7026klsA+kzLGC77DhJkl06u8iGY0ejphMfk4GIRx639z9Xhp
ZXqUzcdfJUlX45iD28WYGo7O1dEsc+nsre8wlrJgbMJhkcmtqJupc087rZWIAE2X1i/HMzKCYVKi
nkB6Q+5P5fPwbyDCPsUrgCvlO4hPnJ+IvkxfZJR8HHn86xD9S4q1ID7ATsijWjHO71jZJ2JTcJ9j
xCmHNLHX9CleF+ak3V61gVg4C2Nu2xLoYug10pKRiPFOJ1PCei8sQGssNEyemjlKs8znZin/QEgZ
qCsOHcCUe884cWQrMnss5PPTLBgHLzZQ5kJ8JlM8viPg0hPeURkhdo9j7+BfK5HnVS8DpMn9R1eE
4nsJx6ilX5oycXGCTf7jG0LPG+hiW4kkuKIY/fJlPnIcE8C82FhbBHVJK3aHGSuraXL5SzPWQ3Ai
RXh++fIefuyx2AcIrgZS2PeSzeLBe/HjnzFZU/DFSjx7+LSyP5OE8cVjr/REVClQtsuSS6ij9IeF
4ltpkk4hzR8Fw+jSjYax/dWT9vUotjCWmke9Tkw25/cWeK8otKITlJPw3HmVVFChHXQoV6gpF/Ga
8bXTIKP10mehYNz4Pmw1z0/H8T5B2I2l2eDAB/Ap3ks4cquvaNH0N8SxP3osaQurjbW0xsh93BSs
6PIu4Fg2pFeUAyTeytqGhyi+fOrXIVWCjIFdUzvDm5T5WGkqKxAfH/p9TsN8bNaFQV4XfiOwUA/y
73mQ3dg7FVl+t7YjiGN/Lk4/+TOeiOdnVXYU6GMWhCE/SBcE0v14MaMmQZvqmP2ooLy0TZ2wMqtN
9vFqcKeZUU1skejWL0aI2MpwgCLTEXao/oTPf5HY3QShCeFASy6K6wK7YT55qxRbgqEXMc0UxDAz
i907DZTbY8+A8O1pO6cyX+3obE5mU3ciuAuumAxmd50gIqvzkhlz8xwP81xvP9xEgy42MzQCodOe
Cg9PU1H/7vg62veXyGW1B9revfEX8nuejxo4C7Lc4tuD9qTvEwT2OKJljfKI2BMGPhuFtHyc5Ge9
OEDgS/4Jk41zJEq/xoh6Fk49ADC86gzt/EIEtfx5TQWIjdp7NKVScYEdpOEfpSZT8wotP9raXDQF
VjgLPsrvguj68t6ZYuihpT3kJMZqQVXBr4MOf+fP3imOt2oIz/iFjllke69sN/TlWtPeuoNuZa3B
WwUgELzSfYVY6Bo51p5oxMeZeC/Vc58Tm9lH37Va4tYUKCR4f4KQcmFN4faoAetuGos4I136XEcU
iOsFE1RAigvoEh2vyXpOvBsrNSvqyrloimRwVRxlHVM+vS/v7/t1ReZZsSmzf9mUeuyLSxhUKAZR
BBWmsbQmukZyBPSvpszpvZnLabt3lxPMSFuPA34l207SKGkaxpTwxn5t99Becfm3ew2w/RxgCUH6
rqzQ9gj+Oq8gl/A6jzHO1k2uAVoPW5V5LyrpoQvPpZxdcNuXO7CN4AauH6gu1H/NJUuE7X0tR+il
Obu7b6p0gxctBK8y44ZUm38L7IuwUSXaUWOjWYif7ie7YpfRK78dr6CQlYfFmpnKqP7QYXbLpxJf
Z91lZnEqafGwv2btUnxr5Xel0rW6TnfCjqS3Fp+4PeNkqfjibiiwCrd64Zdc+2M6C+DuRtOqS84x
CLWMpG2Sw3xPcHn8kXHWrWd7Ak42kOCfc4mvnKg+NQCZV+5s8NgRgEc37oLlxjo4SHb01yIkm1Ul
iM7fnaJi1G9MCOOMMjLeGkgkClP80OSpchkGXGkqTVQGnRku93gxOwPklG/L7wyMh6K7+al/Rzkb
hJ8BoU7Snb64RPYihG1zLU8T6hUmhPbBgBl6v3EJVATDKmFD9Z3Rhv6C+ZfQ/LvEfMmoPXZ6EbFa
ss+mHr7YNUWQP68QwlKQMgPEeHbmq1dwgM3tYlAd7xoy/QMG5qg7vOPFmZbEn0GRBxfJIkKl5bcu
7reDQzBBL1g3rP7hngvduyN0NRrUe0YVOz1YY4ffVD6lvzZFodRgkjf1BzXflEY0i429xCB3w/7Q
zfus4j5txQO0eDyTAKepN5f6UpgDeH0MA3wGSdIYzhvmb5t0uFesZ5i0kb1Ynxzr38D+aQ97nt6g
/z2ZZ7vTLM4u4dkOx28f1ZRxGGiFaZ6j0hOU6na2nw3z8+Z7cMh3lhT19/a/mDW0ldqbpqwRUO/X
HRxlJKXs87W7vsUjtqB2D5QtiPcgZOP2JWdxl8wKGL6FgBh9brfdxcjfham9eIsjSEfK4Hc+1jYd
YaGyWGMjy3hbEML6mtFvozk0Qur4Wt32BSDYObj/yWLB1jp0BdeNZESprDk0+tz99kdboSEeSRsY
i1f2jp68sHkCzGBybIufdB6gfGcKW2VrW3E9AP5/UPrI/bkwbSlc4/6OE/7i35X6qPeHmdbmRdkn
p3UADMmKtiQX2I3OHGcWUQCVMUP/TlfahTvq6EC87unxyJoEVlKy3/Js9oCXR9sq4FRZsvAKSDkJ
Bozsliaxk4PmPHKI/9LlQx/QsciNugr88A30KGcXpuyZH+ZVRz1ezigojJ7wVmK+fJPEouYaC85w
PE8E5m4b93Ag7X7m+KiTDubf+H2AG6jOmHUrmvgUwZzDt9ZbOsEw9aT6VSSNa09uf/GX9ACAD780
rm0nX2Md/ZjO2Us/PX2y7xQSqdyMu0Mf2mVrd2Q02bMbNnIQGiG+khU/nsr/MyVuwGYzftvznjw1
nPqTL1hfDtbHatfz9oJuIy6VcTswHBW41Tb3GwadPaMgEDj6sAira/sJCiAQnvUKMeMz1V2smSZh
E5U0zL7evAIg2QFnwiSf3T6PWL3Tme7E8ynmPuMMqrzlwznMIT/cYaC7rCucuewJ1b2dIGc7Pj+E
3RoTlwYf1VeBH4bZklY2Z794RWczyUSxJnCKhjTK0Bud4h/T96xtNt6AmUc4snC9uALJHQlCGpwb
vWtOVpwm60cxmoD9EKCJ5/kwrhR2FNkKSPBnta/NS3Rea9qAJu4w/PX93xgbulVnQE19ZdrexE18
hkITTKn3Pv/9yBuknpFPZ09hZrAjZmTg8kX0SFDGZRuiU+M7aqOoWoifd/4U2oUE48bLUbvtijFj
p5sec+VM97CIV+3yCeoffP7uO9lZjnLzqmWcg1RLFxnxF7WyuG86PX4DseaU1GHyJGsE3EoUBO2l
X4pNpTSmorsW1ghiUGKvfUP5EOxyYYfT+itGUO5GSoDJi0k/XakzYpHq5K/fYV+tiKsgAjHzaPnN
x5OHkuu7Kqi27ZQbZQB89pAA4Fkw23BZv+dslAyKOwSRyPmzxNLsF6xe78rbm6N2ADNcLm89Ocps
A84SoK2qIbIf6C7OP4n1JNdAmecm4WES0DxpsatEIK4bhmLsD2xxyMNbjojj0CpjjTyRt4/2fLml
0NQNzBz/ubKLfpcqXCuyuuU4sii11Gi8X9cXFtPFDQ9rc5P5g6eN2anTKme6tgWQZEpTkWrNF8BY
UuZXEE7a7MGBMkxiR8NsWAUPKnejaz6CGSSgDrUF538obEg73kuQai5Onw8n6TU+wrfl+nO51I2r
v3K6Y/uZkv+pFUD/0CG2ZbKAii6aLi2dVr4xeqd6EwPupMYxQ0YxeinKoC0sSBLZuiBaRHqGtF+1
hhe6M1ZCgv5kiXxSrPf422H/Em2O4IEk7xKUjYO9Zu4+tXugTXxbx/QjAC2Jm45VadBKxavyCNYp
1XWB+1OVp42Hhc2kTO5xlk5sDfs0pKjkxU0yjgKO3tLYRRe8YRlD54bio7ohrmiYax3Rkwdwh+2h
/i2+psZKo9Z5PFIzbmaY+omseSuADvxd2KSreUueYrWIIdh2kURigJ9EdA8hQAPuxfGTPwKj6dDE
jG81qyVa5hZsHnvACViKzAZe8tCz858qo53TPytggIe/iQLf9qruSZ508hKsqzII5n6ShqAU4SSg
wj2LfqV2Bf2OpF2vZVGMnlFiX/J7XGc6kSrzOVB8iNPgXT145mzOYuCz/bOj9LGYM88GXj7XBGOo
XYZ/Nwph7yEwUzDC33rp/HASXvLme3lSCdiXVy9l1aWEjh+1L9onYW5uzOb7Uv/Kgeb4FYWMICov
aBP0tIYt/iEYCZFmouhI4C8Zodp4VG3t/QZ0vLI7O9lcQ5hUDYlk2q7XMxL3/+bxTTHBWovd6ZPw
6HvTNvYOG2RwMTAgdJflLRIaqVyKeSXgxqEuKGSnT416vz/KpQFUT86rPqhWe2aKfYCUgl8FY6bM
kIrmKG5SSOqEW9ID4iORkHpad4h/rSC1clbVQsY9zoFGRO6l7SU8YcEhF9inr82dadaOO3Hh776B
6DcKlIGp7B/EDztVFdCs0UKDj6Cc+WnKyuZTLi5se59Qruu0OBgjSDFuyfVjcqbpd08XlerNfvWt
sfrCR1HSofB8o0wSAEqeyNgbMdxMlheNL0VPS5b/WG/kR6eGbdOV7qR7jAtkT2FCbp10FhXuttXM
A6OBB/+OZ69Uflc3CNI9EpBDByU8d1HghhXrruGRzj3hfPinTSB7wE9mkZ6xU27h8rKd8Y6n+4Jp
LmENVGRvzaoRSdg980t56gUpHozY0g6Wp/W3IDovW8bHpuZr/SxyBTeY4NBQILjEv8Kdd5nKvs4b
8Xz/yt0Q9C9oUr6g/Hums7DE4HkhHZ1jn9Vg9DgkGVPgeAgP3q/J7VTI7E9RAznT5tldpdIbpl5U
fV6jf4VJZzkRU4v97YKPPpP+/UbLnDP3rvpgLsrJTlGvrv6DV8rufq9xZt1k3blaBhFUrHvcNJlv
3eeRsq6O+8z9xmkKe5cV9iVjVzA5iPf9rxFTZ4Oq+6NNj4pS2O73otJT+dDioINHXR24scFAV8y+
PnuPZO033AcO+V9FxULxU9vl9fd+hHG/nlpQjDnOk5NSIBFwjJ45Fyz+l5CX2zjIA5Vzoo5ADRkW
zeC0adLD7OZdJUAG2Av8bXNPYC+qkUoiBM2fvdvriHZST4flV6uaM732kdyhaYS2OVKrqpeOyOHC
EdJi8GUUJ6VMJnGQwe0CVVjhZ/PU03SwS0Ntft9sqHFzk7VMA90KbsWA1I2i1FA3j6UJER2eUytG
XsgThfkMMFIEUBG58s1vRT+/g9S2Wa6/b0wP7YZ6tiu2SZQGA9hvEC9T1p4Lc22Z2jdxrwmX60Jg
dEKTf3wtoaSmYyZ16inygDRYi231fNtcnp7a0uEUYEf4eVmc+EZr4tFEegy8ZodnGtgW4idQ4lWj
KrGX9pmoJFzzxDEZcovMbX84BySWRUXgLVxLz+aVEEzHdXso1BN8WsPTNQuTlAhXFjcsxICQe+n3
+fIRqk0dh+YNqcsSR1bw5dMAuWHOkHbmourxkAy/ERgaPTp+A8I1CLhply126QLEqWFpRoFqR+WR
8NlI31rd0YYIXqRhmH9gyVLb3G1eqGi7V3gKBnNacNjx5ib7YPGihKwsq2wQfH89J3LjVOAYZlYJ
ZglkvdoTCO8tFqF5V6pgUtA8Qg8ifRMlgLvXgPYI1tV9MyTa5cFInlQdcNgstIScAKS8Gkl3lTmy
0MywFQai+ncNBHUyuCg/Ggmb3PDSjb4ywojzyuesEl7azvLXxsfeY9kIpJYaIrjsvRdILrpAT/Qf
+K9zLSmN0+k9ft7w5GLqkQppC1mdqg7Dl0gZjAk9uyT5o6UW/YDuq3CNAfLKPb6xJ/NAHd7L+L9c
tUogCGhmo0XNQVp2hel5+HXh/pd4EeEsaZY01S/PEQuwzcAK3rhL4jU92RuFYMhrBTEClc2363fP
nSNGwJIZRxADxSMmiWtSFGP85594QrBB/LdPmSo/iTeMl5f+A6DN/ujMJrBgtwglWja4sLC2wrMv
fxOmkpRrVc5f8e7MUhDMSzvTWGPRwZpXlmOU1NEhjCXR4T4Yt0NMd1GLUbCj33b1toPsk8QVj3R9
L6Nq5mN8uUOICtqszTdOO23qRK80p9qX5KLv+GDdYX7g5xqBaUe4dKBqV32rlfEWduV9PptX52P4
5/TiKxsRSGszJnk64/8lVI/VNXLoCQZyc4TFizVxbbAR9TpyulVqdGH8grfhITIq3raI50Db3Vt0
sua3Oaj+8P562aiuNt+/FQnL7z1TxbKvvwiiL9Bq618/n9SOR88vIyIQ8Yuh6VA4/MgMCtT+5yjP
HQVuM+OXF5Egz4eqVDZXzq7qqq/td3hTA1Ds5PgxPyOWQOSj2oMeWoeo7SrVfrgIB8wK3DY2VhDa
4D70Pw+y79zBhtrA4CC6kySSFJ+nUWA42FdkJo5yLw58fC3UmyloMb93jzsxymjP0tidp/zpeRWd
wvBsWCEts13JJ71zeLfEHw8dS8QYbt/McTiNnwo8/+Tlu1juWfoVz8urpcM19ft6RKVDrTeozO7z
whRBS85yjS9R6dhhNGxHHXfBZ7PrGVnG0e2ZceJ0dHTxMTiJt3GOhZLxcsqs9xj/5I6R90ADoSAw
awa0eZYxWypPyYUBQ9GYRc8shjKZfgnkSuV/imAJcBveT9/7rQMYUj8f2Qh9HDDoulXwpdXBnBKv
9TmXq4IEJaNW7xMZgcyn0SsH6LF5gGDjhHxn+YdZ6UbiFOWdGi5/bRP7eCz3ts+e0JlgUn5uFrKX
YB9YJ3DzjzFlnli8N1ANQP9AunDaRVLIBIvY+xNj+DTR8ZO8RIlAPeOn7d0IDOTuZwnmDUlZH3UK
9a2pLah1vp5SCwmshuH6DzTqVkgsLTRQQWHpW5atmVhN8cXnAc2HG3WGNmJvkEPyhh3eIb3J5mfh
LmUAJp3Q2n9Xm5kdLImqstfYx6BZkk51/woczBIX7B4YnCtMMExgd/xKSTN788ccE0U6jq9LfbYl
F7OMVw/u0sYafD4LZbiEger3s8HQMRj3C97Cu6Ges+K46SKSGTST5h0aIjqDoP/7LcmzFhEnHGYt
tHJIhRO5sDBr4tRkfaj6dkzMCgo+ripy3Ja/RPzRr7zdcN+ghC0J/iYTlKzE+MpAMnqkGz8YoyZi
/CJSkvQFvIEiXtXNuu3av/cfxcQQhPQY2VIreKgN9Af3h3fLVZDRvkdNTWmpX9yNCN3VLviRiVjs
Gkr4X3sbGia/iIUKo16AKa4I+hs8yww2BkGsRHbsdj131E/nuxh//6pemggtqzvVLwPKR0WWi7bT
f7A98jPenBHkwXI4n0mLoItjMjy4+6GeoXmfP1FrF62tXh7G96AscAOhLS0MUUZPGeiNHnsmHH4D
Y994/xqaZOKDDQOMW2FzzasGBEVZ4Sq+Ad+x0wqIeqT/nw/qV8r61olioh7LSuXbjZrh5e/WtPsL
PVjOhAjL6zqMiFvLW9/UOMdetl8FVz5253O4BI1bKE9GkKn0CWdgED+B7WbzcVfcHlCI6MeMxQwd
iV+I89QohHD5i6IbpmFFZZjBd5TFVsxood13XYOCeo8muaNeQXKiOtnFTCpKa17/E5DUeT5f4lz0
2biUEhyow/oY83VlsujAKvz3Ni9vJtTl2UMWHEpQuElfR/JQrudjqZvV1Ma2Xgd5ylJ32bAf8Bn/
145r62kF33bNtQEwL3uavX3JV2Tg4Bof5wTpURiOl4wXqNLQVVppbX7rWV37xkQdAxtjB8gr/Rdq
PigpOwxxGEHD3EoH1ToFmn4Dpcfhs3ddLg5vWF3GZVQ2vz4s6WUEOXbjqhi2ZzzcXgU6eVqCa1OL
wn76lDcxYhjawtWByozHJJZ6a2Ir2BKenmu+RRjzVHOsNu/sHZaWXRvv4SxQyjkSdha+rUkQ67kz
63EgBDsMRsc4zs2o1h0hWknzrcJ2MwY/+oqMOp0GbKXYZ5EA1PD6BowYA0g8eL25UFg9why3lEmE
Mnaz04ygXwCZk8e5OOzmg9LmUUefcK+YdE9ZYLDeNUKHnOoeXUcYfk2QbxA1fidY09yaw/it+0WX
F6LEfb3iIk7M4+PL/qoBdGz9mMoLX0nX94/DcjqZ+0I7kYpCJ/SBh+6yzEq9DAkE4v6VYOXj3Aji
VmvtAeRwk5lhBt8fMG9pbsgLl+2VhWKZ23qBtdgJ4ZQgpQDU3OBEfH415HaPVH19AFprVjdh3A8L
DfVrPWWWKG7itqDRoQDpoAUq9azvXrmtFRZuAWPf3e2HW07V+i1VEqcbLzSadO1ede+VAvoAsqHg
KH7kqy59t/BcYOPTl99DctEoUqwBaTrHjauZtcieQcYxaF/tG/tnlVMZOZ8koCk5lm8F6FPm
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_doutb : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\has_mux_b.B\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(1) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(0) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[10].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[12].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[14].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0) => ram_doutb,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[15].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[7].ram.r_n_0\,
      DOBDO(7) => \ramloop[9].ram.r_n_0\,
      DOBDO(6) => \ramloop[9].ram.r_n_1\,
      DOBDO(5) => \ramloop[9].ram.r_n_2\,
      DOBDO(4) => \ramloop[9].ram.r_n_3\,
      DOBDO(3) => \ramloop[9].ram.r_n_4\,
      DOBDO(2) => \ramloop[9].ram.r_n_5\,
      DOBDO(1) => \ramloop[9].ram.r_n_6\,
      DOBDO(0) => \ramloop[9].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[9].ram.r_n_8\,
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(4 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 11),
      p_2_out(8 downto 0) => p_2_out(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => ram_doutb,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[10].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[10].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[10].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[10].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[10].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[10].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[10].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[10].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[10].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[10].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[11].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\
     port map (
      ENA_I_10 => ENA_I_10,
      ENB_I_11 => ENB_I_11,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[11].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[11].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[11].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[11].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[11].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[11].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[11].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[11].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[11].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[12].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      ENA_I_12 => ENA_I_12,
      ENA_dly_D => ENA_dly_D,
      ENB_I_13 => ENB_I_13,
      ENB_dly_D => ENB_dly_D,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ => \ramloop[8].ram.r_n_9\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[12].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[12].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[12].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[12].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[12].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[12].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[12].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[12].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[12].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
\ramloop[13].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[13].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[13].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[13].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[13].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[13].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[13].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[13].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[13].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[13].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[14].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[14].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[14].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[14].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[14].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[14].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[14].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[14].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[14].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[14].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[15].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\
     port map (
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[15].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[15].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[15].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[15].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[15].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[15].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[15].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[15].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[15].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[16].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\
     port map (
      ENA_I_20 => ENA_I_20,
      ENB_I_21 => ENB_I_21,
      Q(19 downto 0) => Q(25 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[16]\(10 downto 0),
      p_2_out(8 downto 0) => p_2_out(8 downto 0),
      ram_rstram_b => ram_rstram_b
    );
\ramloop[1].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(14 downto 2) => Q(27 downto 15),
      Q(1 downto 0) => Q(1 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[13]\(12 downto 0) => \gfwd_mode.storage_data1_reg[16]\(12 downto 0),
      \gstage1.q_dly_reg[1]\(1) => \ramloop[1].ram.r_n_0\,
      \gstage1.q_dly_reg[1]\(0) => \ramloop[1].ram.r_n_1\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[2].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(1),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \ramloop[2].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[3].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(2),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \ramloop[3].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[4].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(15 downto 4) => Q(26 downto 15),
      Q(3 downto 0) => Q(5 downto 2),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[5]\(3) => \ramloop[4].ram.r_n_0\,
      \gstage1.q_dly_reg[5]\(2) => \ramloop[4].ram.r_n_1\,
      \gstage1.q_dly_reg[5]\(1) => \ramloop[4].ram.r_n_2\,
      \gstage1.q_dly_reg[5]\(0) => \ramloop[4].ram.r_n_3\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[5].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(3),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \ramloop[5].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[6].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[4]\(0) => \ramloop[6].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[7].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(5),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[5]\(0) => \ramloop[7].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[8].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \ramloop[8].ram.r_n_9\,
      \SAFETY_CKT_GEN.POR_A_reg_0\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[8].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[8].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[8].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[8].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[8].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[8].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[8].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[8].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[8].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[9].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\
     port map (
      DOBDO(7) => \ramloop[9].ram.r_n_0\,
      DOBDO(6) => \ramloop[9].ram.r_n_1\,
      DOBDO(5) => \ramloop[9].ram.r_n_2\,
      DOBDO(4) => \ramloop[9].ram.r_n_3\,
      DOBDO(3) => \ramloop[9].ram.r_n_4\,
      DOBDO(2) => \ramloop[9].ram.r_n_5\,
      DOBDO(1) => \ramloop[9].ram.r_n_6\,
      DOBDO(0) => \ramloop[9].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[9].ram.r_n_8\,
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal ram_doutb : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\has_mux_b.B\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[6].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[10].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[12].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0) => ram_doutb,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[3].ram.r_n_0\,
      DOBDO(7) => \ramloop[13].ram.r_n_0\,
      DOBDO(6) => \ramloop[13].ram.r_n_1\,
      DOBDO(5) => \ramloop[13].ram.r_n_2\,
      DOBDO(4) => \ramloop[13].ram.r_n_3\,
      DOBDO(3) => \ramloop[13].ram.r_n_4\,
      DOBDO(2) => \ramloop[13].ram.r_n_5\,
      DOBDO(1) => \ramloop[13].ram.r_n_6\,
      DOBDO(0) => \ramloop[13].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[13].ram.r_n_8\,
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(4 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 11)
    );
\ramloop[0].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => ram_doutb,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[10].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\
     port map (
      ENA_I_12 => ENA_I_12,
      ENB_I_13 => ENB_I_13,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[10].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[10].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[10].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[10].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[10].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[10].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[10].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[10].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[10].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[11].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[11].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[11].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[11].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[11].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[11].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[11].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[11].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[11].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[11].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[12].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[12].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[12].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[12].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[12].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[12].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[12].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[12].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[12].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[12].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[13].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\
     port map (
      DOBDO(7) => \ramloop[13].ram.r_n_0\,
      DOBDO(6) => \ramloop[13].ram.r_n_1\,
      DOBDO(5) => \ramloop[13].ram.r_n_2\,
      DOBDO(4) => \ramloop[13].ram.r_n_3\,
      DOBDO(3) => \ramloop[13].ram.r_n_4\,
      DOBDO(2) => \ramloop[13].ram.r_n_5\,
      DOBDO(1) => \ramloop[13].ram.r_n_6\,
      DOBDO(0) => \ramloop[13].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[13].ram.r_n_8\,
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(19 downto 0) => Q(23 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[16]\(10 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[1].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(15 downto 4) => Q(24 downto 13),
      Q(3 downto 0) => Q(3 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[3]\(3) => \ramloop[1].ram.r_n_0\,
      \gstage1.q_dly_reg[3]\(2) => \ramloop[1].ram.r_n_1\,
      \gstage1.q_dly_reg[3]\(1) => \ramloop[1].ram.r_n_2\,
      \gstage1.q_dly_reg[3]\(0) => \ramloop[1].ram.r_n_3\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[2].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(1),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \ramloop[2].ram.r_n_0\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[3].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(2),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \ramloop[3].ram.r_n_0\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[4].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(3),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \ramloop[4].ram.r_n_0\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[5].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \ramloop[5].ram.r_n_9\,
      \SAFETY_CKT_GEN.POR_A_reg_0\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[5].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[5].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[5].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[5].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[5].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[5].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[5].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[5].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[5].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[6].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[6].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[6].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[6].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[6].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[6].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[6].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[6].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[6].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[6].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[7].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\
     port map (
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[7].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[7].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[7].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[7].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[7].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[7].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[7].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[7].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[7].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[8].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[8].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[8].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[8].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[8].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[8].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[8].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[8].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[8].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[8].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[9].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      ENA_I_10 => ENA_I_10,
      ENA_dly_D => ENA_dly_D,
      ENB_I_11 => ENB_I_11,
      ENB_dly_D => ENB_dly_D,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ => \ramloop[5].ram.r_n_9\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[9].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[9].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[9].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[9].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[9].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[9].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[9].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[9].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[9].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_logic_175
     port map (
      D(1) => plusOp(4),
      D(0) => plusOp(2),
      E(0) => E(0),
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      empty_fwft_fb_o_i_reg(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      empty_fwft_fb_o_i_reg(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => p_0_out_0(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => p_2_out,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_11\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_logic_176
     port map (
      D(1) => plusOp(4),
      D(0) => plusOp(2),
      E(0) => E(0),
      Q(3 downto 0) => p_12_out(3 downto 0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_3,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => \^out\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_3\
    );
\gntv_or_sync_fifo.mem\: entity work.design_1_axi_vfifo_ctrl_0_0_memory
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0) => dout_i
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_3\,
      \gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_11\,
      \gcc0.gc0.count_d1_reg[3]\ => rstblk_n_4,
      \goreg_dm.dout_i_reg[40]\(0) => dout_i,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      m_axi_awready => m_axi_awready,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \out\ => rst_full_gen_i,
      p_8_out => p_8_out,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => rstblk_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ is
  signal ar_fifo_dout_zero : STD_LOGIC;
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \^gfwd_mode.m_valid_i_reg\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[6]\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_8_out : STD_LOGIC;
  signal pkt_cntr_one : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \gfwd_mode.m_valid_i_reg\ <= \^gfwd_mode.m_valid_i_reg\;
  \goreg_dm.dout_i_reg[6]\ <= \^goreg_dm.dout_i_reg[6]\;
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_logic
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      ar_fifo_dout_zero => ar_fifo_dout_zero,
      comp0 => \gwss.wsts/comp0\,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => \^goreg_dm.dout_i_reg[6]\,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gc0.count_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_3\,
      \gcc0.gc0.count_reg[2]\(2 downto 0) => p_13_out(2 downto 0),
      \gcc0.gc0.count_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gfwd_mode.m_valid_i_reg\ => empty,
      \gfwd_mode.m_valid_i_reg_0\ => \^gfwd_mode.m_valid_i_reg\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      p_19_out => p_19_out,
      p_8_out => p_8_out,
      \pkt_cnt_reg_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \pkt_cnt_reg_reg[4]\ => \gntv_or_sync_fifo.gl0.rd_n_15\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      pkt_cntr_one => pkt_cntr_one,
      prog_full_i => prog_full_i,
      ram_full_fb_i_reg => \^out\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_logic
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      comp0 => \gwss.wsts/comp0\,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[2]\(2 downto 0) => p_13_out(2 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => \^out\,
      p_19_out => p_19_out,
      p_8_out => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => dout_i,
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      aclk => aclk,
      ar_fifo_dout_zero => ar_fifo_dout_zero,
      areset_d1 => areset_d1,
      count_d10_in(3 downto 0) => p_12_out(3 downto 0),
      curr_state => curr_state,
      curr_state_reg => \^gfwd_mode.m_valid_i_reg\,
      dm_rd_en => dm_rd_en,
      empty_fwft_i_reg => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \goreg_dm.dout_i_reg[6]_0\ => \^goreg_dm.dout_i_reg[6]\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \pkt_cnt_reg_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_15\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      pkt_cntr_one => pkt_cntr_one,
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\
     port map (
      E(0) => dout_i,
      Q(0) => Q(0),
      aclk => aclk,
      curr_state_reg => \^goreg_dm.dout_i_reg[6]\,
      \gcc0.gc0.count_d1_reg[3]\ => rstblk_n_4,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \out\ => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ is
  signal empty : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_6\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[0]\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \goreg_dm.dout_i_reg[0]\ <= \^goreg_dm.dout_i_reg[0]\;
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      Q_reg => empty,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_1,
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gc0.count_reg[1]\ => \gntv_or_sync_fifo.gl0.wr_n_6\,
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => p_12_out(5 downto 0),
      \gcc0.gc0.count_reg[5]\(2 downto 1) => p_13_out(5 downto 4),
      \gcc0.gc0.count_reg[5]\(0) => p_13_out(1),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \goreg_dm.dout_i_reg[0]\ => \^goreg_dm.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_4\,
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => p_0_out_0(5 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(0) => mux4_out(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_3,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_8\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_20\,
      ram_full_fb_i_reg_0 => \^out\,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      we_bcnt => we_bcnt
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      Q(2 downto 1) => p_13_out(5 downto 4),
      Q(0) => p_13_out(1),
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => \gntv_or_sync_fifo.gl0.rd_n_20\,
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gpr1.dout_i_reg[0]\(5 downto 0) => p_12_out(5 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => rstblk_n_4,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_3,
      \out\ => \^out\,
      prog_full_i_1 => prog_full_i_1,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_6\,
      ram_full_fb_i_reg(0) => E(0),
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_3\
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q_reg => Q_reg_0,
      Q_reg_0 => Q_reg_2,
      aclk => aclk,
      empty_fwft_i_reg => empty,
      \gc0.count_d1_reg[5]\(5 downto 0) => p_0_out_0(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => p_12_out(5 downto 0),
      \goreg_dm.dout_i_reg[0]_0\ => \^goreg_dm.dout_i_reg[0]\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_4\,
      m_axi_bvalid => m_axi_bvalid,
      mux4_out(0) => mux4_out(1),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => rstblk_n_4,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0)
    );
rstblk: entity work.design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[5]\ => rstblk_n_3,
      \goreg_dm.dout_i_reg[0]\ => rstblk_n_4,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \out\ => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_4\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_logic_183
     port map (
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      E(0) => E(0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(1) => rstblk_n_1,
      Q(0) => rstblk_n_2,
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      empty_fwft_fb_o_i_reg(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      empty_fwft_fb_o_i_reg(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => p_0_out(3 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => p_2_out,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_11\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_logic_184
     port map (
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      E(0) => E(0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_3,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => \^out\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_4\
    );
\gntv_or_sync_fifo.mem\: entity work.design_1_axi_vfifo_ctrl_0_0_memory_185
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0) => dout_i
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_4\,
      \gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_11\,
      \gcc0.gc0.count_d1_reg[3]\ => rstblk_n_4,
      \goreg_dm.dout_i_reg[40]\(0) => dout_i,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      m_axi_arready => m_axi_arready,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1) => rstblk_n_1,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0) => rstblk_n_2,
      \out\ => rst_full_gen_i,
      p_8_out => p_8_out,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => rstblk_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_flag_gen is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mcpf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mctf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_flag_gen : entity is "flag_gen";
end design_1_axi_vfifo_ctrl_0_0_flag_gen;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_flag_gen is
  signal final_full_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mcdf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mcpf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mctf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  mcdf_full(1 downto 0) <= \^mcdf_full\(1 downto 0);
  mcpf_full(1 downto 0) <= \^mcpf_full\(1 downto 0);
  mctf_full(1 downto 0) <= \^mctf_full\(1 downto 0);
\VFIFO_CHANNEL_FULL[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^mctf_full\(0),
      I1 => \^mcdf_full\(0),
      I2 => \^mcpf_full\(0),
      O => final_full_reg(0)
    );
\VFIFO_CHANNEL_FULL[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^mctf_full\(1),
      I1 => \^mcdf_full\(1),
      I2 => \^mcpf_full\(1),
      O => final_full_reg(1)
    );
\VFIFO_CHANNEL_FULL_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => final_full_reg(0),
      Q => vfifo_s2mm_channel_full(0),
      R => Q(0)
    );
\VFIFO_CHANNEL_FULL_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => final_full_reg(1),
      Q => vfifo_s2mm_channel_full(1),
      R => Q(0)
    );
gflag_gen_mcdf: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\
     port map (
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcdf_full(1 downto 0) => \^mcdf_full\(1 downto 0)
    );
gflag_gen_mpdf: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\
     port map (
      Q_reg => Q_reg_1,
      Q_reg_0 => Q_reg_2,
      aclk => aclk,
      mcpf_full(1 downto 0) => \^mcpf_full\(1 downto 0)
    );
gflag_gen_mtdf: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\
     port map (
      Q_reg => Q_reg_3,
      Q_reg_0 => Q_reg_4,
      aclk => aclk,
      mctf_full(1 downto 0) => \^mctf_full\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENB_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_27 : STD_LOGIC;
  signal rpntr_n_28 : STD_LOGIC;
  signal rpntr_n_29 : STD_LOGIC;
  signal rpntr_n_30 : STD_LOGIC;
  signal rpntr_n_31 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft
     port map (
      E(0) => \^e\(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_3_out => p_3_out,
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0
    );
\grss.rsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\
     port map (
      E(0) => \^e\(0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\ => rpntr_n_27,
      \gc0.count_d1_reg[2]\ => rpntr_n_28,
      \gc0.count_d1_reg[4]\ => rpntr_n_29,
      \gc0.count_d1_reg[6]\ => rpntr_n_30,
      \gc0.count_d1_reg[8]\ => rpntr_n_31,
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      v1_reg(1) => \c2/v1_reg\(4),
      v1_reg(0) => \c2/v1_reg\(0)
    );
rpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => \^e\(0),
      Q(5 downto 0) => \gc0.count_d1_reg[7]\(5 downto 0),
      S(0) => S(0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_reg[8]\(6 downto 0) => \gcc0.gc0.count_reg[8]\(6 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_i_reg => rpntr_n_27,
      ram_empty_i_reg_0 => rpntr_n_28,
      ram_empty_i_reg_1 => rpntr_n_29,
      ram_empty_i_reg_2 => rpntr_n_30,
      ram_empty_i_reg_3 => rpntr_n_31,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0),
      v1_reg_1(1) => \c2/v1_reg\(4),
      v1_reg_1(0) => \c2/v1_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ is
  port (
    \out\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ : entity is "rd_logic";
end \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ is
  signal \^out\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
  signal rpntr_n_10 : STD_LOGIC;
  signal rpntr_n_12 : STD_LOGIC;
begin
  \out\ <= \^out\;
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_10
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gc0.count_reg[8]\(0) => \^p_8_out\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\
    );
\grss.rsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\
     port map (
      E(0) => \^p_8_out\,
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => rpntr_n_12,
      \gc0.count_reg[8]\ => rpntr_n_10,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
rpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\
     port map (
      E(0) => \^p_8_out\,
      Q(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[7]_0\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(0) => \gcc0.gc0.count_d1_reg[8]\(0),
      \gcc0.gc0.count_reg[8]\(0) => \gcc0.gc0.count_reg[8]\(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_i_reg => rpntr_n_10,
      ram_empty_i_reg_0 => rpntr_n_12,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn is
  port (
    counts_matched : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    mem_init_done_reg_0 : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I147 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    we_bcnt : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn : entity is "vfifo_ar_txn";
end design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn is
  signal \^i147\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WR_DATA_0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \mem_init_done_i_1__0_n_0\ : STD_LOGIC;
  signal \^mem_init_done_reg_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \plusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_9_n_0 : STD_LOGIC;
  signal rd_data_bcnt_arb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reset_addr : STD_LOGIC;
  signal \reset_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sdpo_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_arcnt_n_0 : STD_LOGIC;
  signal sdpram_arcnt_n_1 : STD_LOGIC;
  signal sdpram_arcnt_n_10 : STD_LOGIC;
  signal sdpram_arcnt_n_11 : STD_LOGIC;
  signal sdpram_arcnt_n_12 : STD_LOGIC;
  signal sdpram_arcnt_n_13 : STD_LOGIC;
  signal sdpram_arcnt_n_14 : STD_LOGIC;
  signal sdpram_arcnt_n_15 : STD_LOGIC;
  signal sdpram_arcnt_n_2 : STD_LOGIC;
  signal sdpram_arcnt_n_3 : STD_LOGIC;
  signal sdpram_arcnt_n_4 : STD_LOGIC;
  signal sdpram_arcnt_n_5 : STD_LOGIC;
  signal sdpram_arcnt_n_6 : STD_LOGIC;
  signal sdpram_arcnt_n_7 : STD_LOGIC;
  signal sdpram_arcnt_n_8 : STD_LOGIC;
  signal sdpram_arcnt_n_9 : STD_LOGIC;
  signal sdpram_bcnt1_n_0 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal we_arcnt : STD_LOGIC;
  signal wr_addr_bcnt : STD_LOGIC;
  signal \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_init_done_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \reset_addr[0]_i_1__0\ : label is "soft_lutpair13";
begin
  I147(31 downto 0) <= \^i147\(31 downto 0);
  mem_init_done_reg_0 <= \^mem_init_done_reg_0\;
comp1_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\
     port map (
      counts_matched => counts_matched,
      mem_init_done_reg(2) => v1_reg(6),
      mem_init_done_reg(1) => v1_reg(3),
      mem_init_done_reg(0) => v1_reg(0),
      mem_init_done_reg_0 => \^mem_init_done_reg_0\,
      \plusOp__1\(9 downto 8) => \plusOp__1\(15 downto 14),
      \plusOp__1\(7 downto 4) => \plusOp__1\(11 downto 8),
      \plusOp__1\(3 downto 0) => \plusOp__1\(5 downto 2),
      sdpo_int(9 downto 8) => rd_data_bcnt_arb(15 downto 14),
      sdpo_int(7 downto 4) => rd_data_bcnt_arb(11 downto 8),
      sdpo_int(3 downto 0) => rd_data_bcnt_arb(5 downto 2)
    );
empty_set_clr: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\
     port map (
      Q(0) => Q(0),
      Q_reg => Q_reg,
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      mem_init_done_reg => \^mem_init_done_reg_0\,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      \vfifo_mm2s_channel_empty[0]\ => \vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \vfifo_mm2s_channel_empty[1]\,
      we_arcnt => we_arcnt
    );
\mem_init_done_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mem_init_done_reg_0\,
      I1 => reset_addr,
      O => \mem_init_done_i_1__0_n_0\
    );
mem_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mem_init_done_i_1__0_n_0\,
      Q => \^mem_init_done_reg_0\,
      R => Q(0)
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__0/i__carry_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry_n_3\,
      CYINIT => sdpo_int(0),
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry_n_4\,
      O(2) => \plusOp_inferred__0/i__carry_n_5\,
      O(1) => \plusOp_inferred__0/i__carry_n_6\,
      O(0) => \plusOp_inferred__0/i__carry_n_7\,
      S(3 downto 0) => sdpo_int(4 downto 1)
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => sdpo_int(8 downto 5)
    );
\plusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      S(3 downto 0) => sdpo_int(12 downto 9)
    );
\plusOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2) => \plusOp_inferred__0/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      S(3) => '0',
      S(2 downto 0) => sdpo_int(15 downto 13)
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => sdpram_arcnt_n_15,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__1\(4 downto 1),
      S(3) => sdpram_arcnt_n_11,
      S(2) => sdpram_arcnt_n_12,
      S(1) => sdpram_arcnt_n_13,
      S(0) => sdpram_arcnt_n_14
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__1\(8 downto 5),
      S(3) => sdpram_arcnt_n_7,
      S(2) => sdpram_arcnt_n_8,
      S(1) => sdpram_arcnt_n_9,
      S(0) => sdpram_arcnt_n_10
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__1\(12 downto 9),
      S(3) => sdpram_arcnt_n_3,
      S(2) => sdpram_arcnt_n_4,
      S(1) => sdpram_arcnt_n_5,
      S(0) => sdpram_arcnt_n_6
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \plusOp__1\(15 downto 13),
      S(3) => '0',
      S(2) => sdpram_arcnt_n_0,
      S(1) => sdpram_arcnt_n_1,
      S(0) => sdpram_arcnt_n_2
    );
ram_reg_0_1_0_5_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(3),
      I1 => \gstage1.q_dly_reg[14]\(1),
      O => ram_reg_0_1_0_5_i_10_n_0
    );
ram_reg_0_1_0_5_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(2),
      I1 => \gstage1.q_dly_reg[14]\(0),
      O => ram_reg_0_1_0_5_i_11_n_0
    );
ram_reg_0_1_0_5_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(5),
      I1 => \gstage1.q_dly_reg[14]\(3),
      O => ram_reg_0_1_0_5_i_8_n_0
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(4),
      I1 => \gstage1.q_dly_reg[14]\(2),
      O => ram_reg_0_1_0_5_i_9_n_0
    );
ram_reg_0_1_6_11_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(8),
      I1 => \gstage1.q_dly_reg[14]\(6),
      O => ram_reg_0_1_6_11_i_10_n_0
    );
ram_reg_0_1_6_11_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(7),
      I1 => \gstage1.q_dly_reg[14]\(5),
      O => ram_reg_0_1_6_11_i_11_n_0
    );
ram_reg_0_1_6_11_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(6),
      I1 => \gstage1.q_dly_reg[14]\(4),
      O => ram_reg_0_1_6_11_i_12_n_0
    );
ram_reg_0_1_6_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(9),
      I1 => \gstage1.q_dly_reg[14]\(7),
      O => ram_reg_0_1_6_11_i_9_n_0
    );
\reset_addr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mem_init_done_reg_0\,
      I1 => reset_addr,
      O => \reset_addr[0]_i_1__0_n_0\
    );
\reset_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_addr[0]_i_1__0_n_0\,
      Q => reset_addr,
      R => Q(0)
    );
sdpram_ar_addr: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\
     port map (
      I147(31 downto 0) => \^i147\(31 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      S(3) => ram_reg_0_1_0_5_i_8_n_0,
      S(2) => ram_reg_0_1_0_5_i_9_n_0,
      S(1) => ram_reg_0_1_0_5_i_10_n_0,
      S(0) => ram_reg_0_1_0_5_i_11_n_0,
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      \gpr1.dout_i_reg[37]\(28 downto 0) => \gpr1.dout_i_reg[37]\(28 downto 0),
      \gstage1.q_dly_reg[13]\(3) => ram_reg_0_1_6_11_i_9_n_0,
      \gstage1.q_dly_reg[13]\(2) => ram_reg_0_1_6_11_i_10_n_0,
      \gstage1.q_dly_reg[13]\(1) => ram_reg_0_1_6_11_i_11_n_0,
      \gstage1.q_dly_reg[13]\(0) => ram_reg_0_1_6_11_i_12_n_0,
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(8),
      mem_init_done_reg => \^mem_init_done_reg_0\,
      reset_addr => reset_addr,
      we_ar_txn => we_ar_txn
    );
sdpram_arcnt: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\
     port map (
      Q_reg(2) => v1_reg(6),
      Q_reg(1) => v1_reg(3),
      Q_reg(0) => v1_reg(0),
      aclk => aclk,
      \gfwd_rev.storage_data1_reg[0]\(5 downto 4) => rd_data_bcnt_arb(13 downto 12),
      \gfwd_rev.storage_data1_reg[0]\(3 downto 2) => rd_data_bcnt_arb(7 downto 6),
      \gfwd_rev.storage_data1_reg[0]\(1 downto 0) => rd_data_bcnt_arb(1 downto 0),
      mem_init_done_reg => \^mem_init_done_reg_0\,
      \plusOp__1\(14 downto 0) => \plusOp__1\(15 downto 1),
      reset_addr => reset_addr,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdpo_int(15) => sdpram_arcnt_n_0,
      sdpo_int(14) => sdpram_arcnt_n_1,
      sdpo_int(13) => sdpram_arcnt_n_2,
      sdpo_int(12) => sdpram_arcnt_n_3,
      sdpo_int(11) => sdpram_arcnt_n_4,
      sdpo_int(10) => sdpram_arcnt_n_5,
      sdpo_int(9) => sdpram_arcnt_n_6,
      sdpo_int(8) => sdpram_arcnt_n_7,
      sdpo_int(7) => sdpram_arcnt_n_8,
      sdpo_int(6) => sdpram_arcnt_n_9,
      sdpo_int(5) => sdpram_arcnt_n_10,
      sdpo_int(4) => sdpram_arcnt_n_11,
      sdpo_int(3) => sdpram_arcnt_n_12,
      sdpo_int(2) => sdpram_arcnt_n_13,
      sdpo_int(1) => sdpram_arcnt_n_14,
      sdpo_int(0) => sdpram_arcnt_n_15,
      we_arcnt => we_arcnt
    );
sdpram_bcnt1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\
     port map (
      WR_DATA(0) => sdpram_bcnt1_n_0,
      aclk => aclk,
      mem_init_done_reg => \^mem_init_done_reg_0\,
      mem_init_done_reg_0(14 downto 0) => WR_DATA_0(15 downto 1),
      sdpo_int(15 downto 0) => sdpo_int(15 downto 0),
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => we_bcnt,
      wr_addr_bcnt(0) => wr_addr_bcnt
    );
sdpram_bcnt2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\
     port map (
      O(2) => \plusOp_inferred__0/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      WR_DATA(14 downto 0) => WR_DATA_0(15 downto 1),
      aclk => aclk,
      \goreg_dm.dout_i_reg[0]\(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      \goreg_dm.dout_i_reg[0]\(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      \goreg_dm.dout_i_reg[0]\(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      \goreg_dm.dout_i_reg[0]\(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      \goreg_dm.dout_i_reg[0]_0\(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      \goreg_dm.dout_i_reg[0]_0\(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      \goreg_dm.dout_i_reg[0]_0\(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      \goreg_dm.dout_i_reg[0]_0\(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      \goreg_dm.dout_i_reg[0]_1\(3) => \plusOp_inferred__0/i__carry_n_4\,
      \goreg_dm.dout_i_reg[0]_1\(2) => \plusOp_inferred__0/i__carry_n_5\,
      \goreg_dm.dout_i_reg[0]_1\(1) => \plusOp_inferred__0/i__carry_n_6\,
      \goreg_dm.dout_i_reg[0]_1\(0) => \plusOp_inferred__0/i__carry_n_7\,
      mem_init_done_reg => \^mem_init_done_reg_0\,
      mem_init_done_reg_0(0) => sdpram_bcnt1_n_0,
      reset_addr => reset_addr,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdpo_int(15 downto 0) => rd_data_bcnt_arb(15 downto 0),
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => we_bcnt,
      wr_addr_bcnt(0) => wr_addr_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter is
  port (
    s_axis_tid_arb_i : out STD_LOGIC;
    mem_init_done : out STD_LOGIC;
    \gfwd_rev.state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    mux4_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    we_mm2s_valid : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    mm2s_trans_last_arb : in STD_LOGIC;
    counts_matched : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter : entity is "vfifo_arbiter";
end design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter is
  signal ch_arb_cntr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ch_arb_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ch_mask_mm2s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ch_mask_reg_n_0_[0]\ : STD_LOGIC;
  signal ch_req_rgslice_n_0 : STD_LOGIC;
  signal ch_req_rgslice_n_7 : STD_LOGIC;
  signal ch_req_rgslice_n_8 : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal empty_set_clr_n_10 : STD_LOGIC;
  signal empty_set_clr_n_11 : STD_LOGIC;
  signal empty_set_clr_n_2 : STD_LOGIC;
  signal empty_set_clr_n_3 : STD_LOGIC;
  signal empty_set_clr_n_5 : STD_LOGIC;
  signal empty_set_clr_n_6 : STD_LOGIC;
  signal \^mem_init_done\ : STD_LOGIC;
  signal mem_init_done_i_1_n_0 : STD_LOGIC;
  signal next_channel14_out : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal reg_slice_payload_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset_addr : STD_LOGIC;
  signal \reset_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axis_tid_arb_i\ : STD_LOGIC;
  signal s_axis_tready_arb_rs_in : STD_LOGIC;
  signal sdpram_gcnt_n_0 : STD_LOGIC;
  signal sdpram_mm2s_cnt_n_0 : STD_LOGIC;
  signal sdpram_mm2s_cnt_n_1 : STD_LOGIC;
  signal sdpram_mm2s_cnt_n_2 : STD_LOGIC;
  signal sdpram_mm2s_gcnt_n_0 : STD_LOGIC;
  signal vfifo_mm2s_channel_full_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_addr_gcnt : STD_LOGIC;
  signal wr_data_gcnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_data_mm2s_cnt : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_init_done_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \reset_addr[0]_i_1\ : label is "soft_lutpair33";
begin
  mem_init_done <= \^mem_init_done\;
  s_axis_tid_arb_i <= \^s_axis_tid_arb_i\;
\ch_arb_cntr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_arb_cntr(0),
      Q => ch_arb_cntr_reg(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_arb_cntr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_arb_cntr(1),
      Q => ch_arb_cntr_reg(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_arb_cntr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_3,
      Q => ch_arb_cntr_reg(2),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_arb_cntr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_2,
      Q => ch_arb_cntr_reg(3),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_mask_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_11,
      Q => \ch_mask_reg_n_0_[0]\,
      S => \wr_rst_reg_reg[1]\(0)
    );
\ch_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_10,
      Q => p_2_in,
      R => \wr_rst_reg_reg[1]\(0)
    );
ch_req_rgslice: entity work.design_1_axi_vfifo_ctrl_0_0_axic_register_slice
     port map (
      ADDRC(0) => \^s_axis_tid_arb_i\,
      ADDRD(0) => wr_addr_gcnt,
      D(0) => ch_arb_cntr(1),
      DIA(0) => wr_data_gcnt(0),
      DOA(0) => sdpram_gcnt_n_0,
      Q(0) => \gfwd_rev.state_reg[1]\(0),
      Q_reg => ch_req_rgslice_n_0,
      Q_reg_0 => ch_req_rgslice_n_7,
      Q_reg_1 => ch_req_rgslice_n_8,
      Q_reg_2 => empty_set_clr_n_6,
      Q_reg_3 => Q_reg_0,
      Q_reg_4 => Q_reg,
      Q_reg_5 => empty_set_clr_n_5,
      aclk => aclk,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \ch_arb_cntr_reg_reg[1]\(1 downto 0) => ch_arb_cntr_reg(1 downto 0),
      ch_mask_mm2s(1 downto 0) => ch_mask_mm2s(1 downto 0),
      counts_matched => counts_matched,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[36]\(0) => Q(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_1\,
      mem_init_done_reg => \^mem_init_done\,
      mem_init_done_reg_0 => sdpram_mm2s_gcnt_n_0,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      next_channel14_out => next_channel14_out,
      p_2_in => p_2_in,
      reg_slice_payload_in(0) => reg_slice_payload_in(0),
      reset_addr => reset_addr,
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      \vfifo_mm2s_channel_full_reg_reg[1]\(0) => vfifo_mm2s_channel_full_reg(1),
      \wr_rst_reg_reg[1]\(0) => \wr_rst_reg_reg[1]\(0)
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => curr_state,
      R => \wr_rst_reg_reg[1]\(0)
    );
empty_set_clr: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top
     port map (
      D(2) => empty_set_clr_n_2,
      D(1) => empty_set_clr_n_3,
      D(0) => ch_arb_cntr(0),
      Q(3 downto 0) => ch_arb_cntr_reg(3 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[2]\ => empty_set_clr_n_6,
      \ch_arb_cntr_reg_reg[3]\ => empty_set_clr_n_5,
      ch_mask_mm2s(1 downto 0) => ch_mask_mm2s(1 downto 0),
      \ch_mask_reg[0]\ => empty_set_clr_n_11,
      \ch_mask_reg[0]_0\ => \ch_mask_reg_n_0_[0]\,
      \ch_mask_reg[1]\ => empty_set_clr_n_10,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[36]\ => ch_req_rgslice_n_7,
      \gfwd_mode.storage_data1_reg[36]_0\ => ch_req_rgslice_n_8,
      next_channel14_out => next_channel14_out,
      next_state => next_state,
      p_2_in => p_2_in,
      reg_slice_payload_in(0) => reg_slice_payload_in(0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0) => vfifo_mm2s_channel_full_reg(1 downto 0)
    );
mem_init_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mem_init_done\,
      I1 => reset_addr,
      O => mem_init_done_i_1_n_0
    );
mem_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => mem_init_done_i_1_n_0,
      Q => \^mem_init_done\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\reset_addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mem_init_done\,
      I1 => reset_addr,
      O => \reset_addr[0]_i_1_n_0\
    );
\reset_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_addr[0]_i_1_n_0\,
      Q => reset_addr,
      R => \wr_rst_reg_reg[1]\(0)
    );
sdpram_gcnt: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram
     port map (
      ADDRC(0) => \^s_axis_tid_arb_i\,
      ADDRD(0) => wr_addr_gcnt,
      DIA(0) => wr_data_gcnt(0),
      DOA(0) => sdpram_gcnt_n_0,
      Q_reg => Q_reg_1,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => ch_req_rgslice_n_0,
      mem_init_done_reg => \^mem_init_done\,
      wr_data_gcnt(2 downto 0) => wr_data_gcnt(3 downto 1)
    );
sdpram_mm2s_cnt: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_155
     port map (
      DIB(1) => sdpram_mm2s_cnt_n_2,
      DIB(0) => wr_data_mm2s_cnt(2),
      DOA(1) => sdpram_mm2s_cnt_n_0,
      DOA(0) => sdpram_mm2s_cnt_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      mem_init_done_reg => \^mem_init_done\,
      reset_addr => reset_addr,
      we_mm2s_valid => we_mm2s_valid
    );
sdpram_mm2s_gcnt: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_156
     port map (
      ADDRD(0) => wr_addr_gcnt,
      DIB(1) => sdpram_mm2s_cnt_n_2,
      DIB(0) => wr_data_mm2s_cnt(2),
      DOA(1) => sdpram_mm2s_cnt_n_0,
      DOA(0) => sdpram_mm2s_cnt_n_1,
      Q(0) => Q(0),
      Q_reg => sdpram_mm2s_gcnt_n_0,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => ch_req_rgslice_n_0,
      mem_init_done_reg => \^mem_init_done\,
      mm2s_trans_last_arb => mm2s_trans_last_arb,
      wr_data_gcnt(3 downto 0) => wr_data_gcnt(3 downto 0)
    );
\vfifo_mm2s_channel_full_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vfifo_mm2s_channel_full(0),
      Q => vfifo_mm2s_channel_full_reg(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\vfifo_mm2s_channel_full_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vfifo_mm2s_channel_full(1),
      Q => vfifo_mm2s_channel_full_reg(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\gwss.gpf.wrpf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\
     port map (
      E(0) => E(0),
      Q(7 downto 2) => \^q\(5 downto 0),
      Q(1 downto 0) => p_13_out(1 downto 0),
      S(3) => wpntr_n_13,
      S(2) => wpntr_n_14,
      S(1) => wpntr_n_15,
      S(0) => wpntr_n_16,
      SR(0) => SR(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(0) => S(0),
      \gcc0.gc0.count_reg[7]\(3) => wpntr_n_0,
      \gcc0.gc0.count_reg[7]\(2) => wpntr_n_1,
      \gcc0.gc0.count_reg[7]\(1) => wpntr_n_2,
      \gcc0.gc0.count_reg[7]\(0) => wpntr_n_3,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg\(0),
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      p_3_out => p_3_out
    );
\gwss.wsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(3 downto 0) => \gc0.count_d1_reg[8]\(3 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\,
      ram_empty_i_reg => ram_empty_i_reg,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(0) => \c1/v1_reg\(0)
    );
wpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      Q(8 downto 2) => \^q\(6 downto 0),
      Q(1 downto 0) => p_13_out(1 downto 0),
      S(3) => wpntr_n_13,
      S(2) => wpntr_n_14,
      S(1) => wpntr_n_15,
      S(0) => wpntr_n_16,
      SR(0) => SR(0),
      aclk => aclk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \gc0.count_reg[7]\(5 downto 0) => \gc0.count_reg[7]\(5 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3) => wpntr_n_0,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2) => wpntr_n_1,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1) => wpntr_n_2,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => wpntr_n_3,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg\(0),
      ram_empty_i_reg(2 downto 0) => ram_empty_i_reg_0(2 downto 0),
      v1_reg(0) => \c1/v1_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    \gc0.count_d1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ : entity is "wr_logic";
end \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts_n_1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_17 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
\gwss.gpf.wrpf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\
     port map (
      Q(7 downto 0) => p_13_out(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gcc0.gc0.count_reg[7]\(3) => wpntr_n_13,
      \gcc0.gc0.count_reg[7]\(2) => wpntr_n_14,
      \gcc0.gc0.count_reg[7]\(1) => wpntr_n_15,
      \gcc0.gc0.count_reg[7]\(0) => wpntr_n_16,
      \gcc0.gc0.count_reg[8]\(0) => wpntr_n_17,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_full_fb_i_reg => \gwss.wsts_n_1\
    );
\gwss.wsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\
     port map (
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gc0.count_d1_reg[8]_0\ => \gc0.count_d1_reg[8]_0\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gwss.wsts_n_1\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \out\,
      p_8_out => p_8_out,
      v1_reg(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
wpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      Q(8) => Q(0),
      Q(7 downto 0) => p_13_out(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]_1\(8 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => \gc0.count_reg[7]\(7 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3) => wpntr_n_13,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2) => wpntr_n_14,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1) => wpntr_n_15,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => wpntr_n_16,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0) => wpntr_n_17,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
KW+uM6VF1w2J59GnW9nCNlQJsGixF8tx0hAZ/rW41/3D1CeVZImR6WnUvaQpDzqyukd+6NkQKbGN
gExWu5ZqQg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
xMDBrDpWBXBP7OHGwvc2M0BkXvMWB7ITv1UnT2qOe4Js2r2cnW7oeoh2VyCQnRlcD5/5v4x0ilk7
SYnxIKWha86OQxyXekUUk/FfC8gHjHq1onEx72iLRF1IJyP2uvfzkkf2QBdHOBx47ZQtZznsiMU0
L5XsqhqXEYz4PbWY2Hk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VMbRO25j8i3mCoADFHnJzVSgm77ZT/5C2IIvlXnwpW4mrt7S7wmSCmqhiM5DFJ5Ws9THQGN70uuD
KB05OqsAw7C06UKw3jqk1YuJneFlrHoYK2eUVMMqZNujHBgqiSTTD711I2UkKNn73Uez/bVBPpd9
PRjWwinR5K0A5AmhD6Lz8wwwwyOskaapqXMew9NRR7uq0S9dPu4SLvcVr0bLibLH+N89ZXa/jbp+
3RJFf4um1ETeDD0WiPpKrrM6rZFF4qVHwl9ud4x+sUm8djP0zyMiPTHUKtPtArcITp4mnF1+NkrT
wDYneD2LHP0FAOPxvmbjqTtXFF4PGTOJ1oXxcw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d1GSv9oPpaKSilyeux7u2Woz/0x9kjq4sTDzalfL5yaZvCk6EoZCUPWJpU7oZmRv/Ax8OH3z7k1z
METCJ+8BVuY2CDJClX3XgMiI5Py8maKwTNjYV/dHYTYzLkK3mXJGbg5csvPwrCOeU+M4xHazRoE7
wb9weTpiTDmjjtkQxwzkDhueZstExobu+o1+4M1IlkozLe6feFl0cjI2cqPbUwbJTGrZZF/k9SHw
3wyjv2T7mQEH62Rg86xozQxnvcfMaL69tqn22/3E6/vl89HetxqVzvvqRP8tLywmT5TFFIT5j0sm
3c+IS968fbpBOZYIrEydYNeKg72LmSE9iPpPdw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dQr35UX/fMxQ0mWuO1AobCiYrdyLPWPk0TWHWdk3vLBJgl1LfE+6RDUnWJRXUC5hPVOWFqSZYqsK
AJZf/+ZnqAGLivhYyIF/5NZfCfoohZ1m9YuLSsEh621l020TqGOoUQpQShaWgqMoYKhxj96b2z7+
YdqoO9I6ELgg19yegcw+dT0uyWnqMVz+ht86aoxRRcTfrsbsjbLWpGQ0zFrjec18nsVisJ2mDHYi
vyhn2bTpQM1hzAHgNobep29SCzR4ti6jMCHejbBYVwUfAbTgkeEolUz3ITQN8T4EyIlw0lNjyE0B
QAFwREf6JPt7qAJK2BEECVwApmjimifT9w8+gQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qG9+1e9HWsJbBpwAEVNnIW8T31cZpOW2uXs45hNxf47rvFTiBbFVMhyd3zCjPtIaPRmEoBb93+cu
0EmC9pGWL/bVJG/EU9c4aPAamJKgILiFaKDFwef8LhWgpBn4Pg0usZUhKWtYKS4kecURd43d6fNV
O7c1lUHnr6MhTqMm/DM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AdgnITHk/9qVO+h+BJMfl1a8jrneXRtseQcUYD2qbxt1U5m/vJIyMxzOcspnr7kzQAy4iExLkHYB
i6IvH6c2vlU1/DTjG6yF1rSHS0JWSqSp5MOc7FFGeKXAmrBbCl1GijRvlhH5yGY15xGlRfMQ2hX9
6dhQBGdpLmE7cGcjhrBhvlOlDglLxPii3XLx7QLF952WaQBkHb/t5ErWcnZaSJtyb/nMeA6N9XSX
7G5mgb7LS4zWeIT0uQUaOCyjrWCSTFpzGCi+rh30sIf3XVyLgJLu7z8TGE38ljKW8e/zuDJtowPf
8ed+mM+eBRp6Zg2PBp1eLpGzbnhBOjtBIUf7pw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
H7QUHpoBLbKpZumK8Axoe+tB+7yoh2P3gSRgk9hmU/jrGcClZg/qv3wd7mtPk/DImVsITJ5NQVmQ
OBk5MLO4SaIXKRO5U2nCIa6hqO6+gXZhR8kNTzBAjqhmZNz3cP+uWp6ROB7dirzrVLV5GUBaCPyz
LjeRu7R7aoWGTCnT2X56vTYQ3dCZ05/Z8DXX5BQ7CjhJiRoJ/2QajRt3GVzBSyRNLBA+uEVtH+5w
tOEb/A4Ea5Ypv5e8Z1T7TuXV0lzrsXBXHWm7Q73uTnnyIl6gsl0vGfDAij6ZWhtNO13GVDlpIpJn
5yipCTc6MxIsaA3Q1CdekWw2QNS8gI/6JD00Lw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
wybolJvmpNTJuvabq1wEcsOBrAhCeKjr9CSAvcHRsmoHO9EeI+FOiCBV9jfkUr1ounPzyp4u8FmV
zc8M+7imGnAuZpCmfZl/c/XA9K9+ZN0gZZlm2v1+bW2cOR/DVXkauac9f9gGGLp48PFWZxFG2TL3
jOsG5Qr+obwI+UQQKECZfbiiHFHNL5CtIw7Oxb+ABOsVo6EPJOW61yUcZ010/3H6fTSJZcErpBTp
Cg/wafvEmfTLxWoj2eunjyuGwIAFp7fsf1Fy+8ZiBBmrYTXQ01NU243P/9Y+c94c8N0AhStyNN22
MIDvkymKcnvzPl863Xz3iwTBK2caKgqpndQTNA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17648)
`protect data_block
18LoP5dexNYTZai6zhzBlCWzC/rkqxEANG17UKQE4hLa0cub8T6/B65+KnDQWLsjUwNff4wQzWsi
22A0k10E6bZlw7qac4NzKmvzRip6ln9wJJ+ZQT2EbxmjcicT/eo1anXI7hWbTVtetFevVi62EtvS
jCVvA0jg1q6gIVIBZvoAipeA9TcqP8Ckwn3QRddPqeeMGfReFB8TiKJPBAyfwozpHxm5PCboQKdh
YaQiAOc31glZondMe5Fh52+4sge3GsL/Sxn8+sLfuKWE1clqjwZZtH3X9/T5PszygRv473bVuLHS
oOpTDvh9fMhNsF3KDAnmPTS0ksgh96QFq45CMdKg2HARcsZ4f3ZJb1Dsj1h0Jh583GOGED7vI+PW
DYS9qfVars02sNNFuFlK6bqxT45Ck0EYbBZedqkNacmNs5W0biSBtky7FCieenlfXOM/P33DdCB2
LqvLDI0FZhpuqMnhg6HLA/mu0W9FvMOwdXfNx7xYRp63CQ80i29p9loC59FL66YqXQ/+R9FsWu0M
0LpeAdmtpG7gXD2LWVa20P3Qlehsdp7KIUSXMRQOOE5PmmgEBCNpfqvto7Dda8IgqxiJqf67VE7u
cfBxAYpKyKzEuPGP+o8KT80pSXRQEj7AFtgwQ1gPkXdozjCJdNrn43k8a25Yc1gixtLTHpSdAgae
spImeGl1zFlNBfK1TWlSabNyS4CmOvEsXvaJD4IcDEDQ7vVrgz1YV0SNBd17UvSrT0fPQjVzguT6
SseuyHBE8WNuzwdG/RMex/1Gu28jZWH/7j7Weg/rQJvJlNt08zfoiVs0jROcaFYwpRDj8E7NOxnV
EUT4FhKtTEAAX+fETcXNVby5Q/J6GIa9Sj5njnoy8G/ZlsiLoHgJE/0e84s12bErIlMMfI4vIcvY
YgeN4nyop0ZlcDXjsrC7X766KPgMkZH+HbKqQUKEKRGMh4wbgR0fSP/wVJgA3S6GRGu0kl9dMx0V
C1FBz7uYTRwpX8sddlw9hASvEkANADw6K51O8SUOsLtU1WpTqnxenrHZmhWOK+esoj7o2NU2qaLH
iUrqVJwZ1S4pygSXN3iLO7fHw2FrCHNRa8Li/Uairq5Xo8Alj2wD9EtVZVoJ/vqphLfP+2VBDKUW
i3r6+3vD6AHM4Df3vPnl+yf9i3UFdsQOb4tV0MVHn8uYi/c8OyQ2OzqC5NHOzkLYJ5jiM0z4ZY3y
ZlAhBJk7VGLjOUQs+XIbOqJRaMw3/11mmhqbcqEG8I6vsTir4NlNDunAGC6u1mOwc4/61ZHJnJWp
RvMkDIotF12dOGyGAYJPiYRrk0baqWI8a0e3GemXf6UZc/zQWt84LTINZGH0q+11z3T/+QWnCeTj
msVvw8J34eNFPuhIzN7/XPUSEFahGybp7XexPW4e0vonbs22lMOGGiMnJvA8NnGqqYaL+LbsgfaU
FWF4G05ZMqn8WZibs5Gr8tpHnNA+Q4m/GCBLwtEKZVN4yMdLCHYAUcPyeFSUHR7vyCUwRrbeQa+S
j7Pceu6STyG4xO/WeE36rFYHNbuvAXg4w2Tr9Dipjn3T+NsbGA1UnjpWJ29pqlHodCEyWV3JnBB0
fxxqNR+Ei2ntTwb7zNKLOljmydsVZ1lJsyvYFx5tN3TPIwcjDx/4n7KsdrCrSfbvB8TjR7ZVKJLc
hPJqY4/0nf3U32F28U4wGzPco2LYkviLS5caXycY76gXkArw4hB/63nqfARpWYlGfOHW0XCkPg22
ToMhV8SHa736jSk8/kef1xOJ2/xvG96bDwBZ4i6lqvzElG2gbQF7HvXwTqiYUI8QXdOKXN5HZJxj
3PpnIlG9/lfjnr2fLg0y9MANcAhuufTiMrx2wA7SneO4I6MWOYQQ86+fi2M297MTeaL1dccX157o
0b5xjnT5xuoUTG9NTNcSyBODVq020Z9w2ke/FB4z1d16uSx4kRPj++EyL1FdKyxjfxb2vG4sFK/v
qPvluRWMywm3b8f7t0fQJX8Yg62NWiY6Q6IS/YvENBgy5zjYOlJCYVKHk5swPvdtCaFdDB/4DpCT
ltbnzewcKYWYwKKjEPrFU13Nw/qepkRF6IZzLIoLCBZPYwA4bzLPCkVCPVoBNYPLgEOKgK/68o0z
l7Geqqla/90IC7hG/ZJAfZZ5dV7kRQafL4wltBTTvT9pYBmgJl+U38kB5kz8+4gEapx+z9Me1mMx
vaIW36SXsmB7zM60zPAjcZnsR8pA5RWbPJZ7W4LjzkridobEGodTN9YLVNBNUvJk//CzGTeHpSOp
mGIBMvdLza2HZVDkfi0aBRvtcF5XXyabCaT4T59k4TCmvc4fcD+1S9vOoZbZIb+rA0Z94ldmjfxs
HSDBEbIkRkSifnTKy+kWa4ULOtQUcROMR3om5VHKmF8GlTiuOaqG9ZhphNZctX+x0Z40dhF6VskE
HEO3S8dDLi8qRYOlGRspDaG1RP4hcQpOw4BpQLW6Uyehfd15zNR0Izwf6JZVZgNFQw37pYE+A17s
k+ZYZCooIpjaExl3KRpTIb15PuBCH63XMFGB+oeOF3vzWhILoE3r56UOEDkeU5Munenez1yfskDp
Cv8ssSJDivWRT3mbuqplRm8wFrl/o/wwlBlLbDJNY4Pdfr4gv/uAxvj9/DSGxESJGv0+/kpRvZG+
fRLYBcOuSQxhdZaTDaH9/FR3erU9tKWVcAGOTk4qNdJ/Gf9oFcM50VSm8ncgiG9fPWGKHlMpU2K6
Z+uTzCfeG+PAkb5nO7lLV2j2BuTa0zUq9/rv5aRYURl0k4ztGt0v0f7JkhF0biKlmWHWT72GaIlM
bFlg/uR0skdn3VBd2UP9lQvO5opljDV5HtiNvltDvwHrPWZFz7rVCGK8xTy3zuweO6zPnhz8nkFN
1rigascaz0u0jmpMaky448BjucVYYfvS+hTOWOzTS8KSrQ22LdOuj7sHCUtC5Gp9y4/y4Txoc7ns
1MVlC1YoJfbUA3RtiqVlAQpzQdjTpx+9xePvPQC5jl88As3zLuxSGbiFaoI4N8RH3v/o86zKaZwR
KFcPUq+2R9YmCD23sm2ULMvM0XqDOQOWspe9jokMmu9aBvFAykWS3qNJbnAkkx/L1tPLcEG5t5bH
YjKu3v1y6TPjnznkADVqoHrt41IGvHTCQ+GSoYdNj5Te7XvvEilA9rR7s5ujL0oblhRzB3ry1oR9
YlccoI4iUtm80jk5v3OWXtW8YBpRcatYcn/ku5wxRb3zaf+d5fDbwXrWcR3/rC0qEdA0xpkCNusz
lUq9WM1nbI/LiiBgfzVRj5eygbYR3SadnTGJBwUj7O5FDDP64KSK09DXENlRwZep5kx9q+vEYEbT
eIFBY8jYqa2rh20LZz8XyzEFYav+xt9Dg86HFYvcd2e15IL2N7ZjxeTCgR0XCaCOIjkkIM6AbjCJ
hVZlVzyEKgZ8exobKhQVXvkIS2s4k8YhVFA4FUeH4/032UXVF0wbhLLj5YNewUcZqIn2paI+7AMr
jctA/PNPtQQod/vngmkJR66buRXAq89MW50BiAK0q64nNG+ebrVqlkWQToN5GtteMpKjk2vXcABP
OwqhZABqCTB4/rsPydokAsZRWrPhBj8mfIRVpZyTBUdoSCT0W20zcB6jMKDbh7FSulfB4CpJ9bCo
nUcPXazDx/WDxcY3qFiT4gZnZ5YOeijODYgAPeWCkHF8wDwmLwhaj/aL2VdvPDpSkU2rLbCWRmlx
dKDfWlVkpwJZ2PHk8s+nc2icUl/1zclUtfMLL8Cq417Qdha1ToTVadFNraiN1iZrY+n4T+f38EJ8
tMavWlgXdzdTn3Dbqzw2j4Vs8TAtTwd9Gi7b+PxZvsPAbHVRcp3ksDmIX05eiuxuAftYK3YfFZM/
xapvk+4xDvVdEk1n1GAEV5l7dwWYX1IvURWNDegwcpd68ezeSzBGibBKdocRJ5IpgcvJBFE+y6M4
OUPwXEf4kCnGxpZaXDFwbU9BGsbVijqeLyEOgbm8Kl4U9+t/GvEp7fWmAIXxdN5qbXd1L98W67KO
0231NgxphYV2jFcEl30rytuVU2FU8q5huCJl1H66vbm1jFwWzxlkoQ03zJRMaVGaAm/YCjyRDVVg
Pd16l9f2dKEKGbP3znYKm8CaLmVt7Pql2ybDStQLdJXvXlKtQkxXMduZkP18D9GKNrndMLnZHJzm
GyXTa8CS9sd41mVC+YirCNA7N9DTtUK2pvEeCbOuaqA4Ey3j5vQLkkgAXWW5DHvA5sPY/CYv/B8d
qNkfezoUsI8IAPO3xTL8skLF7BaakZxRZxAp4jC5OStAXzf7rJ3MxcFkvqAaasHeYVdRiuXFLR7A
HA0RvgvvrSv5kC4RpkWfki1GVR+oaUiIy9KYdlnwx71oPpzikVsLt1xRBBrg0xcYFddlwSBl/rAt
l3THXGTwzVBzVqw1zQ7HRkxe2XkVUg2HPDtOCbsM4oEiUsgfXMqXlBwL/HOHJdyHnsOLhw8LOuMA
/Ek8XNwmCSmBToJN7qtYvYgBK7bWuS1XNKz6Rnh/kJP2Ms6xRKgdDg+ZHxzhzL1V6ULSo+71pGMD
5vKk7mRWOfmOO0DjVRf8MT0fiLLHTgVu3QqpoLH8z4JxXm2xPTYC4TTwbEjg5PeQbXH/EbrCloq1
uhDKgLJInvQ71vIFEYtAaRDavzls4bTy+Lpc7qkldzik6Ww0sMEDwBUda6DdeNEYjXCuPIoNzSnC
a/6bQOawNrKhrTaS0zCo9YQXZRZ8KVNwhot+Xmgb47CB8yJ1EsdNIfIaoValLOPD1lhTutl37JZF
JCgUhuszDSTisamICG9PNdwVR04vfegimpXUy9Z6Ud7JlgqI7AAZKxNbzyYDYf564iHK5WHwkKIW
jsDVGaszaRgK6TNKucFcLBiHMAuMaUbYTolpCIRej8WC4bgR0p8+ldyLlTfg3rfr+EGRht8wnug/
kzo0W6oSqJXelioxFwcVVH8QgBrygiCQZlldo5o0//ImgsglG95OCdyIMf4uZ8Xz88XrCSqMj81o
NKiFivhWieuKtvZfUNljHqOE3JyXhqpYJULQ45uWSUIOEvNzMOfzqdbPmXKu35MmSKbvZUCOVUde
IAbJ6tz13p+Tf8LWRik0xnoW/q/2p47tiTWz/0bxjF2eWk+cJE5p6rUHdJILHdqKOTu/pZCgFiWl
TNEetbvOVgkLXbtUiWhegIUNcgZFFUrgXbuhG7/guSSxUed+Htf4KPSCtKXKkrqh26PQOJAKXUYF
dcr9zYVfFnL+BqIw+60nvw3kFC0P7z8lPyL6jnBCNkCFb+Ow7hbTZmRoug6xJAZzOvcYgcbbEG1W
5Bfkg5fbP2aBlYfGJdCGnyUBOS3M+DSkU7wz8H4uBKsiocX9Ibs41pl248CKH+e/h8voA+eTjUkD
+ZA7wbisI2DUTAsb5ZxrFxcu2rtQCdaJN6ma1Fgu/anbrmAXRkvZ9LXMJJsIZPMJ/WAsZN97TrH7
BOOWm8Lm7LjDFv+Nj0UqwXq0MdvsFy38Hj4Hu6sFBuU0/EDhFxIowxztCmuxPAkp7CnoLsHIBM1X
3XdYCmh6XINnz/LmKiVIcN7oJrHqjAMQ/lN3rGlkyfd/zImk5ahI0FDTsTQGHPKv2L3ajVunsBZH
ztqN5csqSScfcmh3SLwDRGB8ZNxoQVJ7Kx4V2wj+3ewSuFmQ2xJX0Z8EVf/u2/zCSycPO8l03EvR
eb1HtwXE4GMU34b3e4b/40ZC/MEtvWT9sP2ezEvBfHRBZ4iaWjAhRoud4EF9+qvYjFH9LTGGs75B
2eRxNzPWXBmQWza3vfGIK+zSqus/r6p/MFs4vJcSjeolIYRtwTCNPW7X02b/x1lS49xDvaSFyLjo
UFx9qUrlGkZhZ6Fx30E/WJA8cKhEqjgk8PUD3GBKD5R78nTqhMLsXEQGus8EcCCAiBga93iUWcDi
FfqsDAJfou0aEZWjdx6HQMOAM+LXNlDU3dTB6EbJEI9tb4vLT472AKM2VxGUUWlhY3YdP8KCt+69
0ARa0DJdaCpeiJlcNcRHHBWJoFS1SVFPIzC4bcPfCpdyziax4bIv/yBlhYaUw0Vk8T/fn8ojhLdl
Fv7zxTTCzP0LO/DLYVfqWB3IfU1jqzFAYHHDuHyUxTQbd/219kmjHoMHtRsBtYhoDTdD3j1seZFC
zijtkucHt2KQqGHMmKHNUO/tCUzFLD/XizTWTCAVb/9NDHFaEJ+B5RnVpI5J9h5VsRXSHZNTyXzE
6A6EgZ094CXhlmgZoaGT3RPHVNpvhQHolcKChhAwygZXEZLVUSlPzA+Ro6Kuah8fElBpf5oWdW89
nl/ByPKa7ynr5dk8A4rCdpGcQ1vDxdUk4uhUxYhaRpoEO++387p2F0+CEaG9vQSHImBv9kEkK9az
PM0FRjJgMAS2aaBA3r+OVxaT4No73S75yeMQVOJ3Eg9lkFeOLcsBUcdhPOYFxGYH8OpLk8rYNGDE
ZG5fa0nBxbFmt78lbCa0RFIzWED6wJ2iLhRuZBK2UyLyhQXDnaXWRhoSrIiBX5j7nUx6EiUi4A7v
0+XgE+3ZyaBVpsP26wwaPIFL24n+3N5hmURMLpEQ5R04KTOrdTZo3iLB5z3Sreki9P3P+4qI6A/2
/FJxejFlZHh3YvCzZplYGYJj3Q/OzwA8lgcqr27EpPy6wdmVwqHTi0WJktRPm8vczHxNKIkh7ZdD
KPxz77eFTUS51h7DBw4ss1y1B0vWN4vfQVm71+/p6jH3egVYqZN9CreLjji3IDD3KqYpAjolNvmV
OSuaqLX3TVFToOFf3VJwEiCrY2nj/3MOi2KAyTfwo6nOrVZIrOdzjF+tI60ETXhGsbvSp7MmfkAw
jQzX31ZmaQVUPw2/JVEedCbSuHXjUw18TTuJuh4zrIceg2zcEbafwyPgJIeVrolfkec8DikdFENU
wNWw54c6BgDFo549Fh35tI9Ffk3jmddpfChCqtR43N1qMOUIFgErsW5FmzyiQgeQ5mOxeWBu0ZDp
bw2wp/kH9O27jqPYam7A4T13MwUqEIQDYv8T4HH3biFOsvCZtVEPqMtGOavCgvwDQy9OzJTHd7SP
MPj3atcniAs7rNJVxToVEKYC/McwaKz0nnjG3RSakl2vourOQ3WyFtSc8sDCGUbf85xgJTW3YBGe
EpisyebX2qpy8IgFWyhnHz9XcU4mcCmGrIfXmUtI1tgaYkMgM9BQfEvxIDk+RCasMYrtqNvvhU6H
yCbByz5kVUn9PmGGqw2sxiOmd1YyhFDu33/7+ZVE7umTsqPCf5dWOScKP3ihjyjdo81IF4oDHAJi
9sMMBXvFPTlexAVApkOLJMocZrC0sTCH6US0/9mXaqpRfPsh+nvhvCrf6XGAHGoVEaWzXffIRDm3
QQ5Xo7o69ZL8sMlHOkaw+xgE1/5rth0HJxZiJmCw26wUEL3oqTY0NVyFmhfNtSAoNMPS72QxQoBU
J40ZflfdYohGRzaGjdYOo6vTdLRrEGH1QBC0MqcMIMCUV78k5Ja+xc5RVMxlTI0r/3qsObo0jGsR
BYtCwHgqKUctBYGSrYR0c/sGOXsUXToKukj8WYIjEdPm4khcbqFj5rgjX1uK2s0sBMlymlKNUiK5
9kPu5CXfnc0osRAD/tGb7Cn+18rzwz/DKu3krrUARwCRB1Z49gGRYE+ONdTPW0NvjAcbTc0JSPQb
zEVWi/kP4qvnYg9eGNSFhgQnPmYivqXwvdOADvw2+lzZU5b9u2xW2hEemZZmFWnXBvl9RbOJobFd
SzJIxddsiK0wQ36d3hHkWrd3V3H4bajBV5HxOsMthO+5noN3MKt6WM/EOzvwu+OgaU4xKTEqoLeZ
1fpLtmuwNUyRxKCiBMwOp6AqzygDptCud6q3eRfFmsVeoGoWDpOx/OzToabnCOsaRcpQP4wFjSLY
GtrMUDWAaKzfLNLNxKymt82QxQqD1lAlL9SLY4yMMfBK2CusZs6kDo1kTn90C6W4cDfsvaEBFh9I
OhoWT55uUhpz0CKWk5dMa2gw56Xyy6e6hUsU4jGLqkcmaeHo+A0JRo5L6ADnzNG40C8muITZVvyy
54X5BqbUXJ7NqweHym1nlFo2BDQUdeghbZyiBfI+l3poDo2qezTa02m8HmAEzp0DJ6MN+frI5BF3
4hVonHSJXtohCbYs/j/HjEGUCCfZaJ+03rj0a4uKqC7bG2NYWk99d+SXwfi9/eSKEGnBJ6zAVd/O
PQP4aoLj9fC6Et8jWyZxlb/p6xhCXK/Z56hychb8HGXDxQhQ1CVWQj0s9AqebKhEIJklxLCnjV+5
/b4lV08VxfCmHEwuK5673HOb0lJFh3PW7RahEujjMGLrl4yPUSOuShMU6uHCBEAgu8ddlJm69Uw5
6F7RA3y76Lh+PxI3Y2gsrxWPYbWITe9uW1J97VFbusYKCgAQUKoRf6H1/PyFyjWciWDuw0TqGxRf
PbTymzUavvbW/d4zQe+VhlGECrnej6rpVhPSvMEB7D3Q/9beGHE/JCT9aEYXAI52EKGQacdPZDiL
uXMUUnAwtLpK3RAZxvH8xm4tBkJCBz9KzqIjASf7h2S2WsJdZInAPFMFE26hVBOr2OtI8KX3MabX
hShH7kgozk5uoCzqpxqrgBvZyzJppgz8rowv9X8QXHnqj8KELowO7uA52mMYLGIAMLg7mIFgDewJ
WHzjenvJRLuy8wRob5RNjC3R6oktiS28FkXtmUhuNEHd2yEQ/1wMlQ0e8vxzp27SxDbMPEnfLkFg
ke2WZdTNKzLTE+nIJYH5FXFw1rYL+4BvKjT4sUiXRDeXFmkIC4stoheugNjm1VDgCKNnyssPnL72
af+d3+b4i320UmRhL9CgiM+KrlXSKiu+eGo3I0bQTmKTkJwFiDrzxRHg3/HT8FJ1FKUInxjsr541
FgtZqj3M8FZOu1rpdfkjJ1SIVti5jsm+oAyVkg4FX6QYWcR2RHkxxpV8tM15TlobOraEESvxKqCw
3BKf0k2AOqR1IWU2WhUVPGBF2+4bK+3cca/XRx1hCupwTHQAktW9i3ouX5EeS1v1TEX7BsC19p6X
yUvE6+qp0gsakTeFimNnKWMcoacojfH/o6JSXSvdcE99n58vfYwJixGdFn6NJ3reXGQFPOZ2dHcQ
/+EU83ZZMSG2rb1sw2/QrfkUNgNK1WrtAI3ekKfnDDEL269QPbENirMo8kWb+CrmuAkkXop13v7u
zRAEpHsTqtXr8Hh72kxFMAzTn8+2sMXxQkppbnEzet9tzwm/vThs1X+/m3X2nguDCk8OGw0DTtIT
dXTv+dyrvkfePxGeh32BE4eUVAOm3ibfr3/dKIf4u6sdRW75L9b59kFNm0TW5N2RipEvdpX+gkB2
CIoZ2Qw5jL5Kl/Qm6GcLwpdjUbESCPJtABLZzDORYx4Puv88TNW2pj/4LyHSZ3i8kn+RzYbdjyi7
z5aiK6fRO17FXG9S76Nqw7LWYc4nRPfN4BECz4sHebJBfzm9NEpUXFDl8Wj8ZJtnB0qXxx/bL3nd
2wwCqjlAkb6WyZLpJZvTqPP9S5a5x32yAFxZ2mo+KFbS4VMSJNnZN46MygDy9U7CKf+rs/OouSHV
4EpUsOtEGQivwtdd91VAlNN2iz+pbVyLG0UQlkgTGYjNdC84prtw9IRvKgJHge4AJXP/w/QpM0qK
op1/W1ptOwDtgC59NBZOGo6CqiVtR4qKzb/yW6r7E6Q/U18kudEPMb1qOuK/emVe/ZORfWXTESOb
d13L7IrVRZdAv6VVdC/1sqsvUfBhY5aU7fR2tu/ZAtdBkZ66lYUvdqrbmRDwHOSgkShNQmmhvNjr
NcJSxlKTZuLJzMADujFcdIIvTfV3uHBWHu9hDA9tiYcrnjTO3thmjQ+4b/hJZtTZqZ566h4b8N3t
ESe4ps4PJEfhh01G127FW7Ox4NTxavrV7Zl2rzO/U6iDRdl2HX1hsZtQOKQRHJ6tdfTQhA9DzFOL
YGtCVbezzy7VwXIiNUMVWy5vhn9lxXVB7J2TLF0TTuhuawuubYFEtbj2FgrnY7w5pdKvTNFR04n0
ApmAX9KVt0DPiwmdTEFBeJgwXn6v0maYQwB+3kdd5i+z4w5vJgkqY58O30S7cR8wztNo7aFKrZXC
dAb4EvixmmabnO/N8rWRPnOGg1N+h2Qw9C5bIG8rbNeL2mkaNtOcKP0dBFanVAooN+HJNcE3GIwL
QM1fvNLu/uc/vydllnQPIU0qsouMtRwTGsJc55I+tz0r/54v1EEdvgU60FUhpzie9QsGU5FyKqYo
NYD81rgJQcTRIqNVcRAj6kItIP9uwbjEnaUEb8yeyp5z484D+bJl998b7toXRlLuwHZndFi8y9oG
sDW6s1z7Fdcyb6HqYk2JHDwBT2LOQQH+IECalSEKWjdRt54TkcmbSkQa2LM1y1AuqY0SfIXW2HI6
uhuuKMh/huZl6a9trPUXGi48KcdnG3qdLgJ3HPZ2h8qnpckBf9u3g77tfb0u/fjG/ogxagr/Jtr6
Ig7kVwn/uThN4oHTXcgY+PiHv7OxVnFBf7aEDwPSR8wEdNSrZdt+3jvDdqxK3EhxIRfZ2JAkDO4L
H1Luau8iVGdzIdDw1Mq00UXotuS61qs0aUT87/j1V4CxWNZmVYRk27s23x8QATkt1zS8aWIX3RDY
CiFl6FHtJtAFNLeIzW/rhoGtRanwptt/xKvipP9ZC8E6UJvYFoUvpCabeh0VU5+3/uBzUZhFbHUx
Rc1xYA/kBMrODW+tiscvL9MKK1zvDFDSObAe7TsjKf7SeWqtIIi1uR5bLniPlL3EdjDUKW+42hgu
SBGyJDS8bQ3HqEV/pJ/urfKIyE+B+xvkHEgGJNipl3S8Vdgupf1CzpXHVP2h27auu20KqvGeuN6A
PIRTtyD7IpzsiYsIyHzyFts6CJBM2bGmAkB+a+L9iT1yLJ/15sZN6IoNUwWSs7Zi2W5JuaDd604t
SD6olvEgkS2epDCgLYiosmh/erXP4HMahdbUck4iOtewqOix9WdFnmhXbMw+l5aalf/NCHQW/wzk
tipkK470JpdbLTF6O9WPa/iD4SWas7SNw5umKHQuD4fsvFmhei80aXSn8BT9dvNZMoUVsOX21iAj
8tRtGQecgrNmuvTM9h6fDK8ZCRgfme1y9U9NXNK4WftlaoZTXXqt1kIcqNcm1qY0ZVxcqT8Iys1p
K32EwbHZdQLWHrOhup5Y6QN7+4vU5S7+LihML2hlIjrnVl+aRHL1Dx2X2XmuCxHzp7GeRzLKSV3u
gn1R3XmCwsNfkyHNX0RAa/KeufM0UxPBcI7w/c3JLIOcIQxi0AeggS598ur1NWKFEU4euQBSqwl8
Zchi6q/uI5FbttJBEML0k+g9bXxTAGynGCqQAX8s3dsMpOXMqdMC3yfpTnRXmpDNUuvnFrMDLUDk
EadHMkic2pTf8WUdpjr2RCezsyPgMYJ5Z89MCoJpsWu19zd588IXcL6EPOk3SkaOQlbMqXf/EYOb
G8KHRsVO6+x8kMUKEqgqm5z3Lu9yqktcflcwgHSaMnpadr7UNXN8QrD69NiJT48YhTWILbURaBtd
GkMAghy+MTybcO4ukFJtUEDAZukdHmvrQMYudox9liF43E3vxoLuZlHi23AfTZqJdUE8wMx83+gZ
rTkrIpTMhbruElbxJZh7MelYZUNjz3lwkE1G0sxdLZ14YjJAvF1kIDTkGX7K/kMQspExNIH8aTP5
Uc8bhTExzW09gik/nOcmwQBJxv6DzrHp6KzDxqBSGbh/QzQE3UIHmtudKmKsXYsy7O7sszFd5yBi
0sD1i0jsu0v1wkfhlMnAnj0cekyDSc0w63oVmuejDkv2I2McyaV9kdbxOr8EyQYziLtMQVlxvN7m
fHXwueom/0uBl1OVW2z8kU2qG4JlsxMEsJEfR8/9z6UK813NkGo8NZklrBaUhAtHVbVr+IY4frZ8
VvCGWN80lyuZEaKsBjqJfhpVik3puo2qqkMSOw0mO5b6laBIojxidE/MKuUrqCoP/STRnZ3loESr
IY8yH9b1wOC6EmR87KKgucuMSyj3s9x5xJdOfiXvDIqmmnC8oNSP6QnlkTAdEnt7I60sCusW5pja
ivTc8aCkh+R9vm1l0IEMkILRCrU8vaT8AyFglQMmU0xzs7QUPtJfJWjuvWva0FoPeR/cgMFy41Wv
5yYkmd/9DI9FSrTQDsTJMoYeEBdcOgrYFVykr0GrVhJtOChBKab4f0yFO1dgGfLCTeNxZHVMCfp4
uNFQ5Us3fO/e/IjhaKb1t7YMnJCjZ9BvgCK/y1N1qaRTR6uT/UsBP1cq7BtAOhhnlGrHPmTRd3Vc
wbbqxJ8xsM7XsjSkryGFM39FcAuZKNLCZLtTdBW1SOw6/H+dtH5PSvvEA0XdacvnKaXZn6NfMYjs
pcwfhVnhhD2+I2j7PG1zaJb29zfgXeaALBifdXY8Pxogwo/gn/bSca4hHauYzLBbBeEjsbUnJKsf
bfQNCY9m4cxY5nYyv88GhO6WL16kK8WF8T1YsQ/OlqiYgJtaxYbospSiLbmUDRdzokhVDHxrs38S
pKcaGNwK6TK731RDohN/TVCYDKGwg7CjFEDsiV1gELOOJsh1Kb681bYxguTjkBz2AFAOKzlaTb+T
8ZF4ASd1J3ZfDwsf2HKz4dsv+P32+ubONbqiwelyjpDAg2LdMsnNJOm1W/pPSZBQVup0G9h6sNwE
orD80m+jE6t8SFP42tus026qncpsJlXcKgFgmSM3HeTX0F/CatuIZ3dvvU2onGDbtnmE7hOU5PzS
ytOhJxbVKa1Up9yQURKLOhh3JL9RaKpgVOKm8OpFFvsNzI+kSLSJ4Yp3phui2ZXgZ0nEg7DH0yfP
vOMxeGLcTijqOV1la5rlb3S/MYkM9JgfIXGRNBl9q0+bGQH3F806F9CvkGu32NC3SKOwLUUZDe6u
pF4aVFq72nJbr5t8Cvdm+9EkQCRl4nOkFyJqOlTpOnR0Au4TAnBi5zb3uyWHERTxtYb2ODflmaGK
UQXhENO0FsNctcP9GIy/UAwLAp6OLwz1I+doX9Q7eg1iIslc//T/BMx+1tzqoQm5VJqnX4iDHJt5
Mk5Dt64yUV5rjoUDip5HW21qgrcos6oUffXrKN8HerkyF8UxantKsmRG/4ws4eWAw4cNI52vcJuA
ozXBhySP3RFyQqVgwrjaDUr8JjXZEtUZAFgjWtNsNFGvDKSaDSbhOS1FAq6Rl49YEqlz+H07DL1r
2eaKGtuxhKYIw8b2dFMHWHyyMoI39jVm6rqUbOSjjqcDFMeyuFrmWDDciQzqxIwpzOQh02w9wQSh
EM6ZMLZ+TISMOHYwMPhf2rVMQhgxJ1msFXkHplMs+Mall+ELu70lu/nA60S6i8lCcgTglX3FeF2E
c6WITWCAMc/bbcpEuqbdsl4bsAaP9a/7jRvxbzUzygBpY4BBozyECYk3vl6Gu2TqhOYc85LhBnzU
wrVknp4BUC6UO+AS3qvJ4iFczA8eDioPOLoMdsp96tkiR7BC2LeyhO7OfoNQXSzqJwCM15s5yCym
hQAXoIJMC0Gn2cdLsL3UNjllbgDX65XOdtrgHRY+tXAOQWURIjqX+7IxxoK5wEgGnUTMvpZKjETF
k6xZKiCdhtvRk2kP1qyz9f+ybvPQC8Lnnl9MUdtdNS4/id/leAQeMuJXyTRMYSrNEpSPwe6RqMUK
or5gogJZfHaf3P5hhFTyxbwud86Z6H172gjJG7NWVdQvB7hhL8fBPOlJ8opgnMunir1yGGMWYKl9
O7x2gL1DzYTd7d2z64Vb+eaSoKo3d8qon90MSWrvEwB8AvH+GFHyCAhArf0vK6iQXyE+B+Ad0Wc8
g9QIEUU5114QGJJT0aC4ou+EuyqCsB2YmPAW207ZLtgTMTXTZ6QFzPGg0v9XRFcrzbbUtA/0EipA
B+quX5CMjG0J+n91xlBFnCGKvs2GRUd51+EsNm//NbEVczk6IDhQrucAn02KqkGmZBasgrNtkG3j
Tr6PuVCVY5OlLCBwl79SdI2Jq7mMB+zEsHa6BHcPx45xg9IXKFSobyGvnM6NFUyydUB4jhGwuHAh
QlxP63arwURExNmjr38Ak40DBBF8yIA1V0E2yCCyDL6oGvQB500I8bDnBjJ0Fo353CGCKokI+rQF
kwmv85MNJtBDuYkd5433aR6jUSnhwuMgRgUHSFlkll5aUF/febRmNwTnVRCHyoAt+DY0wBRt7AwW
Tv322i6c2fDG2lf7PVgm1u/BPe/7IV+Kao1kC9py2ZD/ncNEgvvUtba8/a7kYloaVlEx2rhqHuqm
sxMmo7uY3oEhg95MrmKwZ9TtXVkadzKnzzNSWU03tlMgpsu4X1FHVQcjlUvnhP3ZM9BqTDYsoCk3
2aAoRrzVKWqdCpZ1M3hDK6GHtmaUfr3dvujJFRk2ww6yh3v54Cxq0zO6VER13MNykzGk/HWZHS1I
Fo90Fpc19MOs4ybA/6nE/AqIStqkYzzXJSzMmsSWqpiRbSI0W9dsbbCCCJ4x8ffhCfxquRC618jB
AJhsbIcOEJgiZ7bJOQSDh5mqKuwehJiA/uYICHXwXolYpjCGHyXzQCCMJJX97BigozR0XZnpS0zp
MnMBoZmlrF0gIbgk+CV377OTkoV7Yuw/QEZCROdDE63/3HCz7kebhUBqu7jwIp8+DM/Lwv8o5WwB
rXCKU9EeLYeBV2g7xcIhVROh50Ymiben1NqU0vpRMJC+ZLKvspKW6TDx93cwhfNvMqQrs35Qn5iV
fisXCf5RoHmZF7VQg5xTdVEsAPexeAfQ+lFazE60Z4yH6b2Yr/ZgYIY3w+qWLzlOU9e7iP/0DjUU
m8pMmnJ/mZk4AS/DIvrDQQY5CfDFSzNxizNzxv8raDJ7OQbm2pGliyOToE4qtfgvzovse1hbY87j
01ZeZ4YR/LDQB/lwLm9SQl4MR61qRPy3UVdu+HU+F6anA+BXduC5/XnazEyr7pjzDtx2xBx9S2QN
PEly3U1qDq52CDkySMVKxblSKU22ZW1+gM//MOQx3jI0e3XFHFl/XHoxeXhImotkvyHZ+3erhRsr
hBOJRYKa6O/hFFlFJ+vDe/fNn9pcv/s85XQ19RTkIGm5oUjQkMcgE9rrM8jJv+LcgT756Asjzxch
RLhNdvuc1jRZXDJfyuNKbj7ktqDTbKaVpiXZ3QaVt1sFI4Ib2VXcHYJew+RkOX6vVU1DTPq5IOkJ
Sk2yi+5Ky7Wps/TydQkLHpiHp1qdk9GO5tsDH5E0khGIG3Wix2NzYhJm9m0F0THzAvef2qX2MT2f
QlmneduJFVb5wwErgqp+Frs8pBIMIHc+vXBFQkyK6jF+QLstTRRkP94pS5HPsiOTNZqZtZDEUdoC
bNki7dn0w82ue5dVjIpeEape6uwRvFE5FdAiUcu+R9NKEErQEgn8Hq8d7YyE1G6DTIVmAe7N6qsE
xx+U55xMGF1/LB77eXaA8V3Qh+OPcVAdYqttIUnCT+3wR2EfFfTainw26uYVudnvhL4aIO7NKm9H
GCynvkhAJ9YQXPmAfjIv+VfGKLQulkl5ZXp3y9kyPDS+LuKi6vqCFAouevVN+NXSLhTO5vLGa17+
uqndmXS1yJJP/Xaoy1QfF8Mqla4k2p1TE6Zd6+JDq5sI36bDy1Bf4ccg+KQf7XQ9V1OuA2c7LcD7
+eZSV9VZOrRBqXSmXgOJvw9o3ZbyymN+9dtF4oB7CZxibgtIdRZoe9hxo8l8/Aw0mghWQAqOvJNU
xKFS3NGn3Xh6xmhq48aIy3TzVGxZYR7IVd0tBtk6Qe2mArT3sIAb0+s8/EirXyPntwYUd85avDoq
2mrlqQWsZgJabeZ2iwfNw/cGE5EEpxAtgywpoBtOc0nqnTsljvBNelKbg3an2gTlfmcaY/F9KoDX
wvaWHVM81U7mmtC3qJisw6JkMtQ6acssPm5uZvtrMIWI1yRuKYGh9F8UKBV5X/jMCLJwBbILQ3hC
t8q4sAQvR9Fo6FmyMzbWeD2+PPhn5JnTUOFyEg6joqYF2RDQCsxHUsu4Yf59I/1Leei8IWlj5t3f
RF3EoLkfU8sS7juL24isHf5EYuX+cFK8CFntgPJsnMzHdbnfuDFWzaVcqfKZ8sr1BnbwBGUnbL27
loRgVaZOO6dzUcG4JyxTaUSvBek8G4kbOM/NSvNflrawwzTTBJhysLp1RnarQ+IuDg6eaTYfkPD9
t/3qEbB41O2cxMJhYc0UCQjUuc2chXy+PeR2B59KnrxYXSPhIZWMo1TTpK+KJK/AGoSnDYfdUnbj
WT+ZsVeze1LQHfenQRq0hL2BzLwIETRBQA7/VuUfCyp5UhhMDyuhYFpIrEMmE7wR3PNjUpnhKu+k
3av0hn1/9BWEXhMDTJW8zvigDoUA7mGC7xVWZD/N6f/p0tQ+b64PMJGkVgM0Vy9wqRA52MPeTfLb
IvgGNG/lwXMMdSvvrS6DhwyZpiYj7K5xFz7s5kHHrM1089fcexDCwypnxyNxjWjBP14ogURfyCmg
DZTqoWXLjEzR0Jck4JCAOgFhL/G8Sgx2PeyoCWRaSRW5aEQlne2fgZnjgcfKzDcKijhIH/nqT+U2
VDvdomWCS5Nr3TL9b/sjp0nFcsFyQTEUeV7PrmOhW2pw5AsaBQC5BM19jnsikKGCiRmrD1S+Qg9d
aFfHMDrDRPZUG+5P/NlDs5J1CEuTyQXRcI/yzSjeFtS+4DtILHBNh46ZiYoMcrCkiy2JNVFvEInD
JmGE0FpANMgDNCXyFn7awy9HiDOgXs3cupYDugYmBTeXTuJrTWQBYiagHvpX5w13L7I2a4M5P++X
bnaZ430Rs49iOkqGg6xVBoS0FEO1sY6AWpSGpIXbwQy7Sp9dRGM3fSebNEyy2ZFt8p0Z/+HgUw8t
e3cEQ7wyJ/dF4ZP3fmVNlKLD4nkJ4TPZ7ZW7wEt1skR5mfnF8l5qvi6VUuIse/cBem/JtV8tVuIP
V7p5QZyxCKxB/Z1yk4Qk+dQHzhdBptVmzsjzNHl99ImefXxdpyyVtNDjSs9Y0hNI216PW4UYv2NB
cjkUtbYCaEkkgYV5dNt+MlIRW40il9cDzUYfaQWif3jaZ50AHxarRp9oQ1Q1SB+5f4ycfcCsNdm6
RiPQf9dAMLb1TijInrbUikqVONrelpjdLGD4TDQIVD22BkeSFEDhTbwcQso4jZgIUxE8A+Sv6Hog
UmC2u+3PrfNahcvXGv9doD/fzRlNjczJiZDp7RT1XLTu+AWlKi8Q8qjJ8FhucAJH/P/ZLQJz3SF8
Vo+DEBVeWKEEcYXpr0lbHga07kWePN6Dbmp0fNcVyMnbOOmLp2YjyljTnbD9CgCv5xiG7s663JAS
NVUCHOmPQeiFT0ADVikma+4hMLZe3GOLi8B6hP2RTS11nDulTcCgF2hhtzpVpah7phOU0oUj2Q6l
V7shLIO0pvLNFjRdRTD0bSaI0tLqJWIrhcij+C7IL0UFMGHqVFkWr4wJGbHCwf6vo8Txa1xXLnpF
Tyuz1dtOIYzShIT6C4wQshAPLofEe6Or3wnnhYHArgx1Du18OFaYyWg+c3VROczYhO1yJAXIcFeE
22/IjzbyfqGfUX5A1H77WPx7rh3qyngMZYGL8RrLSA4K0m45BfxzpE+OBblov5B+C32aIJQOrDf7
fdvumm6uMUnooe5o+SvK+ilqit95F9O2nueXpVm46vQGqBkdz85IjmMjwV16rltdHAV6b76MZd/1
XWEaygYMnoQhSA9t3alstpBnO/4YZAgiXdJRKM92o9gNOQPyUvpBasscpN6vYzS+8mp20RZBoUw3
c4Zr/1M66OTlBosk7lgSIncsVspN93kzFr+tLCnlRvahR55kVc+VSu2NxWEj8O9Q68E5VHCg8IQ8
Ezn1QY1KMSRHcdhWRuGWqVWPAbATApn3RIsY5DoEU+7mebGvwifQqHrbrkuiDDECaOCcnOWCjRC2
eoOwvGuwzj9EtyJF3+yInMMO45/XgFShicAqrV1bCcOvIIDGCV4lowTGpk0alWclM+no40PWVwJB
WqB6tnBteW14RhyxRgSjwK+v4/s7jeZ98VPJLsFPdKLIQ5v5Qt5A7A80x3KCLMs+xH4a3yIoaqwD
kAcxppN2gNQyjsiakZf0Vl9Ap8U4iq+mu8kDZ68gP9JUYM2mqGYK/oGVJqdj3aiPtBk4G0LQV4eg
Fbwvt4K7YV4LgDOA1BdiMHNA6s/nerIbiOb53fNX3TMKO8l7OGy2HR9n/wSqqFHmLoOtrtrHIP6C
zF2xR+/9c5GMEEDR+zkI2KUOvS+y3FmRKoQZRQ5os9uxnq/7aVnNNvOsA/tg1jE+RyHQMlQ/4Tlf
3SdITQBkI49TZ0M56s0sWohuEhvWRI5vp7vZX6dSNaNvUwdpW9y7yrVq3VI2STay8YLYqLhT1iwa
wtDQHeOMoEYJIFrCNMdHO/tVt4B7LxNyRUaxow20QzA2rMvYt++n3+wyjCdHMbxIT6+38LamA4yx
QO9t6WTf0BymxN4EEDaA5UEzSpJlz/SUcP3M1xTSw41Q39/zxeCxILxQ9AZsRo0Fr1wlyKtKMsCi
hAu8FZw8kbjmHYN+U40kYzmtUfgqVLoqkeHHwdrVikPf3/J5J/sLEaL2WhtsPJ1EsM6mcxiOhm9I
v0b6QPx1rH6DxZUhpFL6liiFPkxyryjLm55WveVLZYvRTre3inBWbMREHDjRYFbxehNFJX6EkHHF
T4YZCVun/aGFKpB/sEJJzvpRBScyzus9aK9AAZUczK2S76vW1vXGjeUhB4ernqhpAzdcK2ywNEjW
GHOWvVEOpRaNSnDSC3Wa11mcLaCDyX4Qy3hekiLZLT847yBvdeVeaTwbADKDV25C2Z2mJGO6H/PB
71+sS/qaKAe4+xQ+GVl/eDYLv6/r59J+4AB1Xt0F7Z17FAAH7rbEIVu55gNCHRihDwYakXlCwJH1
dTG5wa2AuFMYj2P3N2YXuURMpdSyPQCKUz6cZcH4sqstVqXIIv0N12Dc8oXNnPCmJvNXp2ICJvtx
PDSxTXBGH7+s/ihrN8h/VKBG2vZsXzuG/Kq1NHiovZgjGKbSG4i4lrOFT7Bh0aTHrTc7F/iCq/93
LXR6wJQYzi/L5swsUIN+GMgudNxxQNXLJSX77HmDkSOXeWl0cJeZYJFh23AAKfMxSLTg+YYf+fXi
QMjuyvpxVnMtSSlUh6QdwJaUSxMwrs+HGDWgkIPFFz14fQ9FwBqr9JLzW8r/3drsYsbp5hNM43j1
DaYSaJHFer9d40NDmeULOjv1wpm01yICLzJvA35e2b7I6DxOMhxmh+fac3+Y8eioFImYvQTymUzv
ztkotcSL5lTTiQ1PE/haX9mKMP621UDGPNNQRl24P/vm9dvcd3UaWDxNqQERwNfYkbY6+6dDxgZi
CBcj2aQivED3L0GlOJijFEG6S13BJYmtbBw1JVfd1ikuD0m34N7zhbvkHzEFWt4P87oq2SMPShgS
Gj8YkIpxm/IyLuetAuYFPn0fW9qxtliaz9qmLsFbV5IfzVQ965PY76SXq1bdKs6/O9qVrod3mVeS
FnqgvyA/EvOvXK9uxmJd9ZUxVMhh22Zn+EKzIj+cwvonF1zTvsjf96yPsv17xSteh/CCKByFRU77
IqTxWFcvRGCl92viVICeonB3UPCII8fyvDtbTYiZLxOzhB4sERo1o/NeDKkRaMvBP6zZKxsCKSIC
YyJUUuHOjin2AmU5u1Nv+vVsZ1DKDYMMiD7Lu7mZt4W1zRK2kuqKNkpdTAKhBeadcKsy4RBxEtwi
Q7IDwT5fY+2kB4a2rgzNA+N+8xayt0uuKUrjVfQH5wFsuK3pcUDyNzsd1M1gJJHS+6ebqSWf9tZc
AZy9RP1QKULdrSSuEbv7N9vMozlJJKP2M9NSSzeJ4EKuEAB3hVg+plV2ZKQVtXeKRlknOnMH1+Lo
sMZOIXWlm5CWMWqTyz6FnFJ9/l4UQrHiF9mcQ81vA9Pkf9mRqOtDjdp1ui08NzihSY//hIhwqZqO
EjZcFmrLro+uAedggpOPH+tsoa9QATptkYX+03RXczJwfYzcqidH1I7g1DHY+kua2Hz1ZsuB5qIz
xfgcU/XLXc6VSh7skOKii+t0+/FhtK+wi4PiRZySVQsaqy2/J3h9z9he7sDqY3boqrKUfL9c+ZAn
PQ33TfdN9oW/uWPkcjG/AtN/hDtYUcsy2UQdV1rQbfhksd9wNeTgqwIBTs/r//7SnxqZ5dtlQ14Q
BmlYR4ihFuKA1hR2Ifmltv3GsWEKlts2z2683wVbL7a0nv8rj+A6bG22PNUgkN/KFVwHgjeJlbiv
9tbbH3q/mod200a1ap7SI24OzYayV0wzves8rTxBGSH/6w91oWJ79pDiGdF/jipy4mvp/NLoS9l0
2FOcEHRNbxOMESPeRmnJdBm3FBWGErX6v2BdmKHVtLJfl/WJB41VyI8OvMZAYDP1ME8YeZooVl0U
HSMwfofSq/GKX2kuQGgw6v9MkUEH4W5nYuPB277j8JFzwXxy9HQwQ3p7r0io+xmY2LWTyrdVODjB
dcr8RwKhSMla2SP2SMuC83/EjJSiGE87us0+968/c/MfHuGuuVru/udOlfRFdqJwQIVOXZeOLxCE
GVCjHVrvt5hDLckbjvjfMZ/ObniqOzTKl8Zc0kd945crXTM8a/odiIO+Dixu9FT5XbhXtcIIA78m
dW5X3IncaGLcsuxql+LqeB5lo+nZ0shbAgKyEE5T05XLEcw+QRU9VtihKEeplA8ileTAnZfCgxA4
NNiAebfeLay2/dDblfUlzAvJkfJ3nS61eMzFsuPqbzWX+9byH5mWQTZWS+T+ISLvghX9ZjJqSx7e
RLux9rwa0aHeHtYeAhjvqV5EEimrYX9rNqRmgkz3eHNWv9dXV0JqZktkKm8Shpr4Pzca1vxcZQeF
LAoTD+NTTAAo/CU0xfAz1fODxoxOi+tWfGCBTv2aj/XbxgoPg5IqmHcP+YdjzNDWPo92eI7BmJIM
MNGayUdZiO1Gd79zZ8DiSxPv5DxbZkhZ7cBnCSA9hg4oRBcEnYyzU89XH01nC/YFZ7+oSnjctOSM
CiJ0oym8CXwYHSWo8oGii648ffh6ZgpAK0dWfYDRtTPHRI0PQeB/KOGR+Pa/MmHlnyP6aU9rGrbD
RFH1pJYtGpOEZibeBuoKS+J71NCuVTFQc6wL3nrJ7OtvADSQuqbAGWI4zs6Ir3MnzpYSPuGnwYD9
nLYTDKLwr8noGp3uy3YLvtUs4J5AzKiOVzz/30lGuSHqXUGvxCPduBbpHW4PhhiwnBCdJGL2E/ty
5LLX1hpHTuzL0DrynbiG1d4MeGHMaJi5C9BaugaYkQDdm2vKqKxcNGBHLMwtkFxQeplAbrSllYP2
gG4DxPC5oHqkXTp43bEwDSiRPIu+YZpKichAx1944dcK2wV1CHr/2c7w9rCR1kv7pFfKgp3ldZ+I
qEYTcoZT9yBYQQWkgZlwRYkXs0AjGZqrKSjtZALDmP9kG1qrRfX5Unkqv4aH+j86KkGoDXR3vwXb
YylS7mDPb6sohRQman8MuqDlJxVifcTobaLPlfd2tFZkdMa9RplJxMO9G9Gq03kWnncxDeiE2gOI
tqHQT4CY8FLYtCAMOQkhI4/LZSKTDyAaKZxKyjAaJDiX7EsdXVvNMrVzsc+kSWuojPAmoTBkKhwJ
USQIu+2OvQa1xyYDob2lP6874kc1hm+/PEDf26TPxN3pEynDcEBYaIBcRUF28jTrOPxBZnUMLVR2
SO/b50PsQS5Iaxm+CpekuHlpMJz9vbHqxGuMHzTnOMkTPTzXgRHUEVvkIG1W5DWB57FMBT/C99fE
AptARiHauwiQ/eOnpzPJYUxVN6FhtgDC/ahCZ5ZosP3Jmh+l+IB3krGKb5Zk6dKt7SO668vIqdE3
HWAgws+vk6Klsz40ocfQHqI+ScPaiw1ojC1Tgxd0phBphlTi8P0yJMuq9Itz6XwRb+6L6cx9ju8V
jL0JGvgYv8NYVv696QxPzJy4Q0Qdq75bncU+USo5LJ6pmZ3HZShV1RNUR5wML1zpB4JUXdaMSY7S
T9QROA9AygHkYRXPM901gYhqCVzrZow5K85w4x1CeplI/MeUMjv3+kNir+bdInkEVEI9RiXSV83T
ecV2JWTTVB6yL0ZMM2lUbjhqoItIObe+fAmLrs/tINZBoTjcVyCwj8RWXzPw18OOUnV0NL9265pI
uZzbrx9GgcUiNuAqixLLWuGMRASGV92GQ219V2G5NVEIjkooKAKcEg5+sHapLkuBJ8AHCkY+e4/V
Fmz4ZnRxMKKhvspipmTANQBkSE7pU7wmgKujPgYKYJLU98SronRLysGuw8Lqzdj8nCh7qL58TDde
WtGfwJWF4GO0r0DQjy+Owfse2HsCAZ5jVlpWxh+n2pCtWw49o77WIXtPuDCJHN9npBb2tJYx4XvT
ghWINKp5c+PVIgtLIT56G8iOfah9Nl30M+pgQQNZYyvHNq/wgL4X4bG+Afmi7orby2h8aaapDqI3
+azQIGL+iFeF+UKwFmLlj7M9AO0U7TKNbysybh5bx4GXdEAH8QOAIrkiIg5HlEyYQuyUyggin5XK
6CRbWt+IQC4BtlWzA3f5CFJ2Nod/O66TBhxVFdCEf071YPoM8kmvQnK0+Sgx5BW36dFX0U1fPox/
v03ApV4/LlENj/Qhc27zxjl2+ijt8cx1Kn8F3E+0c/vMrxaKfZHRpEHJhcmdzgzTiuAV0LE0U7dC
/msdHrK3AJNXWCJWA1B+JVObFJo3YQ6HrIflYZxsXJ6pdcG2UA2BegUGn9dT95ynvtmZxBDdNROF
tmaZFij9rbwqMG4j4n+MHG/oXD2BfRiITFytDPXwFrocOz85BK+ExOTI359/ij5kkkBdpYlu+eUR
vqr7IEhHW5gjGSNhonmzB8N+8SWOhHbX64ynmkuM4vPcB4dPYfJW1eca0QCMxtOJvlb/okUM7D+8
jY+F1HYUxbYzGbg5PtPYc3LMixIpBEWZyv6e7jls+Fte+nRCdqdRbLUvBzym6ZuVkffJJECC66uw
E5SAGW7jrmo48JiyQ7uMSv/vNdqM7kouNWI4SOL5fAww/Gv6dPkZztP1x62Je2jh2JhUCaW65Ine
Yf7s5u6mXWxvNG7LxcqEl0vxwoKEnBsAoaRbqi3umRg4u1DW8/beMvtGpF7Do/LByYDaxO3sx/JW
woTiB/uHcXICR99pPZrRQZZbhFmuv8IUTOk5iEIIalNqJ6S3Hhd3N3WSKcYNUZ94/NodNuDsVBFc
RLMEENLOTevkKBO9z36Ap9gPG5do1vg2sfvaTt74LutZJ9Kz7L1y9FbE4GOXeKeGU96bKa68md8Q
nWptc8ccQSlcxOWyVLO14j0jcVnyO8SFqll9Qt8x93pk7HbYgtIXUlQRWRTeW4QoiZkbaKHNXXC8
4Jjx4lnWtD4fp7Xyw024l9BMcUH2Bhfqyk/W0NMjGrd4B4QJH/yhpRv/5avUkchEtyRCDNEDkNNk
ShAamsR0WMtX1soKu5sGS6hVYxVgWAzjeH/SdAaNvKZQFN0=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_top is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_top : entity is "fifo_generator_top";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_top is
begin
\grf.rf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
LidfS+Ir2q2ks5gVe0rvcBo62Xql8G78EZOOsgdf7WedAZFg4NPhJrZwiv+XISBKCMSlQvrsmvaS
PLiwBEN2/w==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aRmWNsckoHsFozB+1r+Tp7sCGwM64BEvhPZL3P8FFOPkG2fUd3A+fYiNc7f6+VY+yRY9Et9/Www3
bi7fDuveMEwmMcat81vdra4/xnnsZWCtBYfZl7tTCYqUftG4xS7Ru76yxNUhZWxKOmNzQUhPGt65
R7HAmB+0HMF3SarZIlM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
r8S3wU4slN6TZD5PFmr3sjxEbCf/VqBKg6oxkYFalIMwMkZSuaF0u5171R/yIwfvdqjecF3ZJPUs
HAn5/DJH1XkDnWWDej2IMmQnXqizCx090uI/PenoEAejSEBNDTMgF3V7IEYZyQC3AdizGTu3Lu1k
fCZLd0vUdSsKSC3xrjW0orDOVNs/lhDaZ2b2O25fMw5+CKbk1RzWXilQlUJTkRxOI6p/R23k/8A/
/zdBTq9CEk83Z/ksYPPBaljALsZ7j0X+IQon7fqgao0kuR90mXxrQmDSsPCJRPkLIM1Iw1zT5ZXF
R1JK0tZ03tMTbzzakgy0EBcNZBUg39xzklGp+w==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EDm7VL5RTPdPuZ4fRoLJyLsQMwnNZ1v+I5aRtPOcIVqZJg9/RHJLd5utUqOCMdccgYNXYqoEYBNM
dj8D/Fc51Sam4m8APGgT6MPZQm6Hh+jYbGvuEmutC1miS2Cm+140EFL7UHaCKM21KShK/KHOA+i0
9sicgqB0sMbSNdJAA9WvRDb+pHElsVV0PAsCklVbCVlamfSlpRlAwmQHp+R+q6bkot+TyHWM8oWi
XDKQ2GHM6mXhIjGORNxoqMTUCtqasTh4q/IoVUuHNlZiSSyb2WErrtIhb6wFpqBqzkT860NIsUwy
HNFF5NytTH+Egg8S7cHeizUiiijuzDv27AD3KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U88LaUq0gE4SvRYG4IiDvHnXD62Q6horN8wuJtFHu+RWnx0kodtGTQIZDxXCroay23QLb2jg5QHf
Ti8sJv8OGKIrRcPjwhPy8f7NAmXSFJzMBxLEmAeNZMLLGbGTcGGDh6KQHPO/WrbpXRdDRUDn6ZaN
cwKUEO02cXdQaFSagd07Er43sQb9jwBloBYu57zxSlweaVd0utIPZ5XP3WePNGbiYBqKUmGeVkzJ
3uqc0U+ZKBAqUdy403TjTlyyQBMfgfffDtyvYSndOScOxBbxDklmPh7FrvigRa0V1FkjTptW25oP
lKKyZJYrJQsR+4BGrsGdPrh4J2xEhp7VDc3Vww==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
GusyF95ZmKtQuC5uTLzHCLs2PQGyKsciRCV+m88AgHM0KD0LZ+txdfnCPT8wJ8y93Ra02tge36m+
oyJz0EyuWRxZ7tjJ8IEIHpJsMnX1XuZ8/RGc5VBQDnsZpT1CtWBvedMg14tn2c0TIKkxMo6uq7ut
nq9Zleh9A3/5fqbDjwM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OcMMQhgaBmkAQf5RIMetA1RdgiDYGS+e9FIklvlemWcBqsNjnjmEj7ZvEWTsAosXwATf5zOBFBKo
R2WR/FCMtbD4ZvW5XUNxOvDcH+u4GtvlxOm6rpxgUhAyVfECz+p4c+wxHcIL/JX/jQPmhhc4o0KF
SHsHgArZ6RZ3kGoxktYyF7xkc2NvJrZp57v+zrHy0EekwPaNqdCZVXk4aQmDbaTPa9AqxQ35dkft
3XRJM+5VxFQb3NEQE8JE2E2hF24MTuC/FRq62Nd3f/BsozBtFVsEzkKRTbM+xQR9dqZ6tkbu9OdD
w7fkcfYf0RutzC2zGel2iJaCvu+54Swn1UrAHg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
H+4kWF9a3ERbtBVbWHf4UNbkyQk87r64kEUepCG1TrWcWeDdMhwH4Tmn8djyGUylH0MFIMi6UkDF
8vHHmqica4xQ61JnOHe6Jw0yW9rsGu1/DpS08O3Eo38kHOobosXjaNvTcQuA1jDUZ6kr5ggVNAFg
wjGN3uHXxNhEiTQzzOEwhMRViNsGj3l2Mp4ZdYpTKufDRRBtavxp2yIC03aGPMbs1yKGpQRTa4IQ
nI0DvOryRoLEzjI0Ju2UrkFKT64kf8YKTtnnaObBUyWb/B33+BE63tWC3z44+kWBCivxM5O8wBUm
QIuhfv7MmszLXA5VEPuPoXUHbw/kUCJGH/k/hA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
hM662xnXYjMfnuw7e9OJAkYEHgp3Q8X3r008fNsIVT7Iv9tYcczorsyqF300/PwmK5fkyXUGwdmr
Vy83oxo7/dyM6Jb9jGi+l+SUanoqBhoNXj/5Xoog8v2hshK/VhXrjVWUB81MWK3yzWFdv6jxigua
OdKl+7xsD7ezV9HjKwaYlA0h+NpRXQhfa1o95Wv/FEuIF8MvNLxwUz9vRnLUVD3DhXQ6+ZQzXOwH
3p+lEKJ3kUTt4AD9NLYiiqd2il1vobcCTamikslfE684hnrMVpZsWAqx3+92xmzHXJv8Pl+AN6Yj
Earb5ykurmFxLeCvAqjU832ofHujo75mo7II7w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17968)
`protect data_block
dPirTnOM3oQXJm742ujkOfjM2h9pKFUGS+TRJD48N/8WYM75jauRYq3NgKFIAGuwUb+nu4rpZiCe
R8prExrx8EKicJIqL94oejJDLzpK0jPPXGmW9N/pDBIeEau1A8ZJzZu7C0hj9ucnvfQcaXQvY5vb
56IdTMzfAgmoJInfyJapItyKJUUAKSFwT2DL7RdsaES7TYJp1c8YxZMpar2tD/shWHoJhEmztnBz
8rwK+u3Eo15DG6cvAa1n0/Y0cI6thh8wTKen0z6FjdAqaZvOLBZ6bVn9noatEdgeXLgwuUNhdsap
nY8ErHxmrG7qs2rZlmOAUqHZc3d7dYh9+6/FxmW66YXodFi9nW03ufXpqrrBU6GerhFDy2P8akCV
IrB+YmyVFifZB9or4BY3g4KyZDk9gLUE7az/ZJyf8j9mbL5KrzG7RTdmFl/wRazdY6Cf4cjKDLzo
zJlZFq7/BrjMT3yGt64fLMY+h5s2E4YM25m3hfg3/cmN4M049+kEKevBAkawYPERqy6HOYlilNw5
Vn6Q4K82EwZ3KcLMc3L8+AANY/SzZfRRUdmExnl9S09/qFerWaxws2sZErrfwuC1g4sI7tptx3oI
x+97yjx+fsx46/2fDYtWd5x1L5joOGL0bDNqJWPt7Gjjch92/kGWUDjlhFsCiYcPcRi9P4EAA7kZ
NvV34cXu9e9oryioDCijui4vQs7FUxsYuVnjelB0BPtQsPjAbXm/bFg7HybNAKFgln+GBqP7hzZJ
anlSHO9KnBLOwmlVxNst1zu0Gjp1eFjKU4iz/yQp0VpD0asdLac/ofg0gaFqMGz1bJHwsqcRPvGr
6ek/6v51qXRJfd3qHIPx+oQ52YnXWUDJ0pj0kTf96DLgqMnyY3V5riCaCxHdpQe3gItAcTS59vXv
ifdgF6VEOlP7XaSYOcI3X8mPCKMsQGm4+7qbtAbhqad/CSum1SZXp5+4qZPmp/r1dJf9+/rBPO99
lNiXUIdVty84JYEDB4+eSzfBk3UDdNPV28nt9MGBE2WmrnxxZCzjB5LGKXAc3p5eTWfPGYjqqm6P
gKgWMaBr1w7k1kqaOr/hzG+Yqs9az4qw6MWiK+iO5qjoJkOaI0KY10/dczwiCK2f5eqSbI3/LZcr
HjjFnIdwfKKmO3grDOHsU/H5QZ9HLTCzebH2/cYCIL0Iddxz2v9nemx28FB5KLafW9NpyYGcx62M
hlOwMDCr/X3rDg7e/z4l4ZXx3PMbixYnidU/Qc0YStKDJV+lisA4bDvWOLkLG1ABbPql3+B8nA9r
ikGKxAZpFzwkctAKCeEPScqTzKV2H5tAy8Rbm36GDCwE7YZeLegX8yIo1mPMeh/mVeafiEEPVjEu
CfYtSiFpfOm6iHEsskedJw6CErsS4Q4affPkjcxaWQOi/8vl7TmX7JQM4BM+Tgq8nsboZc1dgjzX
8ta4rW+a5lrcHIkkEBdNmVCAAov6kGggtkLqGhFJzDjpboG4xVpvHPDo/hSXUW72PkZ1vkVc4ExB
UVaZom+tVjRRCt5Ezo3719Y9/2JoxM1xse7BRxudOh/7Nb3rWX4MJQfyxuOuoL6wkiWA4FW6Z0dl
UhR9p3NmZsxD3N874QF0QMh20jRk5H/ThxO2doPbrXeuy5HlG5LponEhfOql5MBZb43uD3Xfkym7
mBMxg95WfZ0n9eFrIqENZ9VPiRSWAs25qlhPhnB8aJtEIpoyP7lJoZ25LSuLs7OUhzPzRTrEjsZy
Q4KAjqoD6RveXmS4p/dLhYe82H59OXPVus7QieY+lucy4MVaJdNr0WncJTpkKsbKnZv7LG2q3TX6
zwIeruHO5NbS2V6XdmoF5TIpX5acEjeTgUYgQq3A97U5xAF6PQNSVwnZ6/5IzpYXLzMpUBfzP6ye
7NMfHji1i9oawLeeTwOWByOrHKSN9xw3Z8tJg1joF23njEQvixwA0dp8UZNtZV775EjTX0+OeWLK
XSDWrZzTDQewxvrwN1peJQuO8XVyeMzxpw4GCx5dUOpbMdrTSN3sVu5+G9+SpD/VeHXtw1o7PT/H
yAVSXcmbYlhHYD/m4LTVui+eOP/xfjlvcwdFHQ4vnWo6DHrwho7IDErAmHlB0LiObfBD/Lzq7Y2U
gf4Toe51sJa34PXOH8nt5PbOqyvFKPcJ78QyD7TaxnHitz9IoaGdeV4a3A12SJqdy/iui7A0d6C3
vUMAvMFcG8iC/W3pVfK9VqzuNf/7u7aGIryzq62xKaBOlGiPOcW4d9TbhQ2T8F0mxC4upI9RgHBl
yogVNpABJS+xeyT/4VGCiHQHXgqd7c1v59ombIurcROMopo6tUYHoP2EDJIoA4+hh4XV6lMRyv1c
hE8RF7R0sLmdZZsGLsRMUYgeNkD70jdZRMPyoQj2tOHndbRMvG9Vt75g5NvrwxfMa3nYBqCX0av0
1G4YqjoPkb/xC5LGZCsF5kCNGT11t/qjqg+NIyC1CGtOfkiwWig/lrlBX9V8E+fpmo4YbhTWl5aU
5GMpDS/7wwCTNs2Fux0vth8OzXGKx2G+xa0GAkVof/Dr+R9g2ojDvIHrcNCckdJau9uwPdKWE9RD
gq4PNo6XnlaoStoLyX2HwNcJmAnNnuyVLT5aCVGy2WiTyDCAPvN288B8Uxf5AbOZRGMNx3ffFYF8
zDbqwiEztMujbE1vnSQeuTgXBY2ofkLgfeMqxJNxXylBh6K2D/ZdUJ4oovnY4xsw/8mUaTzBvlDV
dGvN6F+G7aiQbNAzj8svqebxDiD/9kFfFspR0y9t+F7e1ImnmK+W7AZXoIbV/ak715a7BKXM7jSU
ZpMlJ7Mi60J3PN7RrUY2dPy1jE19wC3vq0pki/sXG8k8EiGcsmFqpAlj59hoPGX42bv0oDoOlNtT
xtgbo75YR8JU/11AmZ232R3lOzC2iOAJIQkgSAkqXRnRVz/cE175/sutwSg8NX/ZRfQZ5EV8sI1H
g016mmOgKnjk6SuLlnWVSkUvgfRlzXdF9GzLGbnaHqIizVp+FLKIO4QuxyVoXhXx+58/Y7W2MJZC
O5PVXOgLqbHDMUZdyiEFQiWtSLWp+CJvH5MM4ev9y2m/AZmtLsczM4b3+eCdWwDKifxxfRpmKBga
fF0Ughb4KUtXLUMAyZxsLnBP9n8AspVyhZ5htWbqOH1CvYRcaTI1wczDqOiplus7N3QM8UJNuapm
ZbBd8Xz+ATvgrjmgFlVVv5iRPv2lnuNQs21Bnx4QW3bZriLw/E6G1DnAkXDsnMPIdRg3FHWy2WGx
uPvI2yj+cpUrVGBu90iABvQLBnUKJVs1CuxxOAvSv6g6HYxOHrEot6eM9t68id9GKZLDJ6dQ7J/5
M4lWc/01UG6I441FBShYcKMAOWaZkU063R26toxWc8BoWhYVg4MDeuEmG3O/aa7AMcfYpDjzYZ++
lYAl/YPApxalJpyO465H69NIcs6Bdzn7q+ma1+983Ctoq/UHrBSDOMMhEWfNhE+JoeSzhteJVlc0
6mlbELbpz6QgdMODyJZBxTOX7iS29H6AfIePQqY1cEyg7DBzGzntgivUXlGLPN+KPEfWelR0usxh
hM+qlW0k05+6QjwBSc1KnOi0VHw4TtJcb91s4yNWywSfprycvYvxCa9ojY+JUh2LBvk66VhYkVDu
v22CiU3hcwSaLdaj5d+TSNTedWWJYJIfiSNXuloXA44DS0SoLkcxUbagXR9Fx2tjW3SKl5nwCbWv
ic6ZeeckqzeNFtN30mkjxOId/dEDQQezvExb8yKFVfJOhMVUmdWowHSreqbtTB2svVHP6fK72ox9
VacVPaELSIuL85w8y3OrFqhwPj9RtCTtLTThfhX0EWcu2Su+47PfImXMdYvtmp2ksBh3gwkzpD8T
KLe0bdF0ZjoF6EbRctm0c+qyR+A2j1gzPBJhig6bU7FFTIJYCeqGnCs1htnTsStfScUovlb9hdrb
G2tLnSfgw5kWIEVxsZC9BlmhapC77YXN5A3+MShyoOkDvTwCKGjFVtOW0yPFG9NzQ4vrEPg9rl5X
PlJY9GdHL0XTCEPFlz30m5j84JxsgO25tSsyUcVYa9Xx/eUyxZWiYDYllcPXjG/IBsKcTe2rWNV4
fzX5JK4sVfE5WMQA53OSkfqm335ZnmQWpdu6wuBLosP95YQnFWhIrSH+W7s2ZVujir448Nc4lpqw
+fY6noTa2BroOSIjpesZk3ADjuXrYekIkub1xYi6HrI+ErKJLf8Lxdl53MAQqLPS3JMl6mH/Kre9
L2xUHLeBd2LPq0UlVn4qI0vyK8rHC7IRd2RGeNa2N6+owsPW5iJ84K5B954K0jEChq0MvqDzH+ad
CL5Wy1rxBywWNW4GvT48why9ZZMPiA6Msb4TgFK8Q0RvoVMBClBEbs5o9/qfPm0TlAlHQgWuLwNB
BrpvNWDkE0+grWmxe/rltPqOp8E1IupDwGS20378UgdE454dBE3o2MFrUYgaQMSlx3pkFiBzDU0s
dufELmKm8ACG8ZNuF4Ojs2LIkGtZQmAWG8OAe4gDGawZoXAIO+mWTlxY/l1/jLH71BIPBcoSSKlu
mLzB7VpTcaAD556TleOKXAdMaxeEAYV8geeKByCzxdMyO38p2gbYUpsKPwtP/JYh1LAKDu2yndre
+skcMwQoBDvmq3+z2oMJDrzDcfv2xGebVdYtAA2vbwPKTJ80DQCx/0oUF00ONUiLucLhoQbq8yTH
EBWAbWpke2+NOXh+4CQQdyQmSQTcvqBeBC9aiPxQZL+6BFAdCUkDmHYjBHlULGpEiqnqMeqIyNvC
dqWTi/WFhLd8cmoa9OwC77Q64j/9CCsWsdhcY7IUNj8cji5/FAWPKsvjGdhMyXDPi7GgfVQxzp6N
mAcvBXWhxnZWyqf/w0eP5uaqdIodVoHJr1JFBDc0CaGWh/3d/pKDs2WLEZEZH1mcu6KEEdjIyQ0n
DDLcCCL4LFCGMIJc9XSKiXL0tFW8jRfCmq9rA9TFibSLt7dTEdfNLOfYekhe40G8p06cuMf9NtVW
ctOys0+Dt4oxQQb1VP2hhyNC1k/z6bCEH/o9BKLY/mVvtQuWx1wZSrPlTmsb8iM0lQVfgbgfRJqv
NNhUbygEVLes1nfl5NvjH9sDvGToyOSxmy55gf+viIvfm32Ek31u9jEsEs6ZklrSoJzYEtPo0kW4
tpMuXrd68PsDILr9V96KWZTnhrhtto7ROZE8/Fd5WHVa5NRMhKp9D+GxydkWgjpQOTuXLNHMA0im
jr54x7UNYqkMVpwf94l61HSvwM71DA/rpZta61wMMDMeM7jSFAv+dsEVl2AcW5Fl43K2rZP15+WT
OTplDskmiSs0MdsvZuNUAueSDb0Aem7btvwCTptjVgibiMA5WjXnL4uZqm+qTxcDlr5G4TwB71Mr
H6JGXVKE1FpW1Q1P1eY1YDzz1ha6cnFCJEVFpLbuE6ftPqdZeB0r+rvxDzpgNELD4DRVkUn50cRn
YGIH9Mf6hnw37kFrvrOElIs/Zv2VyGAS9aay2lLRUgNA56bdpzGrpnGbZqE8Ocl1KBVfkmPdZsz2
oj6qu1yqShmo+rY7jeBy4Q7SPJJWxtwtaSMQmT4GimzDFfzKbckKmze44ypLpBjJUyGfLM/n6JK2
1xVTzDpJdKguGxxPqdWXwI/lL3sIRoctp0eZbvxkdNbuzZdd/kL6DtwrnYkj7pSt52E/R4YHGhEy
105lEvZExaCdDB48u6aKjCVSfq33fUrv/wae25Ilh69vRF6z1pGAb02cpwoWtO0qzhiq80DgUPmM
BDn7mGJ/HgtbJMckCXpKRowwH96S1LlTvjZePpRe0HBiAUcbp7qrk7R7sZ2mAXSeeliieX8kY4bb
P6QG9bqHIJI/geG1hRuCFJN3R10G74YQc4p5MUn6CxJBaJqfo8ToCH6UQH0xAVDsNO5joZmkQFTr
fSkD1z9M50gGraDLBaNOXLkybivTBaqcOeAzZHOTrd2PyCRLQ1e6EaTNiAlw0wzGvNu+ppc6whSt
F3fmolDUWOSzoXfwLPrzED9e+WtXwx8ZzAwYtp6e9q2C5YaVIUVa371bPFUBVaDpu2zlPu2G4htr
MSio17Coctn5bXp9glzDo5YICWP7rGbthz+NgJa/IMTZSBDf3pliXAEJaUESdyUjYeUtfDTOUpyM
dc4DXYR5LcDB9APfd9kMO5JlCukQtDC9mdANGoYvIi1yqg2TJZsu3rBvPtGzDmgy8f7CMeTIXJpO
4FvnmfMDfAsjuf7fYqxraEI0iiOZFHrvF+95plVpKYu0x3WtXF02OqPEmNeUufseIlxU5nPqW71S
IUDWOq2Zt2GCBiTwwFxXUOWuGadDuqJl48y1T0y2F/MAYJlrEunRWR+FAb2fDvjFH+9A1jterxLw
OYas7gCjVLWIKLgAA1qtZzYx+X6onEewvbIB4rricQ8+8pzNKjnPnOR81/nVS+ZmsvxAopm0IsQG
3hecOP3Dpws82KT9kdSF8FwMR3RaISixYHrFAgCK1QLc26Ug3gYWBqW2AAC8tJPYfDoXgBlqXjlY
Tk4vrLFvRhX9zrpBV10GxSPiuKkPm0ZJMvG4M6IeTuySJX+lfCM8uE0kyEIvm6MmkXYIMVsnBJun
YFrgQq34Duk0tfgiTav3A9i2eayWFm4rb0m6NMXjdsSN1K6bk0sSH8hqOCkS3Me+U4bgvdwRj10a
V5sg9aERFdOmFNZJkZoI9RWFaXgRRz/2/7qMKdNxy0WHmGlV6nqmQbuxS+Y5u4qtQaOkRIK2cD0N
MwwQOnZAqAayVmRuCNBEKM9Wz3FDsRD2o7pKZO4mYZlmRlgJmpGyquZAWiJw5pWyvLuN3mbi6QYE
EM8SUeqVxpjz1aqgxE/4K7jl6ezLf8IK5WaTC2r2+ocZcO/v9DBAeP5jIVXjWYwPvj72lUB5E29X
uiWzhgWGDXpAkRgK3Y+c9gn1R8VnIvuYqdRhUsN8T38AioZZIElLzPkAMnr7Wdr4myCT931hN8qt
QXGKNMevTTSUOd5q1E8WNMC/9IRhCik7LaKTnOgy0/fqZQNXnUk9A74qQx6lLSgLeBH1747kVceQ
cMUNFyaQ99kmoUlg7gKZfsJT8g7bYtj3NPbEfFaWmhKwII4dnB+IXYVVssmyX4fEguULkUTqkqEu
efbR75jxsTelRnQcXyaotX5hO4X+0qb5q10ueIjBrxzDdusWEfUAVXJAJKfayqye1pqOXm2DwAbv
YhHqd2oqPictTHOOcBlyyke8OkfrwQqCUyYyAJAgtsZRH882nJn1esffS7gQXev6J/t6NcfvuSYq
7a8sDtSP6jYxMbDeInU4gue5ve9RHkgEukt0Tos6TIWWbASVCGCf+wxUMggFawp2ljdyrY1WXwqC
kzLVATTRLacsPU8p9/3BgmR7P1e33Tr/ScqVvOlGJSGDX14dIGVPn8YwHeCU0A6hlPTdRWFVdiST
MegHS9ioDtuOyt7sVWom0UrPChWfJY3+z+mcRMyNNspP9z32gEPiI82uS+LlYICFzQk8TzHlg3HF
GV4jpiY/iS2TzV6QjHapz4O61SoJbS31VQ0I/4Hk4+qNELxvMaBTGvtZsa5XfoDu9ZC8wAre8eIs
WClsk/VerUIM7hexC6KIeaCLU9/zmry6NQIQy+5kC6NTliEsQr4vU8VfF5eeU9Ig1vmSvK+5PodB
lXK+5Kg/d+MVZ6fc/kaDsk3aQOhN8pCB8Xvuk5mumTVNIlWGhS/wOzLvx9QBerPQLugteAmsikbZ
xSloRebPkqES+vwJOyrf+u6k+FogVEXamCnVuOse0LAxMqn9cJ7rKP1w/H4t2J0n4LlE2FhwelVu
d13LeqYS/bD/R7hi3g/RDqNM/oLrcWy+0uukAWqVBLM7XPja1J7sKdKoHQcUBgE25W+dgMve1PIi
BU1TXKPHIMG0Ryd26lQO/07eQPwnJ/LEbo7k1fcL2Mrd1mufS+J9kNc4+aZI/wCA/xUAEYw8GgB4
kHH5akMeQX66MZ0KwoDbLlY7ceUoCDPLdiXwfgOFYRfZI5IYKwM1wAg4nM53z9zv2v2h/9LpnT7/
WMUbH2bj2+y69DBOf606wErDVQyHd803Q4MBPnmZIl/1jMqP3owJaP5hINYgBu5J8sQVbm+ntiwa
iw44OMTNLmnCMxGFQ1sS8SZma60LSuRkLsnZqxs118Zf5J/wd73BnW1sFFcJGapCytbusGAbLos/
Jlfb26PPkcyW7U0nAwJ1T7xQRxhrgRe1tnw+/5tmunMlTrxZr8alc3dqGps8qWQd4/RqaAmH/QTX
k0zpLfkUHPYeBzKgASJqfexJo/k+7Mp2VFQzYiuAeuIfq6m5SL/WKcTfeFwy/KUO8GhEr2rcLMon
fEihDPrzMvlnUpb9rZeqSYT28fAFmwL/nhy51Di8H59VtN3vEJp/K2YWGwlvqbwN3U5ZhwryR6+P
B8DJxu9+T2RnLDTpf1Jw8lRchQ8uEKTgXRwvlxO/5rMeyeFgBLTUEpI8yXJfQ4xifOJ20Zj8biEG
DvLO2fkMklh0+DziVktuIljFjVy3xP5ubCmHq3MAarkFPhZ80Jn8Pub14rbP2bLLX4tarRmzG/pV
S+7PrTTjnHm6XQPe/FBtubABtQoBFZK+JxTwZUuCLlleA/z4ay7Jlm7rOuEhf6Ctlz2aW+6cgt9q
YybBfb23santokSRgh0j6CUwoCYrChyvnDztCMiJNKTkWuGM7tYhJ7leoYZHIvocevcezjlvwtcW
CRebA44OhXEA8ZA2+jVdbY+/VRPHyCkre0jHVM1W/uZb4Xl/2KC3SCmKzhBzQGxvrJ2XT0qCcIXJ
ZYXTXZ/ffuB+kmbOJpIdKsoQJaAxwotiVX522uy7Ge8KHWL8zjXA9C0HHNZ0sDR4Wccfbmy5z4ml
dWJETcHVrAGbSxO6wP09dwQm1aLVAf61SX850hRvX3Mr7d3nMN2rssr9AOcc1Rzm7jwH+VmMBOS7
iTmuWRtQEOTEtwHHjXQd0ALUzYiutzcdRCKtI/XludZYaIQCofYCZM77w6hw/GGY+M9vAoR9eUKd
85mmcwd05ay0huYCvirjVn7O7mkyly8Wah7/a14IWDCM0XbKWSB/Q+WX9DgUZPJkgvUIoUgA+u3Y
UFrEZDguuK46pxxzyacLSlXFV7lfVArNE5hZfVnauXX4dwQtIeYmIrQpJPzBy7yPpY7UagI4mLWT
lBLTh6hzHUx7tolDzRtEtnPK11kKsOzD/L0eW1gAuorvRHX7+5o4pWYENFnivoyhxRNUX0dd6+N9
da/k+zxrSHxSJbEVKWYVv1UwytPXPM2gWAhzer36z0El1vZ33GdPc6GCm40N2jqNVnOdEtRVoDT4
r5ZuyYiy4dtu4iX7RopxLbPEWzU0Uor2XsMA9VVNaQi/pIzSDODmhf6+900Lu5Ma2BLysDeih9aY
o2wEVVk9r8hf1Q1CWwDwS9T72FBKUDqHbYmXz7ZFdiC1u5zLMwfZqWteUaVFSfkEee+2fsTvYnwZ
q5/A/NVnRH+cdVqnQxDgUXhP8SFe7F3gq/UsBgSh9TRbz93DMOD11c1bxWp31PpFdzt2GFJG0YTJ
CjPZyHE0knIZDjRQgKyupMjeD9pWkBNcdXrV0n/27eEJfGGLIx3It+NgLYBRRRGIq5dtbINE+Tka
8BeRLoPLYwpwHDtuxYekB+P1F42yA5cB5G2Bry3haYoaGHYTrNXSqSucuz+JvmF9BCuXlivjRQeY
nn+MIg2bvgn+AOIfQg3q3duNRlVb8waJgzHOhIgxVmQj4xr+2OiLJZbvKaqIja+mPAYHndnzB03x
k2F87wFN4kT+LByNKYYEF3y9nM3yYEKi5cnVtvHkRHaOSenlwXFA18gFEQcY6LtSJNZm7qL7txbJ
6ZK4vm9tpnZtOE6ssq/S8oeG3zu1E1DQBTr7Dz0IM1gOYq+cY3qfa8E+8Rf6X8DPM2k1Avx7+p8b
4x/Jx8tzok3q/EWnkJdEWC5HR3ebAYAyCMCCfjkV7nPbV9NNUVYzQuOFHxvqhcZy3ezWfQdVGnMa
Smh9V7jmNDb7RmBtOR8+/wq2ahrll0pf6ppax9u6XI3qVYs46w1lZGpGi0wa/P7GOvPicUKSDuO/
ju7A2XUntOBQBxr52aV2I1kexLoM42htUD2LNvAtjok/hmw5mR91glFo42gRP/QrxUS2vYVK83Ir
/bFHEXB/5RskMsYOjg2RKVYWDpJauS9v2Q5tPt0i+r60o9FJcU5HoqNyHTEkBjd9rn+dy8nDq6my
bLYjdSBOjXGkJ8ze8F67EqjwpFQclG66etdi2KnP+kb4SH9JZugOdN2DIjTxo+Zjoekr9ih7+C7o
+HDQANVGnvzaEYPXesrQ/ccjs7+IE1Q0NUETw00cgqkly+QhHdgzxnMQPqE8d8QZJvcbz2PIdA9I
dkVKbDIGGg5ERAESDFjFRynWcfmJMK+B9oaqK+puORp5UT3TcrDwD6AgoVVrOTJimJDlcaIs5qzm
unWMex6WdQrNDK3uJSDI5LCqg4qFk2392OzSp8mfG8Y96invdHkK5scJFDxssBF1cgLjs9muXPv/
F9c4s4noRaeftGRQ4aHGz1+3VVIApiIBm7LaHBigq5rUlMyKEu0lVFoM/IhJa0iOxnnDfzJjKagc
7GNE52U1Wr9ZHJUnLghvp2kJpxrvSG4n0drWO7nQuGfrRBDSgx3/0UZ2cVpNlwrStB8PnXlV20MO
86cwsmD55T66FHpcyYBDI8fCNNYHhaGJCUnTw5LORsUFgFtdWnS5B2Gs97ygpwEqMDsQgdtlEfdv
ZMsGZhPGxVUZCzHob5KATq6JfdGmT7ZCu0gqc7OWAcfCJL5o2qcI6mMiMgnDbSebbJEQCssjxTZU
Ji+5/BuoTrv0G7WyEC1GMCFs99Q5ozLuSoASgN5ii3/p+95i+qqMbMHCA6tGcHAyXEz5y8wDFOl2
NVHl//Qdj+fJhCDMNYxQVpd34aj78sj/JLU2Q7W4SL+PIAJxSRco3T2A9zfq09v5nMIfeD+aO5KE
RjojzBV6a83jL1BYABbAKS6HPB1lrqbq7unemXtZxbxv8QHMFD754VNIrThNv1d9A1wB/23281xP
BL6mQj15ma8UM7XMeZ+BpZ9UUbdjz4u+2MX07pJgzC83bH5Bj5+DMCWy+zNtN/6un6EwU8S/R8Ze
uI7uMc1l/3vLdNdIWat23aeq9IKysNDfPNqVYDEYZjTRTKOwTfdQqoFU/qOBWrBYt8dNrNmeY4nO
ZRjL1k4udTAi0tVzDbj/cAeOji3AgyptYjYch173k1H9xHItBTjtU0evXrlkCK0/nc2w7TV0YMbR
oixvjltG87djHjd36w3jjDdXkPEyufKRCzpxThabdLQqf85jQOZ2M8+uBuP5c758xaqpvgal8Xi4
UIysFOY0gP71/jQ2zXOIuG84T3cvzbQGRvLvaSGgJNm+ZhotWg5XcKR5x9JKEYX5cpN36J2OAjKI
nj4NaKd0ybTd9DQOV/dvO1tq7bGoUF5VGAruaYfyMHtrHUu056fCMUuD1jqzQx3iNOIqdz4X3hEu
E0vU1vo7GwIw2/Mv92UgyahAzI6UYMA5ZrAprRiqiyKxrTXJWHizGJCzLX32btYXcfQcwZQZbf0d
Hl7Qpzx9MmpgJB2VW5JcNaLeHaLOLEFgqvSdW1hWM2AxF81t+lLAPVzYljpO8XdWPYSXW1Yh99TF
3bVz6RmjxDsfOFFWyYLxKY5/3fIvnuIVQS7MgCGuudQnZw0t059VMqxNdr8VKNuFSCNBtQnyYN+l
jMQ8BXABks3OS54cgqIig1P+PWk6CWSWCMG6tLAIZiOB44Vgx6kIV2Lb3adVlNRM1jFN6OLJMzc9
4Afx2P1lg8Nc0pdh8OFhokWFk5xTTxrWjSNL14cgG5357dMQxtdsVTnbNR/uOFbEViH/hwXUWY5E
UeMAZuHYgKAoLH+oogSdZHE2MRXCTbQYJr3mYmifi7GYoLzm0+KH1R4nw6AqnC7vWvRXg+/Oebtf
RE4hR1MXwktvLK/XlmAn0q6TbluFmds56AQAxjJCbCkP4NWllGcglrqyNcQWwbZK2g2+2u8dGycg
zSGwXQSU1kuC/LI10hcHEE6sSFquuXYFLMbr5jKy/WMROWGFoyCR1pdLXd0rVFeRDyaoM/6yv4f4
zAT/yh70YpWDFQOGfVp8NK2CWW1cPL2qnSNS7uCJwQBEy/hhsO7J5LLFDTn9GGStL4o0k9GgMFj2
BCwaQxI1S10WLbiQLLd211yrFBMtYyMqYWVR8X+vgwU4gHF9Notn+cI7WcJncHH9R5y3K+qnPu+j
H7bCDmkcI44uj2zZLlSaabAA87K+7i/X3C5WEtiV9OzL1lqMB/hNAi+zWSyYeCGR1aoZ2N/w43D7
ZnPIeS7EvCwuqnvH5jtxr4aPmvdzvWhU1GRCm0NGahqD1fMBmVl+rS4PXGf+PUvCYWnFNFghX3X9
EXwj6SqYR1KIfw68cOIrGpy6lRKyXgO0Y2TyS05D50n6VDXEAfbX8pZ5NOpBrFAd30mVifY/tPji
mfLzA7EvK3YoRnxluS5W3GQ+ljbdQtk8svYwpw9/4dwHyyZxjBjOc2OdwU4jHPSgstQ7GjUmRlQe
HARwEvJb/IrZWSwSv7HXAgWevid2kzikutMDXxqcemDedADuWqAtBmlf8sn7GpvTOTs8LJtshiul
PbU5nSTJjAsWO5t2UVIN8EuzWIJx/0TJ8Uvrj56mVOlivjxXoYtPnp4yBriXjj98TG3R8bFZCYe0
AUOp0ulguJJ28J033tcqNXSmNUwp1nxvDK1ogp2pUX4auNojFxS+8M1gNKyvA/VKsAL2yb/RZ5TH
YQvmSBP7wuEYtyHj3SZtHsUy9eTd7Ik181LsaS51Yam1I4MNBCuvlI3tAkxlsK/kx5qwDDaDllMB
hjobx7KyDxh3Abhjz1o3rBuvDqfdEsa17tUim92T+ExSykUj64o6mlbJAHDd0uiXlxKAloP6pdF3
5Et5IsE3q7HzSjaDQ7F24vrfpuntwxDFirW17bysCGt+0x/ghkOzqOf/k8zguIbqnz2uM3VXJNx5
W1kNDsBFyzaKAp936bbiiE8Oss6TFxbvupVE5vKXM1IyaTXF74TS9XkG9KKMOxuAb2GCRf+u+bGG
sdTr1NwtQJtR10nPAVBAna57o8ptiYLSgAIOQaN7lvFfFTtbM6LrbxhQADWkckzmmyVsyjiIhivr
mKrNgH3E+lR1yq1kOMKySpEkKZNsn1DGp8Bmzi4Px7df7Pxdc7qTgeA2HBwl4QsAF6U83Ly/8bPo
jMDPElduWtv8bLxdz04o/q0wyYOuuHKme/THrv9DdhGF7gR4lCHkP+1XL6b17zjA4FsYdk1AJBm1
L6PO29IW4X7plVvr/zWtcsEYoNQ3hEaUvStnU2QEjPs3IVoPeSRKKRNZeHDbfaZBDpetZVd+JCOG
J5fcpjEXV/blj8OZ0O3SN6rzsUE6Xp+O0ynYen7hNm0y5J3pWsyYC56GvjKc2Yi3x/pfBsIwwBp8
RkrHSl63hOg1IFvCUUT3B70pZ8MFZgSDpL3e12F2MP9grFi97HZDOAaPeMsWRyyqW8LtJhLdubIK
k1/OR7M0nfYSJ7RHvsQP6ND92VsWFY1qXRJSvVcIjX8EL5XvOrdj/aWDql2vVqenmN6f91Pfjo6W
vWJmgVjz3YDs5jRMrrB4Cnd6AKt8aCHH4eEu3mo6XaNUVL819C1edvQYsfU/uXiyHgYxlrLGgdZB
0Sa2qeI7x4lkQAd4LrZUbGe27otG70PSgSMKJWM0Gce5uY3ppEeCb2lravggutqC10sLqcq9H3PE
hWVtCKVEnGCsnhexPnxN/gL57aObeOa4gQW/idhgudnhjlRTZ478xB1lEp7hVWYDStALCmz1HFNo
+Ydq50pz8Do2GieGkdQBInNfBLGBNgNGhbTngSr4lyCoXLcbeD9w2X6SBO2ewvqVZT3eiE2dkrRi
p9eorwRNZTWsY9VqBvcbPBZFHhVAthd2TTxuCQ0NCNsJAc/QybG37scyiAW0jYkvXQ7DHPrxKX2d
SnqfCKChc/jHT0ERotRpcFTM761alb/2/LhPlXV/QLhYfvl6YgegyK09pM6pYxEepHNQN/e/mWNK
G8yYGIS0Glyg8gHD83ZK3jvzmj8dhc55VRtDmMAdVH8a/794jqh+I95RcXo6O/Pi9B8S22FQiJAJ
R6Rhg6I7jks22+77DZJhb49c+SgoYjlRveA241bL1BENSmrdV61Hpz11+aVBHkCxpgUatMUyr0TP
Uug3cnZ/OXrFMESFzfx/DZzt4v+o4pkBptQ+gQ8UKXEDAH3Z95LobWte5g5pXInq+ioz/OURUW3r
3myo71x8Blj1Qg7o33AXUQKHFrCxaYMo/8WnA08FVM2aLQse/RSgUEQCUsmLMJstTN7Kpx2r8Pa0
3/ADAfa8ugbm3gEHEW44ny4ez7oIzcSqEyXc4ayw6px1OQvjEiR0YT4tOFcKbn8CCQLLAqBNZU7T
DOdjTx1Fn1mPT2mp/k1VxKLZTLM4DbcVPIGv0YfzeD4E4n4omZnSyzX1SsQXklEqW/jA5iLACYBo
LodXN962dqZfpY8cCdlRzFTwPjiNT4vilaDFICcbnVbbOQ7A7Iun9pT7U8SbqeA/samB1DKgz6Kb
Xb5Kk5C1xkwuJN1xD4tf5vZtiW1cCKSKhYncaxz80t0GljGdMpil5PitEQSLJLr65V9M8UPm0jj7
3ip6Tc9GuqjdCtPm7UJRkuyW02V9aUsJ6rvtcMhpTjLuq+c8Z6ANfk6IaKKju4EClpjvd+cK7UoH
+XsD5C0ZwhyXrJPDh3C6ujz8Z32bHjdawCp3ddav4A6P1KjhwRhLsYqgv1w2IQL5ZygzxUeDey5d
rPWBARwNWVNOwyXNpG1iiUbm6rBfU54XvLeWiHmXRRniWHlmqcTHsAQ8UIalzFlgfEwWsRmR7yAA
xcrriuwiHnzcUOaglfAtXjH2zUpLOKNhfNO433LtqPqvvFCRFugnSQCxOfG93p9rBfQsflrvvjOk
R/o+GczLwaZpgPEXH+8sfpRL2DgNgh/z3CID3GhxRIGq961corfTsclILUIWqKLb8hsJ6Lr+feuL
Tcd+0K/CKyNA1argdgXnKNrdzIebpNEOjwwlzzZLOEEJTLr6ZGQ5riQhdVrdL9eAitEKIpfHhgOh
yGIFcnxGaQnorchoHY4PbcauB1/TpHLBxE/j4yp8/KeCYf/sE72G6LIsknLZNTe20vJLjrirhIaI
YVbxQJcxT8Qb9ylhSoHRvbfjCTZC8JVGB8gvakFhX+cEf/yM2dG6PHvQVx5ynntXY5a9mqbrWZ2i
4d6Y+MalIOdff/nx4ObT98pgraU3ASbQ+OnkJJh1kuKqbmUlFbH7XZ3Na+5O+me+uU4Ou+tD98Yi
9GFTh15JGqdY+LqUb4l2JZ4gHUSNh5OzOYtL/rf1Yyk4qQuDb0nBiIb/TDOcK0FTUuLw2sbEnUHv
KWP7CL2YIb7btnXpy3xEjM6dCFE3vOz+FICBvEgj0FK+u4uyRuygAcgvrkpcG+SJqUA5gLn2zm5u
a7h6mQVQ8ELmi5pcFvbWL01ZnQIBTfIJfI00efyDaCXxtFfB9bz8FsAHsWfJJA6Z08RihFjIAGsq
UAyXsNlhUgvH5W8qa2eJ32uk+AikWuiVQgpt72A2DW6GHu29EoQ0q6cGSrn0bwNk4uMcDEGYqXmf
nWLBufYzUvNSAJMnrIxkgLqAUsK5Hb/Haqeosfldd9C7v52IVnAMOL+etuz2j2S4phppc0GWzZ52
kTrGt7T/zo4sHFWOqHEQXZUm6TfdIbYW7FYobzuRFx6U0jBLmu5nufPLdBgvs06yBiZrsQjw2Brq
NYOjy7qHq+dV9u5a0bd/zdrCucm0tw7YPVn8k5V1Z3oEZybJJGTo90ieT/Iu7PFzs0zBcN02yy2k
MY+PaDg4HfxxOXQUv87uUxRP2VoyLKpxQGmVSzJpMa+lR2H+YzcEGRWbONmE2z9CVulun0gevugS
lfN6b9NfDJDU8k2mTiZFGtLjheAlx7QwuCOhjaGLHyrL7bJm6WPqna3syEt8blYh+xTM4C7CIzW3
0AA2NPGkWJoKR/J0nrtj+5W6vCgI1NqMcf55hPHGbUWGsOeOveyTig7Y8klR53L6uJv9lQL3fJgs
xwv1waQy6yOCLFZy/KNJHNQZM+0oeSWMyk6FW+Kmc96BOseHktGySH1P4iiiBrGfeZNwd1Qi9At9
2Xo1GNSM+ORHhcFSpirxZEfJXHLLiC8xsZIhDZ2kTCXOo8BeLmKbonx7KeU/jw2dFVyUFmF9ilPS
IFWuwpIpqY7JPBflUodcXSn/nw7eYYg9onu3gxbQI7+3zTe0twwjZP+hiEmTpL6YETwEDj8L16V5
U1nOlBtIDQONY6u/EXdfuCgb8tUaj54XlvRl6xW/aYp+i4PnheGCeOVP5IbGamEvDKOYftfDaePS
P4w5GHgO/HujrVK1/iFKFeuPz9d5moDpVD9jsWRcNOHkUmx5mdhOLNfXEncug+kK1O2bvBl6DTHj
4oTqB2hZbeZ/pGVcCCTKyEg4KiB5WHThgCcStmYwDLfJkr0ZElklB1ZtNVabcNMCMYa3lQAEAOcL
kV04URVXTwaIlyK59T1KUg9/lqZ1Cod43jI9b5wS3usW2PxLSe8fPx3webzDSOhwJc0V/Vpq9NKC
isJVNW+AOoO3FWvz+reyUVFraqX5rG0RF0zTblaSBys6U2Ykuk0Gj03tn1fb89SbIsX/MF1oBwn7
DWeGozK3bpE+hu/dIvforPGFcBXgHnkduuivlEAjYLjIlgSPXCMGXW24G0zR34QvbEXVmSuCk0t4
/Uf8fnYnZus2/p1bvj6I9KBLT2jGEqMcA7pY6RRDFnj/2V0cWeOS73ACj3Z0M/b1RVnZiRHfKVZe
nc49YpT1r5E3joi4ml5y4mBtFLTLgCZJo9hyBRtD3FnqYizUfgASDX9xR2s7kkoVycCpONvuTxwz
UVfvjJ1br7+ikJcNdZfcsFmJLnVa5UD/tT5lckO4KgYveNZZS3d1DRv99qpR9BM0Y6WiXyY+wObk
oA26ofxeetMFX6oFVHpev6vWCW5D2RGf/5DCZrJHvJT3Ftc5kIHen85JvfgzphclluA8ohRgymc8
XjpgEYtYL5Qlk/+8Kgmv/Yq4Z1F1cwuVpWa+DLgSJ8wte5eguxH4dFBUVFRwk/oDCNhOaZaPfZot
5ARjHpYv5EBRtppB+COCVFJcgdF6u18h1eQrFSRNxnFdzjFtsj8k4SZNMGZMZ74RqO69LmNyu6ev
kNjt3cA/opEsrhusVOqBAbAWUM4S3P+Eh9EtJ3qBVRKbo6hU/i7+jlc674qRH00jImwz0PdwnBy6
lf+xI0/LGbrKUpzRTMOiyg2+m+9CZm1a93+rqRQGHu8BycCFlXNmVNsuKgtvQ16WLsEBVfDhJGl6
LKu4APoMUp5Upj235dcQI3owKBpldm+t4URd76o+J6PtzsT+jxn9kpzn/x4Lu+GPfvR/XVHy5+1j
ZDl559PcQbr3Og/nvppof57LE0AbjUvNN6mop6o7iWkNHDPA5MvkFnNCd9jZSCAwzCX0liIDCbob
CiP0nEKs39Kwfkiltj3rbL2Nig2/Pa/drbxY8WWXMCpFxkmUGt/QkHta6ue6IxxVES+yHCG4dyYv
+WN+vj6V/E5vx9eGCINT/QlQOuO8gT3Nn4p3JFpt69DrwbAiohBC6wrmBUYa4c7sI/vJaP0cZUiP
SSRHHsiH34lGmwGR8M+KhJAgQZtNKX8CnbjkRZZ8ykgP7wew/QpQqesZ7l8TbQAxIXKHROFTS41r
EE0DpuxIGeYL254uDFr5+UvQCN+ko3xxPr51F5AstGaj2xYUUG0n9lq8XgfxN56n4Olwugx+Z1Xi
bpBiQ3V7pFs/3e1euhD2rsRekC1OZGB+e0PDXJ1yy70lhPSHusmD2HPyFu+xYkwDlpvVO+qVJAjV
C4BUz3ljv40OZK5A4UpsloH9jFGYYg0wsfUpKh+SuTax7+eK0qA71hNBAhebqQmeSqbWOSrre2Aq
l7fxURYp1i4MwlOn38svjyLW5UNXZ0xnusDUVxmKZqOVKRKvJRxql6b59UuShcs25ha6923XtOO1
SD2QDaJrEKu4/Xv2gJWjXVxRhLwZH/GCeL3tSMbzNXZ4idSvu0sjerJ0Thri9Jv9D76rEghV4Uvo
8iv4ETumSEnuZioCf8bluRoMghpfqv+XaH+Zc1584DeHPKkQmJUopw/CtdNOoQqg+9DSXzzvvak6
eGG73OZqC7ngHwqvMtUmaGjEaszj3MTrk9UhdON2049tDh3G3PpuZRFUnSCi+rDJbAfEQktVikjJ
PcX83rSBQJ0Zn/WjeYbs5O+ar1H9reOZSt3ak+Pb7J4IyS4SViQkBkpdjeeXFTjwz5Zr4RB/3j9p
zGa8v/0ECfhlBbUoaypLhG/0oify1NqkphknC85K/cDmFt2NNcq33f8yNOPfOQuXUDYBJjMoflDA
yL9ObS2cPmfedRl4WuHqx45JLcZHCjkACV0LIX5E7m8vlk9eO/+kqHvLDucwn3AG87V9TDK9W0sv
gk4CKqYo2nkEcyY5I9gDPuiDcrnOaV8TkpJC+gRmEIYR2DHahiqD2WCai8bCbsy8XngLuLAwgEl1
jsg0Oun1hQhjINUSeqtwkcVcDNHtitOyIbSO1kqhwNqLu51ZqpnxrIaRAnmwW2oPcF7lJv4ecPPN
EmIGc8E7mJOJB7g26Pssm9HoG0MakWIJPMqQHk9sTOdsUH14I7K+W0zDL8ZNxSvcXpv3fWpK1bGb
UTViXvcN4Dwt1X68qNJN2+Xeptlv5dYtmytiMuwP5lVQUkVldsdSDueKEco8KSJDP2yAjWL0aBE4
SWuElpAWL0zpYXtB758s7XHyHAbDw9FLrPySG2Kk3CICTbhl36UVfIMPxQVBe3GWUf6vLBvyx/us
P/kN+4ApCsjtuWL9asrvTJXgqFo4HFmFj90M2GV8qedT6Js3yqkGlpfhtPbnHs52xCHwwnLWxeO+
Lz9qETupGiMAxJcyIk6+BaD2idfmUfdZqFVi/Y6jdnO7AC9MbkptD12tkmW9PYhNd10YIPEji82S
e8aJGdGryFKdVIi4ipdlqurCUyFC9TpsFb2ac6BUQ5Z7YY2qvK97RzxR0g/ol51VDBa8YASw6GZL
OYxoeTYCO+iZSSOEXwn0XlYnsQ89bZSRX3fJH5DvlOF82NXq0mx2jo0X/FU6PsUhnFh0Vy3ysvnr
8LkGCCQt0qLVrgrADY3ONGr9+c7uhbCll8ay0MH37EA3DG1ub9iDDkooxnKL2uRTby7WJwyHkRbY
3y4iW//BdYxtnFAXkRsQg1GFNjIr4KvGHDpWslKljk9z8JAO9+j5h8TTeGpAZlrw4NEh6zZASJts
JhyAjDNQMGa5tDWCLild2XtAhbjRVFAgNH+cfCL7SNpXrUaDXIS3qE/KjsNcxnT3W2VC+fxdsYGN
W7z709eTdqtGEh2JEkHtWbtq6CwvGMxnZBkMgOAnlzyKK87RPRUKgmv1JCKdbbJ2bhwvuR2dNRqb
DtZ2ATcfTDYROxflBFLyb0YLvPdRoAfoK2rxfGD6m2ZowoROElPgWJ3v/MZJG2r3bwfHvD1VAC95
dhxXwhEDkFRogteWB8Q/7GEgqMqFl3RaZMiXq4T1tKb8w4USoCoqrW03cEsavS53fJ4Q34rYz5rs
NjgrMl0S1xuH28Q2dw27pf5J6KP3il4vdZTap8mkvT8nCnFiUScyHKhCCtfS/OwqphF2fdkKncc9
eF0k3c+Te6CFHvDKQp3rLlUsIzd5KhSMDskzziZfi0tFO8uRXMroTLrxZc89XYe6auaA7hXbD93U
L0Ee4Qy00YOFtmFrUxfooynQZg4Lm2VGWyRJAdFK6iRlHKiaR7PiOt9Aob5tDCKbBO+KWOOkpJUW
+nP0Bz3luLJhKhugCLqOlu4xF73OzdrfNWHhSW5Nv9/p+ntjNFhBWFsycBV2k0PxAMOg85EHc2zK
7XByjsmRE4YHaz7VHgpXrkJ5hBBrrZnl+mCqCAmWxBIHsej+AbqJfQWcDo8lxLlsKF+bTF+rngEM
cJUWlYPyOQQpfFWJ8JCv4GN4UaflQOPM+IH3Nwo9701LfC47emgveqMm3rtg56nBRT0s0yXT1Nzy
O40EFCEJgwCv5Vwv6S1wAyGM0g1HsoSMiyGPRkaqXvPeIMR4WjirdnoVJG6iTXYzL+iOxv/dTh6X
8S2ZdmuCcm6742x4BLc2mOxvUAZeJPY71ZToe/k9m4za0ldnhBeDm6WIsMmptOdPkO9Dpmck1CJ3
QC2sORjE/8klQnI1ekZSyFjpICWoaY6mu66563KeepQtYyovazBvjobMP1bEskwTs/HbNOArKjsH
hVmzIYARXHgX8oidjzx7Z8h7FzCBLt0r4u7c50LTiJV2gP5Z1ZU4xruwwaSJ6uXKv0xlP42TzJPJ
O5JSkwOx3N0s5n5AlrUEgVgPnyC4FoPv5rq/RuVLFQZReO401ieNivA5sXyw5U4ISMNW7LXXOTj4
WUOPPqh7r0UhcrsflQ3VIZupBFSU+WklvdLT29VzjObzR8grJTccMs3Kni+Qb1D97F6ZfQwoyHkF
pWCiPrNy51vCfyx6842A3UFFOkXeKUWDLhd67Q4a3kQjB+G3SIZqJdgMJoG+9U6Wd8BOWQMFgF5r
r3enTS7Juwmmkdj7FAPUnI3QayJE5WSaysTH709claliMRgX5etd/z0e0sKex+gXIg1PeNrgervP
QOnbPcFkorN1WbOEor5FawnpfxNYL1u8F6iV1vlZlEZK7guLAq3fq2hhIw6V5Mfk5xb0j0ZmCrcy
OuOyOK35OyNUJ581+paoysoq81/99nk1HXcwlh5MTbjTXuDKS/SuGeAyH/SevAUJXnc177Spy4g4
jtGW1E7s/tN8HXqWPPEDTcCfvPcPoRlcUucpyHgj5pCNdqUNHZO3a7O8tcxoA7HMpVUqkiplaxAS
X9FUjOxFuncseWx4M8hfVPsN32jXibfhUmziTAEuwG9IixLTiZDG3UHZ+wVDIpeW53WxMWWAeSh9
gBB8fQ4lQFN9vUB9Ka7WmujNXQncAH7EoUJ4HcqkF6NCfRML0756yshTXQ3Qfqm7XIdgjxjo/sHC
TdybrKSd0iY9Wm632l3Uwnb/0pw633mjsyIUsT3pf8G5gFt5OW3ColJmTrvc0K4xBW3WwAT1bDVL
Kmqfcbd89kZfYKfM89TeScJADebi/dYrJiAu/VvxP6mM1aS+afTYOop3jsa6Hpond+Os4wDYh25t
rXVyVai9XRLB3dUtctRpSt60b8PLpJiDssG7gn7zoKfcy/VPfxTQpMrJX6v2Fb80KPTvn+xi9Uiu
/9p7sopwdn8qagfMCari2Gx76OawP9MMLOL+pJbcBaOsw3YNV3gbZIOf/B1xosupjY/+QKw5I54C
5f022mrsKyKrrYTMDJ+YZKp1kvIwMqu1Cb3JoObRWJOVFW4aKzWCa+ZpWSpGZhxsDiFmi27tpxhK
rGYxa0aWK4F41WErfhrrHErs5gJu8dwruUfRWIOXheOi52YWg9QrqrR/yDzVc/xL2haP6YJhY5Ww
klIzKUAx+THOnJQsZPhCO8wjLfMcbBLHtAdiHKaCxwg/ErKbIr0BgSVz2rG2cnG5FW+y2Ohpu84w
CBLu9yGxbvycjetQWg5Ykx3EPtTF1cFNiW05gGb/uZvC4msGv0qZEF/gWB9WfxUalNShJ/+3gglu
wLC7VQoSqtS9tWtNwg3WdyOH/mBEMnOT8GNDlSzToJ2YqB0yyLbqU+uyIbHrPMTIj8ga+TQAGg8f
Zv3G0cZfld48IlJ1IYPjMyr6zO62MsfCC/GeewKux9oyMfKx4HEMGPTvFqfQxYSsd1MwiPOLvACH
7HE7/+Vqlodsy30TSrUH6jdHvT4JKF+A2z/TYOXnxtUQ9aBH0Llwt/b1cBDA2xamoyLFKeE49T2n
dCBdhPyKt6MCdEMCXpsEMnhK22f9GwCTRkSNGfvt58ZJWkPcJoDieW1YUAZntc8sUMCwzgq4obkd
IKhWEGfDx+x/di9kLPmec0ckFY3MkUqagXN91EnRkCS+1gUynI47uzTuFixjTf3gx1jZKg37UMDw
3sA0iINq81SBcINiY6N8Ac/VgnEaXBlS2CcgZoBcjHgy36H2EI1PbEOYmjfryxfhKQANC+ZccNwp
K/yyly/zZR3zvUCrZslmiV4EnY0JshS3RGdKWUBIkn8nuzi8DU/KPdYYvv6g+Hppnz67OY+wLEKi
3/G1H+z5j7L22k/Qe2iqeb2N1YUdZKKa+/u1gLBQQE19nEgRGEhrxNv4OfCKx1mQpqa/lwBhfMFI
VOR/yIP8fsgidjmWZL1+a+fNevQO7pp3NXLjzbO1suwkhCQ72xAWZHVMptHbBOirhI+o1Fe8aeaG
HcGKQ6L95IUZ5qXd3y3ze1O5Wzj9DduyGsU1nu9lgjgoPbl8+btnhN46umnFvi77p5z7LwyO/jZv
YXmY/muPuAq7L8tyaprvsl+OwjDkkwD1fOePCTipxm4E/++tNzfy5nF4WO6noRSeNKfyIYnNoJVi
Abd7oJ9uznRT+35ak+sS/fYqXUGUpKr8Yb78quCUK5m/rzm9zn2QwdOwCMU+tOJXZ5qPxAg0lxRe
UZJQ2oOCbk4JQouHmJXRDX58blq8lJSP0ZOhvjVEdt6aDiZmdU30LNVKXZC3mMqBuwoeE4RWskwC
zYVdfXz3Qn1wqJYzaxQmJAAYmVtrlFlJRj+eYbOzURGrCR+C8E5FUe0XXEaG9l7Mr4Ml2QGBIPtS
e4PLbV0iyfwBAJOStORdCd60pTU1IfR3aJm28ISNgrpXsQ2mkUHSUnXytTJfYFbKadaIQ0Ar+n7D
K05C2OeGFigMaEOP8SpEjNn47vptkBCIB7FwlP0TtXqp7Lms1DmHpy3B4NqzDScVVNFBwf98xi3N
EEZNcuP5nC5lLjxL3HARnSmj15tWGNnFMag1bh/m5H/APctdQsjIhzbMIfpBilrj4MarOtEerqS5
xH0es+OTNkZ9NBabQ1j76l9gLDdMGn1cuuxX06gK5RqLrhWJCidIE3u5ENRlKY++qXSqPcVwrqlX
bL1m/7gApTjM2A5px35TVzKskNWx2a0tquxhYFhKSryVSXxLHHyNoOsh4DZxBkOu36iFXUyRlKrH
7XH0IfaGPEJxdyAQ9q2JttU9kqDODO2EE6Te29wV6cWH7wRcN+GjjySO4j7zfv11SYb+1IevjanG
SGceFdCp8vDDyFBbXKERn+0cQ6irUpLezM8F8G9A9m58HtLzaiDGWhbdGMckrk4oKAhH6KyHHDhO
hDblxNZCwUTvblQe+RO3cqQksuNlZvP+ZML8ivgHyPwbkn9ceI0STe9GlUiQ23BvHXhqDHwR7LCA
jUwm199R8+mwQZr9SFnjUXzl0+ZHqKH7hJuJoW1f5szp8R7CTnYvbQEVYzFznbzH7C26wEJ+a5za
x/JusDJoua9MadgHQJlBEDD+GcTUFzl4Hzm4SE2EtmcwOGqgLwpxoXUIkVfXvPlH7qSU7Ar3bdLn
fRFPh8h6lJmLz8Bp+wDtHN/N4dch7u8sK4HO9OiQncXS9JKsZ7GrQOVS7x9BuQ3eodGxnjV3Yc9/
7rQTP64F/0WvaJCYon70yRrdvgEaY1BpFkCakDbWTtHxU+bgDZ5J2ZrO56JOpgIQcMJxxjaEjc32
IovQumAbk5LUsYrGbBNxZm3V4L8fbfoYnvEc8uJMPlV0Gj2KWuFFCmJKC8nZ0eGL+eCxRhCtuZa+
M89SSFPw0PCSUxwlzkm++qwe6gVoQikK8vL7nQ0FAgSEDxdDeDY1IYoksVfbes42HeX0Jg7cy6UM
rKz2VIa7Nhq2rlB0oA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth : entity is "fifo_generator_v13_2_1_synth";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth is
begin
\gconvfifo.rf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_top
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
iO2Bdkfy0dqqValMR4KhTWXpD0gDQF+kyoly3tZBTZTVs0CbWJ4Owhu4jxMCf8X2gbWR6iweF6Ks
B5dmLHZTDA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dbcEbgyZfx3YLmYpvjegvD9sRQCV1qBv0GqFBvCakC3SMR/H82zqo5uv5MZldBGUVmNHnxF3Vejx
zSqxUKfTNc90CS6quuoQe0eeq3T5XSdgwbNtjPZKvJuJTmQKT96yB3CfQOz13fGjaLrn/8NBUBBh
I7OEoGGg7ADph9V3vRg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
bD3a4YgAnaoJx9/hljj2C1rODcUhawTVE1gtdPkNj8/YjemaFM6/sF7Q0CXbDJ7a+OBrB5pUgj3O
Vesi4yVmFp+mGmFarftWat5KmZiP3RVWrXwdzMj+f8T7p+lE3iD4njqUxIUz0TsUaNvFeW0xVNNb
OwTEX04nyt5HrU82dltJCclpFxE6yrP9YvI7l328bphwnC63xxk8T3yXwCrvj3VrIYuDT2yMRxrB
TBCv/Fe2f07JQyV73J7+DGAeJG0B1dTHeu48auQT63g1HsYaUXREihEUKgZe70QlOqlPbrr6Quhx
2LXE8LSdCA+FbJ7LlQc/Sgasj3ZYjM5lhEKleQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GCfR7acMSeEtOw1DhZKkUXjh9Uw/vUar7CGDRG9rZcB9NFDtQTltJeuKjFg8eaeKH9HFBMryuX72
/tmzhtFaiSTjr2na4ncL2XV3QRXe7nQaiHdc7cKBcZDvdSSMzOSYcIxLunwLwQTLC7sCvINmlxO1
NXnYzJVL1xb9HP8QVnSYpo1p+gCXcRBZzrOjZjCUnl7F2t3ZZStSGjBEyXVLnV+ouU3+247oJAOa
kC7v+pOtG2ho4KclIg0MGijjPs+jyOFU+b5C+ufQp/zL9GiZ5waCjb/0Y1vkBc9jZKR7YRnv+ASG
ju1uP8oqEXR9742kXRnW4HkMKkCK1MLDgWYdqw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L+AGKmFZ1zoRJFd2cA+zxJhkgQ1R0aEjGQCGRFLNNhLHZXpzGDIjdSLjralBVRJ2rD6UcJutapF5
YaMoV9kphGGG2B07dxBuIimVjOxS3ZQJ7ru59ddfGBxUe9EHrv00Q5hTwoxig0lxqnmjSSnfsDeF
weTIqNnXkG5kqqezKC8a2FvUD5QWQBibhK69OAdmhhIOwZmpfvQKbEKgLX70BzcNlmLnttRL7G+q
XZ3fabZ42+JJHDLiIfveB3Gp2Lf2tzTH1u2xx5aEUr9154pnC9PWIwL3y3VBAT1oHR7ScdoGDOEy
HoYUiDibldOidIeKW0KrTeAIuBNmtM4R0R+RSA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
V5ClnklUs5Wo++EDemG/KeowZlAfqB8SUrvSxPQGrdIwGfUvoCajhuABAWdS/L/pQl7Eyz51aiuw
KzPMrWtQozAEITf1xzvzgKbWZqoi4PQD3rThywFsFq60u8DdvHYM/kEvit0cZVFvG8rAbtlseHLu
0vU1kbrNgxb3bxjOovg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cRqAgScIUeXUwYGfCC0XDtpcc+mFNm3p8oTcFdtIU1nnlMagpBMqRm5ELc+m/Yw8jBwvcvt4tUFv
u/ypEEw+y12B+5Pr6SmnLJ+NVB3Q3Eyh4Q/d7p3jReIIsUxrlENpCTi4PVXMKr1B1Htzm8F8mXDq
y2UV+0SC+4yrBIntsdS0S8jPBERhfJhzNC5z38pPHANtM4wGGIUuKxIALLz1aq+2AjLbEgFHNrzw
2bJiDwRSTwrY4Yx2MSzYJk3O+cQBUe8nJDPx+aGEvDzQ4ZdJMNg2z+iaiE7OTaqK492Jb/1jvU0j
wlI+n35s2rrnc9QgfljdOJuueruPuYDi5vTTxA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ejby7fui5G3N81BldCxBgHP8xbWTk1ky6+8Fa2jutdtWhrYJvGxcM7VXy/e5d7quulxi8iLYF4Ex
GpacwwISNkuFCnA9zHXlJe7sN+sLVnH86akkgQ4ZylR8qfAX0OopygVAR+r98rGdfu7pH89rsHy2
6eiwcXd3nHGZawT1CUEA5X9ohGDlp/WCt+wA2mc8QMX2JwmHwTLPVROeCZHuVLbA3HM043t/dZyN
MKcMpkKGit8c698CRE353rpYyyJF5NXODoCRjy2Rosofy6acF69mtCvUBLQGPHF8+H+TCo9B9e8I
6kH8gsYG5EVev+CnAlDh5peG6Lpd/nSZGfObpw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CWDKeJWretoya8gQ2x5dup/GWZO5i6ByXUH/+egZs79l+5FsIAGzGqvl3iNQYQdYYRHsrc/3zAt6
CRvUO5XpwvMTpjc9mxvgdRtCfV3taQamwjQwOaGX2uji6zG3eQC+q8wtsTPvtnkgHng4JzwXAfwE
dIvHNpPvKR/DIm89M0AF7k94SnKxE9NzgrW4PRVe9I9Xr1a8aAhKSb/GBeiST28l1SBfv9/F/+wU
GKdQlGe+tiP5tzbIZ3eQ1Q6HHAerR8G9YJhj8yVojbCU5P/F2OKRXWfpjQDqUgmvZ7Y1FGOszyU5
L1aZFgD01fkSr753sJ5uBRA6R0uaplNPKxt/tg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 104544)
`protect data_block
VePJY+CPgezYF1rznWdxXl+cHWa0wO4BQ8DdXwr5vCIbGTHIdPslrBnosAhpnwD/CHP4kO5n1WzK
Mao5XzbCVZ/bGddyHcOcfVXML542XU2XQy4OWJpicxg5vgkYHGcP0VSi3XS+VDuaTn/57LUJ0sEY
X7STbpdJpq3dbo7wEpG7MytzLwoIPpOoDB8NVjFLJb53QN4+FILDDrAbqDaKlqdnBvw7O7WXwdqV
NrkaioewdvCSLDPjkrOrSllCKt4b82HkPIYbgtEJpvxxFQXMlYLdRxjdu2LLXjKVkI+OEeWweoJI
LGXB679MspEgILCdRZwe/xx+5A3F5thwBgNICpZ7oXT9noLip6NLiDOwHboKBYLCNMNjmKiXcyJA
zSk9yyK81c2nJLV6ob1t86hn5Rk8+T5A7IU7M03mvE+V4q7QTrr6fZrkSr6baJEub7yJzh3k5SRV
aItdMR2Ktx7IcIu3nSfZ+FUYXM6AfGyl3S6IL9jOju06LsKeoKYMsj23RzpJi031BpAyW4pYGzf9
zOoLZnGF5QBL4r1kDNcLng0kqFAfxEr+Y/mrpnp+i3uXIAxm8cGJdphMB/Ft6+gQs3QCjawWk3cp
C3jGACjX8DRhcCc6kcui3W213e4Ei+Qa2pfEMLZ9dA+cRpKs/30PKtLegoTBNgoOcqBOF/PSpZOX
fdCI9ku7zQ4sJK67V4opm1TM/mI5hZHqwwUcMvuaQ5JgHtWY3CuF8ZVQcS60Gy5gmz+2+mLF5UOV
nC3HhtVzyOrF16B1PeeFxvajBw0vP591IXoC1SDkdPgUNOtF94aGBhLlViE6twU0AcFliLLlAxsV
z3d+HUKsbbd0OhOILpHRf/wiaJDOap0bmUB6ijbTO8dlj0IVB2YejU1T3XXIghWnXQ9weexkq/Rm
I8VUYL7YNYgacDth0TN/Pzx2XJVVqDBif4sOqGAUD55LfwGBa04dZ7K7PB2FbOWvlS0+mGsQU38i
QiLmfdg2T81zVzMZMMXm9Rsq7Xuu6/s6aI9Wfoa9/Atzy01GDKOWrsKxh3d4T81UphcRYmMtpZ3J
8hrya09FUnJwD97RPs82d7u//VQTO4tlumganGFW+s1NHwFT3eu/CwZG/yhkqFPPP9X8hg9KZCne
gjPTLrjFgejdEmp6tMXJurIJO11sb/bPvtx7MT1Vtop9qZctkg5TgnjbdrsLAMZ7hI7fHlVKJ0FP
4o3uTOZXF7+SNlpqcbL1oObH659Sj9XFlPoigfjczrMw8vAogpO6Gl+gJUkTKbN6DVmFqxnDfpnZ
H5z622dXajKyG3idI1l5lFgTE5saDT5YDmRktWaLpC1fAmonPMSP57SxIFyZEjae7+ZQISGdJtcb
eTd5hrObVHKg9zJoH5c8usFNpJEVKDlK2xPv++fsEhEqXVcYGtjp/5K+Rqa8ugDhDsVZ9OQN8TLj
V8rtJ2S4wcz3Wv8vyxHm0nCmFNMPPl4GSf/Fi930x0lwhBKNzfl3P1Pvp1Tut3FVG4k+65dR6sDy
QEVguVPAGp8+DIPdmWJDP/lzaQop74r90IdwvkdwxkYzZGB6gTXexw4FNjGDHQmHTVu8UHjJJerE
94vUhOueNeLDnYBKRWQpHgMwcA/4lZCTza1u2RMV08LgfCn4Kbht4XfA+xtM73GaVVdyj3QFDn3M
/3GK0v3a7sjpHC2rMkprVoiiFNxflixE+FVNN0lHE+2Huf5Ab3mSIHI33IAcAgtEwBf+0zXHNNtx
ed7AdOCD1NLtqnXlLoM0V8VbqzU7PxN6BOZOSI2cgRbv6ayiewRP2IPgIdab2qQ7P/oMVQ/OKWbt
Fi4xUws4eoziQf+76dyAkVOy4h1cGT82tgc5n4Xm5Bh7fovZZDvXBCIA39yknRcPdFp2u5Gb0hrW
97FiIzlJNaSbQ5pMH+MsFRrGJIWS25bftxKuYhYdfKysonOxB4ayNa8Pg1SbvMjjctJcGdj6nSFH
FLnXAYV1FSelg9iIrq5BFXI5e7i8M/av35UXAaTmj+zQZ8PfGW3ua/KwALh2sTcGqHdCU8XxTQnQ
nZz0tsOB56xOdhUxuz8Wo/DAb7VME/ohjt8v9ugh8kBv6YmdxYY/0V1Jngx6rIga0E5V35GLI00r
yEHLU44QbNyfTvtZemU2JqhZVirPj8AzYN59zkJWc5jJ8Z7K9YCcwhWg+UeAmVw/Q4GxydPbsBoj
EMO/wR3z2Z9+TT62mBaHKOy51XeSztRwS99IKzO57YXTHPyOAI05FO7olYf3DaLbIGQfRohvVTgr
zyfFJVbHOYpfufQO3gNlZiqdv5kdgejG8Lzy1KHVv/q53+qtFDv9IMwJsdCWnm3AIZ4UMyT3t11M
ekD6eUR4Z43AMU1J85c+NIO9TEvvNUzjO1vxsMynxaRhLbz0Su6RjzdwoHg9fj/PUtsuExDUD1li
FqHg2BQwL9hUlV8cJx1zqy6TX3DEqWbD+rdFox+nWkwKuyubkEYYBwxCWgLUq0Q5+W5srf4q7i4g
aFNgfZXsHUK5Necd6wGOiq/iwyV51qELKtKKU/1ZIxTx4UkQUcr+dyGV+NfjO4osy+DA6+ZRrmVF
uvgGUsmjbWbmVaPb/KGy4l2ABBSOfVfOQEXKGZxnJE6aDouHnqT3N4PSgiI1lAa2VTuu/uiNb1HS
mE/C1c9VghrCpCbka/K75DXwtqmKALNPZdXqaynX+3Xr3JBlRfoe6QYXa/jTucf0JtZGf/yeByzN
wt+anKwVbjfJEytxVY63ExfLbpuH0iu+18A83Cymp8GqKubkHTpyvANk446vH85GJ7+zFpGn5dmq
kpS/sbhfBRxmVVcRFxZcQX6jknqWXNlkBJjniuP8FzPJIrnTxknRJ9/U8eYX9iSJsFvreTuokNRt
TKIvc9cTuKmsfcKOi0ZzCuCmDErqlsLdduqHS2DQUhqGULelRewbyjQNR0S5lHs7dT4pTA+EvGey
zQOozN3XAjbA3SMOHKsSH3ZBioO1e2a3TJZIdrc5KsOSG4QjVfP2ibQCT6bJbOcvk+dZBB2woEak
KRApMFWB5V8nJEmY441+iuGhXgXRCL9aW9T+v613Q+qpxur2N0mWnwplNOMtWPrq/NiDbZ7sG2Si
SETlxseBLRM9k9eN/evlHh+GHS2IDq9VjXFlG3XvIzBoi5oks97WIVEuCsFn+hticvLg1W1boEAg
N34WJRJ4gdV/FuV/Zj1c/YRsIy10g5efYm9Rftg8yMHJXG6d+Rt7bqcG4CibbxxaUiNh7oYeo82J
MRwwApXERoQqmomb6qvR9mQb8C4IsoOu6KullteDCf1t8TvEgZeMqKtGBr3zWHmZKPRHH+uLCcIQ
v7BX7lqHvPSugYvZ9ydexIrWeH2gL0TFKM4sxgfzio9+xeQ7tZxH1EJFZr2iekYo87KA/VXdgeDO
6ZQxzAX4Ir7KOALVf1olRh3k2La4GjXPYqFnLga8SI82qoysN60SQhhxaciQSbBF3NQdsk9F7p4g
RmvxBL9qEP3T5jr4EjeVNgXY3cfi0wi/GR9RN+oirwoXy5jWcUT5Kkhd2Rc+ZFpIpEEChOmKjtKg
NAfR8QToMUV+6JnpAbSEcLpzjYWtT2CL/Y+VblHDseeT5CosndE3ovVKjpnY0kndQ/VOm+AqVdv5
ZQyDQPyNyhkR51Ml5vammrPBf0Uf1ra2qNWc/RtYULQmByQ+z0RZgCKzGfh98BC0W9/8APJ9+d2j
x/Lbga22jOKP4IS6IxjoxpPq/+hIuKCMd5Q4O4Tbu4gKI2EkViD42+U/JQDv6qkibBw+cZIrgEiA
dDjl3YhIlS7U841jGCzzYhSvI6HBAYC1DhX7H6c3ZQFZ1G2fY4qqIZ/dtFmkO24GL489qYVR6YIA
K3ki+cQquCKTxaZ3saMmTfhS8CYcNm7ukK0drGjb2OnNRuo70QfvFW3NBo1gObrQJSevs186Kyxd
2mh+GHrQKrigZ8AOg1868DIJKl9B3dwYLxT7CC/uEychdcuCJBq1zNy1lJFXdZtdd7gIDIvHPYRI
jsoF2yWy7c90nFw6Ys8W87S+yvr3GIUDN0P4lxgaX5NxonkTwbiZNo5gca5bSOxmonOuIzosN3L3
8Bo2O+oflW6u+mQ+jqxmXU/rEn2nAojQe/ayY1eO05TpBLW797WEfOb2e00LTrfxlPDAHoJyQmZi
7FNIrgQFjip5BgK2pKZiCcvALE/ZsXjocNeEpCXSAfqP5HXFpjisO1lFPIruc5FGiZ3AsoBFIfEN
pyzxD/ynsnJGf7sFAs9BsWk4M8dX2/SG4Rib74uO9Cp/RLa/2rfdSgXO2GoGwIQsrDQQNXLX61sr
XR9nQ4xIX9Kpypgbol7/6kDWwFD99vh0PZIhQKDSpJPatuu6HjaswAw6LgVUKjbFfjhr3r0J6bLn
s9RyIHCpPnKJaL16nyQqiBZgLaOS7idvq/C85+kfPTAP9YDWxgPlUoLSHU28XHLqUwWJ9mJvuOdF
la7C5INL6xo+7+0SEXdTO5xB3vsV9TFA+NxrYUZZyJgtiu8TNRRkS6VF1NJr/wdHw9Qr8L1A9iuJ
ffdL4LuTgQWGsOir7O4gnJiuxLzfKXk2Db3Jlc0lUYCoRd5IUy0m1xSrWq5Ka2W7/DrNbepnNJy2
3f1bpabMBPTGHtBpHAATOuK5CxCswfsTF0+ECpFd5kpz0p7PX02pHBSRXIpjzfB8JOi6QRrwR9jA
3Q4rEbX6tZ5ixVngRAwFk5KqpTgHo+KPgURLj4eOb+7ODMyTpW47+vQqURXJ4mn7mUNBaCPJN6lY
ZuRq2CHZTh3kNYD2cTzXzWzcSDpY9QFClL9MX00l+zDjlMP3tLqWo99VDzeUIM85cW5rbC0Q3sXE
qZ7Fwer9qouw4Njxs7uuzlu0DY2fZt/BtnZN0ugAmwmLBLuprt8d8CT6xn1AnNmGZrCE0eR4MemB
FJfbEmjWP642/qMQi4XCsFt9w2igzp3ed0VGuB+U9yJA9rFtdagAQyrQ/KbQkq6zKzU8BEyfcJLN
Rkg4uTyd6ugzdWxNAhiX8Y4ap7ph/JoF3vLXSga2xaqkvTZsIdm2SJpY+TmCca/DWnERzA9RoUgG
LLrbv599ZvrCCMVFO9sELqBLC1XKIxXbSyu6nXix5k0aqCPsg89SWOi+G+2JNQeE3PzoAoWYhBwn
lQIQb3omTHGJu3PguMJdOGDO9zQr5+XllrtQ8JXf5g/cOF16eVO2NyRHoSnLk1xO+MA3K4MkFXe6
+wXJ1uS8rRWa0G9rcjSIs1DkNjAPl0zUmXuIDoBzYGV9LKd0zWCclI8pHN1Fe8/3pkNfcoeh6Gzl
FVvqAvSsbWk/tlCo71zXQ085W/956OIvqwLxU2ZtOOQcR3/xABlka0J83XLoOEyQPnZ6QeUDjlZm
7XXzGX/0U/sBVXvC7Ron8uBOLJd2vP5/raSRmI2ipt7+EQTEN+WKx0hLkdlxnvyyoTBe2d0EPx2s
ZXAGb3QQeB9pIvgcW1khW0EJnf7jDgOlu35E5P6aoCS9GV9rYM0MLMEE/K7N3G4VpbMlcddMqwci
iwdZbbjFfB7z1V5yVmEd1hAkd3/2l+y64yJKsq6LSRvYD32p9odseCMYw+7DMVM8LP0u/k4YM8sq
DcvbQys0yAaCyqAtUmCI3fITacx2xx9SzMJJq8QhHYQBjQEaSgMQQif+t3QZ3UwSpIIoQPhw2v+v
mv2WsKTvLlBI600Qz06wkMwnVX7edcEDBHnb/BUwJNgTjWLqDOxAVl+SJ2u+NN3WHkTf7S+g+4LK
Yf02fiQ/3P5tBSZ3rjUjkCQJw9Ey5bi2FSbY5zPELvV3uf6CKgJTaLNTSUYmft0bw26Z9bl4zNPR
3JkNfR/m7kEZBlh8yBYPzz2GsZocMd4Egnbtbl3voX8WoW0fl9AMTH7f3lgQisBCcvKmT7iGZXFM
e1vai+7qizMe5QLrJXFn+homaWsO1YXum3ODfzbgSFx6HwaG++WKd3cIuoF4vP+uzQQUK9BpT3GU
LENBpoYCJRLDvvY9CNvY+UJo1vhwrokNvmmIsTVoaNNlSFgcy+bRGHsQb71kWgQdiDbfG0xC/9Ul
I/NjFCKeGXU4NcS5xQJqFa6QdRs12bdkMnADqZTDM4oKs0Qbz3Xw0JdTqmL569hUGZ/1kySRNS+w
XYy29E5kA/7mUoU9v1ljdoL10LY48ux7YnJUngO0Y+NtF2Xtg1s40SzUD64mRYxxaRG3aKmp9fD3
duvNDjlIb2nRKU9HkfDP0nXOaMbblknz7NZPrdBqbg1b9oVeuMea+OJBaq1ZOgabOcoa14LI7dNo
UN1PINL6OddgYAemPRWTq9pV027fTRQAjkJBu1uPmpPL8/DWfhf+//43YnkkykOYghB04sHlnsS7
Ci8+/RyNC8zaEScEx9nJ/h9hm2TP6OFMBQ1SV32ZNYAdgRsViZ7Y1ho9v7XdMzC1lJYt1mNmrUAL
4CV5qlBPaAJDjHozG1ZmtXoPNV5uUOZPE/sB8jr9TjT8dcNdzGLe3EBzz2BUl5YIZD+9Lx35SYYU
bdAzYm2zCBnqWEiIsPgjiXOY/2tIBBKvSlyfO16fwcNZxwmFLdmn/FXdMrvLYDqj2T7Cts0eCo8u
zNocuUPvKqHxfDXeAl8Q1nxhR1o0TxdCjDuouwWvr/qrUdoZXYvziUlIKOc4S2FvN2RjNh7gw5OZ
hk5G+RcyR5Yk8uw2WVAZKMuDkk2ump2V9Ja0RBTjeXOHp9jmI61rrlFb62Ymq/7cqNx1VT7TgwHs
U2zNkL17KwU+0nKFIhssHMPdvvSQioC7VAErmF3z/DQylARMDZiq29eprjKaDdOyGf5THJWu4Q8J
PNW1sUB71B3PVx0wJFDl39aFKLRxxoSvliDJTUCsMK8ePvekTO7sNz48ciZuqiiAxFSLwmuoCbnV
qDCwXtgCCvsYuzq+ef4Pg/SyxcxojabMQGFE9zl9nemOIDI8GtkIQEKqVPCiedhUbjgFpuWXq612
lx2W2Yjyp335I/XP3ZI4SX5/Hl3n7qzh307tpMMq+03QAfuQQ+Ru8tRs/ssTRcJzbt1RsLG3OkYZ
t0D+oH7Ix42xIlE3PEqbZcVzHfJqM608GT34/fMj1AjFHKbiqMEzg1TDIsWPiK7QGk3o4mYDOziv
ww4mSZmK7rW2wZhUgztZrMpaRkzXKCe0x4OyU7zKWhRzjoVd/vu0kUxJerCQrWl3+ir9iPtK5Lwe
zGPA50bIwDaXU9jm9U+W2h2OfIyTz5a25TzDxf8y/lJK0+HwrhOyUTAw4blD9sF5qDrGpUM4Eg2F
lZQb0R93rV8UBuxsynHnKVh3EIhg2H9yh9sMzYXf4f6y4ABNCSgeFvETThgPtp4VaIMDRc8XZh5m
A+tooKEu+2i2eWGUbDW/rvG+2qlOzk4WZjpOXeV01vhLXzRq4Fd99nf5V3+qst8/lgvabJyVk3Xz
tVGtQWdOklX5rZPrm83k4Ki5Vp5Pe/aT0ft4EVe7GHYzMrhgAOUGIsdJl0gPpj55RPmyDXFal6Qx
EPB5pwE3/S/wIhyIvhgYcwUkG9nCmMOPhs66iAQnrq6QFOdnPPW2rD5dgetJtjcIZ16oESO+hcLs
f8RdkMXsegXwpu4m9jXFppsRYuTLSy+fio9jw7NsljVAE4E+15Ap6s/+kQlaEYzX/rCpooZWDHtA
WOwt1GkGW3s90h8KnTEX6uM0yO0T4lC6zZ20lQTGGqRd5pT5sLbKWuW54ldSeHp4etsnnpadS5WX
13vemc6jpgPIXBlug3L183tIs+oi6D5yEK+oCzrmy0Vv3iYv/9X8GtmLQkfMlvz6UNlaqjSPGJxj
VKlVX9A53R2LUv3A2euO7E8OI1eUJmgd2Gi1ISNa9Uaeeg6v9DAZmDfEmGd4GCmTqkoCfRVZtTsz
gnaUNEEl+Pm9aoKTzUhNxx441iZsbTXKZ5n8GMJbSjU0VSEfa4SPZy0KdfzyDnc0fLu6gbIoGC/0
ggI0A3zN6Sjo8WqRrCHvYe5ZgXX2b4mcvFSmjbtXJwM69v61LWiz1WOnKkIdHq8P8PvbrXb8wkOG
cIEgpFpA8Lkii+f/jE6hKzqdYUJ9x0k91HCD5EGjFhLqY1rFHUe3DLn0500xSCKQQiD4atDgmFHH
LGFGbLKWNSxzsdsDJ1gWeSwFiVzX55NodoQuVlWL/C/1ECmL0p0r/jIP8mOJrurYX9WhY0Yj+2Q9
/vmevHctE/yDkJY/rpu9P038vIxquHQVg6S8ZGV01HLiNb/sPbWLIqRWezDRaPG9xWMBCdaXjAv+
8KTntwByr/i9lUzueII0rA4ll388UozYqiy+90fGJtt3ae4lM3QjFqWAHLbBydkJVpLcNNgl3qbx
h716phbb+6ANnvS8PyXSNHY76fb4nhH6MjkE+gX8sd9cl3yLL9obCyEtScYZimsjqi4h3+vBLB6X
ASVUvbAWfMA5rN5rSV284p9eHdO6PFfu5ZUVQPdZ/wZ/tBMTZu2Qbg9fxPEpmaVBfb/aq/Lm0pjm
E4G2DppshFAvVRGrSyP7zC/h1bV4cBQe7nZHtHiOU9imDlM6NO/M9vP9GWqbQg8ha3hIGA6Jsn3h
Pk6gFOHNVqOYELw3AQ79P2HHszLVi9M9Llg+FmZYRoglba2DyWZePV9W932bwC+TXywxnFQmk6cI
pYHzJhKXYqODokztW+gUAzW/TklUKsfTPqt8isRNwlgw96qxIkgzxO8mRZjT+k0d0TGuX3dsslKk
Oxzyot5OHmZRtsicrAnHaDMRfZUQ7CIVhjqLTb+6GwEE8YKi0Rjo5eh5o6m/t1675IfKdkJYcX9e
RGjvs1bv5sOhT430yc+foOz0zbu4jjsLszwShMXK/mJp1EnEa2JtMeG4GyTIXjivxOJ5tmttCyoG
U/kO0Uk3iwj4kHAIzwa6Ve8QjB/aUjR+1XEBSqeIbeIvSVPeIZ7PsbRtYavx9DlCEoOWfdlzxQ/W
N2/tFh554JEkJfGK4or6GiFcq+/Qv98IBsoIyBfRu3t/ElbQHPkcLNS+fNz/UF13z5a1/Jt+T7US
DES5+hPMs5qKMN8qr5ZZNg2lus8rQ+kArfdO9qVRnaD65cINvfkPsIMnDRQiSHk8eD7b6vz5aTHN
kOoE2R0VTOUtWkfM43576tn/O7F57nGynk9v2vmb2Iwz2xl65yn0Wwj9UzOVx1G14iAhVLN5bQm+
GXzEhv7fFrlqKEwpxp0TUhg0XdqWBt3b2bVe6TPZxJ4q+7Ya62l4f/Jy/kisjunVyCfQgPQXW+Gp
p6EGH7SKbhGZ2pcZmlmFoPvgH/JPvUdU8FQAh43FExLb5ZR+IwKEt8yXNXjeNdv23ZQPbpFD2PWm
Ls81wyPaCoKg1ssgsmJYdGthnhiQUOwPTmbPDAhg46nXjQFxCBc0KWYk+u5HY0UacB463MZgIhKy
tqa7SqtiHIDXIe5c6lZma7ZOFyf8wBW9HfFY0fa2VaHWrCzbIuHW0k8I28ETmFd2Qrhbep1HPEgC
1XWXTa0ZQJuJHepvgCZze3Y2I9oz7k9viMWVRQhrlaJDr2toed394Ab8fUydHC1oDLGQvyzyr0Av
FDEzGHsQ82kqUDF0XJG84SvHZTqhapLr42Erdv2kg83SxW3oWZ5Eql5KObLsTGTBz+ZiPZCJ/1Up
HhQDxdfAGReKB8Ik42BoY07sWOxja4YZbBbwvDY8AIxZyWP5gaaW0qEJWEBhvj5mP+wRl85aAt8n
+mIdmzLjx/F8u1E/qcmP/8bB0uK0g6Uq9u6K9Qbx86X09uiICD3seSokk6qNjawUzbDSEHaYsw/G
8pmppordfdbC5zlGBIKhicbuLZ824Bmd8rHF/Lq/cEivaJr+c1DVMQUYMEfL+WTDR7LZr8//rMUv
iEayqbdPl+ol6LjWHC0z/cnsi31P3xTjSRyg9ZdHybbXy4UMiYftViBb4e+2IzgB/bpy/MubsvxY
9X6+c54L5npMWacS31t/lU+eVfR+RUuooKtmIJaWPlpddS3v30F4KCLVrjUTtpSu0RIuVVOLVsY9
WvvYZKR8FwWlF9CO9r1IJSmKXuDsLNRHtayCMs3zl+Me37Pdc3OHYcYae+1xQskZdxRy2heIS71H
VkTj/p6vBh3OdptPMANTBIL/V5xxwE8mh2JJ6DLBuiLFkVoFUfsLRt85GqIhPOXYwZtDiWayRqGX
eOWmXHBI8PkLmbnQqNa3829Bb5vsGaA8hEHwXawyiWsWOyJNcWbdy8/Xa/DlpboG2gzSIL+d35D8
BPxXBfOg0/ZwBYHmRfK4eH7LR1pMXqV8yLHKnjDR+OcxgLJs53m78ZMa4lTBa4GA6wSG70ceB04u
bsmXOeuClVtPQ3gWOvcWNrsFKimr30P3vLhwCVp20kB+hOaFupY3Jm+l4qC5K1lcVGPLjiFsnmiw
rjr7C9v8UDmGavi+d6YL7zkJ59ULKYRsmNT5WQYSch5t6twJHesxfdp6t0PmydlD8EfChZ7J1h8a
O+U/+0AN0wCMnn8wpQjD9C3ky2hI+BGkrj08llso2r5uF6w9R6RO1mlHuYPyndO2nt49uL5ICb2b
p7vwm3ynoLPr0Mr6ENkAIMxlRT5rCmZm/DfTNQ3aKFyuiik/ViBK5YayQReGeeKGvDeIqCkOkJ4i
GgYGWdqJX2BNj3kkG7u5ud4yR56JuCBAnNsvSNNGMRUz6uIYU6WFFNQfhV855ZKX/AqvATEWrHKE
zebVdjr8ND3dO0IyfHaKZL7tfO5YwuwwQ1CGZe7DWYN1NRNW04K4th1HZdM6vnGTPdbtBwafkro0
/7BUvCVOG4lzxRiis05oarbXVtyKydptKnSx9JJiHb3Ppk9D8c/kn54iEQ7iVZn15rc66hYgQwzZ
dcp9aQmEAExlj52/6+G4a4DXk+bm0G+F69rzNLD2I1OIKguSsLbNiUvA5V7F+1xKmu/Q5jDEanf1
TAuZdabFw+wRodG8BFw8tBs49FkQAVz0PT0MspA6/kGrHOQTtY4TV0TXfu5xEqq0RyM4RcrCN569
vbr1aHmuZoRpCBrKop9QzUxDnJJsY1QG6cIhiNKlkBwP736ill7S+SeyR0udOw6HdHp4QaYyKtUS
qpFfjOVf2IXVgiilH9WIZkgqEPrWdQTbngeH/pU0WBJ5u5z0SkNE7B6CCndI203voCvN7TaSA/aT
66HQK3ZLivb4SAnksSbS9GGbJ/fQqG/ww23kik/yYQtDzxyYSYfGzJlxOYY0Tvq5az4zNABpUgjd
GBI1X9CAq4PEJI/4d73VFMl1GPGsrJAPn3IW/CGDfXugruTsyzqCNaI1OsYRJB37ujG8oayvOln/
Ikn2wGPvKH21AN8lzMxrmXpeCIf62qWiHnr2IChW1eRSGpJwTwF7v8OPthhk3V2S9bNKa4rtQYCQ
EKtzK01GhRDqAxLo5/pc5IdawyVGCRRP5vzJIfyCIhluLnegX0TNB70CisSYqortcdsgGspKPZT4
3z4nuy09CB0Rwm+eafl0nAWfZtOKwmAHtOzc0JP8SjA/VUQmdx/L66rnVeqn5gOycUX1MjGBenSM
K3FHBFFk2S6MZfiPw2rrgzCIYIcul0EN6hmrdF19yRVAx4/CsL06nLPK4tNtRkBrA0gN1pUzCn3A
FB/Y5f5R/vNED7dnvT4aNe3DuovbAimQLmRGgGQ62zG+DDXpT5lzwWceXWZqbVBSJKEIeJkXV16d
IdHugI+P8/psoKoVVRq/BGNmS5kZC0RjNyDwk2G/SIdGkocCkLUbtCPSspRPf21Icb7L5w8A/yr9
VNe03T+W/UxtkyPGlay4QtjaUaId6Ly4kMoOdmFZT+VbxFsX2jaUGSqh5ONu5/20lzMs34pTKMhy
NNRH90/1yHFk5iMPxs4L8cqrgLoqBlQ50QYPCreZXGpNiFLEWvwsXtzey3SWZhtoqhpfgGW2Uu6y
rmbXahBxyPEgmURaqXORSBuCV+/jJIIQ3IVeXO9q6m0TGrKw6mxbRHUv4jR39tLiSPDlICPF7NRK
xbbobUU3NKFo/zDU8o935qYx14lFSyBi3gUJmMmA4VW7KRUU/1twtG+gF0Thh8RRuU8BuxAi1KDk
KeSp3P8I/wuE9kkAo9sDNgnVRWYmpeyXgEInb7QH4mZS1aMEEycI7kf+/Wcqoww1aAbT49yml9If
BhRVd2ckPggKIzHq2QadO+3wsMmkkLPs2LFqxYSMf2u/KR9VeO5Y5jTdY87Sk+yujXZC8Khu/XZI
sdXhmmhEdQuUC9UJn7c9NcIJ31Va7bP82Srny7KnxHFP11IDbgqPP23rnDiIP7SIJsAaf/0MDtke
oXKFU3EynxNEBuAw1nf+QZdYRKqpJkqreVFEtKby2sSh44yao2UmsSOKh2VbAhtOc2RVRra3WQlQ
UAgNizG0+q+fK7jq1B3EVEqZzebYKzIGxONnxuVD2Odrz4gaIDpRfKQVCreWsCa1Yn08ksH/OUrD
wVjiIGIBLW8Oz2KITNeUK4DoitFJRr77vhZsoL0QgOFc+6xfFXi5iER5GPm7tgxPiX9DXd+cnli1
zjJKBNwCwUps6B6z/1+mxyrRWIzzB/p9gKfKZQ/9ecVYmwzXLN23ZLDTby6Jwx+HhO6VKQcci3uk
egFdtbtkGjHswEAuXEmGs/pMDi5cVk2628g2GBUPznsUbV1V1G5bSU5uAuay0Qx6Wm5VjKgivhfg
Q8F0FbPzf8Bvaybh6dhAbC0fSpg1jj9fLnjUYCqleQUfwMHvzPkib4i6Z5e2wKHBrmJ2mgBZN2F7
+0F3lP13hFAcJflB716utyHm28MzDGCHlGAY+NI0pZIuDyIy4VE1nMlag/XMU/DIP79QYZKMSsoV
3W8tuzcl4aQyXvrjSXjcwzvz4yMdzNW1NVEDziOfc3B9P9PtxuCrra+eG60qq7uFmm+DSTikgPJ1
QGg/byk4dNm5Z5fES8dHmDUwDSugU1m0dmPCuTgMEJkCmZjmr5rfR4/y1Z3i5DFk/N8Y/Ad0z7sn
Ad4TsAxaWzHZ5HJHkGOr+V/sDU06+95l6dqT7uCm71W+hOq1AsKWYym/KuplsbXxU7evKyYyufHY
ziCKoPOErvxsUxcmDaoK7Fr/s9KmKQDqUytrrQG680XGbwTIXj3NL+shOVuF2vlcbj2sDX689NWw
ILq/1zRIVpr5OZda5AhN7WEiVpjrU4Ge29yjsNbbAyppey5xYkBs8Q2u/ssw3+M88qknZVHXzknB
2ORa7oINoDxx9HxKHorESFgfIiGL/lGemogzgLr9uXv4pdP8jkG25KFeaM23a68trrq1dYoBcmXk
R2FZy8mwsb749zQC6Wc0CnW9eRyPAjotCVDjNcPMOzkG1m9Cg2J91g0ZqGnvJRCovsEq4cuMMXNu
MtKU07pcibx2qUBfIqsIxq6/L9iKJJRKUXxeYokUeT5IMsOUd3ca2QotmwzurgSfZVttrgxpySIe
zRCocX05BhLBNvOBGe0StEdWkYOfX77F1qNxb37eu8sf9D/9PJCVgl6brdqsLBkc4yW7ODMN4Jl0
f8k+de5dwpk9pUXPnse/du6LeibMfxmgu80Qz4eaS/LshKTWsII9VtZiBLWzawCm1IeMsQlNr71V
m25rF8DJncG86f9dpJjccjoRqcLw9zmPPCVldJ21vGTsRqHnF5ffjJM8S8rPhScTtxdSbjXCx/JU
H33etUnaCnpLfwCHnjpdhlMfAq13j2as1KgMHV8DZVSc3zIB4kbKDzYqE3g6xXzo4i2o118HkxzU
pocLg9DiMWrT3HAwY25FS/q46GDYuG1d/dH+NfaVR1oIRRw71ZBYvhajxjUuIbgiXc7cQbZ7D/F8
PObXQA8CMM5gGQ9SmC0rm3Oc1dH7TlmMc2Td+h/eVvmE5V9BjqibousKfizrHNB1xltFXmPxCX/H
+VIuJDcPDtVX6vMPgSXY6oDUbL2eIcRALE5sHWFG2gmuuyKTZ6xYxYCVXSrrZ8oIn70isY0E6Z4D
UlhkwerQSp2j2iL7uERLpzL0FeGdUeBZmzo1gNc75Tl2hY9tlPIGKZloWVBcemgxtbufooRH2JpM
73X3YUJXMKNkb0Ssu6T2OkOgOPLoc07X2A8vCJHRoKPH5b/Ra4XV/0kCspyUFcqhKyag5mQP9rER
Wdlg6U7+C7MZ+otu4rsuP1+DI/z7Ak6TDUGdREPm1cbOzj2a8kwDyleLeASMeq/eVnf8Sl6Ofsj6
r4JTqka7Ry29V/XRFBIXzDe4A/qIq/lDixzL5zDbCNDnNICkJskCW7qEdyPHG5yTXV9So+8datEj
SOq+ZMZN9/QYSTQTl6VOSlJFbasB4U2uh7O1x5vzz3Thq/WX0HgliSmIX2nNnmTRcuZZEHBTPq1b
7lF9EM+TpDSIQ1rsrFG4uSg3bMGUwIPxaHvHXBsD2m/goGHNuMj0PGI8mna1UvKmBGaA/3014xSd
EJfxIN7W9zqVX0nZetQnza/BIzKyIyRjhGhmJ/Znt7PXa3iBkB07tVwxfuapuv6V4675qrsybEu4
D1xzMX9WFwJ2yzNvNnO6N/SGg4UM5ruBWjVmeLml1g9LqUuD1Tp4s8a3cEGa/AzyDezFUO/Yu8Vv
GzGuttOdcDJrxDTJn8L4QH0YWpjAfV9pV7mOCr/RWxtQOFJUYDqp/xRiwN2yewerLas12IOxVo5+
gTXf6L6+nNNSPwi2gqaAsH4gz66VJ9izuSAhBqEO0zJJmFlbrg2qye9CYAer8P72q9eNNztMDUxQ
LVYitiF+P6UihgvptE/xghCW1TdzXX6vpx6Yp4Y2nk/+br/aEhk/PphIqRJP5Z+A+PoMpr8HXo1y
U2w56JCPAQIFboBy62MvWs5wd1lP6vLvPuujUrvZhZeQuQlgKOKAEmfSz5UVv1FewnoP+JovKJRp
9qbgYVfDAmUb0maClRSWJ7VnPd+58xddHEQD2iPB4qfSyEtJ7QEOhVqbgwl3w8LGgtGPDx30zKPM
IFWJHsiJpX4KH5DbKLeEbwYpF6K0qCAhsFY9BEVvSpp+nQs0NE6UQIKzx32iZ5vXNs5SQUBuF/HG
6xwOg4gqeOQi1h8Axbpyje4gXZ7a195zJU6zQwXppiVmJINh/LWvv8tK3jnN1AslNpUd720Fsw9d
ibWphT+2fj4+2KBfX5oGtoWMkoqaXfB0aanJf3k/ueEfUtZul01/syuzgd3FM/E8S+iH7Q2jcW4x
qalC5rIlCfJqLpHZjNCuYtX8rXe1tfJsaGxf9+KiijM+39lmEmKWsZSrz0Mz9ICtgJMjXtgezdBm
JzxrIBvkgaOW9wIGP1fxlK8OtTJ42/QeE/Sdi2J1uVWV42xtW1m3NuU5NYs83jIs92c3jJcWdWkR
lkGqsaK5DJPruf30SOHodrFW8z1Qnn2MvpLyd9MyYiBAT4g+E/qQZPZ2Wx0J/otiZwARFMkqtzFB
3Qabtz3uyl/cWPVHosYXv584xUDing6u03N+RdHeniVwlMRIfmLFsT+l0VYsb8r0Q8VjcJAgE4JY
PrBV7Y2hQRD3fRVjqD24hJ4S1JjnVMjzsw3dmErtLAKFF0pSr8IMSI1921LzvPTtXZ0YONb+bQM6
h8HR6HS53dXHrCWW3PGfQUORNpdIpY77+OfqfxOBrLxyIC9YadwBDAyqjjOyGcN8IYEAp7kkhBrx
FlY90prrCHDrM/2OmLQSdS+TV5cD1ZmTq2fiZ4ru4iZ6YUzDC5Z7Lr1yGO8SCcbwgTiwyaU782FJ
bK1ZGAT2pxTifO2EzOtbB9eRf7zbatu4IpWdMcVRrbNgmbYWRR3q2gV0dm3taqmXCDUuGmoLiT0A
zvM2zw/13WxLpZj5RTdaBKE4XSoiXM4iTj+7JksdGq1W6CgJPyEL1Oju8Yg8JRf4rfRioi2XXhoT
9dQtf0hhC1wELW60jBdT7xNVKToJ2UBmaVHcxfZlSpbV3NHHPRAN/6BBVXEwufWIIROiyanx5faT
PJeualTdhQCatBqnDduSPz1QbhvVTZJ55zsn7JpqlYuAsUJPyBhY5PkgMu5xDY061kSgJKfgDWSv
h4wEjK5NZz4s5Mc4OUReRbtxZhTubRzYRRv8Vn7Mwa1TzZiLRBJzNeUE69CtDaZ9K4/p90vFVkq9
u7GSJfgTyjkPQ1SHU75lauJb++PIA8771dbCDnyVzy4C4vAxglcx6rgosmDdX0ju5MjGAANuBhUK
XXnMz+ITHWMJg59/UBcNH0hWM/wnVaKz7RWrRZ2ikr62RPAbl4qWJUOSqGuqRlbQLJOt5jV+FqBY
eAHaPx+AzvvVcRK5yrusfNL9Wz4G8oYA/90JzEGqHncHo/I7eqlNJu6F+WRyQzoLWLPBm0Tscjae
tN7ZCd30FnNUDQUzuRBul+VsIQdzkHU10JhRL0/UaWw+JtkWzeuTJWMqK2zjIRKHtO6bxXCpORT2
5ecHZvXxum2ZXG0J/1uQtNyQ4wEVb4QLwqgrLGN893uKWLLaEIJnSU+uyzvQexUe1k3eNjRrY8Lt
2XX5pM+CN9TfRRIOkmVG0z2m6H3RdsXeo9uWDAKPar6txM0wUGeupzmKxM5iSe15Q9vMEK7jrrRq
/MiwAgRFRv7ikDaMXnAuo/naORHtGPznPSeCGbxKhYeyiPo7HUshwc/kRSktah3YyJxB2VEXTBsC
zj+f0OvqIU4MiDruXrkgKOJF0tWlS8kz25Kq/PwZwp8qwy6nj2pQMohumLiCYIbEIghNFJFd2Xcg
h4dnkWqMitLeqD9Ky9q7AMld2Z0ai/GgmUw9maSuFsRZdpDa3qU6VOuipxMjWpoYMuwNJSK5mBJK
69V7W9ylBOkqyizZR/hNwZWEwffG2NbpzlTMrF1YPh+x7rDE/F21jvcZwF8qUVr1lrUHiOLcO3WL
fACp5cfEzcD6WZhfWBD9h8DOo3Z320tM0RZx26on42wkia3EW5wmzxskb9TdESjCjuddkb8CzTG0
7eUsvPpozhkTvKddgueQ4kp9tO6byakuOn8FCix/lUQ4mKcEwF7r2LwOH5DsF+i/wDXd/b+2/Bi5
j+TW0dmSpgCzyLWL2sspxk4CUg8KF4pIabCApFjhYK0lrY4d/TY/IP0tjEoaQA9GrOyYnMJ2bCDQ
BCDqqOCbs522j1Nl/a0MoVlt6TGOyX7RL4+SfJgL9Z/lz/LOEcGeQJduUCkSSGBexyHRH2PPUIFX
7JMR6IRXpuE3snjV2IqrU1+6zBr9vhBsasHkyb0k6B0JcGJX8TbcqBcFXWoq7H1tTZ+xQn26Ibh/
K1wWu7D/AJH8Sd0r+e395scCHcKTbBrxMXZouv06998sC2fYNErPo4Vnm5s/3LFl15WglOj/aj/s
//gAWHS9uMXFuBoZov2HDi0pBBvTlF1S6FxDGB+J/lppzopwYq7BZjZsmRCOXU0gcnVKVjvcm+x6
YHklxHBUwP2ywC0ZMth6uU3ifxoiWLA2Hj9+SiwMo292BV97w6d0GBjfcOePJ0C6S8afp501Cz33
Lx4vNqAb0N/xj2SXA3yYE60leAGjZc8CHwWOQaB1D4KYwilyPCAv8EpdHw96Y4yg3IGq+OfI5kY7
M/CYlbDE31inqPxiUP5dvvXIekuRfWX1L1clw67Ay3MD6WE8YqxXT8nVisPj6qnBtcs1s2xsP8tl
SLEwLi3PPko96i3YTCRZSnAbBpIMZrbNI9om2kobuv145BStWSfj0alTw4B6/5ulMfGzeKqLKtHJ
uF9SOxKsgM0MBQjKUmcoGcdhXqqTFWop6RhQRoKVkyo8EBmj2xRNZ4nEuWiEQvEpPgoePfG4KB6f
WDv8zfNjpGXDAInUKv6qq7DPAKpSfeo9ShqRoBlfgdxNsU5303zjHCEw3MG1S55rmYPQKghN+zuQ
9t9eCilBy3cqojBOVNPlJ1d0249WBBWoacqxG3KUpF+HUY04qt0XvApcK9YZpxXzVPyXb9GxdMLI
xsJeuy+p75A3EZvg61bxJJ6Pp9newbeG2z7O5L2vgPmEtA/qr6DXjQnteBouLzu7XL4px9mEG3k8
KbSto/GhucUK1jMhiXgywZLJkD5PEYcOe8m3wjgqFEvGyPgCe2z3YSQNUuFgUk4O69RcPnw9BoMH
9+BE+Z87aPrtaIDa1xTXSDJfzEgLTdWwf3/moVt3V/FEr6ThnI1XkbnRK1/T3aliFrUw60PeZqM1
fcC9UHmNmEgw0W/1H863w6r5BB80ioOEqFmCl5AdQ4yuTpyhHN9kylErp7JVm4RntWeJk9Pz17qv
n3sZBl6tsXGAxC5J+aY2bR13eihGMw5z2v07SNFGeBRy+W4GSGHzEZkosghU3cRSyvGuUYaVtCdN
n1W8OSsKhDxFK4r9qtNvJ2PSTIDZdH36LbFvoJ9neNB4Fm3AaTkFeMMHAxiFy7yvGEpmYBJ8kGjs
CL+n3ebRGwoWXY7COBMFed1wUKGiuUj1NqsOopkbMEY/wmDiD0/2CzNHUTm3JPNSyzeXPc9E6TMx
4YMF3SO9iJQzc8INsSxstzPjf4D6eAoPAgAMNCxUXl++t34qTCKq3BzdrbUpZSe/ywmm0Jj3fq6Q
ucpsuAkxHsB1bwd7apfgpXe8i14XO8xPZMv9EnBZUq5npMnnrGCUAp2mbyQmm+7YMN/s0wSuk4n9
B+HothdsKdBz9y0vO3r/FhCmHKPvj8Fa7qU1yBcq+65ZTmIfegscnDCEIrC/xnAWzHJFoLqJqy7v
DF7QDkqWpZTk/rOejR2o+KlpKSRDOMv0AEtQXiPqJl+zK+uW6ncevuqcvRGNN5gietcpCQIXmydB
RMc8FDQlz5t3HP1ihKTtflAwz9FniatU2TvXbiYkktGOZmIF/gmqC4CRAiq3wex9NWCKE+swE0XJ
Ds3e4pGq5f63gAEanlyKOWattjxsCbthL5/ADYhKBgR54AwQbV7EEwn4t/o+9qxnDjnxY7SeRAI1
g/9dozCuB6ze+H+rkcm27rhrUB91tsdlIm1YEaWKyybqSOgPjTmHFv49RWUpkhN0UkdZU1LjTU/D
muMQcI1LNvkM7T5Rju7WhgGJfEj1vAxNliFmxaTEfZ3IdZb0fzYTbLUHJw/kmzAQSAZQqzekKubG
rrLjv5zVX4SIFI7cZnMceE3QkIVLVBBWIFsMkvpkOPvwxI5LEnPNYGIiKktlBEgPdEgpCTDm5XHW
DXR+nevEm3veNYNvIjLj4P/YIMFqbeh/3CAj5GSJFhc84UESw77VleIvV0jDDlyDdQhZyCWODMKx
RcgbXLBwP8wRYTat0DC/w+MfZ/k60iqxyEPku5Sdsfj5/JerIXQB815WtH0BmAuG6D6rhXjzxBCS
6l3uwjTXiLOZ/D+Q8fsoB5o0bwijRnYCMeo+USrTgrGWKayY/p1oyFMRRH12vYddVj/WYFAK9Yi9
kr03P+Pse0DZYaiVaRkXOIPnTfTFHtl28DhIYT+XpohXJ1rnflS2bqkUbkQmxcnhmDPFgiW8b2i4
dDYAzv8/54s09is7pfw5w0lrNkKSpfOOe7wyUKOdoZtVyUyZXx9A2xRW6f2XQ2MBsmdK1/5gO1b2
gVVZwqS2k0XIdomWfylV8RkKvxGtElkjm6YNXBFtNsjSipm9L62WmDLbzRHFriXWQOLdLwZkaxXx
JHmmxjpdvIgmuXBn3Vt1EGUBim1BnUGlxUmcl7BQcOBU2F5QclV4TeN/pE0BKXzyHaEC67gp8q2f
QjZpNRGgscjQJuLwgoNYwaItfVy3q0YcXgthCum5lCsoKaTHYkXlP2hrfjuF+ULjbJG3W6ucb5jO
e/H4lQpfrhgbu1vgqlKr5Q5Uy8oP3bvlRKwRdeXK+6cVL3S+LhsMm6gN346SQjKgTPVJtkM79jyS
Q4yL/k0+18yF19nNnJA8wRhAvY49rUJJx7DXKhhRD5Jvf2YzOLKsSnC89zp+NuYQc/gHHgp8IzOV
QF325WaTOEMrq7ynBtg0y1NQKqc0iGEzCbHlupo1G6Wi4/i9UD1v+6PZ4m3mhtmjeqa92u3niZdU
9svhDPT9W+A1K6OjRnz/nkhZrrJZHAHwDhhDeL4wx2XvruRQpqZqxD19yTKfKvYW/n2g7do0gnfF
HoN7604gviJ+49TxNZPKoC7UsBGsDzAqfFyzi/W0edrZZraBCb4MTzgAZKb45fVCB4+6L2YVFkOj
WH4TFz/2wuoi3kIXaCobux6Uh+Q1vKAACTuy6278g769fbsLWDljvfm2JO8i5QBmzwuBGeA0+x8k
ER90pkkxZj6BOCmzIrBkRspWJjYrNnT4DWtcbW4z6w7CrVhe8y0zxjwHrW0e+XN9yiy42hhfmjEs
ND4r0i1y2X6zUAZfgepy5ITiZ0QmS0glUu4DPsilWwJhJ6myQncwYQ961wwPSvg/ELDRjFcVZXjt
8ntjQKLBnMFsjrFCIFfbGGhe/584YItwlMFONA1pTHTMvUM8DEdoBsAr9udRywezhaPp2uJCQe1m
yvmXolvkU8aUdemlSxuRn9UyMyvQqFPVrU9MLdfA2FrybyHnvR2odfkK9ob5hFbE7QBOj3MfW8gz
ge3fUxm1qY6ATWHJsgJ2pjX6ljKgUTnAx+ker2912MBm5bgxGEB5Skt4tDviw779A5nDdkmc+/+i
hEo3tgjSsxuSIktobQP7VATW0aUJ5yccP/KpcpwxGq003Q23WgUJBeet2HThObm0pmyq1I6mlP3A
oIYPlmzpU0vBLpiQP1/NMKBpAy0WWc+xZMZCdKF0bxzvvoQP8w4do2P485ir5ZTdtZB3Ar7MUGlF
cR1+UO4B3DG2q2+Xl493J6XgadRYP5U/JVNmByESxqPIjh5Qnb3Hm9vTVZlEbz6XgfjHlFm6/2dx
NO0VckbHWkDJJQAZzO6HTSWEZd0O35UMn9TF9IMJBkIN3kY/oSG9QN+dV701kHTupAjrOzg6P+EM
SHPtyyxsT2Gr6Gy/NEzZpQAW+B8+ertgsKnlvFlBqjPSdBNYMIIx2ZCidVeb7pZJHNpfDeOl6aC0
YVOIQi2cflV1tss9PcJOVZ3BawUVeuZTkk5RNj2T8l0ufoaz+l/notvBhzU2YcqLT0vhwByI8wkb
GilUraly0mBGTWw5/ru6qTKgiDTiIdLy3psDZ1CQtcg6oDz+jkDNzerhmXhH+iDKLkRSQWsolmlU
uL8CZzF/6fgX+lt+DTo9T0penRuuzUD3O1rlGyYjFqmn/5oDigbFUMWWeehqdROS/FrF9oFN3sLN
fHbgmfks9kGrB8rsvN10YzJtdf4RF37eWkRrbDyZQtLYoEBYRzFuAYWfUzBOQ1G+BRR6yPvVrwYe
dNu5lumqZIGPj4N9lmX8wTtXE8nFKs+5bCUWJvsQX5qBY4EVGlA7q8uUtgei9KX2qFnxtc3Czav0
zVRqgi3lJyo90AEwUfECT/4GxDgRR8Q0zeGSP1XLNlYmv/pgAvXDPmeEBIDHeiBL2OlxfqBvlI3m
NXx/aLvEgZ72A8DdrgVvOZVgDx8Yx4UqOF/spOSHztSSq4Zh1lwuaUVw14hNtv7fYkEzliECHXh/
lBFSJsk/8p73R50VspJE4afKG7J/39WZTU6hE4C5wqXsCHzXwiT4YQUddqlGtNvKFS5PhOCi19+c
VBsmurYAWCCR2LWvUfG40uLkY47Nw8p1c2MzNVTl8kIwTot5zRaC6GmrL5JvVLYToCapaHYAG6pP
K62+G9mDKP4DQC53yajqYHndnOqQSlvlg2E0IJ0FjQfBJjBzfNEeRLAAn3agMcqDqkO4IUdmG6U9
+/u7nSfVjZ1Zji+Bv72qDon8YbNo1vSvwfwMQLKpPpk7o5o7nnN+Ce1O3cwDW/Hv/NHojvFI0X+z
EexQaDsGkC/47aHWfrKceUPiNGwmPtppY2I24QvAzKd+x9iEWR/lvorDmmIllSFbQTzdTBTh4LZp
PbyuQlHFmHk9GvBbkQ0tV7rnnCTivtqueWR8xzQN2cQDL0JlhkSD/wKfR7ISM+PDaSdri0GdQsfJ
wvaS5OM8e4AKpXSFgL0PF5hx/2BDWMfm2SgBQvNt3LHBuwc5EiKBKOlEEZdDB+/FnQuXG0nhDg/N
/ESRojU2QQQPM7fZ0vsd3DNbALPlkwEvhcLZ+x42FJbrlaem4IOx+djHPc6t4XC6I/g/7Vthax9h
f/Wi8opYwdn5nppRGKcR6ovu710cH/MkVvQXoHxOOjoUttIcEjrr/FLK+1hj1z4iir3Tq8VpOXeL
5GzAPSTIHYjxsG0OFnLJAkFI19zmMoM44+BgrKB1sQnw7N6WTLqSKe88kIgZg/6VmW9rUYzz9ILj
iT5/BeXjg+HMaGGP5ymgmeBKH523TVA9FKHj5+mh/j9tTdWNOGfnlQHRk7CRAoS0j1Apdn2fKj8+
7VsQIrMTQXc4E+SrAdFD8brTBauQhvjqQNHqc3jiHzIoOrilnM7fZL31pAZGCl3GjOUwKH702Ilr
AllRYi2GNjExfy54QIRmAa1c0q1+yu0zSdUPOp86VTy6yy5OSFoi4KnCa+77jRFz7e1FegKS7yBL
qi8xs0Ch1UwzVYwE+u786o9vYf6uL0v7BFo3ivo93s5FOz2P2zJ65cT8U8Lw+2PHejfkz/UHnmzt
IaOnrSojLtVXxaZ9N+NfjSSbaZMUt9t9ZWc5QknSAI8lTtHN4aq5Ur7LcKeerE9xp4MbE+jyiVSe
pUkpYLm3Ungrea8gCbys6wSKmhKdUBOXtf9ItvOF51p0xVBfhco/Du1QQSTXkM7hqxhv+NZt8tiD
Gq3c5pLYo1NWm5q4bBkr1HGz5479KsbFtrWcEf+DETJkPECrCQ0SdmObfVs7xfN5/eemf0D6TQ/C
Nu70BwAE1Y4hLeqlI1pwVk4IBEJlDy3GwdxWnUf6Hj/a0vO5acKHHsp0FUAG2srxLakuQYpUE618
WyNTu59oX/XrMovny08rfU3dxn1IUvO6M7pBvzr1r+u+lTbECyvLDElUyxAnQA5dAWGAkKmxQMfv
UKS0FAULvBxPYwo/9IWThAGja3SFy9bno40ItpdMvj5KKXi41MtP26LAHQ7TECouif9ZktxD64yT
CYrXfCYMko3OcLxXzIRp8LCfqBYssN6FzIfGSIxyj6VZw9hMX0wxSmOFFy/OEGzTQoG5olBKBhsS
Ok3JufU8ppmTFN8xbn03mJR+4lMCO2Za5L6FK+B1zmGfZGTX+kz1JdMMgZamkYV/w4dX70F58PBZ
kuJPCGTQTH0MKEz0p0tP5oNADDFR/esBnY0oL7nn3ItOXX0wY6tQqYalIWmEMBKHlnCVZoOStD9m
yteqyyGmoCCWmgkx59EjhsXVWSYSHzNDHq3A08Nsr7mXmPmLzRhohr2OvtEAYGLUvWshSGT8KtXF
uNwBCeQYNyaxADLJVxzWUD5HReMr9fEGmTC6llK+Y6D8iv3RJqGSBfNT057yWt+wyldeBQTIb6i2
jcGizqMYgy/f5KwuVZX1nlrqF6QSyYDCeDL5yZiCmG2ufPBrMKdW9bd9E0dGr2hdIfrjEdSvHYxU
D2Cajrn7oQOSzAJAc8eMwpKeSGrV/7xBvLKtTfO9Ci/K5V+JjaRL4nl1proiQNyTBZc37GKB78mK
LtRGCGH0+om44iIw3z9KNm0iaZpsAOHqpSqioBm+v9cJYRQIpuXIYRes6C7OXrzZqbPR8paMMM+M
4VGuaBWZnLgBYk9doFuZPIFMDVQj9BMiJ+3bVOGkAvBmI8ETYCX0QNfH0xKCUPrshPZiNk926RY8
1qiAVZnehTbN8f9jpmAgZ7AzkeQSts+LHZLuuCqbK6XbCM9FfkQ52PQgMFTkMiLqcSIoz1eMnx6k
0/fBGWpjhIid3THYUYPMlF5Xn9cVk4MYISTJuRLzuh6U18emMZM/Zrys1kDf8nDN0U8vjuFmFBbV
L69q/A4nqTnZX4VpgS+lKkMPCWpLImOuqX85abKJ1qg3i2fgaQehPUpvKeN/zxsnGE6izLk7dzLY
dmQRDzhQ2DRHzU+J3dyM8v+1fqCEnBXJSVhm1EsmPVLIxDXVEo1hxuzgYHlww7zIF4tDBX1WOi65
0bRGPJRVJyC43jgOz7qPiwqBZBVe1Lp1A2CII3Na0Zj4+QijhWdNtVIzaG1Onv9n2xmIWFk9MOS7
wjKqice0UBCRINSrzSUaYOtLRoxpzfsNaqsYUgepZs8eYJah+dmSJFtsfsn6fzc6wbvhHr5nJNY8
vvd0arZFgtojwMXPqAjyxE+Ltt4X1phBuI2FtL+OCtjb7uiHDEr1HyCQaFlkzK2Mb9Pp2RwjgWNG
NjbXzpQ/QkkAsmzPkON46nhlhHTjWsnAT5ptlerhgzYI/zBS9q2+PqvBMVLHKVRqQxtjpOT2uIl9
59mqpLNYFnWB4ZEgt9PgY9TivJIJd1uxHN9HW9txipDpdDxo73UC23+XqhywpAY8KUY8O+ErkiKG
ycg+2uKpar1DJWefpwb/M4Wu1b00uCBKo31haflHa8Xy1SkcnVvUIx+BMvTD6gF4D/qMpFwYwqVn
O7WQbEpew4x0744+dZ5FBQimqbg+49ECqsJe52OwyHgl2+0uEWiYowZymrIloWMM+0E3lVpke8Om
VONxoMJX3ABXZ4Uy/fJ9M2lpLAYdwEQA6yPB+7bT9D4rLjLm/KnIMqYrL5M2el/PhpF5nMnth6Xo
Dy/sspq6BaG32LYGUpqP1dTyuEz0nTd1/qhWO3pwDcTciEfb47+6nFom5/Zbg1aP+hGOHZHUFees
32eWsjTxyI+80njGxpkNhOYhW1vSsbfAGgAwM0enf489pxLpQAVu0e8xXn4emBoNjj3iePHJGH0d
2Dk9sRZ0yEV2j59schKjdIVvLSTprVdRGxtw/rnr6G4QKGnmOweutiYMBSXZ8Qd70RvTXWcspUbo
wXzhLuuZPrgKDoZr3/ANTalo3lTmV9t+Ey4HMCGCzG+zshc6HNq2nSvNo3T2gIujo1tnkAUosIZj
D/FAJl7j25cdXRzIcrY7y5HenRJJ+IhUolC2wJaML1wS54FkjYfPmrqz6Z62QoEW1CwYgqK9YgnQ
feZYSavbAKccNSisttJ+KqB48+gOk8munNtDdTV44yedfsHQ5Ni1qrD0SjicrPTRX1dr8tf6cRhQ
PgyqG5aUvf/UNdI8ldIqaLs+0zJCtHSbP2i6fAA8+pn0AOM6Lp7Aqqxo4EUzI4qMG67HrIbRGm2H
ZxMgrKA3e9gxBFl7mnfrj4G4kKeOLt4wU+upB5fwOD8ROR/yE5fpICVr2ysz/McorQwDE5+wIH2l
oPnkSlKeLn9NDoL1h5BqtPGTFqt9Uov47Q+Y/16ChIVSYhbBAfcf1Hqg/9Wm0Md3OhVkcHwt92Za
fSFU9HunYKEpcfj/A1wUmgfD+rObpeikd0JKcYx69QuZADN1nSjk45aahuqublpnQ3P2fLDlijOG
jueBJcHPG94w5HuhuPj3vp5Z7DSEsvWfJ9u3IZiXzGgkd7WGA+zutae50olW9+b/MuHxnPDDxcVW
OeDtOEwY6MOMZ5e+kGgIfW6cSHh/8DNSgy/kjACDumK83KDFghdtcXK7rro+NyChFx/PQchWjByA
k32FSTxw5cioQAAsAzAdoMH7To0m6V8bhGZfG23M17xnuM5af+fX4iwPmoKPnaMH5cyS6kPO0StS
GgvB08XCD4CpPX8oRkTWonewUYf40AejMW9+dOyP3mb6IPe0xeGRfXt9sT59Is8XEoeumbzKzEcC
UtbsFohVhK3dxY07Ydi6uGUXLOV72auwbhw5BA+rsFTDLDsv2DMAVPCQZSv2x2hErs6PWqEf10t1
7euZsRTn+xtktlgD8FcmgpB362gBD03DHCkB46P5RwB4kJLUIxljuPsKj6dOkbxcn/wA9ZMKBzJI
Eaj1peFSQIgixQ2mnuJX8+lBPu8KA0QOWiD4dhrZiKt79YlMCGj5DyWeNFlOMCUMgxCRxpNFw3p7
ubA+oNPNqIE4GVjyKIvo6KhBkPjnp0xiZypzjFaKwZR78xgYaId9uwWYnvQsC/Glrj5cpN8lRmfJ
Eh3EACaze9eCKH9+G0Qik2xZ5onG7UW3F8AWwG8K3FQGHUJIYG+N1SnHhHtpadHcEBK6SBdMshaS
q/Q2L/d8W/Yr41ag2W9IjSU2GI98FMEDQX2dNGLSnWtm78yuX/p5LOnwlnzYcrwa8eaH7qzOn+z4
WDQgMsItCJxxSc53lNd68wp9ugcKTOfHtPE1e+nw2ed9Fube1ws5CZ+tMqnV5GkITV6pW5hYTYBn
dCZ//8pb8dJUw4dTt3WX9gX/6e2b5AsICLAteawK63OSee5sKM+NrW7cl4G8+P/fyc5O+u9apJvI
C4BDKjAbvhw8uswHlN+Gqm3+JIGUv2QzYtfIQXM2bvr4uCuEhbtGDBzIWCkRG1+hmHx4+VuIuANP
4h/M4+T/bDHq8crw710R53dBB29e83nlCOXXRCpYJ+l33fU+RV2KuqelDLd8iY/GO9DbX7QDHg9+
QjnqcKO1NxAilZNgSG6GfiyGVSEZQ80MeI+skbcLQDHTukX38pV9VK7gEMhK9mcjr3YR11sM79wN
u6d6JoyZS9GchaUrsP8bsITWWINE8f5GOyh612YrZcb8UZ94vZ6HHvlK6OjvLUeKK9kr/Ds+Ge8e
w8Ki4dBg5jKFXMTXzo0WQ/GsPWAEZnUmpj0lcDtWxsF44Zp1zoDC4HUA99HpZ0bfOtNMcVw+DfE3
BaWaPdwdRv0k06jLK/kMRLzvDgot2hT9Oq9zavlkYlzsVp95kHIwrLhC4NdDO5LA9qnNn0yWDaGB
cjLlp1rhOGsCXOsuerQmy0miwhp6JGtj54TjEDP2Qi90fouzvHi5ZjT7/fiaLR90hNdoUMi8NZSQ
HeA2BsXwiKbLvEnNDtpG3etjVXEibHkxTI/RC4AApFQ4jDTNuFseo+HqTL9Ox1R4RmWDIGEmwvUR
GOKwhqgrsn7Z9drG5N9tewR2CLO5mFLgWSuRfW5hj+1D1SjDJMv9O2aAoDnCFIj8oprOTY91Q/IH
IbwtuWNljHjYnkCaWzbXjLjAu9piFiuLm7jVf2HXdrN9yaqLN0yJZPfqtWHXd/Wisl9ez5ggBGx1
L9/MYzgGuw/CPgh2w4m4iSLHOK1kNHHvzcC4OIEeEJnlHL4otBb619Xv8lQFnLKG5zCgwXqPiHG4
vPCH2UGvhnFvjtDgnKc1Hip9/rmGGOZOpBXkAgyXUR9CC02w9+DtrT3SksVnOpKIhS7P4L8cB35J
ysFmOJPRXq7ttz8j4nq+L3phpY+n/amOzjYyM1Noa1EGUDioC9VKgdaYs5YrxzDGZngI3YbiUTuk
IL8HNacsjOs6/EZ1vjcwFaHgt8cwRtYM6U3XlObHB+bpn68PeweuUuQ+eaKmDTJrwYvQ9Crw3/fl
cCSMbbUeIRbqdncFSPL9vMW/YnlWAB/yhOhDicQcWY5IKyxF809zARenF6AzxGaOZ4G7/KV7BBo2
94IkRnVAnBeIC3m2O7d/VOzQhoeAtT5Nw6WP/+hKKuxVfDUNHq1JoXHx1RhlaWU4IGYlPYIJ9MDj
0a8aobnL7cUn9aixcNjjiatFbd+KH03MHDcYs13vIK1FkjGlHmQhbcjYybSbd9sfb3h2jrJ81D+6
N1TpP4MPCguyMY/YgyeJMEuOQScPpCoMgcilI/m6jaEW+OXBxtgwMqD15FqgCTCAHpauIEomPbsp
wCE/9LVAKE2WBTfALKF9FBkKEX19ii+PEyCoxCKK8jjICjxWiuyeYMedOM4TYW3AWCAQgrKcECRK
6vvTMxpTYj54nZUYIIcXtc9Crb0mLXVIfN7wjETHlqQNJ8GDc7neJN+M09pHrDjHNGTPqPEqyQRP
HHBJQsqFbez4FHAE1ygJi4ZZYNJO9uNpNGeJ27f6Yv/3UMwd2O/IKt9rjahuhZLXXoWlI+be4BdU
KE6sQItPptLjNYeIz5X1P7Wr/dxpw+Hb66y559PA0aYbJwmbf2cpzh/00B6kkwQmEbi1WzFdNs7r
TJ3G0CIxeGWf1GhWAdC1pj7uEzP8looNCw5BBhSj/Dlhj9aUPMV5jzktcw1kOwKfUeTUqFgP4DmV
6ATYXJToKEoJHs/HMFXCpC34tmt2dk97WGLjzD/CQXOGJbYRgPrhHNAqvNG5ldoZwAkkoCToucNc
drvVVe+7TR2wrLXlDGVZPDUIeOoZanXfxfA4wGyDhH5tqce0Ow/f4NrEfJY0Yfxh/IkMj1pkEqY1
yfcZsqRkb9p/n5e+KiHYpLXULwoOYlAdfJyV8BaA+4UeBL/7bgfgvcIZOaFhQD2ruvtFeUbEkeR0
+xQeT8y+mQlzY1lqzbgdkCdkEZN5U+hXsPIfibs18Gp8Ca4JUGM7tCHYJvf2ydsRTHITLa/GFB+/
FbgEvBmTPaFVCxTwITUtluMYMGCjNNMktFpQeFH5Ge2rNwMKD7U1mQU7yKUfDTy/imFoQTUm9F12
O602io4SwS807CjDjau6GgInO90tPzv2lZSUOJm2CNrNh234QVFszdI8D5JYcLBbWdUy26scE91m
M0YQZG3rbp4tXvMVbonoJXow1XpLS8aEyvP1XzLd6k6ZAcIHNL98WIf9/SlRiZUdOMGaYdEmCW5g
3F9L8VhUODYB2wHXc4eGEDQZz5c3CvvpveDSnndOjhZ+NvpEL8Mbqhir4C1Mm1zYnM37Z57VW63k
ZZ7zfMgx8J1aiSSFn2JkMbZ8UR+gCkD3+wmLmUfdnoNfNrvljdQKEhz6ulqXAPiUGbGBSVunwPWr
7H2yXruu+DaEv3On51r2AgBWoZm5cCrPJJZ1N4T0dDl3jCJQI4EXRUzhwH43t24sX6YAETvNKQvJ
dIVTR8TTFQz1ak4Iluy6ZHr3Ak1cmKy4SNnP0palFAK6L2ijiLKGmm+5HD+RIK8D5wmcahQ86HOa
KlFz8/FP3ed314My4PndS3OZc5lM885pqmPslY1C7Wxob91jiv2Gdxhn1Qn1vjJcEXyht6VTVIiJ
rnTkMi6yVLT+O1fDQaI7NPsNnFa1db1n9IObamFTxtBsHZxDY9GNSSteNAFga7pU2OsJoP9n9kbA
+5lb8XntOSTJjAq2Y9fkobt3iX0velS/qgeAJ7LS9rUG93tll5TMhRwRroyoYKsrtp3T3vELJoBU
iIURwjxDBo4T9RjrgRB5eNo2DeYg/l9Z5XjN0Bl/VdDxNB/rGp46DacaxtXnfjbFSMOvJqlgCiBA
g4s30w4JeZSgJUJPqg2uSFxjkQZAAd6SO1ADbmRPyxUdLXDzuoUF+GYBVcMzVzImP7Hw3sasYIIz
WXVQD6JNrmxSKi+3XAzp3KwOj6TrjcvOEhZQ1Ht76l2EGC950dgD8Z/O64/som/NGz2ShB1hRx2J
pwsP6vquBywYblfvOW4de2L7JheiVBjmSIbvOcCSE+8YgUldnUhKSKxd/I4RTbrQZIywujmSfuw8
ERct/uS/hoY/wZtAUgdvnahfEjuHfNJy3OVE+/0rA48fDFhzMUTJ34HNOkwg+Is7RQ4oJ38egs59
3oZKZQJo3822XpeIdyJj4icyUyrGmPNQT8Iqh7lA8DWfnowVsv0G3JB42wc1psaGFAknTfRLaDeo
2SwUioPhZSoO3sOFspZFdNtCkBGr2vpYWV3ceKX9PRs92wPgAEn6XLhZmAllUgoM9IBWXksEKTUF
66CqVwJ+GvagZyKb6i/51IAhWn1GQE9VuNVQpAlazqqDD9JtuUIoFUd4d8sD7dNvw030U/xkyVMb
OSeg7YSRa3dxbIA+izcd+9CPCboQ2zYwLiAtzIbWzWN962JXnJy2cw4mZWSOqsCGgn8Ks77vlP3y
Fg8nLP39DQfjabvsPeGAIW5asfaWPIDHKqexYK1z1dAu+jrVvgVdKltgXgyxXp1M9aSjD5pD+cU5
0lS2GOu9C3MHYxnroTSfJARnjWmLViUp75AXmCXEkXgzDU0+SWK5n+GnEYXgGSv4BzLt3t98FMqg
h6wuJ3I4H+HHRufvyh+NIpiWFa2B0pP0aWzs/gCSDgxVteNZX+bM88tfGvdILZ43+bj3wLoffkz9
JWvV+sa+QWRUUAhF3UqjwhQIc+98mltBD2XjbNND15Fq2is6/FSEG8yPIGpWDajVvqmJ4lVCUx3J
jyFn3k7JDznQ6HFt9eDxznzuLHzAZGz6OL9gyZXJKwpM5/LzXALKZUx2fMPjnThJ0DGL+lUFbpix
d/XPPHjHoxHevpoeEENdzGd6+UmIH0xebP5fZKpqJDzdugFzzNqnJV/f8bPkKOcZsu0tnXcPTyUs
O7iGQT7HcLpHl+bct8bcQvxFxwXQI4ZrR2pBviEobYg+bXohvVwR2uvpZh6hyCmDNbyaUyUXDoHi
w27iz5kvzpeYeLUXYw1lceCAACsbzcXcEoE9VWv/XEnWFvYn0+5o3hhkRvrI0htZPk/4KnzPGrMv
zz2uqZTSOoTC5HZZbFErymaCD1YmbKpbSr5P4LUi2bIOKCAar2GUB4qND9h+SDny7JFmH4F3/mK6
nSU5SRD7awNgO6KeSYAD4NxdLLYPIuUiBx4qrJg8a9COUMwrd1c8fMzWQsZZ8B4vkz6hiRlrmjTp
KujK5GuYFVCYqWOg9sQKwymo7i8cL8C8NDll5CO5/01htpruQtAqZyh2nsoL6yjiC7wQrJUPIQby
Iz611MrpvATKD7XtILuG9amgdD1W6+khxkeDju4gght5seAcLxWrMpJGvNJBN9/TyhIXNGA2OuoZ
TWVLyPbf8qK9LT5kwFkpW7CwfOJX6neJwh3XkoiDZgX3aXwXhMUjQ6Su4n2J/K6ZGz9MKm+ce9px
vL/DwFhQ2conIb3sfacOmVLJIHqgb/80uy0dzMUCqIsoPxo89Y0jmkv/Oy5nMLOQMSUpI3Jmyre6
/EFN70MTjAtbgi1kM9XH8Ok0JTdO7KtbSVsSc8ad7Kq22fd6Ubmabquo0FFql3CcHzIPd5JBIOxx
Z7KTKu6HTVJS88G63vfVbg8hfldxzVrIPVj/9wYh7K80Y2t7wqD79V7Wb++NfrmDmVLDk3YwwcRH
Z5tvAgYmxitVUktZF0GQ572M68kWfNegqhzCv+uJKw1ogzwH+thnMU+xvJAo8UbkiMmDrYziDVns
xELlPknUHDd0Fa2p3YTQgiLdyp2Lq40xxVVSg+Jti86nOOq76LjwxcEhewuQuClTSOlyI/jbVmt7
2syY7764OyOoa46N8t5Cb/Y18kwC1DFSn42dcMPxjA8HCHAfC9s8Eo+UXTOChvpL9j2u/DDN6Dha
VKfECumfsNdGahEJvGdYidJeh/wCmbSDIGX75Td1UoAjBGGw8oZZFPP8M8an4Quvj4JneTvpxdX1
7NXbK0Dqa5uBKZpF0vWiNP3SMKeHQKnEufWkWedjvbIM1N9YypERULTF9fW5kqfjaa0J5No+onxt
ZCLoW5juJk7LRH+J+vW7ytDzmiSCPDUXBD/JKc61zy2rknaRx2OJ29Q+NxascvXXVtqGzwkaFhbp
vUbOQjdSSMbmLeYpn+raYCqUJxErXZJtmvCnzwmClGupN7zo7zaRsVId/C9Jwg1wUCOjHVUmzyDO
VzWA5mmVE1W+OsflmpvSVkXq0zBx+/Ckpzrx3VHsXbn+eqcpkNNP/xow8LL/XnKgDRQ3g/Aiu+fZ
qt4FIN2WYv4lcbQ0rF3V1yWF6p5nwSjMMXGWT6onF/XvQABkqrQI9HZX/FMOwSzFcebaBySd7Cue
eSbWIymSdcFaHdVjYAOlILK4pU/jlKhEnfQV3Htcmg8N5QdxMMEq9PnHhRQpBKXwCx5n+MNavcH2
OeD9DRldgrxOUafrKV6+9MOiF3YuGWkb/Xlm6kDqW2wXm9Qi4xuXA4XhXR+fqBS7Hvm/pG8ThujO
J760aD25/QlWmnvP/NCTp3KayZRftIjNpz9vuEdodYlqtZMWnRcFoOlc8dSbfOtMNXSHjAX7xctQ
b94Arf6SQ0U8mL11gG6xdGHMpbZMh6FUaOKM0Dk4d1cB7GHsCqnk7oBYY1teT4nmLdvvg7GuPA2X
MHy4yfaQSfsLSiZT4EeADUX/J4nDJy+EGnQg1Dr5Td6wBDqc/SgOpbi5LrIzpoxHxMcS7F61pVEC
BDO7F18RYBKEO39p/yTa4i2r99Oft+jiKQviykTcCoE8atruxc0fpjuAsw5IdMc1Hp+KWlwhB40c
n21QpCP/5+ehzOm7pV6Go38GU+u26MPRMKow/42qkuDcIoVZI0AQvGMBVbcCWEOERGkXy1R0gWlD
qALSbbwrtqHHy9tCsJHp2+rcC8UVq/CPG54c6pwBrFiT+XcQUpafgbWmhurAyAmCNQdYcZBU8qOe
HnXT9l2mInft0WGIN3/kZ8UuQKHXKq2RfrAV4V1UChEC4nmasLxiiq2kH5O+/Q5DSO8zl1qLAtAs
xkaWHxTLq/pLf130r1ypGdFVQSjfssLHBz8og7+ldp1rll1UyMW4/HNennSt+kVUk2Lo8SpT0IwD
Hhv0WXcn6KeiaxwEAyKf29sa/qI4nF8wznlpUNYEAm8gWRND7YNrS/3m3bqxh7pkPdS6DEwPydqt
qLEoEI6BMqfb1O7Sy+yVn+BHIp6IB3qSZnEZZILKWduSodz6MFFGK7ac5I5sm+UCf43GCnKJraQy
lCNQOD2Jec4mmBTdPdfLfdZ9RhULga92XD8s8GOOFgprWki7qc1MGNSrA/gImvUxT6i4u7tHbmo1
2+A+fE5V0DlpReAGzgl9oK2msxRvfDeHamqFqsjmQAdX11IFZIyTT9YvYcPP6aE0dlD56bkksww/
sdw09WPNT8xXzWXmwzmh/x+v6aNF8GgvvRBA08QG4TG9LjtP2poNG88M6V1WPHMaIS61vmcAUdNm
DcpHbfbBlGGYOm/ma9BZZK1o+dj3CN3c9HrnjeLRkem8zQwnrdk+zyZU0xXHkbac/L9JJqUY1oRO
/S0XUpxOIjYNSlJEAqtPeIldSrwg00Dd1pmP/QwL1SRg+qwwetaEiAk0GisoUlypKIxkC7W05wTU
jAbBNpxi1YIN9NrY6bpvOJRpY+VUj99x6StXJJ/dk+kNhiNBwJwJbmeqaO3ZUdWGZlVSJinex6xl
hQ91RF6vSTVQTNuYYYZ3TVgLCiax1LmpuBuD9363OOpXmpJSYaY6IPoM59EoTuHhCvAudJgpb3VU
7LLCImQ+4JBYmw62ftqucJ0IxMvLmW1pdkY7eVaZlEpzmsw/It3hwkwcMF1vokfszeHE6wlVKCQ1
nGEMZoPvuBdT7TtL6gEjFMCS2WIrBbroyR7EcoLPccjUE29cADDCHszP9zBU/vjbN0yN5jqWYXtH
gImiUAXWyJJBmJmr+hNNP9f8i6XUjwkTOKhCFejQ9HTzNnndFG0JhBxcTkKpXpHMXR/Ovb/sfiDN
tUnuK7Ps+XXcP92w5HEQ36py+OoJEhmfC3bjXjzG7ydLi9J7F+wj4XEsVV+wSdTdc0YgYY+pxmyK
V8cTZ3PmjqoHHS5g/ezQiUTZBCYCrgaBaUYe08mSDw/+62jzKXdUlNTS73gRVWAY1b7Z2KjXvPAn
Pxh5nKtzq/3+ZPyrC/yw7crDTp+TGN27jPIoUAG54tVhZv+G0U1Q0wSwzuUJzPxuVsPDXJ9Tpmi2
9rKLSrA/3AWOXO5vXtbvDJNDOK9UxxDrzH/hh+FeeMpGwGtFw5eqbJcWCtYPWsabSFZTWXptt5N3
LoaBBVx0OAPyQgNssxr01MuJcJDkOYQsNcwNwRiFLUmlUsY35MsdDYqH4/tChXvaSdzxIoaQ+xeJ
/dpOhCHWZ8d89gtTqFQhxaUVOY46DvpGD0EgziE1OtZMtClgrX1f54UrvhUz9FB9GR6fNvOSX+Th
CNCckWPGs4TR1R5sO0Huh3mcUVGWvocmEVia0U79JZ4JFKK3akCAwCSyS0OBy9RHr09zJF7f5s5u
DNJf5FBGc/P7sr9r2aAtm18AxGE3LPusCZeFLr6Qd6HYRP9z6BoX1TauYfDxuGuagDZvTA8jYs5k
teDx94dPxiAGVV4kGCvG2570xUI0n27SVrxDbIk94j7Gv73bPv6hJx1DHr+q9X8S45djYPG/9DLE
c1vRiMlQbK5NE8Ve/46ap7bhv9yOsyS2bcLMOpWf0/C/Cqx9x0z+C7YiC+2EuF+dj9PTt8ZBSd/6
7+T4ITtFhR691hNlqW5d928DIKjNMW1PYHdPXpz2ymJD641/gkY7obtjpB8nDE2iiBJ33u4dN8FU
wJrsh8lEVradD+jOWn8w/cdOMdS32P+MM4XvN5qlL49WuUc5GrHXY2WW42L7QvZE4j3Dh/xnoKBQ
tyPrG/fQaECibVnwbRWMXRZVlj9wonuhv063IcRX4Hu6QIUNeFOikrjMUXk1I/6C+eGkffeKmo1W
dJ3Qajgi+7jJ8+yde5VVPjEAUwg6PrROdWy+ECHm6J2ndqLx48p9s/Fm4wgcusYy2lgMteQZrNEW
FP890fwfUwWw416OKzZSbg0iTeKqWcu0Mw+8al379Q6YugUEfQ+nOv7vs9NB6sFMkg095mIBqZrm
FqYfSL2nlLdLV5XqeaSCaPV0W8cLiToE/HVovLbUu9AxVHy7cMdYmmp45uvhSraWUDnGFz+NJoFx
dVYl+DpazfyG1mZJUhfJOh+Q3Omd8EMJBwIx9Cu84UAfJePRhmOGJnYDYS32eGlyyLDiubnPa6vE
kGuf8pHPAR5OxjKDlgwOwmSGgmtVvnZMCgXN779eIzd5TXJnqrO6ZWlktwbvymPg5dtbV7kdcObj
pmpa4zqiq46mQ3YXNgndLC6OuU8MVGNTGG4gWTmbHpTfXu7EBmgivtupnfLCdqu2x5I1BiXrkpuD
+HN8OcP6817RqYKDvLly1RCxR+ALSNpVqtfqM+ygGoZJx8CIYOfBtviC0pt6vg1MNk4eDifIj8Fq
0+0948iRYMaIzAqIC6raQ+NULrNugMAxBMTrWyjwwTvoZAWExMUDaH3VQqyiTnWDlWBWNk9aO49Q
KE0xJzlVtc8vdpxlQQq+9vuPsjnZSTw5EgFk5k4UkHodvbkoCtNoaY33XwLTqcJ6XdN4+nFREvlZ
UgkPefXREbN38VtH4pZcBqsK7ZBVaGNH2JKSlRK2VextGv+U5eAzpdWE6lhDUoPD7av2PyVQcQbi
dOUQ4sZ0pYyWXiJlD/i1qeuKnEih+v1LJLYr0MlMAKjCgV7QIpdAtSFCzBBOIUQq8nGj3iDy8gJF
DQKue4CghlbpJTpagq7heoakr+BG4i4u/8Z1w1ZA822fcOWOImVQFHL4Wg1Ajvgm8xK45ll0dp/i
q3ElQf9TZZtxtqW4QscOfKynZrNgmaJmPiqmKNDi0QsItzdZovoZxrYqFRY8S/GYoevDrRRf/ZTQ
CfrZfgzluUU0VZ0PeB/vYBnmkTajLUR+tTPqvB15KhwjD4hSkrMSY4UlFwb6vYSDXKUIbnQ6b5bB
AGIld2TdXltA31D6vJnlTpFKLHxKuwBEJPDVQl1xEGBkEH6lDX9iyPq/9RI2j+jy34+hhB3M+NCb
P2B7kGxAy3/x3lYv2OcOvK9FU6dD8csvW8SVl5aobmNC0lwuFKHp9GhWCm0/AHMy7o+0x5orSZyW
E7O56i75WP0sT+aKVWqSaieUrfsUCLE8Dzk4l4qJDbbWSffms2Dm3JT5SjNiZHJUa+zcF5REeLex
GeyDwVHoLx6PoT7UaGi6OJxpuVWmAUqd9MoYfxTLngMfnRA3Jk9SpkQOAlAJhzdrq8VpCYVOYGBp
Ho51nkY9LyCAUruZpQQMxRnNlWJEdaSqTYu2dJxmfklMq4B5tUbXOnByD8ZvGSZEYSJ85Pso8srl
m7w/uBvutoz0coXf1vo8XVa8+qt+UcusA5tI1H0cqY3wZ5ggJNw0LMUeK/TcQ1bC5v2uz58uAmKt
wRYYwI68DeaFrflVZ2YqxuE9JKP12gjOEJ//lbyeS12Leb/3j71/ME0LmRxK+2Ww4PDesVQyKMaa
kl3CjkL0ZRJYZ6syI7JFdFaNuDsQHkCh4ZmuJyQ6IwDGADungNeyy5zStTMwZ50QM3L0xerP6HuF
fokMUWoHH2atgtfp80XDvMxanc4uAT1mJl6YST8b5FEKPfP/jyez4R5XeJCMV6T/xVyrXlY+wjBW
WtfqkDEWdH1LZwRrSdyWnPiPZ7H39crioLWG+NwfcfkIKgNK+jHqBIJ9GbYcUiKNut1BftyogUxE
P6rQ0iTpRAcqLjjWq8fpF/MP38U4sv7d/VmG4pBzY+FL8SPupyOW9Nk9OfkwKBki8lb9jKjqQz94
MALhVUzAFKhu+L33HTXCV3z10SJhuRUfE4uSatFud3166zKVadQHwaY0eIdgmgTxGdu/AhNgaaZ9
lJh99y9o5hgQHLiLUHNvTzcUla+CJ5Kjax0zsxrMq50uY2r1+P3ukMNruCblIKG83WX7lbx6K5ku
6m3xo3Fj9U+OtK9hIphbTMeHkbwGD4rQVkKy1X2Brf3pPnBWJIMOe6CeumU2GMZgaBLv3xUYd5JJ
W0VFkkZR6cQzhRDiGKNntb7BcOcH66fzrVZUllKd40wp2eHQbmv2nyKN15BNleTBBRwFm/l41hl9
qyPJM6741kSKIJzS6SOeTEzOeFqUk0THop8YyZPgqQDDqVR78HfYg/MCKVmgGkzV2LskVWuZe0Hn
FLJHAXfw+aElsAxLBLkTMfyol4iD5jvNX4N5RhKuolL/RnfrLAEJouehIAhdnl74I4panGfVzADz
+72DBTdmi+9cIdw6taZzrIYWo51CFuoq7Za3V64bj2ikDMiKd7ShLOpAdZ2B50hS7q1RRrcRBlmU
rW3cdSO08IMDrr7SdtLSfka2cHS5SRz1q0w4+LoQRz/IcowrOTpWOVZb3tOHX9ze7dN2PveS5ZGX
/qu753njJABh4/O6SqGxh/iPoNqC273CQFz7AdDhMBiTAF58mduiuxSuml5c3hJnk7XWjex2D7E7
dDo//v9++AmMF9jPcy7x3ng5ptYdZ6lpUixEldguVxCNzVuJoRqvGj7wxRG79adiYkSet4HuH92u
vBoPnvaZDGSf0rRdrmzswOY3gdF+9A5qS+5a/Cr5Ay9wp8clfkiYdHXe+Lh00IwwinaQGGi3p4wH
H4oM388NY743Qhx3Ri5+MeBvzLwfTJosqEl63CmBIY6caoeptEsXPtpVKw6stkF54wQPkANueWdZ
v5ZtjoIa/17cJlgl17ofDK3lHV9o2J0utLFUNPw7p8hz2dPx7sLS/pzIODFWUXOQgXFgpVTGNTTZ
YaJYW5lsFxE89fpeBCzYZk4t6XdeV+YgZnemwMhb4rED/EW2qiKi9Z6bFLY0rNSHvVncQN5bUJ+g
Oi5gZNYLFfUA2fK/TX8PuXrZSUih34HUwSob4h7PwvlVKLqKDrNwVbKR64Lxy88zTVwQZX5HXhJ8
1XASzldl/HW/WrqZEInTNsXdDY4mxgyyab6qgJE+edAg6teSNAwMXZD8vxrHQuD4lrD8kn0DIjAh
opgEUJ/MBtSeN7sN1tRVE6ngDHksOFDCuc1rqRsxThXTp+n00fYkMcDubWKaePbTz4pwmRSLAqEn
mXAo+7uAUVf4DFvuETrkgJ7AZJfiJ5+Z6AZ38jwPbUUasyp7s5CLfo1MD63jmbbGdY5H7BIvlMIY
hYWT83OKoGVGxGN3uXaRlKRZ3U4Bj1exHscgZELKGBiC5dtwtFWt1bO0PHc6hfiL6tnKnL3QiYiF
3KquhIXm4BAqxtq9zIqtyQMqEbawARedh1sw/UNOXkWcqAa0Nv3iieHb6qMUzkJQRzTC023GrKeQ
eg89KRZfX5YzPCJq9nBLTU0KYvfHGtLUlC7KIfczw+duUoOXYXDEAz+o6lCHQtzkoe5JS37eFaRj
LXMy6U3tJl55BasgeRtCUFA1iaHKXPH8/ouf4afn2UoPWF4tIL6KDm+7eZkJE0DheSuukpSg5GFm
n/VbjfJMXdNzcoOBLVIIc5kWZG3Osr7phR4iMIOA8Z1+Lohi/CDoGeDKeT7Ox8DyyJ24FKpTPW6c
wxVHWngdq0RvA9IU3+roE+HCLCzSHfODJiaKSHWtvqojVm7aa+iDQevzsTqjljX6OA1OjfqJAws7
VB+KH+0wgEum8uCLKZlVKAF4pTIAi13/0WkN/iiVnCLCcktDW6Wy54vAmIy1GgdbUiiHBZW2L86T
flgVRVDoJ7WsnNo8U8E9v+VMQiy1QNZHzmAeBWSE3HpaGGe+dMsvBkYYLbmfMKbvFl+lLHwtIrf0
VcJuuYiMt8+zY4X8sBWIHrko5/H60nxLmFZEUCNO6T8azA2tcLohw1GzSqpg+ezpgvaWvIjCEY0+
7N+h9jVBpbl853LfO4sMdf1VHNCK7CoumirPF82jQ/+SsGvRr9e1vFeoZjkC0RqJ/Yn21GKfJKet
+W9AfhwzUXLwN3Iw/PpnG9iCahoe0YTrKorCNY+mJLC+McnxCt8LPvLyzlgsOMb3EzyuNfVWLuJn
3fJ8Et6GS1W2cyDWOzy7L8YJFUKvZCbOwZU7bLyCUJpj/VABgzyzyQ0gfHpQsI89S9kdTcH+N2QH
2CkBx+V0y+imt0kkJ2GCAKPJr5nccyVqpYj5tp5fxWAN2uIL3ZusXotuQFMKGgAvotS1QD/oWf6q
10PJ78rgBXxJz2DGiOMLWp+UNjGFRc/T8kDojbLP+K0IFYMJbykFeUD+idi2kk7gJ/BkVD3Q/EqO
4Itf1Hkss0bBAV88tN+pnbeR3IlKEEHeR7e3kizQv6AtAH6F7n+pjWPQjGErnF9Fz/QGq3P7vAty
V09F0pqqlLIWoOD1Ab2X6F9LqDROYXdjYDsoMGXCmJ3KneWZzKGHvlJ6kJQOX6xfLPQgncgtXTMF
115vhI4sURPCKI/iBOw7k/42VQWi/QhfIeKDHvPVaWj20HMmyqKVLX7JMqGbPpw4X5I/egZe4vkR
EYD0GZFTZOj0NsvN0mZJZqcjsnl4WP+69cj1VvWWYeHDQUSwrjUNU643KZwxN/q5nKTBH3yElbYu
HmxdyVtlG2JeLPyyR+QScqpAG5LSakxXK8/yp3mZgF+nMCZA4d1T0XPhIowYxj0EORoIAOiVwTyS
aIZZ3uSABBjYpt0YmH98vWxDtrykvtbrdF+Hz1w48zpyDUrNvJY3GXmMGOUaEwvXSly7Htsugu97
OOLk4Q+Jny85ic89SePV7fkjUm8mmtKu0qenWHwQoOi9ffZkF/QceBUO/69Tyk69ITGSkSLI+wUi
TD1GsmRPo7PvzN06JcC6Sme1WmUNWEbAbfJN4R3frm8PEKbV/Dpu2dltP0ujiCiGTZO8QBumBdA4
MdRz+Io7hR+2tj+yMMYAu69hD2Kp6oVRwmFZuziFgeoicLx2+0GrrLO7DVqnSwERFhrQwpaO/UJc
L3lYUfBPL34mSOowsz542QBUp6xlXpFT4r3EbKtn2RnyqSavL7PEpyCH/orRoUsHpJk0se+OSP9+
7Ikg5lkV5zJjwqtFyancDl+GFl+v2Ti75LQhoUEEqH6feyH8ZVxrZQSo09wvt5d3mI1LMx99OOkP
obAMoNyyFBEuOpwpvqk3uEnDL4DFbsTfkEoCFBj6Oaer1d5apXB2q9WYQyJNIPCRc+28F/ddkUAS
pAJHRJRrIDhr0znN/lbd+NSnzsLZ1FS7kd3MJ35s9nXsHgFyFxzmlnMZrtJVOg6zBV5Qg7GRDUZJ
u9vS6SKn/c51qVEluHOaZcRZuxmO1OjAnJZvqHZc9Kn0Ttj38S4FWgJkmOou99h2ddsVxhBvV/57
M62HXK1sSlJGmS/OpPJBlGydr6MV7UuoHXv4t7rxbS77BAdEScXZ8NjyM5DlfveasfePygP2RCkf
kUqJiGosyepWr4jSCS44g6ZfP7NCt9wP43F/GUzztPecBk0EqjFkkoa2yu8jZKygR6bJJz6SeAaP
5NTa/YJ9Z99woQOKZDkbYq8UBsvFicXHOdVt+DnoozuhPBsPoY4mtq2jY6bocwsVS4sO/Ba9PnfV
F2GIgWaehoFIQOMGsodUQ7Shs/oMMujSRHTvRahs0HFCuIbuqXxPOJjdosfL8tSLiLjPVv/cjils
HTssES5MXNvgB/biIBfCOCXHA6yjHLqnvL9bI3lODVOPcd/z0K63BdJR5wEBSzBUWjeocHXdj9Z9
RDMcZH4+tdj0bMyKcJsLMyVh4Vwv0WA3RLMN+OZeDwp1snM+M/+DYdZkUPYD0aiJGx3doi5TzRGW
6PB8gSjpQ1OJ3BUDTr/2pZBfyOe0Nmv2GYWqm629cPz1wK/I3mmFqZe/YDG9+PMwAABrSVEOszYr
EGqU3t4Z7biom+i4YnnvvRSF4uI5VdztFApkk3/PcmVXnPpYfpA0osyB1Uh+8Uk/rUpXkbvwxssB
c40RLSlQIF73Z3+MoPHo6eaRzuGkhXb8hZL8nsuKtj7njK6rArEmW6jv50N5hrHVxaKeRUyDEZtZ
V2b3ocCWuW302PNEvbGZxS9kH3IZXXk7P6HpwqFSBGmO/Z9sFqI/YTixHsOaN7OjzYEFF5xfOd6Q
Sy0TzEW9SU2RqizQSdJCO80QemzMZcLR5ZUdJFXyCb18rZbe3oRIvIXZrAuFPqm3OR88hGWzIRVn
4Ik5V9qb4PdSTCBEI26eE3wfslfGtSH6KwjQE+1C1LJZQmNpsGRE/4bdH/JY4hMbAaKZ4SRE0XJJ
9fKl44gOJptfPgwZqBRBV7HOn/V8yBfaPZP7V2Idqd28VxVFFNJS0Qxe19JQgl4WCaJKClK34NgR
CiTLP36sxi1bYsRORaZyjzowxSRQllU8bIg7EimrxUOE62a9ckbGPjXmUx7o74yffnWMwTQgQsDM
ihrAgLPl/H7ZJomOgnUrVWD//dXajjG0fp2sAPq+53Gu8OmflFu2x+7Ti3wefejgwemvi9J/SArl
yreqi9fxl3a9inks8ZscJwZYpNOpMr25B2jlaMSjJk9QUFQH5vwVZCOMObf70Y6EvvcLC2KCvyYp
31H1wdIlO1GTLhgyHmM6J62aCuzqJa4D7jsftLMprupNJpg7u7aSPm0eUwT5BpgtVe4OvdFyX2Os
TrbIYzupMHvMC7z/X9OVJTN/bawUzEknYmPWt7671H3UzNp4Pg9QrVAuOwH4NBWWY/RmE0v3xppW
O5+hTOV5W5ET2gq+O+JKsexyBnuGrAVFL9DuiPNyKLMI7QkOajKKIbdhcXf3I3RV2wxEIS/T0vi3
Kau0V87FhefjCZ4h7qWd9g9cbjBkkowhh/Y4uZb07Sy40sZB8+23+XBqTCEDRwl+wcwtEAaHAFBA
T1dUcgdLpKYuMKsFbwVHnjprWkykE3XYkY52L3uwLTOQd93Dqh3vvRgcBy+BVZbuiyCE+qhbncrp
FzEY2ki8/B/Ccs3w46FhQ8dKtrqo7HGi32N/+9HtnQQVa57ENZc03W17rlITg/D1aBKOMAgyVGeJ
liwmjFh5ruHP65EeIfmJ5y5SydRC08jcldj3sgMJOP3814t8lTn1yN8u2Ox11ShsbR/66ePXwrHz
4Db9qnZIhrDiXTt6t9Nl5aSBYRyUG+/0137zqSWQBkw1/UyQxqc51eohQCI5UZVty+agtshokewT
QddoTfBtMoYu9Xq1hA2H/WfgYNpiETDjzi0+VRGcVUqnoLbgeNdTmHdKo1hdTt2unAo8BKpeCY4o
pgYiz1OUyIoE6OHg9OUJR0Iy37zkzG0V5I1dFYHqB5P4t8C0Yp/PRfm3v5lbiNjJQOrdyXgZBT5c
S7NGZgXzDJY4hSyJi/yYgiiFRwbLlSq/x8iP7L4sprOPkoL/uFGr9QJ8Qg5Bs+vkmA2IMKHmxbfs
b00jtHykeb6NORmN9vAwOsSvGspwW2nflWVo0oHf5eKsoyRt6/4xDKZ0O2jyAZxhP+al3Jam7FLg
ekD9Dxw30j0IRtxtQDDNzixMF/tIFQIe0qO6U3Mzb3NxbaGaQcHHQNNdElSrOvJGlaK63MZ/RsYz
WY9RScsBzLnNW3rp47ARuCblAEHLIj8OmWxpngfSrQnj4DROYXzenf/HETYsgL5IDbucp5iZA0sz
RMXYWU5pMCV/4FbeCmOk+t7yO/xMcxZ75Ym100emRgljR5+ZFbrhG4WV7pHTG8YVFvlMnWc7m7Ib
DD/B2cjAB4IY2bFrxv/wbshit+7PD6Ep/Slji4cyk4zYiCvtz/BeG5riM7t5izBW12KmCZsHQT0w
v94GcKwBzGMrlt5KwdS/wlOzybiiUro+fFlt/SgHL93Sa1GHkbrxYAh7HEA/YrIsevOdVblxnLvP
BU7+bio7c2FpG1nj9UOQFZ2Ynyq0HHSRo4hAOdGc0zz07nOFmpuI7RNvsMmsPkgVTat4+/0F6Egf
UpYuDAJ4njqj3hFLvSpSxUKtEwvushCiZ1rKqPkotzFyOdIs99si+XiW0aLb4RI5hRdXLBrOpf4K
fTy25RLF/xtHjt0kFPkI7tgWl7zY1yvA5oEHOPZIuSaUZYlbkF7RPd3JYng2YD96UBJPFoCCrGBB
yEkPQcIGf8G3j8lSc5xhl/6hbQVplmPOPjqgxQiVqlpRduB9LY6kTNymPGIXOlTCMDkYtZQHSw+v
YtzzMEHjTygGsJEtR5ezubGKDaygWZJU8qFh03XT1kuCNzSxlgdtx4fcVaBp6WnAdhtPDySnLWRl
MYCpsSmwctoj67JqknRw+zHyrzTUZtVzdh3SQgTyk8HzrbkfFHJa8DNt0YjA5ZBn1el9CpJIrjmR
mwdjDG5Jx5VwIzpVKvweG0jYu9UL+WXl+o4yQpwzvo0dIpYZ1m5R6F8fZ/EIFjclXcjwLtfMTJOV
8wMc9vD3DBcrgtDscXIlsd7nBodGZokOXgqN6lZKKnZJtnaO1FGUW4LZHaTnLTNVcFERUjGBQr2+
ZCppI+hSWJR5a7FM532vw8TdldzZhQGJQYZEHnzRptheIqaLOiXdMn4AQSCWesk5tOZunDElTtg9
s4WNU16RlGSbCWUnJrFN8vsfn8V3fZgafIsFDNIcNarjVyfkGi4nMI/0cyYJmtJovRqX79hAPLDq
000Gxqz3eDtUBy6c4m3iJhwG1OMze10RQxR4MBS15sQmlI3v2sOC//CYpX0ImxrNP9d1wpzCUpmq
r+P8JE9JbR3DISvtoQslMsAegegh/beTBBs+ooPb8QvTNtpW5FuRrEQGOhBs+vAuqJ831AG/bzlB
blioZoX9zqtzptzVQt53b2ASx0PrO9i/7kQX3+kEeyGyTvuad5XWxXg49AhibPabRDy2tmn0jKQU
Xrzvso9rnOjI2XynRxwJiw8Csi0wOH5EOy1PEivVNeARi4tAhS2Sp0lLqA6d8xgnP5UUYLvbPb+i
UiMNtCI6gPC3idbx30JoqW2H6M3IuuFutoaTV+EIO5gv1cGD7dC00JLgT1WOJcUni7lTbBjIvHHZ
wNk9JhGD7eCPyf7/MGWM7lsOdsP2aiSHoQ5KjFqWgeSLkCxlLxH71K7Zb9qNAGZwYY2dJRCV1YhF
vqbh5DYOEiGV38J2puX0WzmPY42k2b8wgS4w4CipzuHNserAguxEL3oaiGx7c+xJilBZO6kqsrBJ
wqUGxomMQ4ARo8qV2xDz7YtK8esSqzZwt+gEJ9QKq8GRY0dQUNSRdKYcZR6JPxEAtN1zDSOuuqZa
EScQMxMBZfTfEpUI6ai5+XQJdlFZqXCo/1M8hTH60QUqAF/QOPN4bw1KVBNcDHCbuKTqEILVDubM
KHgqBXiFYlCx2BWwXXNIzWtCY1AV/5GR6IF4ictNqgHQGka05kPlI3MdqquSwuV9EeQTs2NSKDzG
9zl3lTkwgtqlbxjxFNf/nN3iVdtDojia8i3SOtPCBOCPC+0qL2LS7gbBdWWgJUNT5vsmDYkSaX0q
Uzbz0x886q9g01/SfvwT70EDkZqcRnYKwTMp1ezMsxKbVoNS0ZJXP4yJt51bCfgmU26k42on2bCE
X85DZ8Un4L1LaEfVH6aJm3KRcnzgV+4UFPSQEZMvop4sJsCvX4s6cl0+sr8aN2anoEH5+Zkr/PAm
0Eji1y8sfj33pzj62dYbh1PvZqyL5mzBT3zGi2QcQSktB2b1XttZ8wq0Q5yp/8iepFgNZETA7yub
6gWgXFSZ1hZjw05G+5h9OLpZ0FgvsbfJ1w6sJCbdivZQiVi8zlClgPJN6huk4A4s+Va7SbIGNXK0
oi92zXhljOA1OSPjjqHlE3enpLKYCZJ6yDUmZgN4DCmXdXUVLj0PYIVrfGW2L0j48IAKIYIr0yNw
EvU7KqkYvQaZGrfAHgovJ+FwO6pJwd7f5d4X2Xro79JMBBYGqoH8Jz8X0fBM4EwKOrQaiqN/T4H7
Ei8R6OzA2jcIJp55ygq+zgwZyJog0/EmxXZQuDoaaP0Tk9LZc36f9QSzGuvqGvZPiZonzXo9RIUA
4twuQpzfh+yQH9aHByqGvkjmH4ieb6COy5b2MUljUo5DFm5iwYARJC91Vo1NViNmxA7NpdZFHPRK
MLXfpA+GGWERSHzs2ZDAlVxicn9CKMXr7Xpn9ZFbDW5NXRpSsAcocNMHkLGFy23dO9ph0WYGU+16
1jYbPKNkbitcPYV813xiM7i0X4yHNHTJhYhuJkmlZwoKWDaz6elaBO39EV2rOqy1H8cgiX3l7EO8
QA68pjkQzAJSSpJq2c1NJa9t2UW3z6A9c0E0kDd1J75QXjExSdhsKy60DbCNhSR/vIW0MzQ4Ucfo
Z6SGIgPHXwMsuBV9gOIC2bhtlxWO+9aTOFM+dc8BcDg0+ESXqOOUZezcE/anXQ1rlo8dDtoTQFNW
K2G4EFr3PxzPFm1ZWgp6SPkrHpJf5QP9wfSD3T7prsyN+yt2RgslSOTskuuyqezhhG/NBVqZJcCE
oIPWG8K9XOyQrSjQC8bqoan6isBUZMM6OxKaEtxfRJMTZm84O9x3Dq9ckoGhPQ5ppMiQ5C9IL19V
nXTVHInpBlFLsSS5L3sn4WGm/PaGi64hTGCZ6OdDsCqHN9pndsKBDaeZLUJHTSCHws8snERtYbQu
IuPFYUMGixWU1Tw9ZG2YhyMiOP+0YOL/abx82f2Le+3K1wkYanXLjdEcXaZrzFxOUw8nbRCyYpFY
opSqTZ3qOefo8PuSN68xgJ8JYA0sWGbIQ6eAYU/G2SEY7hpmlH9ANFK4uieXXBtH7X8wuSWC0DII
8rrhryMtVknfoYHSMzh3u0CJRutep9cDiCoO4h6I8q8Zy6pRCiJzlnYVq4shVEkRpJPeZpm894UL
V6jRNuGi7HebSvgLe8k56FUdqAYCHxLV12DzKOUOE0drScBQqkhVL/G/XIHjOpstj6GbCZAs2pUO
s+6doUcWDsQswybGbQPuWVG2AE17fuBwDtfaFcKEsqFLu02vNAQybeuiWJpkDUdfH2r4R8kYg6uH
xz6K2+fZ3xogwdg7PFdhuOY14rVYoTkBnJklCqdJFR5h0fZvGo5tKMKTxPbAbJajVf58pPNIu4Z5
y7ZuWZ1rz+ZVB4/zCp83I/Xd+RJ2/FFj1XXWrbznXIftt9Q9ZKqt3xkhja2YIRK2q2jN2DCrIVRj
UU9RyR7/N1tbtaAMM4FKclPVWBDeKcp4M7ocPzbEDTw/Df8Swd+v2Qq0JW+esWfZ1ifhYAGO1SSy
4uwbRUxqRByElhQGIIBcE2vNe2+/krISJhUkdGoZt36eU4GpAf+iSBewwhdjgWGsSojDK0Ub926P
to/M9PtoNjsVq+vVg80+cSVQwUHW32qPn0yS2hdFBjff8V7iDUcwwPoyhojeUWHeUOm18d9fRAOZ
1dtLa89ca7X4ryhvTKeVdRMExRt7g3JhHreZHgQ5woUHsp4vsagWEPvPShR+5wG2OVsi2fudLJEO
SdSDnUHGbvgLCmBzRnX9R9G3XUiXWZ2z88Nej7MRes3x7Av0WCq13hoiNZiQuYroKC99s7S0/lpM
s8ryBnZnVyJZplkwh03Usx29v/BACl2zqk4zfFPD18aD3EhGfx3SNcUYTiRQKWd+NhIXMaD9dDVi
K2c9uhQ2oalfUh93PVqfvsUV9vIAaT5jC7fu/GIfMt1WGUzEYy4zwAE/W9uroM417aow2uRxAceX
UrPLQYFZSFT0kNK1qt9SK82RqOnhTrkjQLPK3h+y28PWx6dRlRvUKHopPmtktkceASOttR6bFqJZ
rbI/hwANYLyxoqaaQy+5Y8ZpOhM9tfMnsNXS4oQ8i2OhDGbQCyPWBnbAfrPnq24y8ltA+h2Kx6tg
9GFWdkke7CI19jdgj+APnhMlYriW3tzH2CM9Tke5lox4A8qFy5x6xp2B1+J1H667UzrL3UcVQlpH
TZPiyb55CYMhj110F8pPfjw7/SIaFnsrG56zWAb3bjUP81aK/x717/0dC1biCkwCCHPr3nhgZBbC
rwoFIF/C0HsoDaabjNXaZR/AK0899PN9O4aJwaIyXFKzdkJZlVkw7mW2Dxb+9g4s92okvnMCnk+d
ecRd/TojFispXh2msjWLDoyEWp5o3CPb+dtjlpWv9SKKZMkFrLoVmz78dNoK+jumPAq4JfUqHJpt
YlkkdpW9KpLCZIHeQFkoj2DY11Xqq8X/MeB/cB1PclyHCsd/CCg/I2nh+9C8v+VNaK18wp/cXpmA
Fq67je/DFA6Y3oZQyU0r4Q61htTAORK5nTsxUWKqugl7br17vM1M8TuLYuwYmFI+6SbrHf8w9BxI
8OACjzVc0fKMQxbuXQWI/LetqHgk3YJEHsv+plD+1p3s0w6DL4pgAz6wCr0dJofSUY91HjODHgqL
g4wvgL0IiJlbjQWWmjAMQ+V6XXOjueYdcjAy7WV/yOadJRRtPdpFKySgjON0Y0Lp8uUG+EIbj3Rg
LF2YCTiegty4DrRD2LBTCS1QXylcyUJnRLaGbNS+f7BoNhhIPvpo+ZaaEyG5/sSaZsBBNcUTlLRP
caob5XPZ1wwdpC1d/FxepR4e2LnlCshkQKUFtAM7+VwuEM+G6IX7I7vu9KJ2eV2B/RP8GcYQYYiU
fRKt0ECLROkzpUPQ2mwdQJpE0O5UVB65OANant8Omy8Deo6NyetDSuKZwFA26djL6XTPinLOHaKz
Gd6dWS4OI4ee/W+wiCGq94bbeC9Q23w7djpQpw2x/hIwPIt1D2g9r3QxKxnNvnKgI0DtJqnrmBBW
ZIQwvGB6JiEmlKEI102Ooh4aaeVG8nDqYPalhoXe5M6d54kh31ZhMo0H7BImmruUL7FRqQGVamHD
Yd/cnizNLAPF4ZI9b2Gu3d49hGSHBfs3Lbc9DojYfyheemmEHzR/5E/PCTw70m/cwcTW9tS61sWu
u47az5K6mh2TplyTXYdaiCwAiq1tcTnFCZ6kJ8+9v74W6tz42KWCkdwV/94Umg/c4yPHQ0MLiPia
azJSbO/tzJAR4KMPARAkaUhIfydE9+0zm8e8MfHIhXokycqxzMXmVkGu/4ygUJwqFOK6/ut2BDT6
9Yd49izzDzXX7i7UJyuYWS53iz03AVUTonc0LT7q7zihuyyo6beyapXFdBu+tcQ6YdyOJRFHelyT
GPuAYVqzrAVPJqKcgKbY80XoPmVMqcCO4dapWxJUZQHnFmAsIRdsA9kHoJ62hdA3NXdr1fA384lc
UE9qiW1+7gLYjQOqDVcYxBdbXd0iSvgTZ3ielwocY4B+w26nozUXz4LjrH6ZclA6+TSX5iqRNJKZ
7VWweNB1g3lkdJgLKCdDMCDkS802icJQaP5JYv7WnQKJKf5dlIksChUrNHpPgKUMDwdIVksHW41e
X0UKA6eV0YVeUCgRyfi6UQnTaAaopkJIb1sxMguHSR+l6sBeiG2jXLfF1cLGwW/QirEly3FsPGWt
F4fTtFGWlulP0WUuXbQo+UDe3SJswta7xTFwzvrFqYTSxearmTFpe4rG2oogx7rGu3E3zAAkngXj
3XoRxF2jvvbTa2yvXoZKCjmwM6R9oeA6EgpnT91CvaKbMO6opIZdvk92sgudYVF0Gz8uox88zL8k
NuVNuae5Yb4XL5DWEiKellGaWe6mU00qLb45sK+FAKfuylXh8Hzor7agz50amue7CeHTtmxcXC5k
Prd+HMCzTyyoWV0Qap3bxN44s86jjw0ZnM5F0QJAQmIQh3EYsl8UTuJK8mFuxnLHFPnTKRCS9gfe
9dUFmAR2yd++LvxQapguzE63toyQJ7wALd3jmzOUpLFuRhaUe1gY84wve41IAWLIZkVvoRi3s+/9
6G+qFPnmJ/Ayi4e7IDlxP1WX+0W2ULwR/XklqHCasJONhCRP/ayRhybdTCnPjJIvR+qAKMulvEvy
1HXxzYPHqUdC1LadtugMM/SqeFEhFYcaCqnM/fp+hc6FHjfykFBJsjJ35vzoGouL4WYXBmyhdiNS
Nv/jld/GvVXVEsHqoj1seM3Vvp1tpi0Lxht2wdMhJEXZKXUDYLZHQPo71xcnpHmwsmrwoxh6Ygki
/trL/hBUjvoIOvgN7a/varUX7undpQM/dTtRA6jd9UhujlM7J4fdgIWmQgzAqLmeawP/c58lK3sE
gI1m/QGSvB6ic7fwtjr6vDyXG1Shqn+XZ3p7HTj8d8u6jhZC/QZZH6aT3lDIUj8D84p9rXZSZFNn
3FORIxyn3s7b9V6A2B4hzut/ADyrYdXL/N27/LPu3SPSLr8BiC9w18oaPlpAvJUVMn/RYkL5W5mO
P8ucXq4cqauVmfg8Y2EzPYvp4b0qkWRaIXxiK8W7Re2rt0TY9RaNnENoUbb0cxn6n6xl1BDbB0Vx
IdurcGtGdQFSH16q5FvDixbcye5+ygJcJcp/FLms0kAmqMNfwIVL5Wph7Lbyezf4b0iNowVuqB+T
jOBqeqBcaBewdZPiD5Et89S8sutw2+oW7Sx7wEEPrYY1crhM5AvwDpZZYl1N1GnVlFQZ26/FAS97
IY2lQB2MkGP/PD0u7wX/JUBQ5wE++4biThqiNUlJfsKZOX9sIboJhF1470KpTe7TgwAH2xfEwdzX
Ty2IRZeXCq+YbGp7eJaSdOitQFzOIqPbQUUdGdyJYI0j434vyJ1t4EeP09iC4jLOtCWf6URjSPfS
JaubgZdJI5P26I0Edu8wpL/FxEgAfSe+ReY790Mt0j12jQvA9eCLLN9UtY8eNBB2GaTV+v7kTrmE
F4TQqlwZ/pifs7Mdld2zMI4IUNJ+n9gir8GAISEiY6rJ4o4swVv2TOScffj8Swbyi2srj24ozGRy
lEVgIuu19MiqyP26HvnP2qwCmzwHOgJp9R4bDlZ1uLzsVA3Hx7FIwltxR0Gp6n2//r44h0puYjiX
2nleg6p10w4byMWk9RT3QU+As/3rRCcRHbM3mM0F1aSJK7i80HjJle/EkYQbDkGfzeZd0KIlUGBO
7CesLuQcHOqwaz5+DJuRQwymJcaowwLJOkf9MZAqk8FONA4IL6UdzHwYTyWdh9priEMCghVVFhxI
j0i40cq4+ysdHiu465Kl1iuUdKhxiSo2n7deLMdWd5Ze09nWXPMwAzacY4rcPUzZrLlPfpR1ZCj3
xfMUYh3odoqgHIFmVqGQ9aZcLZIrNQ1/4i8wUg4qd5TBkxkKnYfyflzSYPop2SF6NTtAoWZREbzV
NfjEDZHw7uS5A93QdT/ipA9hBO+m63fw8EF3Sb2vbJrNQj19jo+9HqZhc1E4D7Wzw1C4ufF0hCRJ
ODQ/cgky6A9PbMcTmuE86akKP8Xvc5dYW4Pk+dlm5k8MUnDEx64eOoRmWeNvvK6fxRENWEm+xyLz
kX7qdZUr7/zxnUF4JkWxCkfwh/H1vhh9AfrFHbC5swoWeffz2cwwaAP+3PMEbDqDYA5M2BanBXyl
Ss+1AAN3CiWoHIIOpOMa/lIIH1dsi/FwW5STc+5Q6avZUpfoEEDmMnZ53jkHdoTCYBchuWF1pU16
qDOYXQwWKmYYrolq8VG2fut5JUkv6cw3rp5UjFUy3IQhgyAGqIS7ACuuGzk98pG9QpmQ1J3OHDOX
YO9HRoobxK32epO9194zyUIsBttKbfGRoCPX+cbG+TEnZviQB8tCZCsU52954rFj4PIX/Yy5vAEm
eXIUj59QNDGGswH+dJYIkIaKTG9E2T0myuwYGjyt7BdvjCBWkLKIuRTZRtDc8KiaqdGqZw7zrCpq
/2xk1ALDCQDo1vasbjIj8JX/4OuTwZi64VpLJ9zynXQpLL9j3JJVFrcGzV3sTRo3NP8E4QDKOXIL
dysBsudHdVJvJ6CACmM5obQKMcYCKEo4oAodWM0nSv6eAF/G8MnjdiJ9hsMSLJYu+6vXFN6/cBzo
2IkRfg0/Xbl+SExQMfQ3cap2SlCgAeyjdZA4YQwHqWBBHPDoWsZ9peo8iimN/XvthXlge01Wv6Bl
DjXe2ogmCknqwvwWy8+E6OxoHy7n5rkTSTEePs1KoElkxvBQ2JKNv5YFQkudQ3VEFm+VAa0CBwMw
lfn4rUCQXwskJObQx3xY7nIKEg4xKCFBAry3m+YRb5Md488S6f7QERrBGqtT51F15JK6IQlvO5sz
NHZmR/kzZuru+z30EbzOcDcFLIT16jYDzOOoCsipwBsvVDNnt/uszOBZckT7A36Mcg3HizeAFrUy
K1yRozLycVspok++LI+aRbG0U0xkVWWXhpxrqv2fj7aiKpxMMLq6hzsp6oRLd2SgUwg0KDsJlw83
GMAL+nKQVnLPO0KewD7kIa2s4W2tXqnzLOHJ6vTuT3xunLHrMsXP4zfOP4eUul0bFgKd0yVolklF
8GYLRAVPeM1VvDZADGftr+PpZX+nxA7bKN2ODuFDPiWhzEQi8BGQX1NBB8zppylElEwdJFTfcOqD
h1N5cSaXtUt1XqZmQIq9Y2DxHTnrS87xZO/nnehS6ocbCUIlCcMKT9f7eEgBXbYCcjl02djqQ9Gp
VovECpZRijkssALa3b0pzG5YldFrGggo87bkIhhc0GubdxKvnlf4lRStaRDs6sQlRcpU6zI0wNfJ
Wp4ld5ko2dcqx+tSWgjed+3iJ75Q1zfmzgt2hNxhgw3cENByhvZownyP6P9OvpTbPFZg2yRSIUJi
YD62cka+QZRNf/g8sqVuyI5mTinhmnSziw/Vi7cTyV7FBIM7XOvZZAaOXDKa9mBix2wcom6Ku4Iv
i6jj6jOlMSdOcMANMvyUVdelQ55God5iFBWBkIjdcSs0WJxPjH82NxMDUAt4QIAZJqB1//AZ90sp
9fepZ61AJ3MnIzhnHCLOi+UYJKmCjm55iC5q7wF0rniyFMXSumzZ4FRBFVABNnvTU1RubAtxq0cG
YDSl9DBiUnpEw7xSnG+iV1ZypZydyDbf8TQgZQ/rCSeU9SgTSJJkibwrXe7cl0RM9iAh1KbE6ld5
Tm0XczwP7nRjyfdtEZ3OeGHNnz6nMlI6Uh65u2uA8j7I/NWL898kGrWf6kSAVE0zX+N+CbIfDLUt
fTDChbbojTNLJz78WK7zxFMwCktN8DE5GqHqvXX8z7vkhYiiNb4CkIfWBhds6e2YtYbKf1nBigrz
jHHqTDXnb+vmGjvwbW+onItlZsjAx7E/NhzDb1cg6SJJWmHFEgZmvCdFJpFspHuCznGINFV45r1Z
rfdJgkEUHSj4+nC9ArL6HpSsOFaTOENaq5xO4mtF1xg/Etj5OVUJYCR2yiAqE/UMl3N11UO8dnK/
B3Yjo0HwZPm9MqqxNHt4xFiAiylYCHI8KXBbYvT/7HuJsUiKbWvm4pGcLZVQ1nmTHQaEvjhYsERC
SeuLH1Kn1LGK6pscsQmnpQNcXUDidLj11pPPP+yf1zx6SLkcQbbuFHVrCrmnaSWV2NC0AmkyaFO2
xdnRN6AoY6xBk0uxK3SvoiSq4+6FB+9dQMDZQyFRMz28IbKJ6YummPvafXGkq4cDjZj6QwiNlruD
pp4u05pe4TJxAl7iFpitdRxdfiyNpor+QGW/6pJtLcC2meTHxdcoP3SICPSMFVpD8M836QEtSNwj
lUfQCDC99syRMWyRZr/tUwxaAoRx3mxcB8bNXhuotuUjx8dqaHbTwcScgF8Q7+v1+GUekwfiKlBU
3Nlh8nN3/I28vTGAi97wuZEYDOARKOxGLxVQDb3i/hiZgjgzisykF25njRBzqBkkAbcGi2LjJ1Th
GwJWMhz3l6xLLqRbI5qQXh5pHTvGyGhIfCffW11+4qzHQHb/YYf3AMBqjmUqwQcF9Z6cGJPrbnCT
Gr8PZXFpUbCLbQud66ANhmxcnysFq5468j6WHJC7kMmWG/z0u4puBpsQgtr3TheZs1we/narVIdc
VH1x1Vvx12thBLy4OxFmrOaI6zUjK9RPkePm/mxDiT1fG7QoAAxUHFiYwF3xCLU+5+z8H+hn+7b2
k1EwfixlN9p11y5WNWs03hIAVzUds1k9zPQZO8kz8apvqIqocMUm+Omgcpe0vpVGyA6ki6uKqdrn
xpyGHuWnZSpDP80DvubRM2J5QneC1UhKEFP0LNhisBhYPlHa9nIzayuQoZ0V8P+NdzEsGSkmO3aY
2z9xqHjYFo05XAuobYHfruRAqwE5pMQQ3puIK+8KZtYvT/s+xigKxz6V3wwdlCr6Ar++biuM2Dxb
Z8Qml7tmxWKcWkX2fbv3werBQWVRyC77fWLcWF/jMgdLXpnXwj9sX3MtdG5UaoZTt/kwIPNDQCLg
NIhRWJk+sEDOfi3OSTw73KXOd2rM40K0qJj1S0O/UKHn/Sz5NTauwwe8ldkoz6I7U6GRdXReOwfU
Ceqrb/kFJ4iMUQ6ovVgDdZ3cYNMDy5S33frnUZWFzVWtuKRez8cz1oVJP6JEfygTiejqp0C3TkZ3
iO4K/8VxHUuk6HQiZumZkKMqSOfghsoVNLav04ZiFTUsLuI5g8Tgtuv+mFf9GPEzwuzag4KAvnCm
0iD4I46BgLvlVCgvVzQZJW7GQaQ3LquhT6FcJC+6ITnzXnZp5K9gnixf0+kI/Kh47XvEuGqSkRNR
GRQvp9fBngxF7Xo+/F7OQZ06iKd3ReioRDSvcXbuuFPnWoubxYRR6Y5GLEFVcg6vpBJSZuJGOoht
QAT6l/7Nmkv/lEtN3IRiZkVdShXxBGyvdqi+BMgh/BzcptWSxs0KvtALFLIQ/jeM+NqgUXUyoSmm
KrmvyUB4CGMSIo5IqjZsuH2upNZGrT+DuwRJZW9PrD3QFjde/INQGPBIdTJ5AjkDkif2habfuuKX
7LiUWuP/lKfASJ+j2/FtKHC2hQNEgFRkyms2co6k9Jc741hSqvqiw2X+a1Z1yhmKxOA03luEVm2G
Fk5dFZllcLrNYv5B4U7DSZlAsWyziiXAyoHlJC5kHqAOz3M3w/EZMv+LGxqJDc7UAkdhNtRJJqHZ
ujN488irfA5raKFpEo26lDhQE2Yfca+ZroZL/F7z3i2rYu3qU34kphJ5ozA9/KUy1Xg5N9f9Q0hj
nkZ/iLn3FzFxtkbcaxdltiPCXVPYxqLHrSZsYZNJkKKieqRw+slzugA0oIy6K8zOBqYOn/+FItQR
iFkAtThYUL2iHXnzT3IroQwyuJzUgkrJRbXIuuwMwuqvQa7OrR0D5nnMLLUWzxcq6UgYcTYzskTU
qE0K+Z9ofDeAVqf1sBZTkfWdEj0t2cwuH22CCOOw/DDywZMfaNGLIVV70QyOcIH+/R4xfZAYs/Lg
JHh6B0VtpEOO0L3ahqlKmUXjlu5s88s1nWcTrLoz1mWCK3rusVqNAz0ZcsfsXkzHqaNf5P5hYAfF
AvJXa0yzitrXa/iRGOAzxPaMaCzW4K4Vib2XV6m4qKJ5atBqWVSifbZz7y2R6ndR8aqHNe6ZbqIg
TwwShc5eh1qZeJhMBi1Yk0ZGxj0BrN9jTJnjdEn4Gscp6oCnJiWClSbmTfWSackXfDGHytUBkcd7
eR/C/4Z4rR0OWYaADw1uwi+D6t0/Ngoake4dBKa+2C72fsOA9Xaj2H97DL6MGMR2k5S9Y09i4rc4
Xh3J4vjEhbhc6OCGZBngVsRCCBu7SS+sTG0o4+BqmD6bQiFFLCKbzIDtmeTMwENPOx6wkZc/cnOs
XiDwFLdV0k+a9dditVkrlXhtiNV4j3T6Ai0NtRfuaMCAoTtAl6ybEKy2Sut+2hKWmQmHNaywWVwv
uqftUSUYH4q5HNTy89iMfnFJGz8XRCk4Xp/P5oSo7Jf+9NYkPjBdNZbWZ/wJO7jRXVtE7v1eXpoW
4ryGzXKZeAnb6Ob0VR4uNsTFLMRQ9GyHzOtykOD3aqLIBytuBanaYJ+lWI2WEvo2JI3f+fHsDPD2
1RangDVv1HBOLv8JIkBW9wXApXBSj5JAmHCQgW/9JlRBRB5c8ZSgPUA729A2ya8VSgKLHU1eq/i6
CtyL8YVoPp3AGeMLs/YqSX93QquXxTOlvzfnwAL3F9XFnogNc2L6+C7EmOiK1n4nrNmN2A+okssB
oXXTaUInKgaiVqlEXfodlfx0XOgfUIktIvCALZaPzTPRtyDyGci4JZEo54luGsNJ0NtT/rzfeWYB
6R+FdoD2T7jXxq/nQ9bZkyGYX0fmlBzBcXp4OtsTzjb/GMszgNchlmj1o9ESHF7iWbAzKWwaR/N4
O25YIkjh5Ev8gchh441dWMlAARSSdbeCNdXXwlsjq9IBo2jG/BbdgNecgwMznrvr0m8xX3WvdnoB
lTyFENJPP/VX3BavYzs+ZM3f1nTTi+WSEBch2bqWk4H/RlOt8LCvD5JIBbTwbyKsofVEjz+sEEjs
A711JXxnDg5X05onesPR0aWpexf21+ymb/1chH9MMblrBAd/XI3XUIMd5zFAuQd5nSL7PGCYXWdS
aLmT0MayGG3EM4ZiytiOIoPMk2jK/5KYNQoDKblxYW37tVNjSX9vePt5vwuq0Pxl7MrP4o7nDevQ
mvbqMWMR/0whq9c86IybzTDu9rJmQ35eafpxbXWhEY2PEc7Jj5VZK+RNUABnN2q2O/IztzpGtfE7
ImtYdOYWzlL8NSnxyA3TdWIYSFbqDYFMPwjEi65tHzpgvHv/e4Jb0hjEwlD6Umi6nndWuezRbuMg
GJBTaiLNYZaLV+WHRfwQOP4xRj1Rlzf3JW97OnKmElQsFRQBKCuYuOEKe5QgvymFFyyjtc+DExkK
VufkCx7mFDWw293BcY2AB6feI1/6XCFr4ahUmFDdprEFFEqyh4R9UuvBy1U7faSi+cWs4+f27j4c
TeVPFs1w23a0aOJvtLDh+6npp2P+tMlxWOofTrnDcAeNZ9bUzUcDN7oetKAEagqEvr50mLjwzvUz
WcnGQ9fewWIY42cJ2uslHtqsSse+cp32jo2uUNwJ/jm+tKcJSDJZwl0b4Smh5nCYkJFshcHl7Oec
4a5944evWEDIpTtQjkHtp1scGpxpii+UCBTvvavi60GuhlSEJRhqg2sY0w31qL/wR5UPoEwtpAG5
qjkqOhhDGwMOeVyCCrsD32m4ncXMZSCr+PZY4yQynodb6wICAxTs5+KdImIHZknr6rjnOVaFlYZY
Qs5SgFA+l8daiza16efaDTCRlmeYxZvqq4ki8bn5tCNfkpM37oreEI00WJc2JUqPHUwLOa8qMHJr
ua45Uyi1cRWAEYFSy2DR1Tb+dIlup5CHUgRh543BPMfpTlZpHNPyfU1gEHJLids/p+Ae6gqZhkYb
KztqeM7KRHH3vRuLKToXu8KNryI5wOoNeqFSf85F4oz0Hf6xbOxr0hxdnkMHn89qBl+DRwHtXrvz
6uvxDdlfzsr0QFKurGDA0HSb8yOku8PjxajiupyyaLXGdIQRG2R0mG1vLjeNj02DjZF/nS0R+iHn
UvehkXuxW5Jl2pVyCngVVjLOP3gip5rQmEUN7w4Vom2dUq9o4uV6vwqWX328oh9cZA9rrtWbULfv
JBlp+tc6uCBKHsSi34i7h8oj/BM4ldA7TTbQuYh3IDB0VQRBaTGlpc3Ug959xow/mTdJ3FRtl2/W
LLqn5ed/ccrplho36CwW8vY0+9hy4rniP9rHqCIIn2J8RdgmzpPK/Gb+2Dvgi1gNR7kM7F6QvanD
6RvhK1H59Lqo5dKEzmj5c9RWZuv7gHmv8YxURbFdHLyNA5vxUAkW47HUIZaLdEQ2yxt2gW7v4fP+
NesnDaSX2OJVUqgPu6wk1sd9PClK7NJzdq+yV1G8VcW8KW8VRwCgwWoxUkbYVZR+nrreSNk8Vue+
rX0wHkXAhoaT30++qS2rx5FvtPdf0+iaTMkqxgOt8nOIDCaFvD+SxcOsekEY44bDm8Ml+CHIYAsM
qGq8IHageOXM+XV93izefrCFuSIEu1YpxF1PTmlyK61ZLnzHVCK5Zcge8WCo/B96XZvH7a7qhxoB
UKb51H/YSyAe+hHMoHb6AjnO02KWFejXbCmg6omli/6IJ1oKN07eOBia4lkzscFWOqk+gyA1ZKPq
0MdZPs1aDRAnU3SRsVitUxW4MNlIf5UjP02Hi4Y9PRQF3MH9qpNfFrT8lsBDb/yKPos2/Cg6TBjn
nU00bErhse4XDoVOpTv4P76wKN9H5d2Y+xVrp/dgkW9HH+dMt4xkdVfFqcsxTHQYGdyF3mJTL8c0
NTkM9mpDPXSyae0ztlkm99fTHt/y8tVNLPznSretb81tlido6Kv24R2RzuIQ34nm4ZQd/b9fgPy2
JiW0E0oVRuvWfASkcViORunMkwvO7KyC3hQFoZStGx4wRL7kowruw50IOcyd873yM+p3kWXlMQW8
ibraADsBf19Z2ZIeRa3MgRyA34egkc5/QAYYAMj/9tFum/B0KeqvdXhUtYE7fMOLXKJZkwnispDQ
lilsWbdHG/MeK6nKwHjBQOoIK1T7TF19g0Ra4UgH67HrwFVG6D8eMd+ZlfctqHzzNwb858Jk7Zq/
mtqpWXA/yc9uqfFwPh2B0TiUh/CjHY+wJhpN30/pqwgjrcMaeNi1l0IZ2hNiII1vUiBQh+g12aL2
6Cra9qDsgR9phBSn7mINkDmhO6qHeWzAWKEWalRrQXvjeekFu1/HgYUGhP6cGDhFgNtwUJQ5ZQ+a
9C+fBnRvQ3kDu1ytDRfQL0iFykJk5T4iYLoBVm3ZfgXKTIqt1Cu/OcTX+s8pAEMjbALrV4dWW6/e
4Tgq26a65iUDYPqYxzEubYReiOEkUknfUd7ymqiIcG3QMuOgvslA5HMNF+hd31JBOTCOG2eD4XvV
Bfa1ibz1C+2ZlxFqC3rw7VPqIUK5ZTl6Dby4Aq37wfZZT6K8F5RcqQrGC2tkrn2X9d/8Xu5+N7FU
JHgJgfWFhVF2AwnEqutk2mOdDm1qZ0i5vnEYLAwt3sanMRaufo36wjweQOjiucj9ybILAKOvObw4
1YnW3gSp0CkHgK+WRVq5ObZcg1MjrzwHRSltFKO1GYwFH3/dCYukQkUeO7L2v/s/hRnkIn2bEMBG
xyv2tpE1vmKuURuR6BtgSwnBr4PK4YoxvbkLAr0bA3R/5s2v5CIksg/NGQ1JYvnx1y3QqV8of0u+
/L2W4HR9pNGJqxpYTA4kV676e3Q5bHTRX9dNd4n46qDL/x76fqABGvMWrbJSpvqPLXuzRgRiBqIt
W0iEzLgeo3BTsEgPwzeTW2qwou9u4glqddnfKOZf2FWGIkCxqW6JDeJtMj4CwAyj1wzeA+iwNujZ
bPXqqwVqmnNiTsdOvWTn/ydr5uFsPrCJUx9EyhdUpZcNPqXKUHcdr6iT8tew5TOnA/B8gT4zcGBu
jr68JsOcVpwo+/sAYGqtc8URCf1Spwy+EEt4oMjV64jjxJNK4VRU35wwd1That4BNN3dYqx9pqJ0
cKWh7TOjfe/NwdK4/0yWJJnO7QBgIfkqvtJn/U3veg9amSlWNdOaNV0b+oWKIFaqh6vuOxIHWb+w
aOQkaONQGLWOwvItNq5Ohq3ommOLrTmQ2QagSQdLr/9CfM2doGsPDj1ahsJYjNtCu6UQH/mTWvc3
LswvbsPLf1tV3pmZSP9f0zMJ7Q6qGNETY1SGGPU/JT7+lpl3wt8ThsVGCKvBwBIbKUdSQHZuxXr2
saiuVFc82sb+UXT4OoNNOVo7LmNHo+s7hGzF3SCNph4PwYH2JahlJt2L0pmQZoQJMwtAPWtdKqiD
ySCmBkNbKpOr4c9++Fo7CBxHlt/5j1lpnsAZMTAFPqpBqNNdjsAIO7h3RsHTnmtdUVs0LvwdkcJQ
d+i05eqLAQwInWCnifN3leTzXW2mycxqG+Fod/MZHP929BdvQInN9iPY4JnZ08RrAWquCluP0sFS
tdJO4FnSyBEW6zZ7fUqs06vFP1nSq7Rj8UoAFJfFRMvVQubBUK2XcAi/wUmjHCt9MzEcFfgw3S69
As5HCmDEZgSV2Fa+omI3XShRlApLNJyd4i5SwMjorv7KNfx8v6TOvHoddegVqXISd18ERWAuS1mi
yd3cTCM1CyjKDRNVqs1ElgPqwQU4Cudp/3GddqOT+W51toAa+oqT9TN4H6oVqMAhI/dvS1XdZhCP
HkQxg5zM74p2I6Vni2NBYqqKUrzpZxEd69i7OaC0o+YklI/CRYoA14GifMLwxa1JwFzSAs4nOWRr
hvqkrrsLaODu2BhVV/O6OLgUN8tmwP76gYVyBxJbmctyOB3vXnVQcyqPlFRb7oWGflknPj0wCL0/
zGwN9CdpG1iL4p3pvyMFdsm0ogAjvQ58JXMtW60sAD1RFwZXkVY6ZjdImUffyh2H4EXgamOgZBjE
xw/+quVGkqoUvhNob33nD92/Y3QJYLeM70fPwAlVjnXt7hXot6wyMqeeRWs7YnN0lxY1Dx85ND3i
TNlj4xwIF5fkPwiy/GiMpZbhiU/hbHKTJcL3VhP9sHnokbphZ5yemUrjK5nnsOcre33SA5n6O4VG
SRSB+btjApTDzChrT0bkRgBCH6fRzjX/zML/jexNe2hjy/J9yfhX+sY+P9pH9UCENSkwgU9wRK7r
oX/xGUPyb4zHUxYP7molXb8XG6PakappAz8+tMfzMe8MBNtNy9S4VsxYx+jcB49+aO/WSXe0IFMa
EQ36+oVnQFOwWNfdkud9nWan0ZCImYtN97Ign163WNafJcIdmRhEZfOfG2F+vEKFLDYPzRebZ14H
khWTmTQMhh3djbWi8xevkDs44LOisg8XWChJjdHNvECiSSqmSbeh5ON1NMw6dD8r2sMIOyVX/PUQ
bhUMiristP102c22Qpoardctjx8sxmEw67b28AQCkAd2/zkMH+6hiL6WFQaMBuIj2Iy3FhMhc5B1
0fL0jlu6fOmC3JURP/B4Z1SwrcqVMN+61/+XtJXVFnDQxyBiC75XsLi2cMfvfxCGYhLOhw2In+zI
VHByZ6TOdcvDD61J5zwIR/8BjJ883MKTtf2yYT2I0UwNJWIqfxfeoVrNafznkPQNE6K3Byi+3FwO
TAB0NOfhvcU6iG8H7H/Cor/RHSyXdrLLbgJLYq+Rm31TKH9t1NOwRcw6FvPnIvEzWbMz+aZbdzyD
AApn6LYpqupP8PKJ5bLF3ZdQkTr+7VoW7yyLavN5x9kpmTcz7uYVmRkGFvf4l7XFwSNvZsDIvfQg
nc9CHnMqMRhXuKE4U0RqeFQfvWaT4yPdYPY+qSMBSFsco9pV6odRl0VNTSUFaCNtRcc70rrmjZdN
gJ/qisXiy5xaF5e3VUevUADLJn0xdWw8XC/Lqe4CLISXYuLiq0uWLt7NKrnXmA+1t1uI6KBFDa5U
skCapZnMDTq870loA6fY/3i69IVf7XWjyZBhAcz2lZZgysdfSfHS8O0b+qjAHX6rt8ho86clNYB1
UqWW0ioHQPd3nAuF4AhGAVISgzX7KkTwJ4r0i5GQT6+At0N+2oAX7Y7IWorNNegl8Jf8knCqfwmD
GROcAgRaq0W1pPdKsiQPk4d+wBxmbYV+HKBKz3tr1ws5AS0phr+AUNqR4UowRKfilBdRMk4mW2pM
wOJRxuZ2nDT0p9focOqCZuUsZjb4ypIB/mrFcor77GeF9NNm7Oheh4AnCXfTmlGBgpLwdCcSorbR
vgbqc0blHY7zLbj5XD20CPfgtiAw/nwSuGLjFwXm7su/e+2ogrnGsDjEJCyTZ/RvZDA/ZpltdnF2
sqQSJEZWbOU2jmYdHp22DSK/6iUwKYHEs60ClBiFN7e/Fji5eotZEXJRBguC6ufapV/3F7omwLkt
RKOzruDS5vu2OGdvt6etvj6xDDQ9IMfU/2QGwuvHM5DKPnEZDJ+Qyr2R+tv93wGNhzRD5wjiei+P
U7lduWu2gGUbN4r7gEfyx+b0Ws7fstDlXA9Csl/6oIRHNXf1513R1FB3gFubujKxTcHUGhCnIYpb
k/uMYiJwHBd1hsu5PUB/prgIutIR9eA6MwStCivhWH1gOuAvnyUcIAMmOcqyK/ZFQRKJTv8fPjlP
FN38KkorNIJTTv79q3Vzk3eH33Gtr4n44fHY6oJgLjqNa08sgR1dXsUT0XYd1GrimD51O31Y/ER6
am+LvSXEbVyKUEQuEZZwXSv9xsub2GibOsE8tTLl1k2ZHsDNGPSzpsFZdPgcEbA+Iff47pCb++Hr
ybe3dj8p4UCvNzDU+WzjkmgJa/D3kHifmpFhemeddmKh7ox6/UR16IIngQ4Erjb+T7ZgfBHkkUvH
5dxBJEfvLqp/JbAG/yzhvHe+MYI0NRQlEIUCjCIB1q/Ri9HtwOK9k2RZsIvvYj09HHDlESj8joU4
nlvUWR52T9xO7P0ZUSj4GfzYV2L2JTOlwaTV6AHcCNuyO3XDG34gfdwBcfmxDEuKNt8BnCJZOHeE
E8oK5N+089j3Ja8TjN7G7pCPqkeomMxVKhqhBr8tV3mKEdJn+QW3NtuZQgg2LW2fzva2wogOkLm2
X98KC4RbBbnPpJorKsHcRvuvFt5seZ798mR6OAxpJV/rmc6z3E2U9d6eHnqaGgR4AFk/TVZfL+bk
W8W0IQWFlQOVQ/yitt67NgxmSZFLZmwNj7+Snmm8kdSla/MpGw+UElPJlu7tjytQSJgbpHTJedSp
VWjLM0KOzEnOzR57Zr9Z3hvtRsdekG2wSfO6WFyv0hH2kOU4iQ5YCRNRz1fcjh+Yc5yiM26KnpTp
0T6JO3lO8969pw12TfsUtl5PDKoZrJknF4b0FlNv4wufJdwxEYfOJOp+OG9sTkEx4WZJ46/A/z/V
Zd9oXLF0nd7fqyA8YXO6ZO5IZmiOtmh7spa4OyYfrF5LP8CRs7ncxc8YoJhp46ZkaLf7rSzrBuC4
Z7DtKmIR+uHSJr7vhTmw2XfZk34Lhxvdq7S1wvJ04UvAnA7aeUxIT2PsHcLTstAqo3EOMADvSXwW
KUHCFg+kfhobMHqxTQNIKK06knaFXX3YLUNSoV0W3XBu5BhOfQBbt4J7Kt6vwK36zllE5POPwC1d
WeC4CRHzzoioZEPfsKGQWVYNp9OyP3xIUQ5AYzVImACvrhiabkJDQKNpJDQg8yITX6FN2wF1Jc/0
EOsF873+82SAFpnNQDTiRfQy/0ts6wPyHGiMvrNgPoUihvu45GwIClvGfdQ/wB3YeGnBsKxn05tK
B2/GvAZ3UGh79aX4/+TfBbzklsxXE/z7nKCTeCNXoMTC6OXs7G+oLnlR6Xc0u8XrBPoEbUB2iVKv
9wjeZRfF+zjZUD6svp9vWlXmvpInB+o/Xui5zWT+Ell8neKU790MVnbVJ5SagDdn8mpiuc32eBrc
abeBlqKZ/S76EOIqO0TcYB+GUv1xmecN8Gjl1kWXwHUxMzMqbHIYqvRkgW2iAi3FJciPV40hpJQn
8vrMkiBu9Z1rTBfDnUq4pFYyfHnPCZo0C9NThLrCOAzZ919XiQOueClV6hDhKSGaOIdoCy8E2a+v
Wh2etT0j+6+/o2y3C+DUf4r+4DgXUiLpCBZZ2RvjlMUNpyqqT0xzJ+hsd0NOczyMn9kUyEnd+VXC
7/xkYK0Ydxx6QL0QKl93fM7hUnEH/+hjgEijI34yTygjkDdLoSdyQjVhv2X9kCgCH33GdLRtvFMa
eDZpLzm/VKlHHtq0VbSs6rAiP6qQNLYKWa5AC1Z2dY4G5wp+89HPSXeGskISp2vh/nW0bM8VW1uo
0HlnVvUar0zkx54DjHA02FEZYlsB6nAWKIJa9/v2OLbDeqlwvkWn6JQZiQ7NGNzKAbTEFjlGJfWR
KHa5WzpZU0Q4hD4xeGgcxn2OB2R5nCa91O4H5XWma1cKNRhZMH00isOvfCcO8B56kmVic3ZiK2Rx
vJPAvP9Yk6xxX04MBqIu78CXJZrzsq9dNHVcOvcNpH/wnfLQrWD3gATrdjoSefFflC+WygdyFqiR
GZULO0cdd4xdb4FqMsvBFMBKqpy6hgpwVVJpYMygyCs9RgNsT2C3mBkbbXfCBqMhi7qjv1CLmcHy
t5s1SKOYa0RZjUMduLxsadkHpiCn7O8eso7w8+y3Jtlfo4WMEahPIKIuP0bGJO7D5P43zGEI/wSe
GJMiqR9wVjjv471/tubwswA2UkABHGMbJIp9qGhv2L9fTBQPL+Q9G9+bvk9ll9I1IqYmXy3HoMg6
KD1qOQPnIr4mJUXxqkkskZ5g9zrt4UxRZUhdsGkxVY4+Iulb6RQ7pTDwJZy+5uLUfTN7kAxgfjI/
8vIRCSXKG2J8fVr83ciXZSclnyKMqBpDUz03x+dDilalA3H7IP6jhvKZDCYAWymTX7/n8DiOYFnq
V8dM593Snm+IaALK7CgAOxwCvbNDr5du8HpgO6ZflE0019ba4j64zxemvOfGOCKd9OWi1UW0vESH
DJAlMOTH3m3294t7nQV41bTPw9NMeiY/Eu7kVNn3e2gc/d0MTXi4AhyfB+bwzEcGQZRqcA1SiyFX
pS9LU+1e9O75H2WpsO9yhr9bLEIpZdj7z2ZhM2Eyg2wBy6RlDkDUkvB3zkCsN3pfUigosPfxRd0n
bzhXCqygPus8XyYRHvXM6/Iibrvhv1YV3oEdzAZEKJCF04BHOS83wMSJyFGWAJhSXZ4eawiaIF4e
PxYAplIOYklgo+WBL7GP7GipBAM+egNcnOu37f95q+qa0PvakTKLAUvo1xFq1BZjOj54aMn3ivJ/
bh3/4Yaj2BllBKPbky7KEfOEqxLNE0JK7cJ047hlLa4Qm5274u7kQKry38DkeJ87XmrYlzTz6+i+
4+3RQCXwlVPDowLL/kk2nHAfuJ2uQpXc5BahbjF2CneKbNBkGn5HW42Em3BnWcHUm0TceFgmNqOr
7cGL3m5xK3tTqn0z2uXcy6r0Ja02/Qi8xJKut1XmAZJJDSPLu6khCF10/8dIywHDM1kSO3sZCIhY
GL6AsJuWdbv1tvF+SL8K+JsMIHDqZcy7xqcKIa0AeqyQ4jcV1r1NnRCXSDieJa4MxnS5YMGZJWgB
IS8zL1hnCBQpyIRqLy4IhqWF7LSQuQOO+TdfPF7KQuLt38ts9mLj2h5EKwVHCsDGMD8/W3p2yoXC
EQAIYKRwu2hwVvTzInBPA8wJ6/dB9y+2MIToyggMN1n8dqyN4iqVvq+5kDK27dbLX7lYlpt/tARI
1uYi8v29fnJmGXzKuUO34rF1VZyJi2yP758GSmBvRaAwJTOI9RpzQ/KTRqw7N7xzuoICA5TA6TAO
PZY0prLWzi4NR7yB8NJjNkbcTY+NKE5XD5Q0gD/hf+xCNd0ro8hEgU/2rBN0KIwYyNxi/4v2ZYwf
7t9XiDnHLS9H3qHdLspnJZW0MCCGLQTCwx/6wkWV/vo2kLV/Xh0dfbva36z9VqJnS7JYTFUNY3xZ
kdy1E1Mz/uk8E83+jY51INYgz41a511p6/e5ZHuWbgLLL9MRKy59R6yDZsA7N4WomeyTyhkyaEvG
cy7JIwJSlgFKiJ/LzOkKyKbz+vgqXWI88L8HfR6hpPN0sMBwiVRvKQF7VUxe90LIqTN4UD9hBpcu
Jc30emptQoYELhCCPQf141mlA9GuuneVZItrsbgyoH+MauECSWrWQ6VaIK0d3H+gGBAf09R675mb
Q/GMxxrPG7RVAkDa7y8W18b5Lnk/4QVGfN0Z946ENGFsEkZOAmLK2OHhaKtP3UZ9FuH+idmJxvFm
cmbmuGcIJcVlTyWX+cATq6k9dte91XVyFK/fRPqoiK4hL69DkQl7xlYv9vS/K1xXTE7Txo/46isK
OvE4PUBfzr+g1MGBu/a91ZlIX4eijSFb649tZ8NzI6Be3HWMqawnejPjpfC9i/U3C4+VinDj1Rpz
8wm0UxErPOJd4PK7N+Igu5sntm0JNVHDxJR5qBzOxtTCkN+NL71sjJl+ukCuOQfjGOsbVDO3qn+W
Qo8mJlyz+MvOnM7xJalzyGP20laGzRqdbtyv/qySfub4CQRW6+W5tLpF1VjguGed4uN6xuV5VALX
kLEoZl/u8rfz7ryytPjXDGD6u+n/zmWgrLjlSRPvQe9UN7YHnvV63SYLyKaLU0z/zgnA5EYyi8ke
3zqM4Yo7/8kuSzMjkM5lxemEvz+Xya8TlugaeI/JmJInWpcR7t7N4vi4GzVmTbuOmdrWUzsefxqZ
QfxCNtHkOYTTWQFVPj/pYF4ZLqw7bTufxeGU44lgybT//yM+kiuI6aOzHirHwB0KC/0XNQpEI2G+
0XuA6K4CxuTdSQa0MGiAWdO5v88fuIMr/54wWwwSsP/M40nNZqErKm+V7TIRDBDYbzv6WgU7SjHM
91u4zhOTTdCRR8b9AGkkiVv9TmGUzkCNx5Mxbar4dPZEcDuqK9UwXlAsp+kUZ6wSuti5MyLNLx2j
xh0lI48Q5semPCGNhxgqQepLYNMWq+ProwZlL5P3ThiZ/i4lxyYKJlHCY2u9/KSmJSHwwUKTMTmE
4F2+siA6ESwqO2Nd1od88DeHPshh5P21mdJzso3AQHxcVfQwG8rhSE/YyVlSL6ZvoBxVVtXZfgLR
kig/CI/YW54+e6pZE/EYh6mMNlhjR3rm2n0HZLE6qWOeKc9MmgWJxPnTjvreKp7RKTDPNwPmEsHp
PFvjpbeIQUC+kna+m0gggCgB6WiO+pT1WDD4HhrWUEuclnQtTg04pt0baA+gl9sCpjDjzpWqCKVr
Zo6veKHfT3PmyLWLF68A/sgnZ1BdRXvbmnAMdMM8AZwo3A7b8hukxw28PlJnyFcNj6+bnp2zaawc
+Aa3BNxZIIoRXoG5JC1g9RLus8NSaEgYA+JelwAzEGuXoEp1p+5G4ftIH3pDV8RwWVmRkk1f61uC
bIT/tuAmQ6xI2WlCZKwYkIAOgDy1PtTl3h6qAHtCiSWLeID8cpqx+xF6KAyJGy3QP1WkS9qrECDh
Xsmzkmjx6+Mo2nsnFyhYkwUEotLBqzgU5l1srNy5gjy6bHFL8NPMr83OO3JorpZIn3AnCUhTNJiz
fVtaViM0i6sx10OZuypoQkJTwudGHaUvsXLZdL9xE055rtCqdT8j8vsNXwSUJE6jSlK6bvb5HrWM
y/F3iTt+Wcrwyob0ppXqkpb6yAkxbIbY+VZBIDVU66nO9uqPGSY4YZUYTnai+rFsj4TypEEkg8PV
qoC76yzAhiLPdWxOgZy2twZpjITmd92ZZs2pZVC3Q8Z2HWYtZlJd6dBIl0Doe7g4emLgDE78a2Cg
swt/yu7rpf+cOp1yv3PBcbas2rcokptb5Iqwdvzy+GSZ/kfHmseMrGa4vFInB9S7JoLrFHhkMHId
n1ecvWc8FKNDWPhtHl08aoVSmAsaXMEBrnKQ89QTmsnZk0UYPODjlVZl98QE7UyozGYDH6ZOQ9PM
gHQEO0Lyj7MXA+Se+ZZbc6YOe11py5SU/PYkqshZ7H779mEh7z8C0CD3Uisoqd+/FdJMAX+Jd0yw
F0tE/zU7S4lRkV8lpohkozJ36Tnriunx9KoVXKAH24ePjZy6+JG4ftwD+2JPknKHo1JYijmFy1Rp
zQl8Dtq5W5QLVRaxH+raanMljf7iXzO96PmhaL8VoQJjtJINZT/dCx1q94P/QYdohqqv3l3liIu/
HHDMsaJf5RNGXKokgVBdPh5pJW5RuzH0M7ErOnEh44nD0/wjoLefGzPzR8qlzg6pai3yfiQwULYT
J35wdgXiQ/hpNvxwb3wWi5k6T7KZFznwG39hax6j+cCcrw0gHRlQpLt7naS5wEkG75yfClY6xn4X
bSGDttq9JMKvRmng7uQHIrhhGmSnJQUxOyCvA1s7ypJtHNQLswA+w8Ud593XaZUPvn+rFQZP0vOn
9BEnnJOau6z/YWBBmuyE05SfswauVMlRlsDRs5D4OZX+AhO6u/lQ9mPJFvmjXoFMorAmTTGex0AY
HLp/GaUQSPzCfR3/BFvh+r+uprEdtB2ZaH2AFNGniH5pTRNJhY2CUg4VKSE/ipONHbjbUDolrtXn
zbXqflKbjfOKBQ8ZVRoV6IIWQKdzXZ9Xe2x1hcufuKxcQOGdcr2G4CYe0wxr02DwnWMPPGEYwvGO
N2qU+k81Y5X43WBMR4bJhq9uf+K1cXHpWcRiPLWpWLcC53h2LFpMmN7uRePpDvgYSWUE0J9yMOLo
l+7PDY1VqnCDlL7wJuMEQmFXIJ0NuDlTdZ423ELhwpy+Ys2Ki3+fGekV72Xl9pTrtMG0q9fmBbTZ
rl6NY88zW/IvhA5qdQU9+6z0J89dkvRc7fQFfGScGGgUvGBWSG3wHT7uIQn7c1tgd/NINGhusHcR
iFfgdjGgGolXLcqwvZbPlh3H8JJMFw1n3Xx+gexFA5T6ODwPtbwYEz6FQb53XRll9obly+W9ECF8
ngKje4LgRkM+/LUytuQtYsCRV4hf48NQ6EC8N3ecKxqee9XrQJJCO/6rFXam9ew6+LUn7rEQWEVW
QV3RtkC9JPAUE3Bwdl+pf98J77EHOTcK6x2d0Nzx7mj3R64ujqjxrpkkfJgUJglRpUsGoS6IjDxO
jocvl2lO0EeT+sACk39//eaKSzVyFESuk8LuBQx+fTHPwmKUOKEwJcrS0v9GkXAf4EZM8e6LTQdl
xIUc11OqRrjQN/P8Q6KwEvB0ehdOLwSz1lwqMuNGmqhDisa9GTfZEDxv4uEH44LVGSifzEQSFPaU
aBO5AHBlqeDRlwwovpCYmJvKf4M49nm07dX6nUFLfgTJnLicjG+ylw6nCZSt5z7/LRhcrcBdVQvz
2k0Ovm9LHy6glfujviAJlpjnlnvWXm2L2vlOJGH5vdaKwqp2ds6NeCFos7j+vbdsme0esPmeqDHJ
jiaOLE/7yZ/voVFRilhIDKkZ9bSY/n/MB0ZnK9pcGax7AfhG8D+3QsgzSzVGw2ef8jp4UYWobaoc
DZXEtG6rO2hG7XwuPA/A6b7ZP9XD+7tgI9c1WAHegID/HiqBAif12NnPjr+UlSVk+MkzgzmrKaHd
C8HmEzQBqaWh9mlxS5ojrL0Xg89JNDKj6bekj10u5sZBHI1+u8L1oAn+yi4JyNGtFxILO3kNzjxi
Echlosh90c9yocv7UP1pXwhKx+T35ZH3F8+0VQOFV94THSPZOH6Dqtb8um/fRbk7Sj6ZiAlTETfm
aeuP13raGVb+C3BkU5qlOMn6qTapc98EggjzhVhtWMHO8L8OY01cXgLYvfK32QvKy7B83dioPGtz
r7k5TacG34bx9kHxkOxfi909fnaCdE1bSh4F7mxf6ndwmIHCClrtLmPp9v20WWhzsRh66L45eYgE
UYer8HtYyarLiz0rOn0ZbdxmV4uD6E00N3qt3vJERbFJTN33i3NPZXF8jsN2wSRe7H71oIR1OtZa
Rz405g/fkBCIADUhyzKJwn895irXiAHmifg2BW9E6qvliVts/8h7CxTfAm7WilPdISexc4adsF1a
A12QU+jLXV/mXwGSldZku8lOpxfie3Vei+S0ghxsNTSQGFWXW2yEMo+go/HkKbCShIsK/qCZ2tAO
ztKbkWP5G7L4sZCC28f9ofo2gaupkdHpMpSHm26XlTZ9oYiGGcDX3FVFzcEefk01M3x2T1q+dVta
rAHIilURxLFjB4QMdhSHOOIkUx0z13ZIKLPF/Yt0PgwyILcl1r1th9s8zO5Hy/aHIwHFeCyob8is
y8U6g6xnuzAUI8oGXkVwiBV2rd9v5v+s9STGKaGXlN225RuDD32kOwo3ud446VRdVb6+6zvrPrVB
hKgHPBZuJvG/NKlEERx4X+0T2/NqKYWtMofG3HLEejfzP8DCsciIwHyg5x/yTAot+wGFun2RsSJd
yiXqFZTbtMPxdWfhZoi9d2KtqcELIDlkIq0LuV8Uj6RLbpTbH09OgAqWNU1pHXwmogyqrIv5ebvH
+4x7pb9oGofkf4mB55z9ZEKRey9kST96+SvImY0EFPCIl9hpX5+w+lFBxlaNKmgEzLune/207exx
Jmv3OdPrJvu6yh2hCwDu7UpXNXd7oAfGxon6TqVb1WrA3oIN/9pUYJCz59QRLiyyHUcFk6GDsM6G
nKF2UzQHkKEcGFeAqaIFvfly4I5qOEkG4QmqmpPxejPOP7U85Y8DhrhfKI+WyNGG3mxgSl3snSx0
gU9EK/MIXlCZcqu/gKPq5FifkCESVqoOTqSfzBfLQFwE7/xVAQkihahBEye0xjTnPpykMoy6k7cK
CZUspieJRH0Ggd/52rkqpyFnlyckn3cUbsBLpsjCdQbepO66jfNykl3dWB+Z0DIWLhpz/E8MS3ag
WuSDFJs08PB8OU6zisKISkp7baGO2WlkSJ31Jshrv5NDVuHw43z+0GCa6lbePCvb6ISSpnKGrxg9
UIhXNE48yMAibZipYo95g2KOLrIgxoxA/RmdmFj2g9uH6BJctKFwBWL43i6eAQ00h80dlzYhATG1
9PYy/y9zyjkh5XBnjFVLZbjyeyYMy3ZWXngA6cpP3qS3xVomkPH+6OE+xun0vtFeujX7S2e2o7n5
p76yHD5OfK9Xg5M2xR7/9LnQ0zlIfX2/RX103SqU5qIdTsF7T1BSNzeRmwTACAAgD1yVit1xRqsB
SzsgQ182D4TYfvwZA05l/3VcFxAf2qPzmCVOJrhie31zdiK27+qTSa1fWVaQm61OKaCTecnoa9DY
QQ4DFAeW/qI3ZTxFUm4UWipxCgSimTImYnONkydZD1FMXRTGkNLF4MYIj+SjHirMqRirGo+Jh1Ss
hBDf7ydDKzsuyAcpqJYXn7NdSqNLDY82bepViR6SWMkV4fPgV9FlAd0CjKLvRdgLFowtbr3ydt2/
BMx3OHFI/4YP+q1F/MryqE8O/IWcurYhyjkH2qZvqTZUTVtgjfH4cKBQA222e6fEzbLEzfPgNwlg
oC7b27XqvBE1mXcvWcwyV/YKAOZ9t+89fkyRxqaYNl0ETCpLl8rU+aTa5emt2hw+mXP5bSr6ZtFN
GuO4OxsNueZx6c4Ab9eq+8+40pEhTRnvv+R5jXsMKtYNzpAwXkAFVC/XiO5SmAYGt7Alap3Dw4C3
W5ax4kYRvACtap1ypdu/YaUlyaVQuMHrwvYiulHI14DVL7x8fTBzflQb4Q4jgcUnMTmqeyzi8ViZ
VcBfiKzlNY1Rf40dOfgaVUFH3rIbKwRVEdgO2dQkI07mmxmN9i9H7eULlLceaLaZNzJYF32j886Z
8/yoZvEFohEoTIrwg7YDKtGOrfXq7BmpE/6BtC5dN1PJEMkelCeHyhSvvIYVaxREZ5B0AXq/4vzb
tPmUZ/D6KXzhdQMuizBfeBZcUAipKL8vqz8VG03qB6yAjvvWvAQy6UxONvP8++ZCIF0lbGxvLLgZ
QGxTLMUs0S0IpatyCo1F9N1t0Pgaj9u4CB3Dl679LS+b/UEQx4mG/RaQUabczJ2iMcdjtCL8TU4k
LqAuc8c2f83vl/I4Hix1AndM1Iq0MTZOY4DQLpYXuOUoUKsTY8K9nDKp371iakN3Xb7PaU+ZEl3q
5GfCzm6DXpqlTuJl4bO52FAE6evQfwvzh3u6jqOqd7hTMawD4poi+SzpxymWYz3sNDc5nPrPtqtC
PD5owSgbxFP32S+7vEe2GZCLQMPwSE0+LGMz0T94W9GqLLiBbMYg75oRXba2aPIxVNQs8kxwPu2T
oRGU7jYttTaDipLIlpv3gN/CYtRITWBKxcHG/mzj9PJxaO02JCOtpmLNNb1UAQPxSvrMycWt1i6A
2Pmlyx47YSrmKzXt85L4UCv/LdvHgpIQrCPQf7BBkjxgmO/o0hnTb7V3ZiBzwT6sFo7ceVzN3aUQ
uvdwRzRGb++9aHyvNkcuzR75YQrqgwj575JfYySAVZq/Lcy4DaLo/wV96hZZ8qOigOVlNAAvccx0
l/KwIlQ0zaKtpBe15cp6YVU9hIqlsb5If0dhie1Dbg1Xtb9dUWgdg2QsDBLE5c01fUDCSZw7d1Ci
q4epmcbCiPUR5wblKEGUayxOOxElK5O8e68K5xohPKHOJYE4DHL3XO3jBkGGdPfXIeKDJwCv8f1q
ZOgmVru32Q4QbFjQXY4hgEEbqTRbN2QU4dG3s6KJa3zaYyWqCW8e9zCTlLsk3mPOk9PqwveMHAuL
0/jwkzBwX1xv1kvL5hHDtQz+DjwX4UP5zHlY0isID/kcAQ2S7tm+ME/D8112e3xu2pwG60G6s0Pw
LSGTCb0SD+Evtn0pFaV9UcsNL5aPaof2+Z17uONAz2/DZC7G/h3LFJcCIPtjmjekBt43koO4il1o
PuDXr1VPHpu/FD4/FFkySdGrJhfm0/0fQukQhBuXk0epKZyPQOfXADJG4QSSYIbLU+1bBwP7U0mj
08mYW28fZbojL/+5Uo0WLYd6wGqc1cJe1EPhnurjR68BSekiGphUc6mi0RhLtJU7hOI/2/3ELJQl
3ZOqwbZkAh/9eRNkZ2my0HCfZlyvr7R8X03/HOG0RpypBCetkH9O9NpaVH2AfQp2FSMTQNZSZs2J
ZE0xPEQFSYd3WKJlw8OfATnTt+x8wqEEsuESjaVm2zVgm3mckG/8q7z4fcM4jXOZ3UrT+m1DK/6F
7njdrFJbFCddKZyLlFJzaeQ2mQKN8bwTdIg0SrUTLsj4zQQ6J/0exwao/dPRahPXE0sbw4hEH0QJ
YRhDhOHmAE9d3DKcYVTgbOCQ8gQh1G1PDQVNmDzbMiBfYrGUFI6nSpmBvLcDDF5pGUmORIbaGz3j
TCORzf1brF/cHc6CM3izFAC9PTAWzENJP6Botac+bBf7A0MJo9vWtnf2t8nZ38wJtysQKCqR1pGy
I1Hbh/j9VZrtr51OPgUUvIynD/nw0lp9pYM86dpoXQ5A9jxKT0hdtHPO4GuSLUMszIjux+xAc2jh
vCE2u7tTcgkGQjMlJVRoydAOQ0scxUeMGT1RscSje/jjLBjqM6OQOKau9an78L8KuyMZCNA4sYpN
e/hSvIHsNawgk+MV291SwaO5PAZBZLMAD112pfDCCU13marIUHSm6jr++EHx1nmksHKz6dkpL1jN
E3X1no9CdpKxORRuzxx4ekc0EvBGdQpuA64io+Nn+L5Ez/Ui6zj76ZLt3+kB+ILOobeJDmgind49
9jc8TY2foCsDDckb8YZN7O1ge6B9+fyaklzWxmvmtM6NNc+BK4Q0vj5X38zTppRmSFCn+ARDHRox
L4/6h4qbckq5Pue/JEed8SREZQAExJxVunITozOqLT/sYL5qSUWMW/NPg9IpZErglhGmaNTKqQY2
ZsHfMKs1xS57KUTdjlLwqjIe8BaKHL/HoQJoDl7snke8Qp+jMPpkhwzlStd1Q0rCmAd2Cyr16dgg
gqYs285OJQd2ycmUxPFceDdxjg2Z7mhLnKt/rHpMu0yoTy6Ew4v7X9ITHyBxnfehlesyJX1Q3Aj/
fqILG0kQt2VkK3kG/I3yDa1WSjXsZr0eKWnLcqaiNZBD1UP+3YVYSdvyLB/eWI72+QYXFg7p7ICY
WRYLKR++IJn5z+NpFF8BudrruiB5u3npyt8YxNXdVUZqFaF27GKIotM16ZTb6AC2pgI8APqVUc+X
0oq6Opoopa/x83LPpue+DmiWFFjbXDUoI6hSF1kFZ7idPRAb6RE9UgmyPYx0I6qy47psqjE/HGTB
1lqAaFEkUlRMetaef4ae16MpmwwGqwI2qbrEQgeFpXqduMZ+D8qVjlhgXAv6Sd1MldQ1RnRBOpy3
l1Ns6SmJhIK5pwvi4hiYB7Zvm3chctSvbHr1Ewo3qlTt+4EZSIX0pzx0JYHJ0mZrOaJ2p4wyDDrF
kGByNd98OCBB0gjkix/O+Or4hE9sQ9hg4VEnZVKJduUv3IvXSz/hyu98UDHMpR0ltBpvm/fl+Twv
PDJM7+CzdMzHhwj6tcPi2CU67yI79Cgj1LIGrKqJaKlNdb4NSX8hpLpB6Mu9pQx4QHdU4cK5zRok
0legXGqOuK7XheIz3G2yaufEkUZIjDUhyy4kh0vfUDxTuIFbdfITwW9vjvXzC+4Bj9iaiL4vqpRp
zJsuqEbmOKmZ61VrvPqpk18ZYbgcmocC1A9RX3Omn2w0xRfEntExb2EiNNXLj5803ma2+01pU4gh
VxIYtqZtv50sJPGSqChnXECeSKyCOnPgobCbsve1QSgLCEFwCf2iN455jNlBmoJXZBSf8oEasR4V
H5xV7s6BbrZMpiAIZqpB/DyHcQkzhkdBsF8lATubouZdOp6V4WdpN8LZsyL3DPtMYpZwmZbRpdRR
0A2rGeERmdre9ECEPLz2h1e0iNcw4DHBS2SFGKBzOhvJc3MKFLldqDa5Mb4F7x3SaJd7T8b+Z9u2
3/JRyWV0178MfHh7CWYMaSFKmCj0ZOg1lTfxDDbDWJVbaC10ApBPib+WyUUhuv4jbjupXaN0UfhE
Y7TxRK/g4tcSl96BrK9XOgCQNUyqkFpkjXMbzwHlsFK/GqbsS47UYtKryXMf0oQGPnTmP7SoRUNW
r/jNHeW98sZITjMpR8DW+57LJ5e2z9kbDnrI+pEKwyaHQK/ItT2aXKniRUuiDCGDhUpYaa1cXeXC
Fc5UptNdI6aWS8aShjNLZzHIPaA3YJztlkzSFrae5Rv1CwcjNkOpRNk3HR7/J0/DCAmjMwSCfvF6
/vO1tfeGMFnWkk308V4bNlJDdLs0LMmcgCze995rZqmtkQH0Io7WSkeJaxy4vyVCc5aF7jVpiAq9
nNxt0mxNXAB76zyhWb1N8mGzfQQTAtMyQTHRZog+5KZ6eDmHpECjeCZahz/WdW7t/cXtJUHS5FPu
tNX43QEdjaWtOwm0NOpo8vxVN33tY4JArWvAMTwyqJo/ODwblb8ThPcLgZoT03JDxaKR4O/gocjC
4V7ybVTj+jm+LlrfrfV8tXMnynjPZ9R3BdFIj8Sr14eBRUWH1Z1tlkv3NnnX3bmmAYR/OdRddamP
OMM7vcmlgRR86lWWTwh9u+GQ9G058N8G4FP8b5ZlIhhPjz3KRxSl0ZgcfaFo+vgKlch7r07bOkxg
GL6CDdLefBtFHgGKOaNaLj1CFThTf0xMWiU793bfXKVm8Dd6fu8gpOV36VWLxN70pQpFX8XfPSvY
CjkcOnOIVHOo8X6dhIa3Q920i8AgpNx2XESKxMLlFlCtCSsDuh3yWpm6OOfLESMWlONU81htHctt
Rmozrpr0mhqWyCDv4KwJgwTqdaTCCEPhDefIcW+h2jrtEBLU0kcmMUywcug8XN8L0CjzWGWoWWLw
mdcPfxM/vpGiFDGCXGVwDob9h24XlntE85qXE4l2LQg+vmfZ1bon9T01aAxXpH59EvW3cd+0xhA1
2yPf9UmBbYzLn+Kc2WacpZcDJK67wLRd6+lXLC10sSIEvdzDeRwqTm+KuoS+83+X5wDpvf9WcSN4
ddPNwPkGwLHXeaUbHOnYlPh/SkYjflNXKlXdqs90Z8RMagw3E3T+c9SWAMiEDqbvhmSn2/eL5Zgq
JsS0VbiRZPenY34BU8NQRGWCbKyGuRhnULj5KMXJDLx9IacNavni3kp+tUX3nAhjvPrfTCUGXmKS
WdDudluxDqF5ahbsdq8ejnz8QAhm3CD0B1g60ql3AbReWmwfpShci/WKSdv7+LpDbsiOH0BXM/JU
rEOgYNhwuDB26tCo063XZk3gkZqy6HGD4mI240iPYvMTtIXogO9WoJkg5ZPKNCEzWz0L8Pm+EttQ
jTU0NYjR2RFd7ynAXYssJtjWmcafEPEH15cpOdIEt+Fg4mUaFTontnmrKo0z5KlW/IB+ffaFJ9Q0
vkA9q+JxgjkKOoaVNqVmd7U+k/sa63aS5RynluwCid28Mqv7qyoBiN5q2ZAO4+ynOeed5Oc0ALQC
fkOU7KBv/6Vc2ctqBjl0wS80dr7TMQY5b0KNlG7HoYoCaNa1GqgIRneV8kH66+YZF/FqEyiqU1r8
0beL4V4+RbKf2hm38T2AhjbAl/xgG5n7b4jBwM13TyPjxW/oDaV/ayA/4w4M1N8V6AND12LLfmvb
res15GGLxsnq4ODgkw/c2gsOGLTsUbqVpKU8kDE292yVENAayGQz1eSJPJlWJZPOW1kyIQDTOAOo
Jewd6Ug4lF8IzM7o1aoC3skB88ARVrV3ErdS8YSNRPoZ2Aj6NZoIUtCkbKhQl4yRKKjjmrorBC2T
n8fAzgEVnERaC/hHkl325WJVewe6zpTZfjj4yG2bKH8ubl/g71RydcrtQYXq8YCCrutEPY/Nx8GV
T7h2iY8GsjZ0cMgsOGwKq/KI0M3/2YRZ7f14Py6yaB2G1f+OW8lWMEPXhAOpjH6thzmwHUra5cdg
AkjZ0SnCr4BfP41UNKAHuQzRdhQqNbSF66+3BWjF0JaUm5mSmS+PQ5EedvKlfat+kEALsabLCWPL
rOArAucNICH8EKP9fZHeJFZdCYP44STU7gvJ5YyRGFdyuW8Qj1qqgPuOipoGNOcLRhvXtHZi7+zb
px9KzjwuAXlGruJH3DnQGSTIn5TdLMZskTl0FreT+VgN4nHDZkg/HiUNOmomOctKTEx4a1s0pqgW
n44YbedFpzFdtlY7fmQfyCxerGtHBkV6KvWlK6gc3FRzQenxW2kuTg11hHuarpX0cHPXynuAOtZv
kFTJxyHiY3OKMe4LJ1ZhMzYUaMJPI0FOCRGvaEDd/asmjD8MRSAZ3Irv0jXBdoiEfdP1D+Sxavu0
KgqgJXA1BHpcA2cKnmAVZt0xEV5leQwW7cJjK7N7Uw837m42PPRdph7wcovdi0Aa3DH2q/5gesMR
U+lelt033rGrWXbKku9beu/g+4lm7pqY7PNmZt3USMm8fBrS0vwuSxUW5RAE6ee5gtpVtZvcptf2
YVz9n1vtmdEyXgFV7k6CUchgQl1oc9JxvC77Ot1CDhWpJLvbEqEuZvmUO4MwO+jF7BtNoD066IjW
cXzFT2CpyVv9XF5oFiIuZ1t5oIxT0Bmk+CxMlBqfaEIEzufxsQ1u4ZIldncXb2qgrknzz5b/inWa
eqYc5ZJl1sb7MCzWkPmjhU5gmvNoo1nug72n9Fu+dgr2LF384HrNqbd6jS4dy5Vq1wlVmAkJjf/6
L8FlxoD+UKqhBRZz4ZAuPN3ySHWu8ql2T8VF9T9lYFhs9YgeVTf9JIR1nC+rkMuuVm0I4goySGil
R/LylJc6Ccp8/P/blzoM/sBIldYeyrhC4n560mW9pBWo1ndS2gPlvq1b0qo5+1LVwUxGPdIEt6ux
39cMRVCr2BDrUb7SiVI0keCxV7McMTGDWPWgajRa4w2ZwzFPuyq2YFqk0i0HAk9QtKsQsJlQ4dZ3
t33aDxf6klgRi382CeNQuKbEvFuzPxnbteg7p/uohksglMsbB0128W18rxTUV0dRPS3DVpUMkgbf
xOiyH4A+f2uBCHzRe3W02ebmDklJCqiXgiobwMxlxlGFBgfv9D+0e6+OONdjYHN0Z2jFr0t5taKF
PNFEkWYijr/e8R0ST5pOy4ST3ttIuhs/UL8YjT0gA7b2fPWiHbgEQQrR3j3Cq/prDY3UMDy3HqWC
JfzgZmcSxLOOOy8XzwwrU+D3Kb1vd5iQJafbU9LLUDYmAtBBSi7+KvrCWHNWxeiJu5MKLVaSQSCc
rMiX4g6EA97YUJKJOUPTreRLSmdl1Mh7Y/XFfLQC7LqvRmVZKdwD8fgyJyraGTQhIQ8mF+BCkNa6
kN4uE6kOT8RunDsDVEssVcKMkp4k0z0rrX3zvNAWKJ+eSBd8XImxb2seHlWkaxyE8wUOmpLFjSP1
NxlftH1mGz/gCM4rAFPRW3fmH254TuIpibq8gcduss0mMwNCYesLHvZhH0zpbOAjcY0QEvK0Gwbc
e/Z5PgDXeUvzDZyTBPwE09VhRYoffQM0ZQDAgk/3MLjhqpumwBlVRZA0Fc5dB29BtezVjOFh9uxr
5OsqYB6ADGKWKzCh8/ik/Ay/wBykQOZPShQ5gj1WqMQkAHcFMc9JB2hcD0qWecHCFDz58u4Aa5Hc
fMyDbQBKzyubVBK8hRHPqTLg7g1mRktv8xaDr25n8cpe+5GLOr/ekgXUhc1e3P5yKb3/NwiybO2I
Oy5YrUg+hMb1xOhiSY7FcJ+EnsHzN4RMTnHZ4p/mXmrLQjNVqVymHCfh0XLgHKT2FbnzN5TelKjn
UJNPvYBVHcI5Rvuq2UBWIjWloyQOfuwX9r/nVTEAeh/TMFt2fe8n/t/eAeWTpXNYyWzE0LSmkwGt
4euPnBGq+HxrRH5Cd1hGc7NLO2Rzs5e464G39EKvDRtXadJ9ADF7eBarMtf5ymWNOop+7dx11vE0
j0pZdHdPJLKylmRlYJ2lZsHHElBooqTp7/nIZ7NuftNYha9JzWYV5DEfLw+IYSLM19bMvh/IWyiK
gxfQDR12NH7K8Xf0xD4TKtZVkpxbrc/3+Q2MM4UvgR1EJ0hYxObj7mtnj8iHqiEt5zH4X8S1FQ6v
HgRWvDl52PERvdfHA2GmmSfeM3nVIIjNEcCDw+PJbJvyl2lGKXjd+XLHNoWrNPl4+zhRFOpqhh6Q
vEqB5iePJ06fX8K9O62I6FgGb1oPXOZsiLIjNw7WnGBDOnvpeDr3xngzpQxzBYKKi884Q67l1htg
9M/oLJkEX9ynBGFgHYsBP5GO1vNQMiYyMUTvyJQtOugi2GmLZjo43qug2amaHvnbjdpS49JlknQh
qIYEzZ9zFH30z50URc8tzkIo9rOgaqJWIxhZyQptlZfepY/xKX/9qzlgICK2aHO4HaFeI05YTSsA
oDUFETEHfJmxt+sBA9afHATbhiBO9X1Efe03qVRr/JFUzCL7e35rAdo4HIC2rAcfgS8LhQcwoZMu
mphalc3zo5OEFCndPn9u6/1Wf0dFEOfgK64K4lChfU4hoKn+ycUv4LPAeIa2PqmjzHtUZenu74/Y
ckszGWjfCOlVhsedHFLjATdwpGd1M1PiqJijRgjPb5FA3T5GjyiliiXLQ3Cs8vjy6yDgHpXxtttE
S8mlCH0RzCBmnct4tTuzcs0faBeGc9cga77bOij4t7b76RnIsqZz2nQFJVytJ/PLAIbNXAKKcgFu
mePzxUyeh02EDHESTy4zziDQRf/lvO/H48ALjEmgWXVMhLwQHcfMKXTItcFnuoduyyyq5a1boJK2
kTGFRITLEI4SA3mPqbDYjXuS9VJl6DGtVpctF+CuWbd+N/1vaUOhgKaCzUQW4am9mauYfYJUYH4W
6kPDYzVO/SLvfjvOb+9tTCt8GlLTiQFLXY1pxSnzrpaWs1G0ECQ8T0w/lljM5/hlPj5Yg0j+8w3J
jBa6L83cHmEA095xJ3pM13iGxF3FostFus3gwSQd6tQYdNj3rDHvW8vdWUCLzEmMcsRBm4Qg8HUS
oX8H344z4Xap2/dVNpVUOFkfRvKGpUHQ63/bx7aae4c+5zOv73BdCyN06w81wW79WmlnbrZ6o3RE
Ovkih9SCsA46JzAZWi41vsIuwXtCPG1ibL2F1evtXvHW05qKwyx9GWb5xhbkRC+SGQ+HRI3xuMMS
RSqWoGoseVlhRIRQWT1d8uRvq8ilCZShQJwrSyvM+np2DdWIgj0y9zsl2G0veKRvfTr/9YwBuE3G
Tn82aXpfUi6XcCAeMNrsmfBDBmLZ/xizvkoG9x9fteEHXYeyf74ylmUoeWt1ea+woSR/qlP1BVAm
IABouhsYV72b/s+7F8TyCnTLH7AFrDGwn+O9KtWzgyi9QF2ZXIazflNtXdigoRBeglkECjgaw1wv
OpUnkowoSwTAKcfL1gLcVOKL4feuRxmGlR249M3b/dbbTKth2qV+oPJE9NSzqi9LsSchqRdNDhYS
K66wk5wkrbhePv4wXH7UqwDGkjMAcM2h82y+MLRndBVp6Ls4ShnS5F68djIfwJx185lE5S+jK+iN
O0mZbPN1Pw3JCuq58GJ/RiPnnT4GMUOkwizHZizMt3On4TwGHcsbCzrnqJP9Ag98p3KhlXbcTeNz
60t+O29D6fEokI106E5XrncCYaYwLFlgP8XY2ckJc8/QqdcHTKMpHF5NxBMWIfcaATr9aIVTTLPO
HdxRpnAm8vkOuBo2Kd2w6lFUp/Jxe2A5YR/l3y8/5NW+t+ZOfTKw8TGgoppLAaKcU0xP9AW0XiAR
Jen8wJwzyWOtPmXgFyJhofS2IPRPVps6mXARNl2Al+p0zciJQC9YOjxnQt5lNHt7MNjanJ6bSarj
53RUnqTtWHhAzqPbFwuik0dOJDhIZ4MicZHaQmeOlkV86vm2C7r4j9tuDt2ZTLLbaTRgZdZTs7ZJ
CqI+D/Dvakq/voJGto2hq1D5T9X6BykghIR/ynuWeHDFC3b3WyukvSR/U3Zwt7HcHcLXs7cLOi28
sYCAD3YTF9/kknpRjXGTmdxbsOTXg92AMLhoj9aLZk/CnKMZXGjDKD+JmjuhS76mfUCw4+bGVdTF
itKFfKItz0WQyixFIRtNpGcO/IcBorcYjqGY8GP8bUF3KMqg543d+Uf8xeLi06Qg5rGJYfJ6OHfe
nzCXmXZP2YmgcxMh0V++eOQ/o/8q5o2vLujrBY3xs471jGfsR905o32ETQl69J0YCSWVXJWa9qfI
IC9zYXNWyRajKsPdyDzCZJdlUdjvimvlrunCZz87tZZD8e1yvaCbvG9aPQ+qfTo7rh18bgKlVBK7
sLxm9bT9Dzt5k060lJHNugylBo373R6qxfVbDvoqeIDKgzkWsp/qefUwM4Nsf89+K6IA968OdRbj
r62CXcTa8AwEUTWrWPeDqXqebAI4VunadoWCJrI1s5hNdXb2GTH42XCS6KelgJ/UlMyxGQfMPXZw
CwgWVVDiGZFvuDDG5b506Bm5QIyqOcKdNYgTS1dmXeGJmZhHzTVC0APDk+QYQ0rTOdWqHSW6OLYC
DnXljf1l/NTYq9sm7w3v8ONGe1GTC+DYL6gZ36g2uKmxALoP1E5yQn+GK+nbgX9UhVNapEBoau7U
6v/3BBVk8Kf9Gr7JKOVrI/1lOfoBQFj9Ixnzn5EEOMrwzsNKL44ZpX0ofMWvUQ/kDRoE3dtd3REj
JSry28PFT8qNxyXzuVaHHipNL7O7K7hiWRbj6oB3Fuuco5GEMxs6EZW94+Bd1Z4xDCaBk9x0TcM0
ZAvNAJt+jKM6ptU4OSw4mXdZUBK4L6xFV9LuU7HcWzFb3ML/AICR5mQHTvI+UhzHI7ZNZVSG+aTy
MV3/EhMUsmM8dYfkCro8Acptx+xZSbnD4lsAD4hn6pTM5eGsmxrOyQ7B9LqDNHIFElAShs41Vhpo
6yPbOjrGUyOab5z9Nji4XoIr/UWP7CRMN+4miaLdOUYqTj6Jvx0nUILpTuFR4fwH7p+fAXzf/Tz2
K1CqjArd1dFhG3b5p8lelky87b6FNiAVOkMDo0hsFalEayJ8HmOqp4Kmk8NfQpo2EtbgGgUvmgAA
EbV1V5bBY6T++EEavpFcYGBkQ3qhYfAMDtgXPmUZADnPo9y5K6rjiH9G7B3vtsJglCo4BnoZ0HEA
DHS6yRVeYzqQcQdtQp4Mw25uShJFIl/1qbbsFNKHcbUBYpKJuFxSuXkSQyNregqtvyA2JBtevDnE
bPcFdb7RuClYUsNPu07bYpBKv6mkKt5ZmpOmqXONg0yOUAuCWC7acvPD3S5Q0KjOexEg+vxZVB9t
r1ioSrFSnfinOqZY1d/wy+V//0h8/lTFk2kMvwYwjgyqQSUYl1SncEkoVol4FTKDG32xn5priD6g
xsaYMiDFoYTzeIfu8yiI2nkA9YC1kCsgVTm/A7QTIS70mT9AQDsAWCpyqjvrg4AMaSv6o38rRuxW
BK5DjpSzt7LEnSJQ5jwVEB2k4pilfV9276BxuPlJjjtCc6GdFaNUpJFoT8wbPtwt3J9FfbYZ2JVA
E976NJVzs3RN8kNpTgFdMEK0RLSmb2wqnCoBcYy5IDyfBUAg/y7vmPocpMarSkOvpCzx3Mhkzw1S
gOk7Il4NHdwqh8QX8lj5gf1eZ6NP4pjyb7MjhDdGHk475tgk3GjASQIla1T+NVou1haGP3mophp1
WZPdbgxds5N8WaW5d4q3k9mogGpsYxPciRAxs9bI49DGo1XtlAxRtwRw9M2O/K9mjUUakClUv7yq
gqpyBBpA0uTdjsG3AFiWT4INQDOWiOY9cqHPhQSZhXzl+NjMF6wYEl3NG7tt11K/ECi6akxV2Nex
HCMW16/KjNmzEEZTfLbmfFzHN5b+HS9DOrsEChZuR6J15+ufai94Grjcv5W3zcWlZArnrvenWNKI
C/OR6Y04fv4bZAy4jkvj/tTzJwu6poLjC0CK5z2DIo8reC8oGKw7A9XAqdQCPYp0RQ94cx8KvoNO
B9InutAGW8cGtygycQ5InrAQowo4r0lO6AFnfggLNNJVQOW414cbgtQLDAxMco3R1KsAYTSeAWje
a/Hn8pAVcNG+BR1a1BX1UuHV6tiCJS9dKBOsA6C4LBvjEvbWt2BCAKdlaEA0vri9W0O647WjvWFV
X9cN8T+dpGuksjr+AK7+tD176aK0wTfLD7Smk3YE+rO1lMNeGiT5onRyf3eYWuVFckl1Gi/851KC
q9JbwAi+voUVCIYvOQpmCEFppMtjXmOImd+X7XPcli9xpV66NgftKqCuDD1gtK0Md01uWOq77Pfq
LS3U255/lJS7QpIFgFmR5A49oQqgtZuBFcWyxFAlu5mPSwXwVWxOPzEeJ7MFXYTPdWtEOmgFjEQ2
SvfpA2PD0zfkr2RNcuU2W5YvzOroSWGHJU/lE57k/XFe4V+XC0DGKr0Y+ri365CXzChzTgsKkDWh
7U/daiPBthsvTWQKPEuVhJRFYT8Y07U1PGFAumEHnOODdodjSAvQh3ywEmeBpdwaznKY+hjxQtEh
VjRt28VT3+A2i5368ZNu1K6TnZCXmLZ3Xjv3YcLBALkL+JMCHBMpc8y9QiV6umtISFx/25nU3Of9
PwzsLVHmJswd/zt2BtA/kbGjF5pqIG+owE5+lfJ4ATuUAKENcmLSFuG6azljnn62Jv/+29obsl7q
0CmnC+Z4NRLQ2zCgx4K5QqlBUPMvSEC6JxnaOdiHZipLW/lQZEgbrh1SO9CTeyUq8+NhfUEo+6P9
5OSK7NcxjN+nRY/v0xldImIHEFD0jLMIz6/mX4gbyR9W1YgIgzo3lJ2Yhha6S9Jf3dess0bbHLM1
yAcBi33VcTdIpTstRgKUYkS6d3I+zafOre/4CsE75gbA5l4bU/nGwx+vG7ids7PFpz5C0NGfkVMA
Gw6lzMYHS8+yi+eEsUJclpg25pTK5HxNMfHUIuJnfQ93/CNmgV9aPEiTbY/mySN/VpX0Wsfg6PE1
iHlfuHKjp5jQySckbL4gK3fv/swMuyjXHjGQUSMQfwPdBoIPsJCc7Sg2Ve2YU2Bca3mNebt5r8KO
UKfsypOWN94BJG+FfNEHKrl8cPkFyzDiOFqJhvdE2xHpWdxgRl8AW3fJpTeAM4jZMkZIXOL2YuoS
GAqwNxHhobkSxVMFYnK1GHfZVHrwgRRV44SjPC8ERqblHTb0Hx+ZKdFRhDp7IqkM7O6RbdgG5o7s
mIOcGcu0/NyYMbnP2ytDPKlYTdla0qEebeHlkg4lOS0UXJhnSSIRfMCCJUbCCCLvs0V2qshwnbZx
lNd44NUsH87liGMLuU1eE3QB8UTd4dMKAH1xkduG7Tw5k2CTa9OmAbZ+D+Wh3Kic5cr0rUO//ClV
xHcoBguLbIuA3hMgofM94Hj9oc+NTIXnIV+f/fvRi/MWMGHVBygpRjNvjJ1TP8cQ9fIiyei04yBK
p87u5nsQUHN3bpkRkegJJ3Y9hMhvF9ftmoBOvt95nDv6s2Gd4ETX85OWa9Har4MOs83QLj2x0USz
vgqmhBnnEUrYH2wgROvZId2O3I7XaG5QGDkUb+gEaZg7HhbOneJ6fZ+z7quwPnAfBz0TZP+DvZ5e
VwacM5JYqdW414ZoFUY6B1uA4lDC/j5rmXDb8gx/sU80ESqYcFjy3h4SZ5NGr33FwyQInHylcajo
VZhUl+5WoHHB7vNieb2K0/VvJYYNkLqkkgUAKFqctdsPWeWA3Dp+adEHVHL8g5nBTWd4u/emVeIR
IgoJYcrnmcLA37Wm0ZOfPq1CUzwp1gZc6vMWKEq2S5cwvA5dWIwXqArgx7CTYxvXfxlp6n6Pn7IS
LFsVYdreV8sfNLcjXIWrqgnLKSLEdq9Pe33yI0Oz2kpac9HzgtcOVnjPrZE95yHIS6LRZXDh9Ssq
anqpkg4tyNrSX6OckvOcVg+TA6P8ENwom7dzjL7l8EGj4bqxdIx6sGzZwO6m8KDNjLrRxYmYhUgw
gg5296Xu1xPJyqwcZtepbMUI8PB9QHGam3f6w0mV1de8n4uwAR19/+WMMrkT7krbqXLHb+VHpIN2
JlD5v4GjGbuSRRQFmj04rvzSmzOc5mLcguZdBZRRHPtxBVeSpR5jwkmX6MeANl8KDHT+IqzvuINi
1E2FLGL0VQ6FuokMQvXrWKLEFNK47MaMPjgbKjmbZYUL8bpytXbn/wDaJcRl8ww2D/xu+0I5sT6c
p2zVty96/AHlIFRvY0oTJ/6DyP64Vx4g1EQbF3mTXlDlFG5TMYx/JScWuDhjs0Sg89AYRjcDCMkz
D8qUEu66O7XnDRpifDbBPcGt6RqYzu1nbahkon7RQrs6EHRAdC15PlC79P5uuxbnf8YJI+NTiSIU
uHhD51znTmF7GslxDTzTijoK/6M+qUhVSG6LvZJ4Mk7eCkgG8lm7+j+CHxz6amd1TdkQNv1GyQg7
nZy+jvcQ/l3WbOHKa5C0OTBXrCMsXmEcLNG3uXezfnLhe+KalrJFEp9f5ebW0Z4bYmQB4X0pZfB5
A+Pfzefhu5mepZpt1LNl7ByTl7dj0NVDBDq6/ri7+lADo9/82qP/TMQ7QmNuqxa7qabFBEqva7kA
7jebp98SQ1o50q0kqTGHCcRIyF+la1Tfp9gETvpiFnS196Rgd/IcPTdofUdml3r6YOLhK4FGJtaz
/D0OTbOvyBcAXbygNgHXh1UzuZMwU4mABk9snaLPJybofBX5TI4/LchPVPxiw2LktGkaHyqHi5RL
EIqUavKSeKHATUoClIsjDxSA5tpVD7hSmdbwoMo1ubafHTQBJeiqY0odjROZyoTTAUJ43DMfXjmF
r6OqfA/YLbXr8EA91xhNTKD6OjWYH9u9IPpHbu2C+2/HiwvEvK13m0dDhUkXCPAYdVfzfYM7KM/h
mCS0NTbepa20HZifUupXyCY9dmrphFD8B8tAJ4bXBfMzMkDWIXfu1vcVU4iCihJ3JIk7suqpsCLQ
xi7IvKA0oN3xqm305jTSoUUtIStXOQE9a46s7mwdwZgNMhYPKZ+63EJur7dFtXMBRtExhYvXv8nj
IsZ/KsKQP7fea4ybTNSfAUgZTGsAZsiim2koy+3K9iiJMsmFn+7YiIZvW9Alw+e6hhR52OlDC/Zd
7e8Pl364GVobnVhjr5Umo9ntXbssZ1Hjrt4HNqpPVIesgdZzTI+5EVoYqYLJbXCRj4ZBPLOzO5DR
U3ZGOb8e0ZV57wRMFpy7SQtewaZDay8XCi+whmU5NY/Tt4FjUiL2Q92L3di3hjNUOdEK5Ig20wWD
TFxPsk/TBduGmgcpHjcCt91a/12EtqZ6s3RrvzKXdCPeA6NlQFsKQFAiE2EnN175waaiecYd/a3k
9VtvYXM+SQ8hnOVlUGgFzXBLfaBVivdJfvEsds9uoGw1p5f0Z5czSLTkGoExcQ3EEkzxx9KvHm9k
DEdXhjCJ2JoPa9DUbscqxQ7bzOedNtNKHohofR1ndEWYxW8vvJPXKo5QHWEj+BVLCT4RQ5DFw3yr
OEIAYZNfY8gF1vGnb11awxGSQ1mD4cUJHcLaN5eTXMJM/vwsLNxqYqTxK4LJJ3HzKEN6zsiladPJ
5QLcy4ovxB641dgZTTn/GyKzZ1pwMZU65xBgu5r3yiCIaxc9B5Snu/yi+sUp15pagSoyjr+4o59J
T0SIJC7cAgtKtTxirY2NEiJbc6ZEruwmXHmQpK/R9L5H5ix7U0SF0SbgcJ4Ysz+ZuhFl4fuLT3QL
goObBkpMbiJBdyfzp+7zRWhO4s1RexAIER/hH2OKSgBfw7DAg3f7koV8bQj70ReqUAdfCulWWXxl
DiAuSQvVMb9qCflOfiA2RTS8I1j1GfvS0T+xjZbdoiOLX5smPURq/qoo6y2nel5s45DvHhJ53Rbp
FIZT953pjaDBJWhBqFSs1gyYI/Ojy6kSG5wwdku4luVjlwyKwVB6UInZhUWBiEa1C254MD5xo2G3
tC1SbnFYEboz8deka25NKHnykNkaloa3VVBm5M4u+VyeqE8cmFMMvpD/HuUALFA4xPft/bkTfGQ6
pQ3LEGCbcnxN1MvJ4fq5i+pO93dgyFEwPH5giJ9T+TldwylicAgkfslQlBSbtKuaFPbHiBowYpsr
06ycfGOv53EMyYl7QKQW7iQ3/r/8gs8lU9PIvY4R7QaR4nQyDeiheJjPR9PsBQlm1MrCqLM2bMDn
6xyP1i0EXSIeBwPKa7DeBHQu7NeL4cvrFZ/Lvx7dVk4Buw+gOx9CbBYno7zu7ZvVxq62Hzsip91z
Mxn+dPDaCST+vuBqAH9dGsX5f0DKg/aYgpZVdh01pE8I/xPsoMQubG6TQupYPBN+yL6OxgrsMVNP
mOCWbSFvUQtk4M/1eVzwr9iv6p8iczWHDnp2TlLY/2rrTVc88+o8kYE9e/IkflhOuwlJFFqakNv4
0ZRilvtzf8UVeHZx3fz0Y0mrKNrd/6drdeNwPZDnhP1f+0ObSO9MTg/3/nFRQNDWC8L1yDmbhnUE
GqYdTiCu8OZBsKomDEPvE6j0GPR6bqWR0oJybMIxc8Q6wnYBi0uSSGy6YU2sF9x0TQhZNQYgPv18
mLn065HrDAsVGiP1nH5xLjys7oSDvTPM/OFrdxycBtxfiRkGSmE3gDCRRAzmhaJX+Vh2TyHu8IKl
E4wZ7zbyAEr71eGI4R77oZhzh5b/WQ0mjBbyeG7KHJXl9bXOHmltyAVOqE/cxUdmOAQtSePhtSCd
6vWHj2BCyLlehpGT+uuvnLwwz/ntu5fC8EuSysP23qt6nW+nPFC8CK2TSsVzO1s5cg1+GsG+hdsy
TlMwDBIMUVCQpl0K/0X2854ooZBkuvvAMgjbglBmBJf1URTHbQLthQ0SqfXYZCZpPw0hoTsjMEBa
6zbiJqBytASJlsPoUTpx1EPdl/rw0cR+BE2XfEwKHltZR7YAsPzv7lQlIJ/yxANd2kLYzd2IvqAk
+IpQjsHAM9XizVFRptW2ChpOdoBwtqsgeXzWkXNJTuo530ePQ9E6jbO1KjthVD8iWDcYatJYwoBK
ECUpgWG5o1PJKDC8c2HrgGBvSUHr1J1wEWEsYcEi9OrHXhYO6056+zXGJeajkTDd72WprLRNc9A5
JqJfM3+d/XPXElJtIiiRMeTzRMvXshLhFLDFoWOfAuksWsYe58ao8k0yncuYYjv3rY+7lokZEuP4
ucwtqUnTYCSd4sut42TYzyw/z/AiIfD1qnQone5v/rB/VCixGdLhItTR92XCMNHlcJXrX4YhY27d
bqOOcSk6LMve1j1vWOAOwwL/UMZmKTmLmV9Wm0LsQ/cpS0kJvyfWL94jlm1M3xY/UDfpItIdKwmT
my8C7ABD8/4ygufCgA/zla83TueG6cIsbhEevsphjA4LK8aKxQJlCq264Y2y16y2TDafyXjqA6US
aN3a2Tt3J+LZJa3nT4srLnL+chQv0Hy8NCqtw2zYRLM/oBEO2xa/ztiz5u9zh3JHFFBtpZVEHaWO
n9wvpNAEXIxzHiimciyWSnsHYoJJjIDMX6W7SuOKdWoFAFhWGO8a7+iKle09WZDi34zZ1UFHOHDG
v8idoW4ZDZ2UURje3WK9w8YtINS0+732SczDn59eNIThPAkLrDGTIb+ehQhg9t+z+Fq6C93OxvBi
Fvy4aSqz2FdSWXou2Cl1uj1zcLQxvLopBpM4xwCP6aa9CPm7LPqziHGd/aZZ98dT+I5Go/haoPgj
9i9MvJocODfMzIiF2HE6MVQdW97icyp6j+e70b4aJypLXLpdiA4V0JSitHCPrExkvUbBc/u3wUht
Q06mhqjMM6QribCLdgDO3lEIvTMUhzAZ7c9wWDppCiQyVaB/trCaq4D4yT9iFoSP4S8NdGfKtyNU
lImLxtWENVO44oGZ1BtU2S3VGnv208r/3zX/zEDHyJYZaFTFhkY3xIHRnhJJ/e3BJXHbBp1kExaj
XZIu9aD7X9Z5zr+NPWW+OvTY/KUQ183h2DiQ0MMq3nZvno5YntOxsooyO9++wT4WH32FnVkL0YqZ
/Es2vOZvrvTWvfJhJJHdjnP2bqvCcr31Rmsh3KNQEHDrbJnaSQjS2HyK3HWMKcvghlJoyYdxFApJ
/Kid2osr1Ya2nIGVz/xzOvFNtMVb0dUlMlm+P8eN9K74fX4RuSZONFHik5wpris/piFtlW2EHHLL
DPFj1Q6Q0eyqZkju4YoIM8W3oSWhrTvlGOLnis9gBHxn3qRqFUo3rDGBeoRpeWTAChsLCykZ/9K7
WVEEQ+MhoVYWKvhZ8iPsZUxx5n2Hh+eW4/lRgRKDybt6D3/t+rS4tI9+vypLDJI9t97EpMJ17OkH
PJWthdXBcuLAQudQzKukG13wyBf7ahMl6v1EgQXTrzrw/k8sz7KkAD7ez5WPV+lZsU0O0wFuvWZW
PrGqzimzSDdVv6rR5aHe4+FdzRwLl3zPNFVruyYv5ze5Hp+X8RLWp/9rcdX6wOvbgxeVrjGxln+X
UzTma46dQtRTsQyU62fCsp3oFABh6mGvsqJxTeM9pI2WWskWkv6oNmxcNNb5P9dYGhJOXpcoDRWk
Lh5+9Qu1Zm3KvbSHi/ec7eglNaJZ6B9SnugVvo6QTdDSbz6gIoa3cuNxqkwvyg0rqo/LR57g28zh
onku21UnYp8kZic5pyFCXLFZSdk2h8VnsNjeRsct2cmrkTEbpR0yOrW4CQytWqFYG5Is3sgK8ti3
PKVLx6eXZUmkwRfriIxyumR4lo4Ee6i6a7Jr0VN42y9o6pxD4fzuPvgmW0ZTctld8w/NC9520IRy
qfISX9pqmeGRPI4OAjxw7OkbTmM4I/W8Y3+CqEafzr8eNgtz+K/2jz+/80qajrneV/JvbF2nccSI
seW2kYFKtWUOTueeX0atfxV7PzpDFgMQ6e5MGkQVOTu+0VV7VfYPuoJAcnF6SUQ0+R4Dpi3i9EjT
tVVmqGRgxkp2SNtSoFT/QsSxEY41RcD0TZBHEARG/aX3YtH5CW9QdCT3LYSNoTVq9Ma7LqD3bds1
GltKSYP25rwmifzeu5927+f+7YP/XjOh90tJvShje+DuAuk6y075yepx5ZBr59t56BumFPt1H0qf
Vdo5KjK2cnk8rMgSpdyDqcdjxiTTeMEsNwpwkjHFHhluZjkW9YiT5wcZaPtG5AFSJka/mAeWic5L
Z5/5CKXRl611jplLcwhbAvB6oxfHfyKH+/fNj7vjEgAIAdbNgXqC/Mb1MDcBIlvqHCkBMZS310VT
129g/jU4I1eabumO+8uenOKNAJ/sJoRhtkMnw5F2RXxcsZ6+G5j0sKLz0uw8LNlTLxAYtfz+E/Up
TFfeQpu1n8OFNfjE2YvDx+hRi415bqvvAVP3zatYm5F5FtUSfayjVcUrvfszkb+AB8DED42bVFMu
3ew8kEs3sbZMHfYN43/uxaPQvRXR9bx0topM6xOncggI0K6PYr2ovFZDeIqSzNQiDumPA1EPl6bo
PylYv8E4hS9ZH9gx3C6jKclCccjQT7nwA9VwxeKG6/bpHQMrWXc4y9jLzoyehzZtvBjn0LkqGplb
nMXSSJ//ySWMtQIZQ2i/qlBYjBV0dj6BAlzJQhnMZE4EkrzmFOw3vLOF6oUITLn/bY1ivGPafyMX
C+43V3x9hnHb+qLxJ1bwIzUGEb+cq3Q1jHBcSaiIpQnxylU9vEmaooDSZ3kfcuTaKKEGi241dB/d
l17Y6WOddfBPr+8m46oHpPVVVQ5kBp/O0CoMA8i2/YD6FSz9uLC/x6bwDafkJDDtMbiNscxKg2As
DVyqnwf9a4KM5EcyYVRb8S5iCJQMksZaAUi6tV60Y9GFg4EmhwcNUe2E4f2F+LW5jamOsEFaP1KQ
KKtO5gBNU6ndrhKrjYBkHZfUsmARibo3zkckl3ojjwUYLS8yJO13Y2px1YIeHo7HNNRzN0VN9qSD
l4G192KnShC1wiwsa+DefmBuY9KeINWEpyQdwoV/Wje9K7ljSpfAMHKqYm+pB/zKrGxyYrN3y8vD
vyVWLREB5Wb8si9LJzilLV1jueaaJrfmhjHTEu1mEiFfOcsEngBJ84lLGFt+QJz60nouH1MZH2uS
Q2iCgaSSIS/xAK1ZQQpQNawT8z00qS47bfIrIVKSaC9ToMD9YhvZdkqh6BSLysXzNYT5cNp4ZdWE
Y89hPxVfFVTwabu61CkfW1iwPOni9dIlmADc5ZZPKUeKUrML0ZnRHp+gQUqICia16nwfVJZrTnCm
Unj07ASOS1VJW0F2wZuCEbIpn8KTzWOJtU+aJrWJYa4x/l7WnafaZsk6TxkCmN51KEwR8Eey0jMW
+S3l+4P9O2RYaclODkVNM3gyzIfxU1RdmEjKClRB2R+TFMzbut2/nhze0Le281YbL1F3qXRaWKbZ
/wFAc9he8d3GKtX/yRQdE/MYYuEjKEfKV222H2dIusaSdY04uIDGIRQikq+rYgYPxSeLPfXope9b
b4aXVCqB7VqyxocJwhI4UVwL6NsIVFKjO5oZFcw5JAfaBDjoVggEV0GjSCx1Zmh85oiEzoiJXbNi
wV70Y16xGqhRY5xpl9BrliuXmfFLrszPsMWxAkkBBMguPG2Ns/uk2mtt7ubdmfHpAKOV8xi8wFnV
9pseFEa+MoKkqvtpwNsJ8aY2jZW0mfcynCpG4hz8SBx9iTHXP/vv23xT7uz1JYLbiWxmUrHFm6hP
ZVXuRijsjkpEtZH6R8C5cJyq7+ooA3L1DIHdqh713M0wOOSPtNp3AeNDrfmi6qpvKdeen3Wnb9fR
hJCPVVaiZodM60M6WyzVZbNeQrzm1gthNbVm/yHJfZNqeea2dgjCXpMNJYkTKPK1FQdqhTvVcLY5
nCknxxqAIgkbFtZH5yxUS0zPWc2EEX1hVrAxur9Ej6b4rMaPQK9pYoL8qQEg2ALaOaRQH/A7wuAR
EcTbIz0fEMc6Wu5PRMJ8HXSXt8grjcO/taBbcx3OilZ9u0oxZ2laokAI/fGG54NqOikC4B1pk9Tg
04CfZCsDc6p/Zr8tDWXvTPDl+wvCpG8NpEQTOtI4JrNk8cO3Ts2DEgtVJHvkfkZuP1cqO8TxwfHr
8TEkCxcHuEad1eZvACQlo21RIpRjgIjHLSojwjm1my61d+MgvYq7FDdi/5/guVRFe01WpPfCT88a
uIm6usnNSxKxV2uCnZQCzgD1SqoHwHIkQ7XaIn48g1uFHimjUsApWsiGRFCOyL/CXwtNo6B+xjUJ
Or8fz00jo2PGR8FYdY2bD49Q9OT5xRECyF4um3XwUujCa2CpZXC7myJSzKTx91IOfkoCzKSUJWv5
LCcw7Qbd/5ShnO4q9Vv1vDM3qMIJePUBhlJBnq2x9DBBtLa5ogHU9o+75SPMVb71bG8dds9ZWb5O
Ye8GTcEFCDjSle1xDYFgvHxotE/lGuox0Zu0RwMpi7MTJlxJk7tIQtPxa0Mx+ZbmpbAq5rJPYsAP
dDKk4f52Vm/9tMIlegj7giEiAgrAhpHwuBumoYaA3B3V8t8CHuWln0EcoW7vXSC5bo1hQr0sVc3n
Tk157BDVekbDawdR3N1uuku9rA9Np/1J+ovlbEF6DUixyU8L5wZh4bcvtkadpHHfHw2JZqI2dWve
vb/4XlIV5euBuzhlkkQtFv+fs/8hrbhUYLonWL0VYRJ157nZOE8ZfBBtPolqutjKkxybbEaBjEJZ
fFbRQuzgcVWfVzBolHQvWG2D94uvhqYF7u/t4gbVeRgGW7HbL16pqk27PKLIvgNd70XD8164luTx
Wx5Sxh/XQiU/4WxVtKFhc9r82kzHwvyWtMrPawdfqA6Nx/wJFzBZcnZVnQbHG53o54fsiFAuJa6a
LBNvGYX21rlYZ7faby7KdJXzeAmFIcQuGm/sGI5VBUqOYJEUIC+7tBUr6ZuVo6XniaZRZUkYsb3h
zlhtoKk/I5Vr7ox34rxP+S+GNz/WNME7pqPX5laXRFPUuV198gjXtzWX4VgJ+kq9itwWvt3TAtJg
Pjcy82uzKro9ZHUj7e2lvCqSqkxlobvwKzNzbuyUQFqB0mDPbNjYPPJAeFayXrwhiPPjZfeLhXuB
88hFyd1rLPlIhYNjd5GEXjh01DDS6beZCnarkLafBPmIwcYJA+moJFQeLDt3nKvqjzsZ9YmpqPxV
i7DT909qBYQzEf5dwNMrBGHGpV7SuBB2ltp8KReIYZ2wr2LuPcnl/HaVZz8LyGh2BZzxpn3xxXHn
nMy47KXWAWPoZK3CyJ9uGP8qngCMgt4Y2vhgs9v5ugnD5oFYvPhThuAK3Lb3JDULVV6d12EFBSjZ
RzXvtnvmAiP293BqfKx/4OKPBQLfhpvlANXH6fy/KNED8YXhUUY9a/j61zu9Db6yPmewa/iqDsmF
IhxDVPcc/FuE+AjN0F+Kdy1WfJ1O6KrSq2AqumSLkCEcdnVYCIWFYqugOgZhOkHTHcPuOiM3w5rt
J2v6/esRjLi5sHCuiRBD0FXg9oLSMrTG1EWnHl0/zzP3XqmE3rOSkeFaM+/uanPLWHmK+9gHpg5e
DA7b6UJIgfYgV8H583gdG1mLWZ9vZ4WUuK5CmW48PjeJbbIZSZtIHEGx/KGnPbQ8R4sFfkKCuQvx
yiyMtdWcQ5Dp9VKwm8t+CQyC1l/YXE9j7je1+7+H8+JwXmwO+AK7Bc8s3wW9QI8vP8YF+p1enqe2
19y45aglm68FqHTkg8vLktqT1G0YkXT+at+L98VBjrC3ZdbevBeMRBo1sTLi0HZMuWgFsW/tZidi
WR+ufpIp3maMooyBvwSdIfcQ1IIF233ndkNrsdleVmpCT0dO9XotMfzaLMASReYMiFB3jpdtqF0+
cUCuHLPtl+q0LRBoHzIl+Y/23Hy8hQClDk9za0/XW6+vOmdHozbRajbDZsa5j0vrIx7fNyt2snq2
kEd7gecszttJueC7m7VX2krmoH4lGmRTHVZJzoBdSZSeM+6PN98b+G3hzHneX4OIyLHBMVWdR7kW
GIKUHf3lyFdGYk6kCyuzeKHQq0Aos3qXZPM4hZVMqMN2PGDGCEZG0MZIwp0/LDSatttuwSxBxu0o
N/3sPdfxigbBdbAz3c1/1AtURfg4I7fJ9bTMUCuIcysJJ7rWkWagZZbp8gU9rPxlVSv+a5TxIK0N
Pcz9XTmVPzdQD0YXzqFsxX/R/Pn2y309+Rp0VcMDHoz0uu3nbPvD2tv7tntEOO0ilvflLJMx+6lp
t75u7syEnx8E7CAUZ7mO+0NvE/pxAbYHT5DpKUbt+qV57vPTkBe46/QkRh0FTz1Xc0QZ2cC3ybrM
6SbfXBlS7KjEhaaLGn2Y56bzwo9qEGOq2xd85VBOpTKK3LbbBA2HmMYn9lHtjqNpZdWio7myEGfx
CeiaS3dSvJ7nEBL9FjC5p0OEfvP3u/JXGlLGHPwbanNBovsyE0O5NDQinQb+8hsxwxS3YSvRP2p5
bkoM8rjqMCYCIywKmk68imMhb3EMs9pNG+kYI0UGu3OLcEe24qKHcq7XvBuWoPty3E/jjxVl+vZ6
UWGPv9l/ML67ax8fN9wLn1t4aslNK3bdjCqbtFpZZT5rfyUoKiiMgZwxbqonodYt8dkRPRFO2Cj0
SwexkuHuazlr6PSRvwAar3SYxZ67QOpspJjXNeWj3O+G7eqtcukDRrQaLlzqtn4/kC45VLzckI8M
XIWy4GNXDivSyuvh56ob6JaBe4Q9NnhUgY71ugLgo8KsZnPnTmI92/Qne75On3TsV8SHow9S+twF
ExVuHLcXVk3lF/SxVfELbsf6+3IrBx0wpb6EyKVfrqPTjb/FAdodtebhAaszmVdtDhK0FaEHra0l
EdH9XJTd4N5wA1AzsnTEQqGbgOm3HfDRwSaTvG98+YnLhY7JUFLilTaZpu4S81djXzJJWiy7Dzy1
6FGo3Cw6kjFdOKCdC1JdTtG8Mh7sS/ms38OtBmZriGmhyt0DevTvQZk0gIwgW6JiyMCCZ1VivD4L
83qHkfEZE7V+5APL6oKtXE629Z5cx+9y3N98loB9MHg2HLkumnBT9pSswqj1uvHB20fDUtqEUkjL
2LQK/zgJHt86OEEZK/pLgycHQFgirjlX3I6y61WG6r3N921VBzracNObFJ8LbNjWtn/M+yzEj+Hi
OPY1EdlkzebxekDS6b/+ut2HOra975v4AbEgg9N76eHai1HKVKXDNly0vY5Bqbtv4rkWOCMWL0km
GFOWwPvOW6Au3TfQhV5+uLeVv1AT+kTDFr9idPSIQceRxE45jFEqnU3vKx0yav3pRweixCSds966
s5z1OZQu1VpnQ2xp7zJl+0a/y1ZI8ZNxp/H/lbpmKC8b6wEVh3qPVQq/pDzW9UjBgZrL3FLiiNUe
dxLzwmDXB1u+ZzM4yIxrfBmt/JdoT4cv6qNRGLy7rnRdPQk7FygeOKn5ETFaOYoy20vMoipThP4t
PSXc4tjgWV8Zs0t5S5fCMN8lj8gwb78+ozZgoc3wOoDpTxTrmFjssJ+scCjiC8P6Nftu4FjwiDjG
K4nHPwKIOS7V1JStAjFTQHTfzrw3Og6ycEATYY+0DW7q7MNwr/2w2Mq9xHvhZgYfkvh3xydg8eHo
aNvRk/H5AmR/1E7n7J7/6+DDJ6OclBw4jGTZ2A59uTOyw28kBOfSewJR+33TLqfHdUpTKVOQrivn
qjYoDNtHN4sDBtACsrG+S2fkSiWPwrfis8V33BnuUyF4ofkBlWb1G/fvNhSFUSDmbD18Y8Ahi0zZ
TqlCKKjAtZQQ0Lf/rBfIA9+32wmpqXaAGKdTTvahcrZNC8TEQZ0BOWlafGERR70kzmdbnftJ9qr9
8pDbN+fINb/OD/cFTa/8qnshuvOOFytCz4Uk5tA1wMa0W+03uFQhbz1GtQAMKF/6eEkwkAzsCGWH
bri5EWfFHV/NfubdyJeHnXhvsi7+Fnm3SyX3yYYqBC7uUXDwbnT7/WveC6/O2iEIeAyoYlF7q9ud
LsIP0NjFWVmv1spEB5TRbMNz7TAINTRcqhELUlP/P3c6UHlOgaIzBGbdlByTsOANEVcR5DYqn5Um
srmcal4ozXNlxBdohexieAmlXB6RNOp9xbW5xhSsHv4iT7y0ifHC79sScZfJ/+pFYYTGEfzf4F4E
PJ5x7S2Yo+cSOTQBPAfETFhOOvqC+Yd2/1euF8qN4ieomyT9GlHgoe98xHCPIxz/cjQK+BU2ex9M
JiyRB6VsU+UZxuDW53FW8elglbISRSFrbjF2ojyeVfx+DQxVo7DoPkRSj7Hu2qWkPWrHbEEaKWX+
5rVrfjwRCPak7tq/oglm9n8KLP0whGs7/FT5Yzzg4rAjsI96/bs7YVWAGIW5lLDfwR8dmAgVc74h
Zt1qtInfHOs/AVEymYsr+Y6qoHdiQakWqvgvpKb5ek4os89QdDMh28ZZer4B2PMbRYx/W2RrQf5C
KkTUDbyJrEZGa3iSGdLyML0XUvGzBe0QBMspcPvORFS1Nh66XgTyXmm1o3owJEja9NUiEBwpV+cE
ftE4voRKkFCXru28tapyKRhzU/dIdA5MEcFa1Ssu3N9xFZeGFb0RosRFSVJtiCUVVCWu1HJtoes/
BlkR7MZosTS2EHtTO8MtYYGtwCAtOiWQIy6ZHc1RdNw71FIriVqhgHgOV464jE1M+Ldj3OpSS94W
7tpVLTU6J2C2haoHie5VQW3AC8crWBoWNpU6cs3z8E3ZgHjRA4r5y5VqvZ2XthnplNUOAI4vm6Ov
gkiZuJmwB3fklnqq5pdMjTbOb46Z/Dgua3OG8261VOmMiBk60EndZeFuSldCJ6nPXI8J7ThRNei1
IijmW/tQyuP4YynpbacD0lHr+mawhP60+CIAksIUPaOEVB3kuNbUCELeG0vOjTz5DRJZS5ky3nZd
XoUwhegwTG2qOxKyo+nPC76Y/bRLli9PaLk14tonvdM3UbBKxddIHEL5BF8dHnlfG3i/ngrGk+lO
H0LHges/zRmitXaO9u6P1pcdM94ZDKvLbF/b1PAc+a9gxOZJrHwlwQNLVGoWjmxouiX2aFd0IuZ5
QWAPiV+vnFCIXbfLzDi2LUejFj92mDDSvEOU+59nN9OqQXoSZD9cYzYhpsu7biScNZ+cWJV3gQjl
QdhTgaI1QZaHumVbLmcAoZ5jJ8hAC+urmXNa/P9JqD+KccdrWZMdZ2nFp10d4mm/RSz0fzjvapuJ
pCM7fC+JNOHiI66hX+XsOI37KA5gXjiBYR1KVphU3SsYcckVgy54BBZ6O3TAVRRVddm7bPpKeHyP
zmQ54rBgYveZay6u6Pz+Q+DYGZjSS299ctBQIYuapd5HZcXvqPJYQQzS9fMZbyDirMSZuDlkccAp
EvrmyzQcIt0z2b/pfQzhfRnUw16I6xVhaXWWP160kW3aWpsWLEHIwy/mNMEQeNj78n6nGbDpeOyI
qHOqFyU/bkJIhegj3iyDv3ikIYomcm6GNZpvL5P6WWNuCadLjsOykLtPx6DTTtYclcAMU/7yxfdT
9avkA7079xc/vE9A7uzaCXxuunoi7L13rVffMrhwPTQSsJTFJtLTrYBzGXqrUxG3t53+Nq5dq4UK
sFGDEdgEbjlWwpf6yWEoITLh0buiY5sI6AIr6Xk7B7/PQCro01dh1Gks6BmFEkGvDArWazblSVLQ
yEpTyISCzGHi03N48oMNQ/K3LaTQGzzE9ilMKADGT27u7tpL0Mr1a1eXHfCG+L4HZyvHor44M6bN
QDPjqbBRaeKvYouW3KV0+lZSG9bLKQspjtBiNekd7LI8PdNU40S6Ce+c5ae0mObSL2o5fXgqcihA
1p5y+CUbqD8xuPwe+R7Me98zrobyTd91KRxUzvAkKF0yzN1nVHQysZcYpiw3FpYvH9W7A6A97iXW
PyeUzUMr7qwWzbl8xV1U3Jak7e4xBbDjDwRoKjfVHSKb66AcbK/Cce+IuoDCDKUKPSLLMsiLO8dF
KDwb31YGZjFyON2WtzpnZ1xedPOWiLq18TvdPjLhoBiSAIqROdN8sanvJkA0r6Qk40OSWSgghrS5
Hn0WbEhzPM60M+vtsyQJGsVJCh5nbnHedaUgnBvvWGPPU7pPrSFwRh0BGv70OnoZt7iL13dupmMF
v8c5D1OvMhwn5bO0Sg7tjji8ItE4vDaJAyhMEhJ4FKzSmSwWUyavhdFOtz38A+A0qkyNhU94LT5i
Racd4ZJoFvtKoJq/CA8dGVnCSefwhSWHCTrldx3il82C68u5D7RrQNin3fMF1I7hpKH2cGtfbKGy
8uCqEfaEQkTqFJ3SUJ6pxHSSicyiiqEL+OYKZXr+u4oIGDWY0qj+617G7DbNRJRWJLFwWbozWH4h
gj3ab/i7SMOPe2Egw+XSktNCdC480daXeni2e0JMt10Azt2X8k5NWAOUnvt8olWDsi4qYkqqGUhy
j0JvvBvAbMNUuZRtItoK46W75IbWgCqPvpx6kxvmEKsgCH31HoHLJI75Qq/6jdKcm0zcx1ZpRXka
ihZzz0CEnHR7iIYR2VRETnq7fccqTIrOyn9MPjLZzGBjTo1KzO74YX+SPbUFGj1yifmmceUK2ql6
I/nY43+iRnsznZ2W+9+2R7fvkr3UBhAKU6f8Mq0eacDbvoP+sxXvLSEOnaFss0/UWxYrgAhY768p
mw17T9WL+wgeviw1ovXLjsRNSkFubfVPbtP6NsEndtMzK9hiQFa/KvLut1AeHx2GgwRG20U/fj+m
3dtYrsDpnVMuWgtFDBBff74JFR2lYXorPjecxEI/+A2g+5Lx6qLrfe5xrBciyPJPPOxacCcecixu
OqUCUs1XAN9JXUOgfisF+LA75/k/JRCwTIzAocK9hjHD8aPAEbk9oFK2l+olfiuJJLvSoxHQ6Iuk
qBgATO5PErvRcZ8rm+/P5GAS1Uql124RFeVSO9QYYqvJQZyb9VLSEzLw5qksTBL5z+KuoU5XYPNl
191jb+HH8iUEMTt6yMXs68TK5zFulQqRsoqdQO1AfByeAc2U/nN8r/uReDogxsHJYtLSDCJ9cZgf
yAjuR3zl2+K6DVOmhI7c/amFzMwKICEMDHvjudUAKjJzLcvAu9WND65VYUtEaAIyYeI8p+G8X0qV
6k0w81rCQpX4ewpPz2E47KV7bHsb+TtrsCPJYFm/EKze4qLQQcxO5hW2aitEU3qGwqM6mjlrgsy7
P+wTqxWusdCRPQLJ0ZhfD4w0b//0BShln9YLOQFwvTA1M/5tbQx717ZcaRSuvETxVXZtJbBd0VXu
/SXLSct/sOhtbgslJiuBZliqgrjUAzJcdqeGCN5b5sXS4WbfjTPTBdeeXlB/1Rdxdvg/hUJo9NJU
dpvXV112nUFaa07ilpZvrOhQO72mv9DyUv6oshFA8VjZZysGNx0Tmi9MEG9WtseyFw/s90/vZaru
+7Gf40R8OAiFja3ZLYSRlpeqID3dPcbj9M9u5Wy6SMcy0jP8JFtjNQpWNd9DWaVnCE6pCsACNqtZ
7DKI3dzSk5w5jpcGPa3cXvrf5yKcCG4sNmZcQC2WkQPF9bnoKYjbB6rFmLx11J/X4nyJr3j1NUzC
JU7rBBWHMG6ZrGuXH0k+ty+i/vx7g9gK8vb9BlHD/qGEwVmzT6v68FUKAqHLXlDf0895XVzNKCea
2+WDwaQ7WtRf98gzqjEJB1RLVasR5sFjf9xQwOfa/uMChEgcClZVhkCngSZ3wSvXxZs1pZJXmzMq
OQnTharRp+TcO2/wR4BZX/BuXCTWGF/c6TuFDlOVXynUUUtpBeBRVIO1NIBPdBETcE9nD0EKsYLm
XOdlEtED1JVVRXt8d+M2KnYX4GfoKm6IUrKTyX9GHcNww0yLSMYufRdVOnjpPflJrz4lnQSMVym6
+96nXop2iFDLKFBlSnpxGUvoVhAfV5fa6rW/3jx8fIqDN6NaAUHOMweo60YQ43hi2FNfzbUPBxgp
E2CLh0vcyA4BiT4VBed2eiQKY5cYhdfKFDYQeSHYm1oYOSMldRL2EKuTVrVtukHxgQMqJi6FMdCF
oZ/nx1kHlqsbXeBm0Ath/HtUqDzo3q1kTCvrYpR23qA+l27mMznpp/Ruasb8mjvgrrJtrMSAN5oS
Cjg4WmeunHzN/dhtwKy6KEmOG/iii6pTrBJnZmb7rBPrJSjHO1U7fCFl8ZKvfXSM//yNGoCIh5mH
Tc3/qPO2f1cUiOHMROMdxgm3GSgEjaY8fQY/8zGbV4VpHW1urjPXWAJ21IvhPrZFb/dwsocjSeYL
J+hOtkC0vaJ5i8DvRFJBqph2yFJVUfVEcalHZSca3nDZ9apaLzAhTWhk2eVmvDPCKVsy5w/KL6la
jmS/3S98jJvazhYwkf2LdtbibglVsMR/dAl4t4629GPboUI7JVszi+iTbmhmIIHMnA+Pe5RKcM7h
qmq9hoieLPS4UigiIUFWkrL3TDijhvp8sbFotyhuv7wAmTOwyOvRfr3qIMD/QaDzc2tmDGKzB45O
xruEDM8veoG8HVb+f+5CuIF2dDR5Pt4hUQSXnMFJwSam941ctUIJN/81YHEs2NEi8nop7N5Zg5xm
/hGmCCLYGEt8xW0/phMDUyGcISLrMXv+QVrdk3MY4b2pu65IBQOiE8JGf6FVRZeMy6t96OZcw+ki
XQ4OfF3Fue23AORpMaj3lGngbBFBPULCy/Vcg0EEvoRBYwtpKc0+5g4HHgHzVL0zOuBYlMIMJwXn
z0J12sHXCgPiqcv9VRTnEKE/lXSbiNkMrDcHqPFj+t3CwyYURDxajO7rWGQpRZA9AKGCcbHBu5lO
JRT08w2XiwXiXanXA7kK+yTp0MO0VTo7U5bPWbGG97G8buVOEUWB0r9+vK6OwSYTLdLuRk4UX4Vz
Lv8Wo06UWM/trYagBZPFioOzPUlw8HfHscIPtE1t7skGrxaKSSNLDrneEoZ1/fcA6t10XhG73ikX
8UoeevSEmWFEZ5N2UydQIgNcLVtdUfXpw0SAjcSBbxGlwHgbgN1zSWc1wwiMpfAfbowIgixbGgte
nqqQcNOZuCcNZM8l2zfKtPDFzyzXrupi31XZSJmjk8dbtLKuyJCRVbaabVe88c9oEVac4PwgSY8p
9T6TJTh2XiueGniouB4e+fcR4db+28OPBCjc32+vueZj+0s9Wb4vHD+56SsWl2sOefUUzJ2K7k8K
agIrAGgUH0+91/lJJzFqFTO1CwDEh36/glxyehB6679b/Y8K2Pi8Q7vc/lkKXp4WxdA21k/ZuS0W
zqbjUU70CcTA0lxKxquq4Dv6jP4Oaz9Js8LLAmFCuRrroHhmCVbzcvbh9TzI55zSMYzy6AkSPQok
wcb2py2dZ1M1hkI23DEQQ9bibZWzRmDWtUAZduclugqPT2Vtf+OPDnjmEt0e26K0nk455vPHOgWV
F4KXSO/EXYaj04nts09AjXit1GbgFRBIHvMbv1b2dBLWrBEphO3l161qV4IVL+hckuU7nY4LqXbk
ElLM0/j+awA0ogO0kLMhfpiFn0PifPFrBYL79/eFwLLREolsVqHklNyKzIrpulpWQOMDnwb6RNm3
M+GaKsqgYl0abgpengE27ar9Kw7gjODq5okNeveTgtw3uFgetSZJNkvFQaIszR21z8aW0D7nZA9Z
+JMwYXB81KO5BG1tGcBLHBGUg8Cs2dIupYP4SS30zeMLgR3lrkdwQtbxNY/FVV5HXppA2Is/TGVi
tH+Hk9XePRVowxLvnI1aVMfJBxAJ1+uQ/rfZGbt9IPa4/zVNLUzKFbiRTgitLf+WH56FU8D0k2q0
54lf+xovUQIWicc3vA3aHqR200kRFJn1YFGd2skAxTzrXWzI9+aaJPdM9bKFn8Bs3v+/Csp7x+04
92JPuSTvj2HoMYrL1gKe4j0Cex4yeJht1WCtY+UeAMPpzUbkwziRe+yPoQmeehrObCdswcfHHFDA
1yL0kup5sQMFchRm5Dk0mPPNzut5Gg+RCpCQkKAcT1tm5ouCtegOm2jtXXcbeTVRqP6c1njjzYrA
OQSN4OPx8gq2KEhUpEaYWkA4Looeahm26xD/x3sLbVjMDQ6+SVHk7+wpcrhZsGL0oRRt0VyOwUTk
2zdavpeIQ1quTcuAL+drdK9VcqDj0q5AF1H6UVhEOtRq9i6NDfEhgJ1tXa6RN1NLQAFquEOjz6CG
L/entLxZYxJ3+Vty4poLx1vBrvQoIv6PbZP67qBviVupL3Vs7bAy3UHp7079X7rjsDt/9+GD1UcX
TldyMMKW0vcO5yCOTJVBI0te4LddH1CUefzYUUMNVkeIXIMkZ87UTV+sBDDuqg5RLi0QVxy8DRHa
5+dBvsNElTfZaYMyDMQLmFtQR7HnxpJt8ewi/UAjouWv8x2NUvygwaQogIzoAKoZDZG3elc+HN/P
OzLhr4+gD8qdHd7bVZ95MlPpOjSkY+kXJnS29S0QBPhUE7KWn9Fw7hrwkKFPV6eW5xPpUqp7jJgu
S2Sz9AknvCMwBNUzLHe7+BtQUf5xE+L1DH6uL5bW41EQsT4QjTGhLMcPaIhgY+m541LaxG/zLT/X
WOr1evdJkzij5JlwZRFscIb1lRG+92mx5kRHIDylWITF+jDgldYBosvFDu6W7AdLCw/lMyFKLcNw
hvxrUkCbekfKOGT6t+LnOZdFtEu+DSfRz6VjhdxldB1evf6MqKR3TtJyPt4ExrAAaDU3qbd3TF6C
8GsiDvM66Mkymp97PL6NHzR5CCReuoWKCjBjMh8o0iTSillV2HAdhwD9grywAxops04FgHJgBOoO
GhPgYrZWsBZ25L+YQPWGT53nJ9HgfGcuuuLJNdc2odwE86GBNNSHOkH30z5C8yn6IxlEjWIsfZ2W
ZCf+o/0By9ClEFlk37+VNLwgOHGcYeKCDl3AMWGKAMXCR2zA4zUUv3QD0xU9qkTF/LLOAApoWhQc
Dmp2rlmXJ1qphPZUFLK3LcVnruEu5I/IkJFGGbUt2N00bsuhqcQH65sc4cYerKbJJErQ/e/6jCjl
Or7bqhR/BQk6E/teAc3hqTJ6XyNi1f7FXaqGYQW/dw2T8BglSp2VYv1GAemAj17NMJWUBkronVDQ
LmL8QvsE5Wygn25QHm6pk1hZAKRnwLKBifD2l41azl+gttWAV0rg0gewHkflri1qLzOYspEe0epQ
TD3O3+RcV48KbaJu5zjMNGd7d0YEA1iwoZOCRA0EQxtYc/RkIKXD1hU7D+IciB23ShZmMa7CxIUe
8lCGPhW7ylQvffXYG7E3EfNxwRg23j3WtKWykr8FQ6Lw4Lb11T24YqfpAOcbXqWwjbUK0x8EVnK4
lLYcAR+K7goB7hoXwCBqHCSciDlUbnqqfhcRK5hO7Xmt7yRnzb14cUbGtFV6DonXhDlxTrOCx8IR
ewVzlQG0e+UkDbqUdLVcFbz1uVR0hMrrPRykK6OELWZD+OBpL5PvibdlPAiajKejukSTo5xvICaz
/IxoTwFbgAVlqnL+Y968RK3rKaKfwltY4uHTlTxAl2YxR6oVoaLh3llD4Pnw7pYpKETn1VE93O5U
sv74y1Nis85VXKsbAgTVNyyiFodAK2eaYqAcAYhJJmhkt1+FdJMzVWVhaXMmRN9hBG/Z8cecTEq1
uvwuOUCJ3RjgO4dXiZFiu64c0bvLcMcfdvkD9xThyyEbVIQvH7ZFnTVY2RjsquPGahTs/0zUwxTO
3/Boya0wUD5GYGyhzpHQ4pXpN+bGfrZ2QQ5N2fcztkAuCojCwRCkFjSPpB+LwUKNxGiXy33e2qHe
qCfruPCpuWSCTWFiwE1ApoZs9hOKu7Egzvk9CcsUhlIyWtDFefP2Z+0yjWuFggOUcwxffLF0wRjt
uGtpoDcfSW3LUDWbAXkPwlHR5kG2UjFP2swILUzIFOA9PKpJuke+YO/c5c/0AwCUAgopO7XEmva6
3nsLjnax3BM/8CgLUn0NFbOfA+tgRQcJCdDDsGQ1np0OmC1XddQmbPYrCaUZSSCfVtq617ptEPxu
BQp1wWS81nEqdtSVK7v/gg6FerBnQ9/nQKVpu6QkdQq1wEIjXD6HP8y01grqtZGKwCoAprRBRdcX
mflvJrZvCWAvD6glj99+Qy75Z9llZ2IsX8XspSue46WE1/zhf8f2+J4IvRrB3mtbF17Sx5JD+cSv
1bWd8npjZ3bzJJtFwZrkLHB0eqkcECNcVJJbH0tnHkLxTnAC62JPXQM6JdAwRvNt1EsNJx4GYLu/
sVidPXKrSsgicIzebRILuqH9xmvvTDa7TCGvBAdSIEyDnz25gP0JzntLb/VDPjy3R37f7idvhs40
rAiwXNVWupzs9rYa5kFsDtxG913Iw8nr99bFwXvqAVf/HgQ7Awnn31tn69UNQX55znXsYgWblYxi
SAVG9bNjL02Wa4SvzAMCbqBGBB1pz0PpSKiSQNccTFiHZOdkM5ISc/2aE6Q75MABn7/3yjCp/uUh
Q6kfSvHsBl8DUv88GMYypQOEzW74zBAQ9gpmTIIek8Z18nrZA8F93ytEI94M5+wiFgiaAlDWI8S4
sBejMXY3RPThIHpeG4w2ko7GVPzgDVtJSI+pPgUjJPSWYEi6+vTJxMO4a0jMvjPmPMRWvC3Xc3cd
XCoq05g8l9jkwHy3C2ymUu7QSBuCYDpeflVu17zxcoUvrgQIjq9CXiRTXb7bh/t0kkhfERc7n67Z
VPYszMxTwjFcxltEeswXJXQ1P8+wFyKfUDUR5YsqnLchmdEXU7mrIiz24ibUIHpNRJXDP85Cm7y9
aVxZnbLLaLlHY9pUviL91Uqfjqfom8OGMkx5EcVrFWuFGQh15igidILZvOUdQVlh2Md2bHA6RNba
/NNgJXOGR63CBevzRkGcLMAtqU6bgZlQN6nLVWNOCqkTX7x9K2CJyA/x9WkjGTqcz01Z/BHXqnnP
HKEbeC6K6+J4zP8h8bIot361NFKVDNk8bW3JNEz8f2ES7I8gSkDiNGmJj/EuQr8I9V+jf30bj/VC
4HZte0snrRsd25kUp2YjKzgzjPbdjWzO6nL0AFDAEMHHYsd4/U3yVrTyAx2fkyizFbOkPTKZ0dx1
BdMusdszox07gZXEO9AWv7PdTdH/GbfzgAt0o8Y0sxFo7o+5o2Ol0kjkve7YUUt2nKBg7Rq/ek+N
O4xpmhbvxzSX5shpPMKigbNzRMFsFPk3O59UEYQ5jVx96VPA9vy2gJQUdt8v4PRYa/BIrMPUMvEl
qew6CtXiSVCcRJNgIlPxJx9WQjFdh+HIc2DTzgiLDkJ9TIN46hSV+vaAKowmWkm26aLJHaPzv6da
96s52LAXgHpu11fL6C8KkI23P/EzpyK1ZaZd4ue9+rmFNSvzL9lsRwR/m1ef6zyHQL4O7OTN56Nt
hGpoGLkEEDlJQy8eGtqHSK8fBZ/IPAMnE5D7VzqP5tyIDr9+39nbbe1xlJhivqkuI58clnaU5X4h
hCA0Qutn06OWLgNRkVFr1/hEc1yU0u7Su8MEvt9tOkh9BTnffhO1AVE5pvxyiYF6S2nRaMBB0syB
wQCFSp79gM8mbs4Hvo33t3aQFlR1HBE618bG5TrJxNTWu8NnHBitav6eVKTg8SKlCJ7YYR15BxOG
ycZVmkD54mBqQAI8/T8BEI4lMbiLKkJKn+cYMHOfC7Ub0LSh7Jgqz7vhrEJPQxgrhN0POwNimSxp
1JFV0gMb6NXArk30A3SN+GphPG0IyV+g5qPaBo4W+rZY6DXg0LevCTVUk0eXe2IrtUpbRNzQxvk2
K38YwC6n2MnQFuVOp0BXnSeD6xahstE0MZfqUuDWZ87+Fkc4dMW0ZHrbKQ/ScxUX1Eg7gBrg2wZh
+oN681Irx1Vpt5iJ39yHw61PyMZx2wazc1lT/UfZCGQDzJUjMcXu6qYisfvoE5oZWXWRd0FIlMeZ
8efLv+Y6zAcL5H05hl8MtkETsqNOaTVeEnZ4IkGxHiwhkkj/Ty3bHb3imrXOWvOZrFEvYxgSsBZh
j/Nw18oA5FC5tl/Fe6V84I7fnYpIFJ4SYm7e2MIHfhlpGjKm8UbMwmVuhDFS9n+BLapmplZWx+bC
zlwfAEu+2I02QrERMHuGnwtmTU6cGQsnT3DBxfafu2t1942WPt4W51Bmmz1i+6F9OmBLLsxvqV6b
LeS8WSRtp2u7furn/ky5kG/xbNF0N1EGojy8MsfCLG4eNvyehJt4zKAkIDPnhoYDYJDZB8zo7Zz2
rWimH84O/4aVeovfPQv1QdTxzzt9V1B5v2jfUofHroqinvH7L9qJ2nNPVOe+JeE0LvBVINzr9pzs
FPKqP4Uio5Jj9u8qMk3nEQvchSTIWlV02I+64W7x6PoHmb2wopHF5zgBwkVdWIGHdqbBr/nTAKdY
M2fmFeF8ZtUFKmCJUk81chCmt/PX/Ub/cOrNmdv5M/Ilyhut1i+VI4t4Izcb8wLiNPUrk1TYUB8k
CmEGMvFFLnF1kMgCeDLijDeJBD6yHB2Cs9tiLrFk3gch9kZuPVPQnT2w9CopUP3WtTKR+yDMks2q
+fIfw59Pleb8CBbzs+xIJT2zOZ/4eSqNe4q3Nbu9GHp6mnphKp3TYlHpA9hIjzvgXcOU3+CamizA
Z5Vb1Z5PRHb+aJFHTjlGgTcLzOuWfzmoilvdkBQQSxhpQwNanLYXxtHMLJ/CiKGEXMBHYiLRo0Dh
udaRFEEf5IV41DeXqJl+hUR1KePjosHd3SLjSPHKH/PV7iMEcgKnKamm+v88T8Y4WGKjn5/a0h/p
1qY00LkhfkMajwYRFfI+K6SZtVunjug+FfmnGOLoiVnIanX2aPI8h8sRfmvWFj3hlXjYmnNjt1NW
sYDgDVCA5J5TS7KTBegVJK6nVHXRov4ELssesQ5dPkcFC/r9ek/vOk6JhE+Ug0tOahrqqsTjJeCU
zMtReHl+chTObbHG4Z3j89Nzuwp9uJXnlpTT5yqA9CkTCa0Ae3QXySABZURfyvHbSwkfsORNbiAS
Mn46PASCVtGPNn+HZX+IWkVc4O69NwyijjD/770cqGHA2b5BRLDCyWcgG9LxbGhvs8nGhheAcSUC
uEbIsGd8YnobMCLIv7xuDiRQc35H4MdKkXhug5fUoxlP7lOhtBTovPV9Yl/2yWPOUqiX9cXHyDgI
O5OnXFxAcHJcRfvHUUWj1pZMhhqxPHIDUm/IBYvq6thjoNv16s7msvhkUle4eIXeNLeZg7+3XKs2
qqc/KgcbkaSSmhQ9ehD+NomXKg9zLbFa/gwhyo0v/k795CCMDr8cF+rVKDWTeA3Zjdl6vJt8GTj0
srEHm5VUoaI+9MaCDKfUQu9xTOfwpitoy84/MYitIxjN0YpGpDx580bmQ1V13THXUT+MMlsluKov
9NTXS0NNYody6mhD9OOxNidsBihKH1RsIhQXIsv8g/YdZAasj9r8B3yM53PCZb2hc2ChPqYquz3d
TuhzLTmW6d/EmuIOZxttpkR7mEWylRDWE1eiVB2i34tI/KzMljaxhVXUlzF0uuTNINodimsgGeHt
ESLb21dV0dcM6X3Ripdi7zn+qbTvytCY5PIKI26GybYUEi83OQs6KPnDcjStdNdNCMx0n3hp8UKq
N8am2XUYDH5VWZ9sQt8q11y1zjW9pKRFvdnWgX9wJ1Sn2cy1X6jINyrlMR/6UHlgF0Q4WvP9c+jd
XjV3GkN5lK127EENiEzG/mS85kyD9uCv0T+BvnayDR1WKaJwt6H+DHMtElUm4iDe6PhYpm+5sO0c
GAN2wjOmiILfX2E25Zo142QwJnuoCQsUMqcRddGY3xGnPS3lxW9Scegyeq9aaGkMSmmT7YOGY7tD
+2pa7hnqjp5U5M04KkGRE7l4nfWG3GAYKqEZ8txn/ZZjXwwG4uEOATZJdHRlGvX+Uao3ToC876J+
fCV7OcjQAPeAp4RBzB4RKsMwhVBa5LvoYwSjJgatmV7hP3iTtcJYHkNA5kRUyB/PsFEps5l/dWpT
k2oJEpYxkZ+y/pd8Jrh2SCwL6pakJR8AldP9Tukvmpp9gtPFaJ3eq6x9cDH4my5ZEoXaPhAvbX/A
mNpU5Zp4+lmbM1lwVrZ3zKlN0L6dZwu/1wWZ68Co74MgEDwwdKb+70IQxrSbAFujezQGhnga8gn9
8GZ/jcFeK3evJsbWGQHCegpjkbwarPp52dk0xv28K11lo/PYjeKx79iMD/xz8fYMv2XfNl7irGZb
kkPfyMjZEcW8gq+eFATNnjYe0dn311x1GkTBSw1AAvRY/Zl1jXiqPox1J/osEoHE9Yksqk+SKdKK
AE/Kp8xc/0DuHd9tM5xio3w5VCDb37UjDB6wP1LycSvDi2hYdITwiQJuG+mjgLmN4HdQsxk6tI2a
wJzsGuB+HJu/a3XlkdlCV+9ASQPL1f0ytA4VjSllKNYfm+b7x+GiQyvW6K/soT14asAhLfgX3gnt
Rve7YdbwD4SOpSnnDV+TyGO4i+H0Ej64QhdA5KlTBnLvXlQ3oGKWaf0nCajELoBpYmRH96U9PZJD
8/69K+W094DUdEZuNGUGUISjnJchhZoVpHXuIZ9LUDkSVxEFDIOlUoQ1aM7a8/kGXdXUz8NKqP7N
hWZREsZq6t+7MnSyHgfStJCud6vqdtg+eOCptsols3S5yZxpKqlzjDgeccBfBOE9gWF6SLupPKgm
bheBDZ9k4X7QbjLjCYf3OsxwMMnXxxsQN52KMKW3OsIPFrrkF4YHAvq4OcNHK+oBL6Yny56s2IvW
rzv560VKMxQiPrAAxRzXouF12jRSOeB3Q8EWvb6Afca+I3Zqu3jyZVP5D6caxWbcXAyFBF98wCog
/TNePVj0K1k3GBimBtDareURgf05LaKKrvYDcPrvNrva/uMQVLM81Evr+qSM/16Tx1JsM6v8Lcqv
DDwmcA3IcF0WurGn5txIyIs8hXh6TMlgcS8D7UZaF9ZRdklv4VZ+QbW7sRtliefNEFvLyuInbt91
j5CadQUdvWjOUUzttHULFKBOILXj8YU8bPqUgPDIn2A5OdnWNiwwuge4c7wGU4ka1tWmnSjMBg94
7l8NsqyHlN90tbH9fNRDI/AlwKPPN5RO6KcTzO24SN9NMhIbZ13OwxjwM9eS3q1eyEGgLR9OZ6nV
oSwUQDSJQUq1ZH83sZwEsuzUG4K105FHOyk6GMO0Sr2hAzwOLAtUO4s1W4qgiQtxAEcahtuNoGJg
9Ne28t26x/kTsyjG7vNYHbktg3KYBiji0yjQxqi2jlP0RUtHhaB3ZNE/iqrhshZ6LDKaZsdzmrJM
I4ul4xONU4mVuP+W5rUHhrTCePWySFikNc8s6J7CtBzUPArglEHHVEDwsZJV9h64/lm0s2ON1y2Y
AWBKgIitDRDb5+hL9CIIlQIfJbW4kGtHEPi/9ooDPhx34ElOr+TJZz92+Nv5wJr70cudCdn0Ting
ZJ0Yby12MiuZskE2P1p8Ud+FPSzV7aDSkriURdSdSh50MQn3GSYwvYTxte620BmEccOVAPetI7Th
BzfxeP6ce+zQiAg9nHCA4xGcpyRBME/ewKhGg4LPddLIWjApymOq8buOSR9GtUH70x/+y+KieLLA
6Sv1mEmHxlYahFrPMn5WYH/GOP/0GcgXqSnCgt1vMCbVNZV72DirNDLGJdQEk7CpB73FPdhdnNAS
pCLxivclG2+meGr6oKTJcEKUYm0cAMByGZjIihDbsid9pVmPRzVrGsr+s+k0e+cmjlw2qWN9gDPd
lt4fbm1I3fRL5ScyHg5CbJkbkiRen0Ix+hkWZymWWCxTybYJQVS7XKAnnfa9kGDDBQ1sRGmRCCsJ
aBP3J7jQBqZ68lpFiMUD4ouTk15k6K3SepZyZ0ZzjBEFZYs00M0YXP8d1H5ePXZLruNX4LTkLIQY
1WFOn/ZzYTbbMz4v5+R0fo3bvfFH0kDWGkRFMNxK64N/IejrSyUEZLkv/4S66/ELm9kM9BZl530Q
QdaazL4OaaDxoqKDIqwMcYAG7YtBnFVfhte+FXWXP5RepmCMnZ4XkBYIwPTRgi3VgdakrE3pfcgK
+GG18Ld3VMpN/2gkJFKReWO3DWyJfW8k5Di7r+iOvS6PPF3kYjIP5bnYGbcPYu4uVN+7kdmor8nb
hCjr+aH/KNihWa1akLixEFXuYq+dAaFJm9S2UKZ5p3GE505z9BfF9sKyf6kdIOwC7Fog3dgEBgW7
RzfW+muRMXu/gCauzIEU3XROcjhhe/FmzkzRonksswfh2kQmrET3F0fszlW8B2wSsEBmEOZSnFbq
Kt5secYE7oVuBcg71VIwIIrgTalxgCyDLaQgIt7nAJYqIFTD/liSDXMg6UcKXS3EWRnjZsuB7KQR
qQzh69HF4Z7FhtMPB0Mgx5IWnLgCHcw/bTOwS82xjNMN4QxJA6lrPVXEqzGIOX+r04CMzq706BHZ
TwIkOkw1IDQ08gSziUjaFwJX7fD+z8Y7ZVMqQRxYDZ5xe6rg+QDXdPMm5da0jnaPHsbR7f02jh/y
J9qT0np0oj4Dn+Y+JUZX2rt9zseNVk7/L/utpLbkiOh+VNavkcGC2caBxSiMEH5PxLLRSQ/rNaEs
505wrzAIwlXtRcwhJuhWkDw567mderF+kd2T5z2xa57BIpNkWYet5o/KJStg9O4E2+fm3o9U1sKu
KuNI3fap5qOaBxCfspAOIRN9pQnsdIoMoE85mRXsYQSaKuZAhxkrswlDpSVWcngupu71xdJ1rGrV
/VQK1iCw98X4V+ke/7a804gEtPvm/BKDghUK8X/NCJ0ksbpQYUOsihTxx1u4NaC5tqfXJspuJag3
/ewG2ePcujcygBQi97hb05Fp3gkmstKN+X8lzYlx8CxoXbXfUCI0MF9zJst419vxrJ/zDGL0P5Yf
rEHI67Twm6VSzbf1Jf2p2OSNS/kRmcqHJDCzPcHXUMF9UtbKOI+sy1k731Oml11s6yb1Mm4Bw7xj
m0chxy1wVpezWpwetjEDmViL/CTb4KHoUjAO7LPDqZ+eUBCNuMl+qnG9tgONOMCx9gT/r0+EUeQx
A5d4xyJCfCYNTMFyYdszHAdeh6gmREsO5TYpX0Iy8GZ/CcRLW7g1V9ZIohfFXDkZCe592hFmu3IH
gpRX7edxB5q+NHOCjuP8C3BF6k0ZDmj92LTRf6JrFLFNhwlTIjHiFnaTfOCQgSoOt8GDGYjagi8F
yt/jehRJnyh3bEeFzRVi+VOO6dehqG4E4QBjWUr/p7L8LQ4Y15Ux7D9SP4KojLNLe20yUR+iBpvf
SFBFzQJE20OMpArX8KvH7+Us6De+kNx419DpWM528BwHNHtSEH0EHAqK7aQY9it9gy5XGyKb/7DQ
+P5W6jj+68AVYltJi52t3WVzdDJ13ZvsU9MtKLpR87gM2J2zgTupZkjKtmHNyGQN23INnDHxPczG
4OpqjrC5d3IfMDKxYtapoOWeYCU7vsVSi+Wahbj0R3R2cczvOs7AQn0YTPvPQ5mB1Ck0kGl/bKjp
gHomzm3SZGGzs9TmQzRc3avyqYZWkPZX3YAJo/pas7B6GwqFye3sYwOlWWDtBI5bXLDtztM6Zupp
b0wP+FLqqswK3m9JzJIBm8/kzDlGhYEIuAXTfc3HC9YQ8SQnjocRaxOOV0IeU3uYQ+OrLz4owniw
aUvtOXssMIr/95YljKk3T+Mfcem5rgHGjN2MEFP3XXsjlcyLAAJIZpfynq7h+RsBAN+oJVGS1wEO
4lDtKxrEAt/gtGoBwG09oMWV8nYSiObt6aQyt286dbdrjnvNpcAgbGXgGu7LRr6yt8QaZJiWzLkq
PIPMYsyhZhLHg7pjw/CD2RXk7uZke74kq1OeWTn5u3mTutJ9eEAr5u4W84Vf2vnAgxDxQ3nKkN3o
KhGfHUfpTP4ir27th/YjrbCpuHcMFnXrtxa00D/lIq5EuX/VjWepXb5sa9x0jnl6cILgNbrSEyiz
BsaaqztUQSuZaiyPEkKsRJu7qGaFzyKbN/+XN/n3MAcRqzFZD/OCEBkn1/PGfMilS+SaQ3Lyx1hQ
fB1cNy7yJISRF5V3uY4JkwcN62Y+ptgu8/s9u/3B240cfG15b4aveePFxpmH4xy0qoDDutzhD34Q
QagDJjkGlWNWwavgueCl3eSlilSqe0TtV4WxLMEqwZJ5sJJmSgfzV/n22hpJfAGicaM17vbL8SPV
js2SjFb33U/I6JWOqcK5jubyaiulX/ordF6dtSDyjGkjV8TMfykMU+3+pRP4j2vv7zOiffG8PAsq
uSZLOf7/NZ521oXgVgGfODtuxY47pVmr8F1b6D8aGw38Qx/h+lNhNMI70sQtyP3KeknX+T3u2lEd
29WPEn2lejLV/H4RABnXz3dpQLzV+9L8vQxqBGruhcgpKl1mRob7/uXQmdrdHix5/PzZi/M/Gewb
LLPkl76PwTRsSQ/K0IR+hMohaFqXOYiLDdkDopmz3pcV3GGx9Bwir0iq4SMyTieNAbcXCM6i3tu0
kN+IdMAXVXVOhZ/lV+cV4nJ/kW6j8kySuHum+3IF0OnXfANJwrddAgGzm1YQlP/dELxYH7TYi8Ea
EnefPpUIKHzYH689GDj/fVGt0ZpOrvZrGESTBwWaiA1c+mBwPyEZdbEUkNG9qzInBcCUfuJ/IiEC
buK7uueuEXwzmMv3X89e+GgH+T+gNf7hiw5p+Qn10BOQrK9fVQ6SFxA9oo+onvAgp07CI6OGOZ1z
UEwxWqDQZEvIGn4hsqJmvIkvpyJXM2gw8gOcnK21BsGYsPaHlaGtHeOz/eqnGzWkrpn9FrVRPL8k
9g2KDwV11jECypnHJfhejY4mhIZaNm5+xRYm9dkXkQFM41AZffnWxVhVx2dyzgpT9AdU2NZX52ep
BMTRYhwiIyRBI80u3b47W/sGxYDNNX66OsmeqzVDKBYumglko9O+5kWj2PzputlanDaGEC1uh7E9
pLDWW4fJqYI1Ad7+bVecI54uDbcrvjtrwp7xsSYWi3cNVRIo34WDkmn6f8xPMsf8Paw06mGlCg9/
ZtL2ttlOkp8GMJbnB/et1itxR7zq3cE+k5W5iMQrdhv56+bX28L1U6YzJqD8V7EkIZhrDj7ROBqr
6WDgTPj6ufjjbnloesQKkeUSB/HF3zD3Q9MVPFUs0PiINq7efgm1+kUbuLEuPmUPvpajyc93iSbA
3mOEBk9pkjn178WI+y4kBisdgsgxzJ3xFJrgjVuqys8HF3MNY04wMOloDowGV0rWLQ18Qib3AxGi
gM1zhddtEjpgcjFC0uUHWmd/JDGg38XdS59RFBjWADLPS5WaIE8zzT1UY4ZzYYqgpHKrAdE7GE1J
6x6wHo8DXFOeu/ZqccfEUx9WPFue84ZXZS8Peq6RydoypcbmfsEjBp+kdTGOdovwsRAQ9kyRIycr
0qJQkJSKZ4aK3jWTd3D7eWfctijXYbWhL9Y3Sgb0Gy1qCspdVXTuaoAgZJ1v+h1ohRoBb3rDY6y5
LQkxUMdJtKMzBcguv5Xwrk8jNsgIrtj82uW4t4ZSqb+ehU1Zd55/8JO8OHS8GDO9lXDfRGAuGikk
D+pnlN6cluhQue+8M3rwy51UH9qERkXEZM8fiIVzLj6Q801mWpFKvR/5SXpvcIMuTEpWk3glUntf
oUmIR6F8WvEsArY/rfT87V3qLy5hZKSI/c+Cg7QVED82zO9iasZE71oqS0k4YZe79WMArpmIN16R
FUF23MxjkQWsomsnc2x8a2/GGFOTytURWQKDsxgZQrvMv81ncVjrO4k90yTVJKFY2knnuPSEIUmZ
Pvzq3Kc/FKgniw9EOGHN/Ved2/Mc4mhfSQoR7GEIZEbWpF8bgBjutT+BA97Af44utquws1lkweVy
VSwBasbR0N593LK4myCoEYxju5pzf3qalZeYJCEbvBDxjzt/ex/FOdiJBI1Hx10pA571U8SWR9o/
QjMZE3jHMZoNHG6sh0OsWOLa8ynYqnZNV6nef9VpbMTrj2zGU0ab0yLORNiWMtyEheUabcFalpWm
xz3r1aoTGX287Uh0w6G31/ZIy5Gj2DPCuCOgyYhDUlKzg0yim7W2BcFUrsNfaHpy57VJ1rT/Fpdz
4gabQTjqh4D3R9n1R+xypnJOUlneHdsLInMwV15+hWzQOtgfVwPKs9JOfnOOzeQtKNpKOOl2lNvp
tQL5TSvyAz/M70HlTBCRAKY9WARsp1vqEoRJKQUVZ2F/lX1bzJJX5tf64gWVpslJFK8XCKRdBTzC
Y/zUA5zqjDzndboEYNZNp+WzaJ3Rnnt++G0WZ+FBWqLz0Dw4LSHsp/RNWwmUWx2zhtd55/Cue2wI
TuNrJlXMGksrJlGKJsYvIdxlA1RCbsohC9R7UnqclHBG3stVymUeFm+DQ0q6896HDyXLqs0wybLv
jnt5I4pClLFtulAAV3/JKU3U1W0LRiV8HH6FPL/cos6k7crKQfsvSxKszKUMv93zwJIjzR0V7j1u
XLCjiOWPZQHUCaagD2eJRyZFYrhy0IZKN0k2HTolI3Cv+oq2EcJPsala6TCkOyIwS3Nhf2OAg4ti
myy0HNIfMoL+b17azFzZQrooU/kJ9CSBhmHNAgu5F2V8xMppesvShbfp7N8zrLCeB0WdKMrQsz/J
MqCOJGSJbLyzB2ClGmniXf5bWRxw6FnV0lHOtFBj1cWWdpgvPevFRYfptBBD1BzMOMxcAHK06Oy1
66/plEyO1sJkOJYTuEvDWcDfOakJre3pmUf9zM0ehKF1USA+a0blt2LqQYeIBubSQtoraKoaMbQd
5PvARTRT3atCtIgJ3eTxHiJLjAcsZ5tURhA69JT488yYyyWdqPLa8BS59WWudVwHtWA0AGgQjJQP
5GTmKokKjW+GiUb5jBs472mHGsJsU80QZkPHNM74zSIWvn/Zb1rYvoC4is3+/K9IVLMxPEHgOdD2
tH/LWGcgaULeVr/fJx5y4dFckzyFksD4enB/3OP6JLv4Zn6Rw0vznoo3dfFSolADgBqcERhmdF2L
XPoc6LUJQrWlyeeIOKE4xkovgvgD+j9X67+GMgo05uFS1f8C3b64oBbb6tg1U20kO94lkkg+1s8X
pIrDJp5lI/A5dcat5rTd0YW07W51bXG4FI4JoY9F2WcZCg6emIFKgsA6dIAksW6KdPP51VnIizKV
zkunTnJN+hwoXo1d9OnSjQRX8KArKXRVjweFWGBA8B57bJP39dBnkVqe3t5ZDzHG7GjG1PIYvAV8
/xgYgYiJ3NKtJOMXSB1jUox5kn4d6aM7VUooowJRJR9IRsqymV4gEiEuezAZ76N/Ck+c0lIVT180
gC6K8q8BVx6m/MzCMEMBBK29+vbVnM0A29smqzEx5JrjsuqLUw2i4tyODsA2VY/sJHhkE+SlX+I4
eMrkX2nMvXs1n/LQXH4m71kTsCc+05f5r9Afeq4qOEAV5aRNAx3iRrAgsLlYxGKGCMALGIH0KNrF
RwcJdcaxmGU1117i8lJoknuKwtXcZ/kxzoGc9Hb0YFN0MffUivVUFTM8KbzQPIzHpR2CVAVIuKrV
O9L8hYFMipQgEX+8dKRI7neTz5O0tjIiHY5kCaCtSJW+VYY1vH+l6UQwan7W9/gsX9VCu+TszkBI
ZVUI2VvsGjH45hCkbybohche8keABw6Hr8P3a3qhySUnUuLvYHZOCKflZxYCHEWcFTO/a/Rqnm9J
joa8npd6qTwva5ZzIZO+KMmPbdsLKs7+c0N7tFmInRiesBR4lLbQXwrXdXjZgIownBqD0AMWaMEV
rtDBWjy3XFgAS3jtgI2W5zZgA4KYxQP92P0kwdHxfTlOgRWBjZ+IEF0U9JfPTSX0DYjfXVUqd/hs
BE1RriOl7kQNMXZHF/UbuW0gUIks4bwz+b6WUL6qjvX2ThfCZS+z22IjkhBjN76mvPTn7W4py5Ht
pLBpmVUFweaNfyqR3H7NMPYTQM5kneBG+fuUDmAxJ2O1G5C7dRvmDXn3cCpa2r8b8YtT80h7spy8
WJyQ3wn94twTljmjDFIubx7Z9+qzsKzg6wSxGYY139JsqyDZJLj+UYzNt4EpHXeKJtGUvl4XcDKm
6+fSiifgwdjWqRBXH//B/+wPwkLtYZ0riqRMfIUndjMdhJUwBeErBpfBePPun3hLblNs/QIrJkPw
SFnCOIY9dg52YZxfg5/2NFIEMRcxGnJoIDuoMzrFwbwA5+ppEIgK8/NwvkBhR4lPcemhR6Lh6Ads
5g4w0BaxclhFK/zW1CaRBvTG4KlBFrTwQKlguTgCt1rbT2dX4lotiVrMBj9FiPvdBWsgHi/9gZfj
Jjmefe3MbcOa3odu0a/lFXjkiMNEfGpBUKIBg/k2l42onErtefhO/KwAG8Onu2e764dsdXbXU1To
htw8zi+m+KcC8z4Nia9R4rwg5R4PapdkLNWAwjybE8yBF5DuC/hqrRWamWH/swAi/7xo/5cqdfte
4v9H6TrzVbVz6G8/p8ROkvqjCBI1RkjcAj16599jIldhlBlF2DJcWwvnML5BQ5sPqPhhRLCsR7OO
R7J/8cpg69HnrCGxA0CJS7/Vs5qMcjRSRto9v9IGPMXJNAyCJop3uh1hFMfo052H3LPeKFiSNKj5
n32eKmfU1WCIEuZ6w6ZfXdVCa2MLar2Ls/N3UJmf+NRTmPz+h+4GJ3+R4cAB6l+IDibjtbsvi+h5
e5KGRMXmStOh+O5QXBxVusdpQ53e1x71xw76JwpjzJXHYc7dZpNbDaGg0yi0dtJV6mhsDXzDddrA
rcKSPcp1rpN1jLfC/7R3FiJVDak+u0j3LuBZHbB5WfDcSRVl3eHGrIb677LUaK/37E51ZAazxHQm
PMOy5592V9p+9F0UHwL6DvnobiQ5XshXs37ThTgZDdnJIHoOKBGMRjvNcvu9jwgzXFyeP7EB+Ru7
Lvi+8Sj4x09EBxC0n7ikow/8a0jYcvLmkiV5Q1BAMFvEDSsVINkmKj436r5ZZSXVQIG7AiAb1/xk
TGp/VznB7TCMLBtsDwLA3T8nz5rRrYauXG4cFSYyNuaRFRZs/xYBiSDYDhTVtA131K/49fBWMDzF
cPg1D4JiPCFIme7X7YGVfx37gM26aQfpeF+/fztrygfj2K+wYN7Kx4pzjmA9jymyRt0QaIiP5OTn
OaY2u9BflfVNzNxsTOvS4TDuyt0lbYpgTKwUOZUQG/RzxHwxjTup+T/wXU8yRrsjOBa6/C/uT0pV
Vtj8GsDsBk2GMUHaW/XAQRFkS94fTFybBFRfU7oK0wA4RmyuR64AZZERMj7hg+AKCjembeovj3+y
U0pc2wRIprTmdhewyRgMBZXBdqp6dQwZ/5EPjB+WpLAoYJbchEKv9XXIHkuZvJOeEWzzCdbQ4fJq
mZvuQ/CZYM+rG6IZHv94dG+M27mL5xEorZ7gF5Vcx6VrBQOYhYoubAnDYkGH0CtkA0RB22fkBUD2
IWv9PCBiyMhV2YqJltcqga0DMWW516ewEn20r3vpYWhRaPUln9tYPr+6i6YARsCo4pwXA+N6nzSa
xWTh393p0xKsDWdxpr1gIakIp8OPZ65Fprl2auFe4OalkSDgOpq1Uph7w6UvP5ESHV86E1OJmOIp
bvZteoxIFf04Qtz6iMeYej+vl6m9sv5U49esFlaHVAc47I/W5tin5BGnoCnFhZC8vdBu249ZgLlB
y62TqIci314/biC0d/GyTxBKjZjW0ppkt3HcPpZfgPe0EdbK57sGWrj3mjRlppawXwBf3J5lw/8N
PuDftKINRilF+G4YsRzToUsN/CILt31lQLmSkHy4sCVijrKFZPBNrtyA0NgNYqZbFJuhJ0pvZ/9z
Zvkoj2EWYg0fnolGq4k8uwr5nX8z+BITJ7k9j5/UjbyIm0ldzm9A4F8XPIkN3bLzCYdOXE7bMr7w
+A3J+BtuR9JCY0qtUBQFOL52uOY7z2Kh/Fzynr0md5QWbLohUj0K+rmrYezdDIExdqE6w1xvz7qr
gFrfvZMUypdd6M4/pRYRW2fIwACy7VBPVpZKz3GottrUmYF+srwoauFOQE8kDPR9P1mLxXJUW1et
4rrQZ2EGIZP1vClc8O13L8EmtXn0t62DQBn+58iXQoRs69Xcl/2pDIZI+os5Vy2l9vzpFRviYPfP
6iYkl9eszPXh3sgtbNBJyjWo2KrFZX2G3hl99UNoQC28vAWgqVZcrha2xYRY8Byon67RLaJKWibN
1i2G/ARV80mjjVXZc1bPWfzfqYNIv7SPM8rMYqmduTNsUkHtNCeVYV+v9R1ZsRCLM3ck3j1Drehq
ucmhPz0TDtCrbYADTmigSGTdS1sWmaU/0CivGnjwg0c6CkDCCP4J1Ci33twS1GQGLtDcQp2kSqDD
/wbRDcY46Kge8SivmggY0m3nbC28YaiKVw2bRIkttbWECO4dGGhjmke1RZi0eEgZGefzVPN4Ee5u
6Q0LxKh/Q5pBQk7J+EhCv8vCbbbQ8LZiCgpHUHJFj8XF6tMfl9I2adclmnF38XKcMuAccd5STJnV
Ex5WVOhq0xzTt2xEd2el/jvzZbWbTKOtzLAGPSEVSSXJxjmcrw8bYFZx/6Gy44JAZB63VwQHCI8n
JUbMvNposE+RkwUIEs8kSOGpb9NKSCTILQNzyaT6jc+bfhiHMzDJuMR5CQnFteaR8gZCspn3wG/3
zpn/I6dku0WCkifPaWhlWt3WXW1IIRWDdDiOsGDsv0JeDTVpXfbRvLgjINPSYxd2zvvv6x3UicUU
BdfRcNtTH7f3kaIJ7t6yj+feCQBXGl0qOdp8i0BJ7EOrFiiRDQaammz+n86VOlPqBecN7OzVnNtJ
nmXQbHSJZzKCm69zgeA3W+dVymlZtt7SaIr12f+az+QzwTn+nvx7clhoe6cW4K1ufrURICJhmqrv
rxsCkHGJygimPjV9jNAtIQnrYDkPxEtYxXJa61b4x1fo9kcztPsxz4ddW3w3WwmUEARS8cYEuqKN
C7nQQhcUwcOqWbapQdwYoX5IhO5jmiP9ud9CGPzEhv5/rDxmtf8HoflT3bKFTxbpP9FM573IWeCC
KC58ovqKRP65W8R/K33RPG0ey8B1b7pstPDmJKnLDCGVPci9i9v//kEXGK73xSjFUNBXMwEyWL/L
DF6JygSSkQDuzjGRB3Wy5NPlLgX9EEaWsEQWhoauJGz3tb39jZJzk6OFOSM3sNJ4W8WXayJvugwS
GqgScYRNd+HiTYunuqNH6kAcNu4dUP3VFedHfswTgP8W4bFJZJBcg4vaQ7/p23IXxR8Xhp0heXIc
a4quXTHkqNWPtydESjlKad9QHBryYaBbkYL//gi3TApE6GrwWLGv2mswBqwEmgBJj3d8K+3KWqhc
0/dtLlOBNZX80/g7gEWBrVZHCt+THJwOX6dkkS77ZAYSbESOf43jAuiEWbM/DV0l/NZmtLeVI+oI
e+NhUCUYC7cJM34JvZCkojzDRbVzkVr2f2wtwkN8JoKy55YqfrX46vvAyM6h+1J/yFrmjrsvQsqk
9epzqrwXpNrv8FQOxxvFfYvDO1JVIKWxY0lzLErc0GOuw3/CMBWCPlw53ZmgoeTVrBgD43UUkhLs
5c8zR20O0ea8NUpd/LichSZp+dlgEMHfxSasBfRQjaROGMLrd5VdlpbyNdjQ5b9+RTZj5EVY3r+I
/HY0xj0hWnbuYnrzTL8KFdYOaAGq/amWc/Sgbgk33K+OZYu/XbFPmEkOudSypZPnFhvhLxhXG9vB
B1wJ+Q8IpppVotLzQhpEi37qOq7vAi0tkQKOzeGzpa7XS2dSagNjN2QCA+z2nwrOSW1CbGZUbg/u
SR2/2L1bjSEBIZje1wyuKnyriwvQNHfuS6KUpyMijF51rdHfGyIgENC+G97jZnNBoArfi6xFXjFC
j0+G7BgUcfkW2QmbfwbIlWHLNqxioqxJ/M2dOa78T7inG0Sidgw10hFouadLitAa+Bb/gaZD+cOb
WlbvN5qagwj+zDTZeUQM5ZQ5CuHa0MUoROyFrYnSsaYuq85W4U4N59mOq3iqYofimqxCu/8DyRE1
P02F0QcE+Z0+ikVs0WmdEOj8R0NOFwCfogbnlClZfZS9LBBwPacfkqp7y2jO6dj1xEuEcPZZycsb
5hlgU44xGb68llvTamxm+x0KHLJhRf/ARwqupe+bF0p7Xagp3r+wePDdKr9Anr3SoFonSA87d9d4
7Keh6EdYsL5aTpBD9MYkuln/FCYqKr6geZGnrUp6XTizBJbnH0ghhryTNSwykIQYn3bymDgkjN3z
NkIp5d33gVrivmdX+LZ+E4qotHrAvODhVaEbDsOcrYzvDTYDJ08NCMd4zix7LPk4Y5gcGGK45yqJ
QL4SpMebr+ddfCp6e/pVn9deezBQd7LUT5Gq1en4e2tOJwYe9J9cDgCQ2cQuY8Jc6eWDFTfBG2Na
wukrrFls59Y8r23JAFNe8naGylh2xAwhTZQGxPCShu9MkJSTpDUTs5pf0J9ipkRvvnvxz0NvaO/A
ky/pb/w6v3ng2MFF/p/cWoCG+Wj7DSn+kdMTMgdnuDHL6KkWTfwO5oyNrSHYbpiTkqUI2YmewdS2
3MSnFj+bw2eaX5uRm3VrhOpLhr9UpyuoF1Nhz+jhYICvBhirwszsro6TZAMIoH3+DBEJJDo8v12x
8/G4tSioifxYEQmKo1BWHe7NXPXYjzVzQC+GhkIsPcV0EOkooxAskEE0U+H4uRkne+KkZFxOS1zz
0vcQY/4sCSWVtVnO8lfvuuO//GUmIYIhMXm54rZPJYfdskJmce5csKz8+Xwydr5yoAEnZxBlC9Su
31YXNpTOzrM0bJqVjfaAUThVeyEAnM5kWtnR0Z2yZYYbiqh/uo84mD1THjPOdAxC1gG2PGXTmfvC
GyI6iAtKjTI7EcED+FL3War4Mq97lH0M6okZ4HA/y+qgF2+oy/cZk4EAs9Q6A9/W6wKYVorSyfuo
qby8yksnJE4dT8W8Kw7F7Tz5jqkVtHCqU5ZIekhisFJ4V7obhb3XDMmf19pu24OJuy9wFgVP8XO0
oYncPOxNR7+Xb+3JrIW41ug9Amq9AGp26JH85fvkq9RlUjJrTkbEMwwgtvlunWWJ5yQZhTksXqgI
X2h3G/aezaCD4mk3Bmo7xS9NAwgnK7Y2kyjG9ZNidn1FkSQqIrdCaCTIsI3kfjtIlDQngZVRUB2J
njrSoY5yQYAT1rnbZMgbEoZ5pvLlk2XEH9zmFXQOpqEcEHvGvK6oRQjTD94D13LBw7/8qWhzDJaX
T2Yl6obXvlC4DpdcpfjbIlantSn8STxv4s++p+01nBtC/I4eCyitQ61b83CYvyUw73SgSdqL3WJi
/fEQWDWsfFOf/frULnIFlUxBuRfvMvQYfYn9n41sUZ/nloeQuI5xSGZfaR4WGE9kNLDjLE7+M/Wz
AboZXZQnjUOtIsEjf4AIjzhAYY/h0JJJdjMZP7rjb0R1gtE6XLanpHPHn1FBNzGtprWN0hrb8/7s
8l63Hnlj6EZcr2s/3qu6qWyqMGweDbVaTUHXJ8O6gqV3hnCwDyDueeZ7TnYX7liLN/ftbgs+DppR
rEx5YdLnI3Sdb6t4cn4jy9zytsjWM0F696O1wJHSEZTwzbwvZkh/J8Dlv6r77olxpdPm2j32byNw
/s1XVhckAAZvZ71YSEv0vwwwCuIvlsgXgCcvGfa46jaPOTeugOYhWHdXaA0E49TL7s8Y1k+PBQIO
PCVT7rKoYnVjurRejHlGC+46UWWbzjm/3430dF8VU/PQl+xiJyjIULVAYD7ELGxrNyhx7/QBRyV3
9emq/iZhbVp28EyF25g+AXWnzFAbpY5xJgVMKsrMu/bzm4Qb4FQEFcAEVeN/v5UvNS8+RFvUhNTv
hEmfzT02JG+UfW/7Py8lP9rG3uWTgYutqkpsR5GJej52HTje/MRqi7SJs75JFyxg+UGS1lJktIiM
6fsOw0RQ4+xkguzsbE5Mz3mjkHsJN8Kl7GG9SHnwtjGdQ1aMjToFjISwVW794DRSI6n/IBnCqDL4
7Cj1vnJHW0WDORgI4N+z7W8yOeAgAXxvUQvVkLSoAEorOkTxy53i8APgi0KoaPvWFtrJ3IbKvKAl
384Df6BQT2MzxXZQzQQt/kWFeMrB4d20hCO2VRZpfyrdJPjzBeetGxuv4q7HpmWoZye6rKtt+K+b
fORJNAbYnwa21NRl6WlRvjPeu+vUc0NKhXivlawWzCepGnPXfYXn8vn/PFc2LXlojOCBr94ZH7aw
Yx4ytNcPupdNPXwyoFUZ50LrCUlTDipTZ/PAXi59flwIpbLMoUdvE+ys6Yq4REQxf0C/WoNqQaO5
dVSR3zwdwRSWQHh+IdeFTPVJ5SOwoNAkv/4zfqmU7RbnyPn34mH2oNO8m6u9y4ppPEJ4lBcyUuKO
Ppq/tz4RR5xGWgXvbQLZ4hPuJcNzTsf26/v2Ch8HtnJ4Q+/SJEzxVnOZhfTyDa5LpYZtjBzb58e0
4taC/dAHCEEk5WOYXUO9DHQze07fs7Lz/9qK23neStULqpQtkcz+one21xXH3/T5nOkywhXisPh0
SKEnzWfp6kC7aIbhmM6CSQHF9bJZ+W7+DdAWPsOcbihLAa/OJ/AZ/89DqCJEX3J9717kH32cCyMF
I9EtgVZEFg11Iqks3mcFC9w08sspQFEHBbZUIMTiU5QKbOf3BgzvD842b+JqL2SnUrhPwtA1abK9
4zfvTunF75/2Huudc4T20dMnFoh4OWuB9gRJP+Im7WEdGjncTLHJj77pYjqlZpQJ3Xrr3PO9pdx6
HWELRKIZEL9KKdxt2/0+rXQVDgKUyfT8Dq8fyBoqppeQAFmhz34KMg7IpQaePgmBa7n4fEb9bcqG
umBGvbHfW1oqOISX+ZhNnM8GFXjQUTSf4PKe7GoEWMHOJb4DX5fjUdA3kNLu7y8ZbxEHPOWtDgCS
F1UNPhZKC2l+TOWZbV+2+LxPDcwzxxEZ9wtxstiI9cGCQKspK0E3TMeSWZy4XTexY7VGNCGwS73/
2ldQCkQMXcKnuWmxdLzk/o/2FJ/shAHlmJmIgYAITv1/uaeTqnc36TocyE0I61diVurgx0Q/DLJX
IIrEDG8js0/v/zAfR8zxCu7705Zh+jfiDVco4xEtOUUMt2YVmEL6mrbkuSM2lix95pClsfU1I2pv
o1a7+KXkqlw3tp09Cpke58g18tlaC5rkJYFsw52nZWjgkEZboXnsHE7B7+eS1JbGCM6o00jr84Cv
NXLRPnP2gUGZVdie3jXHWk79o0u8zWg2e7sKEjkUpWSCVZj5xXkIKSVTma++x7P7TO4WjGQTflcd
fs0KXORJQx2hqDNjuQCrAfukfF41ps3XuAi79zS3PTlFuDlMJhbhkhjBItncKVkEmDrwIkNocY0W
Yyik6oCawkmSsJopORfCw91zZL1YpVGZ+KmajGneJMSvGHcSnziEvziVGQKywRXxkWUoG/70f9np
HHa3DfZM/fbaKqWJO0FHGCNUOTbjiGnGxME3RYi4YCezSDR3+VavHbESctPweqDPc2B7aCoyVh0T
x9t3+hBaiW2Juhln01jS1ILYFiy4ub7hrMkZABeKVw2BhgcIJUPoTCaua5ur9gYq7VEDr4SWSgdh
rS81JNWiLGJL8enTdbGTyR94doQL87ntPHx5n1dtNrlIGNkZkI2oseTQrK42Qazt3JwQg3GvxA2w
VO4GjwcGJywXo1ZW6gJ7rQhQXXk7Be5d3Tl8TtgfRh6V/lTAwas6J72qgzPuI/pWQ4WQGp3FHxue
aKiNkBOlYC1mwboxCUrs5cuB0ePZU9BuME2AOEDbcEttiqfiiFtPPOXcp83qlcDBZD9ZYepVa5fL
3oxLCHn22VxxmgQgqOmA8X7sCpFhCRTGLdzkQfbQJd1TvFSDWYRQxYhFVHQD/meHQ2nC5JhoG2ba
oDMv3YQ9mtJEbrfcuHy4rc8Sh5Z7k/XmXn6TX6Se907BYHncSma7CbNL/LIx2qaiDfDj01VkZ5kE
gs7szFgAz9utPNbin20XauyS436K27R/XACYReC9vm9JqMp83d/bXpDayiA8sCnnFVfttrbkJ8Th
+wHe4+uWy0gVCwfnWh6FIkPF4oD3kbhJRPs1rks7tUodyA+zK5eVySRrNdzyHJgZowB17/P2xc2i
RXy4oguIHnDlkRHjV1sQOeAZutJz4uyU00/nvB3QGZzpLCLXa3R295RzoYiwo343fkuqtfv9u6m7
o4+sqEh0cOteQRSrnqll1oAVtLj66OfbNon1jcPednqHWdMRf4FLDzWlBVoGFbUkB8lmcZI7oYNm
Q56FFQSmUgfbBfgbteo78Wx1H98RC3bs1ZeXoECSmr0Gis6IvpwbEB2wy4MVjo/ydMpCsMwmVsZc
D4vip5tS5jW3vvE+8xPT9NzvsYH/A9vAWYJddG+DcEnZlvPxoUlvPkjDEvKac4uJ0AhzN6fv1b/A
E315/YzY6agrLmStu6VaTcipYfcdi1fHafBe8fDj0Jm7jmNj/ePc1FqYsMnHy3XtTB3TBg9Jfbbc
8j6qDr6Qlw2OcTPvJwBeFyjfiuq4UgmuGFNhVJjwrsDYTXmrnjW+p+ScoG82eaj2ht4lBhUgckK3
vGAXPn9L3agjUrQGHutcE3opnNSHOLVBc7uDQzFd1IXPLzQKyGGdP6nd/3+ZjM+dlw1NEaZ4fwPu
yrJOAmCvxehXBahp85yOB9AndHDpPbCNWcmGAD3L3MywBJv1RWUYlMLyddBzbxvUdlZz/odO3T67
ELavFEQQxoqp+dhwFGuwnOjcm9qfP0eF92Br7nb47ktl6qb08jHjnYSXLNhO31epAsTNCmp5mIde
134ZZ5pebwXYJ6bUMC4WExt8IUorT3Cb5gHlhbUAwMNlOsjnOJ0UKvxns+/yAV0GpW4IPcT56H7M
YLr5jBj3pilu1QDneYhHrBfG2lYicW1cGmBFEJCGbzet5uejkS3O3zo+ldcDjNIEYqaWA0gBDnfV
gvyxdtP5MhH2Yu+RkgDbF2Vpt9g6vOH5gZJHB3k5XgOps3f05X6pkjJe2r6FV1o9f5X0Rj//w+rR
jmW59G8EQZZDPkPKLFlGwp8hj4fJXKUaslcfApANRmj2OeteizYBhJ9Ug4qewIrw+0J8OahjQ2dl
fVjhvd5HDnBMaa2QWKFCn82JYGQepY/bpzIwlKkkY5H9QSRwEr7nWQqoYOKZdcZAifRk2vcup5R7
oquhU90e3XWbIDxNzxvpIIuzynnonjNI8uTi9zxlotrklqKKpjMMaFyMLmg4w7V1w66n6Qxg8PXF
aEo08XuKcSWSoULKKASK+WNsCnyW6u18Dj3I5gY4XE1qDHlCCbfC2eJBO4/gqeWjwGovm90zXsHB
hL2v4GgLc+PyAB9Htr4wpzTiDtuSRja0X6VHFdsZSLO4F9LGKhKUdaf7U9Sleyf9DJxid42TKCQe
yhZYN/YuqDixdqN+98/B52vG/MjwSZ9cIstMbEb+uheOT7E8ykP4zvW9iX08z8a8VFDstyB6DHde
9TrKaxZcc8uQ74gVUJ3yU1HzO51Kmfvg7zozqUb1i20DabUgQ71lu+xI/D0fXh1X/rzJCveNXhI2
zIYHlszKAa6wFOjctnJi3sI3bwmVA/BOnqK65dA+7AUDTzTrCbLic5/NN6J8z2SCFlfjyDPcTbE7
2EKQyRqpOQt8OnaKLg9xpTZNT0ky5Q3DsnAY0Sikxh4P8CVoihLu6kPk0FUs/Vbo8FzbbY/77Tpw
aCV7LZBFECKc/56qH3sOnfc19xnAymiof3dQRH4++OFBuB5J9+F9jdNQpyw3WxiMXaEOQ2rh50Fi
6gB8ELqALFhgf1wVb8edH1q67VIjHHMTh4OCvxFRTcnf34zoXaeKpdF59rCozOdGdfPt5EPRRztt
yfGccNYF9ewewbc/T3RLp1Fi0BHN8oZeKcqjBNPooBIhVOspMJAfQ0lhhVPbq5qN1qdDjqpAUDdd
gKBpA4liC9PYbD3zXIeZzrXuhK6OA36AVEdAPG56VOCT+KH0rrnLchNdr18WudC0Lm+1wItHG0WX
ZExVFDsAW67ja2VWgSh7FwnzGU61JMhCSbnG3QoM7T6lVKX33gsnO72YNpoTSEVrajVh3T8Ua2YS
cn1tQdoBzl9NEop2WU5evUNbKY3MykeXm+wypy8KQOWUUoIopSRE79cuZbJjuVP5+oXQN3/YfDQf
ZnoGlYwISeMNsh5Zj+CrxKWqOoQgT3SmRecYpm8VoT0HAC6pCCpnMu8Z/O48c5rVd+Ce+dvSEisF
BnteC4ag5qIYA6fMD86pTsow4ZLldj4rHXTrFP0hKgCcU0xzcBT9Aq/IhJoghDZv2mhrQCZB9mVj
XdCOvnVEsYgyGLzMMNq48ayNCVOpgmsCqFLYpXVhulSA8s6Hln5YtegTBID9GjVH+1A+z0EFxiNl
o1ScnMSuCFxQYOOJy46IYXv6eTBwE8qYfSmmdE3GrLmwFOf1h0Nt7SDP2xez6Os76/ScPULy1di3
PNAROyLdLeYlBxMr9+RP7Jte5zMoorcxQv9fZ7lwkdE1/JhLfk9g/1RUlKsMHEXSY7848AeuI3UW
YutEEjLbJ8bgnidWf41VAJ8gzimNYyP4k2OspgM3/Lh4IHJocmn6uQngePiyrJFth2qI1L7E9mws
tT+Qe0K6mJdNJQitbkUcY9z5MahEpBb513XJXuPZXXMT6DQBKf6aqr/b9VLKNb23aZZjmrYew8nI
vKvS1sbAHtbsqBtCqOp/RxjQ0quJUaSbSylG5uPKhsJfrCN0kUBYujdqGW1ydahbAZowkU1+OXu9
PlJ8lG4Dx2ozS5/fhymVbeQ1/uAtgGv/aKbCIfpfcY3sm5fouDwEYQ7plHC6GMS5iTJ4cMNvUZCg
wRm1FNqxCp0CJ71E0SxQM/uw7x0yauwbUWCky+QyG2YwT40/ndMS3HQpc4b9MAOLq8gj9f53HXz0
0twHtDIGPfqqbEPQuduV8weGGZ2tn1lCGAEkzpJLiPu6GDF0uRT2PYvLMLdUqE8FD2ItXn2v7gUF
AixDGUlhkjZezhHJVttgT8wnzOT+HZrF2I0vY3YMb3X5VdB4wywAxKP/A3pwokjBZRPWU+rb2jYm
gjFzHVZXkZAkBqnBO/ptGrUahcCh7gL85a5/SUh5aMHDGm3vtpXo5XULVvdhCEVKZs2mX1foBmQj
GgRlAQpJxrPmGQqNCrbSGuenj7E869hyW192KKl2E/UanDk0uEo+POau1KXIsQ/i1obJTOKdWPKz
FCgLzVt5FydXxnDmHEQyAapZjuy8yxAb0M4mVYYAI6tuJec8LU3PYt1XL4weOfsJSziV0OIL7Vkn
yamIVHEmSteefiDX8WyexijOdHpkTsSWTzK8IRE7NPuw5IqMt2NOVZ/XfFZztBiHTvnWU7ASFKfl
EaoDB0UPj3fo5iYatO5iKFir+XC/i51feI6QGP0vIoew8xPrqEZzk4d8FgzP9r/dK8AWwY6iR46U
OsvkNSLuO+X629aPXzp3WZmME0LkmtZKFNl70XrmSMC3nkupZh4meVZVHbawjcTFzJMn4YdM9JoX
Pm8/FJh/8uD0uw+XchgPqrP6FvMM9paZG76VEeESn1UEbjJVBHXAu4YrszvMIiIOfUSSLWbdPBLQ
YqU9V/UU6kk8EDAOIuDQuDJOrVrVnalt1uOqfa++2/YPFSca+WoB1uPvNtgeAoJlPH5j+X6btYM0
ffBPPNrpzC8vustvUG8XWPLZvfmSdfbHW9IKtGX8g9ClPVsCabhicthvYzcZLdyluu9PYC9r/3/5
eVk84dBQoxwJIw4MnGluELIg/4J17fnWYjmCSyKc0zJUHZZPsuglxuzPN3S8gfXm1OLBhBteSTI0
WPQEytuqHkvXagTWp8Sl+BAUU9OVb/f4J3k/e21dRowzyuSsMbqhh/mQPCP/vPdHqYDv6vTGFlVA
Lfo4Ki6arRS4h0S/pnmwc7KFYDiJuP9WfV3wLUxhuNlxjmNp3C22gjqhlu67aUpZt6mMxDw5Kv3q
sFCPZvo79HE8dqoDCm5fa/E4YuhFe+iEWOfCEJ9Ql5EU5UtqDjKcFCz8eHVg7l82np1Rtx+GeQPy
4FAEThTD+8SoQBf3kudQH0QN6t6L7UNDZ2iWz4IweXnWyfRLHuL80EA4Bbbt/EAMJxmxiTdov8ti
XIXmEMVTqw0+gbJ1T1WOWyLjrB8kFoGQ6vnTgfRvTtRtkpbCT87k8HUredYdIIhBoFOaysmEWS1n
cE2NjK+QYWilPZv6NavV0ykToucO2zWaSr4/uJ4UMFkmx3U+xBktM0ACifM31zFLKF65js9ztc2j
gkvTF+X920/1hXuGLhLJvncyeHhpiifjOHPSgQOkCOitzEg+aGVWwPygS7M5Mybg1EPRqoO7QEkt
E9qOCDNrx9JSxHjDJyVuFywRk47+M4s3ccLMwu4fARCKIFgPQhEviChBL/UV4NK1JQmMdYDKVCoU
76EVKrVk+EaTYmNL3NFh9qJOn1MrE4fXuGR0EZB2qBp8rhrNeENdtmBJ/m2rpFCsXd4UzriHN9Oq
aD4SGdbNkgkU++4e1NBg8u54aGikS9GCuBza+WWh7tUBeH+zTk0eYh2edy0e/fgC6PeE8XuMSkv8
CoKHkpNB5PnJicQsI8KYjNBM7X0kwBuvEVN60WS+s0dDw3FS8aOohzg/AdibDVkuuHp/pBn/5X2j
8hcVaV5S+J/uYYXD/3BYaKdoGRMukRM3Xz1UXaONCpWGmSQ27laZeLcUaR3RKUrPJXymzuS/L8fk
jo0vTUjXF7Ei4PEhQx7WmCNpyr7iunUKWma8Ol13pscSe7lVFgTXs2OGIxmhyjR8nDikdd7nrgi9
ngaD+f4PuGGAihOMGG02d5O5tG0lcg0kv4Kwy/XNs1A0sY3ND2EJfy4KwWmE5EagCJCMwse6hv4l
mJXEbGwFa+1T6G253pclvu/iQdlnGX2LCfMeaN+tTVo9Nc3IW7gj212vS7TMGdyL62/fWRvizXOM
aSuURtmTstvsku5tEFvhvDJrtSwV5bfTb9tQwDRR/n8yuacyc+tugKHySBGpdKIb9haMvJ+Xig0I
f8omKc8oZ6e2iiu0c1t33l1JIAwI4iAUusPuWLUfsn2pXjaC1oB6l9oM25CjYJSGQjc+Dbx4eNFD
2ZUGcM7PjRWl8PDMqP9+f974mppfgrKfQ7CKXPs59toh1TKKN7g7CQS+5U4ZPx6yPcAC6nSNa1AE
eqibd8XrE7pEr2ftaI8vUlExsgS0FlXq/ioyaDYNbtllAF4oSuRMgk75B+N/SPCq0hwjQwOWZMjV
YY3E3TAoOBErIDVCPQL0Q92OyN8nHXVqMvWvZdi1/gfLp7fDpeq+rO8ouXb6NmmxKpbSWtC8dkZn
Imhs/uiUcw1V9/0/gM4dpUI4nw3Jh3drh3i9c2rM5p99SwQ1YQs4LANH6YyQ/V0V/OEp5zI8Fc9G
C/cfBoQ142/iorspZBYMWBdyOc0zJ8ixP39A4TKgtAG4fm1qihBwfjsjOMvX4symEUGDOpw61hMc
Ad9UrxabA5Cn4D8G1fBnuXZbX2TssK9R/GMpZuNKh9Hg8WwjKaMFDropn8UZB0oJjUKCC+908ePc
5s5lbVQvpRvhznSIQtD/cphu7rhaSpq3iwL9JzHplFEzgarKmsn+wpxWfVd99jLXPvfB2fWfE6Qy
yT24LrpN/+TUR4DOBf8Bs8YqeS6eVgiJP+Xb3IbFSE9v+XqhV4IGupHcN4rgFBX++XPEJMUzQ+H+
Kwo5fRi+LzjKdGJpdQ6RzZg38BVpeGF+YWjGzgyJ6oKt/kx5oGpvtQN0pQebDEtIdCrHyaHFAF9b
wPuswxZ33B4c8rwqLtjrCVltG6Xy5uf09TiW3hqTSVfhfiF0y2QRPyG8Ss6JkKV8Otm+p9Cf/im4
5xSizpWcd4ATEs0DADGvwELnueHlf0lcaP4vZOg91NIsdSFEJ42ZwsUIxF8JEtlzZUtdUn1gOkeL
Fn0QF9F6LeBFtT2/R5rbZv08MWUgunf/whTjtZSPoEIr3dD1Lsa38ef1H1CzuPOexrpbZtAZB5Re
tDAIS3EPX6tAI5UY/aSpLIhFvaxOd9mzE9urkFifDgVX4Sy3q7efv+gfvDYYAjxBSu6YitEsxAHi
DDfKzm5IvXqy9+eMv/R3Jj4RhqPTA0LHhn+e3d0C5RByBWHWyTrFTA+xkepZPYT4LpxzR9Qh14O+
pUQ2DhH4ZL8sPZh0o2lOiAuDkbWi4BEr0vwcK7IpKD6NkRksY6PtutEscdywPZBi3hmbGO1ngr2d
fE/M/jS7xhsnNh1d7467a/B2K6HXJRHTFMP1enpf6K+GfPkWzRr6gpdRjZJksgLnsB26UR8SNLOv
Kc0uVQ5buze8q5ATMVfeowxexXDMyI5qHTDtvQzXUY54wVqzLJOn26lt5SD4mcWMOwThUhFqAY22
R7tS6EbtsQAxWymM3qHcEcTHWyGkmDPjjCs19+Vr78zkeHavg1HaS2q+gd7MsPh2NnE2nD3tyZVq
WENrsyyUo0SWC3MjygbmtUeg+Po3uMvumoMnzwSbnQyQ8DzuA/avZaYcN3uZ+Ui+jvTjUf01srx1
Jxc/vV80EXIblnQ9NMS4vhXLaH8DNcuQPSDoPeG1ZpPRFSXZPHkK5YTDfs/DHPb4tLflhG4xZUr4
a3IJTP+JegU/fEMlT/ju0s7W2CfweTxX7V+8rB9YI3Cb/sMaC4pd/Z1zFa3Mzk2hcMg2VSxN70rI
7BCUTAhdwRVn1EYntTWeqUoSdXYCWkc62zp6gJS+KXkLfTxaU6uOaEuVY5pXHhobB/iHvFfooRxt
9uhsS3ATo5Cfpfkc//8Nvevw3ihMWRCqG+JKo7FBtXaGVadRrqzCatlEt5/d8o3l7Q8QBBb93GsJ
6JaxG5f3Va3kY+ZEjMj7J4qGdd0KSE9W7oTe/8Db7JKK1FQH4L/YMUfxpDZM7owPLQNKPB9qlEPu
FaJrYs+h9pplKwa3QMOxj5/Pyot+lzyRtj4BDhs/GTtucU1qPzD1poOvPPMGUTD5rBUd9XzIin3u
1iUSkrGxn/mfm4phEikpPdYtixZiQS4cSJ70yyCH1zzNEkd1HB8cRjpKxGnRXGkgds6tycj/xTn5
Q0NGz/fZSPOv7Tc7eVWlo8sP7MLe9MrRX8YSUguqLM922FMKLOIuzpR5xSdO/6qc+fqTMjZgtawf
sc/KGFVRcTFjDJSkQZWelPwa9JUIq5VF4+FsiZQ9f/VvocAsfWUmeahd4bj71PC0MIfBu5p99tF2
qoE22OFeA2YlGzQpeUJKVY0EI4HH4PsC1YEg7Yhbn+PeYLVGa66uPKDuoDRnxIubZK++XEpwyuAe
w/wv9qWZRdotVyqSg7ageAt0gf4NIZSAKmrodjJPy2bk3ccLH8X8Dw1Q8STcKjbssJhNqbbGS4JP
/pyE9rUNnmfm0tqSnul8PA0ZCWSqQZx4EnZkYAYIK+aXSGVrlgrop6gFfJ30yvbCm5oTK57ySqzG
QqQoxzGERfd8EaKg+v38xenUlAC9ivIAAU6EaMMVtxM2tb5+a9dkDisXTQu7KsEW/G7NZyXlxAWY
T4dOgLEN3Ugi4x7CUczAAE3YvYnctrJzNs9ov0V6dCZzuZxRo0Z6T12Z4wtvlhOwPvMcdGJHhJ3X
2nFfeXwdjAfW8JInFpQogDDw+eT1kmxA8o8U2e5xq35NmGwssKROHYOHnYhPvacyEuyRT5/LsRJ5
PlFDfXWAjaPhp2jp5oSnfgguZ8DmtjUNgpaBQcEezHwmRW2Bl+fA4WCMTMtPc40kobXfljaOXQUa
mX1Pzc5ucs6ixTquvidddo6NIqjfxS14C63WyEoVJ1hsXokDloUY0UbVisPaTaUikzI25VCEFxml
1KkT9uhrZQl64eqQKRCaCtnKhQwbsdW+SsK95gWj2qcFj0Rwf6zzCv0jNnuaNUaBXhYNECiY9BwB
bG7zKMKCVFq6AtwLdKdY/U4mFwbIwLzUDk1xBVrFOsMpie1KirSo0a8kSYLQEx3Meb31OVOB1hvG
u42PRi9KJo60gNVF56R0EA759EeVqJAgmqOhK1bvQV2IqtORrpRD456WLeWYgcBK8qRo1w/d18/I
JrGoIGMxxlCXxQ3UWAaP4y1898pAF6WgQIowagO9w/LEIXA2cWkSFVI6GdZ3AgEdN+Bz/ZPESLEn
+hWk0pw83bllIk9YroFENfuaTc/zPsLM12idfnq43tAooe1cZVrjAePKl6k4Q//5yatYSjsVcheS
tKvM7KvmCCdZXfyW5AbRpDrRToZkTamT0XbNP5SL+7F42op890IWIB26/H16+5BWnElDe+/uOhtO
mO35aS+LaIUSQQLWByuo3V80Ou7A3sdgk0Z6NARX+WH1SiiCDCb//wfjJ3wm9j0PK7s4XcxJ6S/K
iHUJnvu8Jskr6rKVwxPW869lNOqzJalFhefM2peFzpGRuHI7q+PCijgFNkv27iis/HuUGcaK0t6j
mdwkMAUsCYAXvfGkwWNbRzl7EUXeTbMNBdgrLHQsDKGeivVLAvpZgeMEVVNMuCJGNXVR+biY+7Bx
bBdf/Z9OeV0AJuFV9LgCbjZD/4eGEXLV4qHVHpgT6nkSdUwTd0ECcTGuGs/JXD7dem3ORCdCGeY4
nnG1RX+w17b+l4b2Ok6HuE29haUD8gyascjw1Ld3oj7CmC76o462iWlEa+wWHp9RsJIu8PYUIvRW
km0xYuNHhi60euU0RCHEVtiFOQZDgLFnco00TUGUQIWVwIG+qKXCPgDbHI8JUJRa4QPtngnTwo/+
nT7gdz/OpaqPAVvat7vlz8WYimZR37iB832tMd7RbbjBCTNiISErRboeansi93Nzk7E9dFALypXP
Uuo/+tn10ursbobp+moQzlrqkw0PTFu+zdSd529RC38nlL6UWNKYdoBEjiENEr4duzBOGZkAnVsZ
xmh5YkhHrfBrl8isCICIOJ2jKLR1ItF8UMcszWVAdS97dIZ10zgveTYLnnRkNUFjUmNfsbwcQv/s
GpZIWoVoimn7wq3h/bupU6bs994nC3A611LYgWJeOMgM6WnqOizwVDDy+JQoWqHyCTF2//EGZxfs
3vSm0rVv3kzqlvCO8Q257UTxdVlTmaQFo5Vpz3ndBu7wR5R7JzRaF0YDGG8W2TjRLskdyskSkOme
0fZrewK35kAEQ7CiE904oCIr+cPep12olMO47b05+w+2riBkE3mI60kN/xBLCKkN7IygHcm2bTAG
x60B/xXZK/EVK0moNoL4E56dPvykRHo658hkzog0GC3oWkUvcvwgPit2Aw5o6hDSTyOSXIai02CK
ZEjA389r0wO6Vuyj0INZVFSka0bGDQxscqSGg4LaRqnx0KLu+PXIQ/z7DQ2DEfHE5m5/FzmwYscC
HoQdDasOjJ/TLQKfwVrQbWFJsaKAbxIHg3yxxBfKXrixFJq+C2tXkcGq1JohyoFtCHwimk1hFBUW
0Rz5rnlKS7CHf//yWh45CHBWVZF73MFoPAlu+0nWirN2BMgpia0K5cEWQDMQLO9afMMWm2hR6kIw
MqboSrUqn4Yw3SxGGzVvzVSCwLVarAdDt4cQrNYTg5X+mbf5ZUutwGO4+jTQdwGCJJszGaSRRuER
apFEk4tfDL9NUfwpS7+QhSZjnaYpZfeC3XManyprX/y4u2wbNsWpJtaz4kUZgMxfQYN6STICcK1x
SWbP543r2a7W6RjkltNP8iIKd41gmoX+x96wULyTG5sSTKlSbSm2bciL0nxdI5ISm7oL0YbiPrdJ
pHjeycpSQl5y46okqAP8Q0j+dZIbGLDPLW9yBwA47tGHSfJTuw5lyYqKYQxywepoOAQhhDnlC7sJ
oLE2TyUsslZecVJB2vsdYdQD3hTpWW/gk7M0WAEY7pQMFpD/Mnns80Y6uOa3OosuW5+VaKFVeobV
iyuGoNZMKewa8XC63GvqznxW7ArH2TauGjI6C/AZwo6mlFmB8I9B8iXPhfpX4lCwiOA5vdf0Gts+
1/pFCK9GGJSYllvMx1hQ8hE8BaeRXb6kuo5hlX+pBKKieofwVp/oO8/Jr8Em724fqXMo3cO9jW+3
RHZYbsULGAizT/Jbsd71MjHpTj71avX5ANVCrsJPZ9g0n1DKO4Fg4bQ9jxQIYvyNhXMe9aChgoFE
8I2M4DleMEIPL4K0r/SezuKZzgdFsT1Js7eWm76im2pb1aeGePZFcnApcWaXu7lEw1E+ZxkMf06j
BxVL9D7yd1Q2RN25iqHqDCnFj/SLVX2zD63tof0lnXetL1dVIup72XguhoeLGDmyasEzrKroATBM
MfrRk/hw2l0fT5atV+rVTR1UMe2YOPdM/h4slB8uz5hN/h3bQtlx0eeNF7uUg/3/pn9+4o26r6TL
OfF5q1qTnwbsyJTERUvF8k1i272Ieo9SplrBPMSQ74orVV1cBFQZz+bXT+jubXiHABJbS1HM8tUV
FF5cnSoLL0z6R2n8SdbXFN52LuARddSR6BSVe3Ltkkmn/lgjcl4E22GcGuXslsy8RZVsWeNVf5/f
+EbV3akyfIY1dPryCkYDcsKxOchfYR0cAo3X/2KaztL8Sb2itiDFLUmAL4kFmS4elQoxQgneqhGz
aCet76RX0FdvmbtyH3SHUywyrlv+Hhyjj851jmmuX3lCrRaKmB7Bdw/igmTLqLP5Y3XlytdBMOgg
+CcaG+4SnEaXYwkpVQ5LUvaexLF7ViIS83pPmEQ0ns7VSNLhgdBd8GZaW/L/hayPv/xyjI/KaCzI
aCK56nvewD0CG2Py4mNEe5qtZepAzfm0v9yRf5mY6Cd0kpavvHIucANr0hYoy3R/xsnbMmshOWsY
H79ZDywbGsc1MSMTvZKeGj3WceDmwRFbSxG+26sNJJcWLRVoScE6UmuKemqua5IK/8whKTt99t5a
4Lj76NOleYe/bT6F3ehjpfJi9bTNdg/kRpu2RHwMaYGwb6uZXwRDE8yJWMCYSVOufzr2u+uAwJ3v
q8uaOAQSBE/T0p48wIadR6rxxGRwccVdcXVaQFULEp3KtzuDzMvOyaqw1TPcqnzulm4YJhKlLVJn
oAreH1zE13TsURVWDTL4FCy2k3KvRRk11W28aIWuy/AcFp84815wC0buXR07uUVSCR6kQvyBwf81
knxqNfBdHfcDwulyHlBVmEyckpc9cSULicuKMlZpuD2naAcim+htJQucQcp/g+y2A2wBUaGPHNiX
fRBIoHcwg11O+or/7hDWXt+Dt9F04DLt8OUfFwN5U16K/7BugXqw5Yt3q4BQUgaJDhM+Eru5e2an
HeC3qin2kzjUa/U6HughSUpSV6Mydu/69y7EzNXsgmqeucP9NllrFxvr1R3t5ICbXjTssLnHRY+I
K/YU2tQIFUr3NpBZ3VsQw0cX6PO8c3NzNz+JmNFrXzMkSTOWfzZ1P+V95GgSPRDNhne/HYcAbxsW
NSK/P2CswyoJZlCbjGoh9n8z9TdgLUxhowPd/FGpAY+JsRIe7bXpIR6YS0fT0Av+glWnuFpzSUbS
Cejyel3V2ksD+Pzczx4bulRU7y9ENkrBH9h0fVDUqLXnq/laVoDocHis9m0wkFRt8YkkEBzyQGAN
6Io466LxFnhrTXxy8hI+HWud2q1s2bgd3lCHk6TiTnFg7j7Jw1aDYHXPecyqfJpZ6b+5mo/rBYCZ
1bPtXOEFN6WBeOu9jSrSwjfzQrS6zaQYysRUMcicuwka5UhenCI27sZwNTm+2T4fC+i8yzHQiXGb
vmSmAAOlhqvfdqoHj/QP9KGD4/E3ew60axa9NKnu9tgmoK3tN3LO+Dkw5ouY0ac5vwT3zU85CimH
5b+nC/b7GOBLnvk55hPG8WL+FTtg80OknNaBDuTW5g0T8FXRL950/vf6QQfGjNA5sW+Yq0aDIYGh
n6GTciXgWkwWtrQ/qExENa9juYLk+n9jt5QMI2fAJjEt1uc9XJh+wqN98e25NXjFw/njnXFS8kiS
s+csN3BI2xFjPXGp20jaW15tgDiuytktt+RTLcUs+VSnYBSO1h8dIHwJaVNtaNyLPJugKKE5iWVp
WGCm31pppV0HJ3CjzY37oUqLpQiJ++woI8xgMhPoCh4BqMu0igUeh+iMfDe2tOnfkl6j6AVIFgiq
zwFj/+dbgDmYGnn/p7kX7IS+23RL66MFOgDHDtFpTxayfMPEPijyVTLZc9njPIbrk2i2KXyN9NLN
0GiuQm3ED/Xgj24Egd1582cGSH4nzqGVJMjZ/ES2+tk4kEaaS2CXZ42exMzOR+xcJy0z3p7Ruif8
+ION1CEgE3Wu9P2634rWZ6p8t73QeMnGCkTd1GVqPlDLSCa+5KBRpBtj+lMD6/Bav+DIK9C14Khl
9XWHW1o1rqiP+TdqzEpVsAH8gJkJeA8vC5MGmxyVI+3n/KqRtVAkqLpAUTkzOj5SAy1TXGrAGOzG
61VLRTNHmPTQUpBIeiAJNK58XsdsX8BHqdJoU+doFQA8yaibt6DlCENKLXD5BynEY+a+1/utmaiE
eYIix5o87WRWH1Aj7cmQngIry/RXLbPpDvGAALGQC6zYbwYFpWIM+A/LBwIT6LAYi3s/FAQuMoGd
0E5AbYo1EGI6mhFTXgEjRrx3l3awyj8Zq6Zz3EK3k+Oa2Rae6yz1yBqc1oYV3l7PNi4sdymbPOuv
o6RRdeEOE6wTr0upLDHLF4Q1NAa5xV2lFeXmGJtyRF0fmVKcU8eh6UOO1qmSJ4qMDUmMBB2e+uUH
MRov2GfYCIa/s3/c4kjOZfZyUu4vR1rLteAcO64I1Sng6UianQA30nHEUDkZO+QXjgKnLbhTuZtF
13kQNtR7k3Pk3FKjxhZnSMkJ6r1A4GiP3dDAYqBPvF2kwJFm0C6hauq4xLE8KD/AxuBHAgpCZFh0
DUBARZZVFd9KdruibCPP7+uI8CzqXKThB+on+lLW7QDTOH4oVwSjzr7jSVlE1BZQWmpnkCXZb0NT
aOfKO8F8HHRKum5MKn29p8SRVv6GCBxH7ZndcOTfeAf84RQXq96MqBNzRODbh9XHPkzsoZvOlhpV
iqb+jCxC3CVjiS/fOnXHUy8Hhp8COHhMmj4UG7NPNaM+MllXH8Ht6TdUyV+xf8JngIMSFQQAF3Vv
AjiJO+k8oIbvMw1ZpBAT9KweqB0WcOaVKAbhDxsMOAJM1Wi25NNECOnHa508RYvSql/qyFNrtnaL
4kZ0QKZLjuOpAFr3kXbWlZPLKErCTE+UrsbUq7VTpOqcsE91B527S5VvBUPkXqxMCcTny938SZZ0
dBe+W+ETHXVSIeKYm179zUWJOEDVD7dGycQAZbQdVyFqwrWBUO/+QGxDzqqS3jldOimYoeg0dwJ0
jN2HdasChaKCszH5U79laQ1fKELkw4srLT2wgPO705kM3lNyXrf25bxtMZxanpflgW3pdbkO1B3o
7AoTYFZDsNAteCiP3Hh5PvtecyevKG4Jcy55qzKgh3kePB0CA8+7WwJ2gMH830M3GnDiU62AYdoz
aELlKiLH4J5X7FHNn52UEGxUNnW0NAhjZKTBVGQadCEXC8PDIfr/KcgjgF/80lZ4NpzBE/Tt8zSu
42Vdu9pp0eVOjGj3cFlW8AQTl4WI2M16SMYqomYGfTJ70cc4JpGZXCs9XZ5iOsA+VTLWRaKi9Q0h
SUbMAFSSHTO/hqX4LcRXq2eh5g/zFKb64W5WcEPLUwSVPwP7+u9EbYuw66QEIOFlvG4OWagAZVm+
NddWwerF/UixD/ogeID9WoxrHzPzxLnn7En6KcOSyZvxgdAB2D1X0qM8tGBU4woyMbJFalNl7A/T
029YiI1VpPRXRGswi39fxg843GUtI2y0bx8kFIESsnBtbf+VTlX0A556Pi3sKMHv18m21v9lQEWk
dtC/DDWzKmUwc1sjN6btBvq2E7RcH8kq59IGq8amfG24GWZV8Ta73dUw8lvi2MAaDt/fPTekw2wC
SNYRp2imAEejvVXvqSoJ64TOS4tYWqomNiZKkcqba1eKcJUJQp6HDaKdtGsHhd0CZ6vXWKa6gEkj
BSSGiGfIr4sASaxTujhwMZfO1tPJPgd4dFx1NcBjMZcq48qJJlcv+5lU7Up7M3ka3VieAeOR6Jhl
Kcq8uJl0X73+1XFBLMQZQaWYutBwm6G85v3WlydapsyRBGgFLErps/+B+WnUnxVUkK+2q9EmAzl9
aLbIL758kRTitkeURKrK3pNwOdzLCa1BrS8nchjy8aPn0DsqDT095U7qG0urrfkJ5ooTABW4pvJz
qXW+feULAwnsaGeNq8Cd98KJfu2JvcSjjCK2WZLSBcGFt5XTHjeaGCWrTDpM6NVFPY5VSyFlPOjG
2Wel3gMY5CSkeY1F3Pn3njj895jWl7UiF0z28OYfIa+baW6xgJjHJ1SEBpAfriDC77m0M/+8RI6R
kXOIzNCT6KIKHucsGYKVwB1d63+n38QuIC1er8vebucpoyQSIMt92nrVXZgbnFwWXYJMZL1z5j9n
HCFfBE/r1/q3vg8dfi0VlOJ3a3Aak36xhfb8ml7O/FpEEKRZEEQWFimUzLSzmHm8yTCbuBK0Njru
Qkre/Ux0+1SlRZmhA1FYueAq0OPwTZEZDv0YdWxrcdmkzaLWODZ7fCm/jUoBeipBZ9fLPbubhrSJ
g9UIAZVufU2gelkun5GBItveAE8LR1s2x5YqNGx+CSF6Cl/k8BaHYwAgwEtS9n9t+4OM5HZPNqE3
imxNY3OtJNjF6b4tiZK72JHSLyw90mLTkjhLsS7gfKYhJy6+ylJVQfy0xSQe7x6EzmO9Jq6GPcHC
IwEWofKXlT/lObHGL9NosxZFX/Gpr/6vy3N7N3xPjDe4BsgjKl1gZXO99z2W4Uv30H8zARzUegmn
gMJkwOoSzIPo07SY2QiZSJe46MsIp7MumMG2AP5T6rcuQo0xrI8AVkPbTvra0Qh2JOMtjvwA7baQ
pDE1kOq3NTxKl5TUQBrXCXmxRHobhx2nHtQpmF9Rv3ztpAsiE3bWft9VVqN9aS312qiH7vc9/Y0c
/z28KH1sgNFQYxnrouuEGt68e9xAaKFt9Xe4QymX4onECmurLH8g3HQN4fStsJ4DXYr4MryJozYh
J4fWpfXFVjWHNr6vfJjIV9AtT8/Fr7KQKe1o7rkDrjJ4/B8gN8Ku3pK8AOae3oIdl/FxaYxTdcNb
BT7aylcqSvl26A0+knfWnRWC6PI17PXcwBh1dv72mMB1Zo/qFtx8YSfoTkXWtuYQ3WPpQmE62Xac
Jbfej6UvO66RH1t1aDDx7n/8/EP2GnB7b28817tqTBDQg6QpwUW1dOB9mICD5FqEnHZc50ipTYSN
TS/VOdQLPJuTfeu/jgvNKI4cvn4Ze40w2VhgIK8dWweKrmUG+rp1Hr09hu95g5KYnhVojIQE467B
Ajoc5sVn5OrvpCxeBlnRllXWMBFtGAKswIb148uHIwJv96c5TkrqlpXX2Ud4XIyeA3jtN1Hl3wNL
kWSfoZwruBntGSlYeJzqGzFDPCgPY1jJqL4btZqxFsmLerg3lOLWlpaO64TWzpiSQcwT+IpbA33N
Di5bp9wV+xFkcS5y6pDL9yu79S0+vZuRwlzFHnR3kltlWz9z4MR3xA+WUFSTsIRasOTtc2FpEgA+
slRq59f9jtZm2MEBbhuezoUZd5+kWSkb58Fk2XxUB8RcDYek40IdEfYpZsyZFkP0ipyUHRhc4RkG
90DFMNgbAdkoDCYgiCdij2odP3pRjKz4IO5rSJKg4Vb+vUvSxn8fCyGagkKPn/F9JjZPZTsfG8Lr
L3nlQ62CwPBxkvTI0vzbI23UHhxJImfjrrdcbgjV+laX1uQBY2s1UsIuUctNeoOYPWkQprHTUFNU
UOpHvZVJYHZpvFNDk8XxVdSpJfhGhgwn+OwM27KE9HYjHb61Ua0MftKu4SZj6abEL3b0/fId7Ync
1gp79tS0LzHq2kolUZrRwZM8RQY2U3zIR3/HwKNubQYVQOugHrs4Unu3ICfbUZd+eE3TTeAiJGRj
XqKD95S4KPwWo9ZYdAOV520u2kdJGGMgd3GM2n/zMWV9qwoJlubokPRr5TOMR/ZJ9oVJmxY2N7CL
4jpry5VA7IW0EyBy0DZJh02k821CTWDWR+HYvy1qZ+jSJZXM8FHwwn6WaXbtKuAlW4eVBIyAG0Vk
Yon9I8/rFO9PM9uNzLM9NtHx2At8YL4z/7gSRhdcgpAcI0YWVoDtmyyw/oXR2D4i6iZhUh3bigP6
tPaL5wJeczryTkrFqlt2FVX1N5LEbLoFJDWTHb9IUc0HRSh8lGM57VmWKRM/GDPyK3U9JWDgHTnz
GpZHEZyXDfo9/+C2KAF3A3uWUKbAbmkuY1ORRWdXP9IXR3qbG05OvTGMDoz16eW+AHUr6C9RCtMe
dXX2+1sPP+MV9TWEfGbyA50sGVbsAAjIh7NQQuK49S1cJR0+j7UvsFkT1mjj6IFxKyTWeKi746vQ
iG2QzahOFvdHpSeYUmwR3Tn4ClkY5rI1IP4TWWOm4cKYPaM4w5JHUzL5rbFLi9Db9/KBoX3J9FKn
ASNnsmhNeO7fQ3YlHNuz1KgGeekzI8to/joHseXUcjwXfTHa4FOzqBcyLpUEmy8Ut6/ifb0SDN6s
B0YUQMuqpuY9jLW8tJrUekg9L+ieD8U0Siz6Za5zqFvQdPl5qQ3fJMZMzv79sZnA0cgpoN638S+k
+HXUsuDFLWjQKSOa2amEVxHTfSiKxBenbBeCDpTvbfi1Ye4DKLDle5P1J442U+hbDgGDg/jGw2Jr
CqV3L5AgnTGFuHeB3tjZw/fBcbIBVL1n4EHzAgyzILGH3w3r1V4jXrkTvp2OBgmqKQJXfXrjaTUL
Tord3x29AvTfNY47t20wtae3t5ELFe88OyHIWeACYSd9+MQ52srIfqyxakcqGKkXf77h9OkDlFEX
thtnElCm4Sx+g7yez9/RnsxcOQzXnnyP8FPZLbDrfcnDJsUeyxTIbivsqp9xSzkGHq7rkjNZUlp3
SsZxjSrNPqDdfTqinEjn7cIGxQ8nMcWlGglC8Orz5ddDFlhMttF6Ma+Q3VD53L4t4vJ8vMc7nCQQ
tOO9g4ppxVJ5hMLLAaGg9FaNu7b1rmdSZJcyzAhY6+L5W6E4M49kOh8zI3VrU9sErcOke4wXIAU9
WFS0KFyLBh7nLjIhP4TcmaVW5/YP3BYzW6Y4fJEf3hQwh+5XyUCyvSC3FUH9j47AaHnIpMeM2ZNt
yGXv/PALaEUFR1ST6ADUR0+afM9IRoWgAl3X6LmfNtvbOwtMeWIjV5pBt1pVRfy4Gj96sdQyKe8h
FRO5u/jv7je2POxgdOVf9FlWLnxoX+kxy5FDr/P9WASMrot2vpAlymtu0RegIol9Y5nAndb0Tfxz
jIOOiZs74sbaNaOI1a3NSWIDlzpKAMAhfX3DkL908WW0M8kg309DAlJsRuOg/LZ4Js3FvoOnlVUX
cKENlgTahE6RIXxYiUkOzRVnTNZvXIB4L8uEyNXf88xLjblZZL7T7ghUciK99ZbGqQE6wpzaQFqT
KC132UO/sVJ8TQM89GpMelxL1jXHxB1ySu8jjM2hW4/cKXsCs3+8TVdM7C6snHDy7dHAJcEq30j6
IjXh7sptRabFKQNRaiRD0cNjVSGMhU46Q66no5tsam3pFyVAWiYq2+wAhAcl/PdN7M7UzM4tQP/a
FHWwtvaUzD/k0Pv5vtfG8osI53Qg1lkmbzXDUTsdJfZsJKbiQvyG9qrJpw+8jBc8COLtoDfxD9X/
YDUM3HdeCmHxN2bqifq49P8qZHJm6vEz15FFrfmdVsr5k6FhnZROzXfRJ55ZjTK0hbTCGlRFwWfz
F3BiinTShV5AbA1f2ngzbm5kvSKqB3qxKGOJ30RyaMj9NbcBGDV/YwDa2hY78iyIJWqVv0jBO7nE
kHHNuXQdrS1wyXnyJcHGNyUoSk0WZ+c6kEydDj/Mq1+PTJwSUTgyfWVmULjeQvKOGC5UYnov8df2
c9/OyWtTWHB1HlBPZplEv22yuTaxeeys4BpQxd0FcjXVvEi9ZU3inqTMkITxvRKThdmaItp6xdHS
syvzp2sx
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1 is
begin
inst_blk_mem_gen: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "blk_mem_gen_v8_4_1";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "blk_mem_gen_v8_4_1";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\ is
begin
inst_blk_mem_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "blk_mem_gen_v8_4_1";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\ is
begin
inst_blk_mem_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__3\
     port map (
      A(12 downto 10) => B"000",
      A(9) => Q(1),
      A(8 downto 1) => B"00000000",
      A(0) => Q(0),
      ADD => '0',
      B(12 downto 0) => i_primitive(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__2\
     port map (
      A(12 downto 0) => A(12 downto 0),
      ADD => '0',
      B(12 downto 0) => B(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__1\
     port map (
      A(12 downto 0) => B(12 downto 0),
      ADD => '0',
      B(12 downto 0) => A(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => D(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv
     port map (
      A(12 downto 10) => B"000",
      A(9) => Q(1),
      A(8 downto 1) => B"00000000",
      A(0) => Q(0),
      ADD => '0',
      B(12 downto 0) => i_primitive(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__5\
     port map (
      A(12 downto 0) => A(12 downto 0),
      ADD => '0',
      B(12 downto 0) => B(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__4\
     port map (
      A(12 downto 0) => B(12 downto 0),
      ADD => '0',
      B(12 downto 0) => A(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => D(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__4\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__5\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__6\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => D(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__9\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => S(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__10\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__11\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => D(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__3\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__2\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__1\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => D(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => S(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__8\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__7\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => D(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1 is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1 : entity is "fifo_generator_v13_2_1";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1 is
begin
inst_fifo_gen: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_9\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss is
  signal a : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_12_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_13_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_14_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_15_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1_n_3\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0]_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pf_thresh_dly_reg[1]_3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pf_thresh_dly_reg[2]_4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal \NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\Q_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => mcdf_full(1),
      I1 => \active_ch_dly_reg[4]_9\,
      I2 => p_0_out_0,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out,
      I5 => Q(1),
      O => Q_reg
    );
\Q_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => mcdf_full(0),
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_9\,
      I3 => p_0_out,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => Q(1),
      O => Q_reg_0
    );
ch_dpth_rd_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11
     port map (
      Q(1) => a(9),
      Q(0) => a(0),
      S(12 downto 0) => ch_depth_minus_rd_m_wr(12 downto 0),
      aclk => aclk,
      i_primitive(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => diff_pntr(0),
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => diff_pntr(10),
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => diff_pntr(11),
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => diff_pntr(12),
      R => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => diff_pntr(1),
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => diff_pntr(2),
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => diff_pntr(3),
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => diff_pntr(4),
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => diff_pntr(5),
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => diff_pntr(6),
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => diff_pntr(7),
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => diff_pntr(8),
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => diff_pntr(9),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(0),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => Q(1)
    );
\gset.prog_full_i_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_10_n_0\
    );
\gset.prog_full_i_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => \pf_thresh_dly_reg[2]_4\(0),
      I2 => diff_pntr(1),
      O => \gset.prog_full_i_i_11_n_0\
    );
\gset.prog_full_i_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      O => \gset.prog_full_i_i_12_n_0\
    );
\gset.prog_full_i_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      O => \gset.prog_full_i_i_13_n_0\
    );
\gset.prog_full_i_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_14_n_0\
    );
\gset.prog_full_i_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => \pf_thresh_dly_reg[2]_4\(0),
      I2 => diff_pntr(1),
      O => \gset.prog_full_i_i_15_n_0\
    );
\gset.prog_full_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      O => \gset.prog_full_i_i_3_n_0\
    );
\gset.prog_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2]_4\(9),
      I2 => diff_pntr(9),
      O => \gset.prog_full_i_i_4_n_0\
    );
\gset.prog_full_i_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(12),
      O => \gset.prog_full_i_i_5_n_0\
    );
\gset.prog_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      O => \gset.prog_full_i_i_6_n_0\
    );
\gset.prog_full_i_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(9),
      I1 => \pf_thresh_dly_reg[2]_4\(9),
      I2 => diff_pntr(8),
      O => \gset.prog_full_i_i_7_n_0\
    );
\gset.prog_full_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      O => \gset.prog_full_i_i_8_n_0\
    );
\gset.prog_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      O => \gset.prog_full_i_i_9_n_0\
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out_0,
      R => Q(1)
    );
\gset.prog_full_i_reg_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gset.prog_full_i_reg_i_2_n_0\,
      CO(3) => \NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED\(3),
      CO(2) => geqOp,
      CO(1) => \gset.prog_full_i_reg_i_1_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => diff_pntr(12),
      DI(1) => \gset.prog_full_i_i_3_n_0\,
      DI(0) => \gset.prog_full_i_i_4_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gset.prog_full_i_i_5_n_0\,
      S(1) => \gset.prog_full_i_i_6_n_0\,
      S(0) => \gset.prog_full_i_i_7_n_0\
    );
\gset.prog_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gset.prog_full_i_reg_i_2_n_0\,
      CO(2) => \gset.prog_full_i_reg_i_2_n_1\,
      CO(1) => \gset.prog_full_i_reg_i_2_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \gset.prog_full_i_i_8_n_0\,
      DI(2) => \gset.prog_full_i_i_9_n_0\,
      DI(1) => \gset.prog_full_i_i_10_n_0\,
      DI(0) => \gset.prog_full_i_i_11_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gset.prog_full_i_i_12_n_0\,
      S(2) => \gset.prog_full_i_i_13_n_0\,
      S(1) => \gset.prog_full_i_i_14_n_0\,
      S(0) => \gset.prog_full_i_i_15_n_0\
    );
\pf_thresh_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg[0]_2\(0),
      R => Q(0)
    );
\pf_thresh_dly_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg[0]_2\(9),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_2\(0),
      Q => \pf_thresh_dly_reg[1]_3\(0),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_2\(9),
      Q => \pf_thresh_dly_reg[1]_3\(9),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_3\(0),
      Q => \pf_thresh_dly_reg[2]_4\(0),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_3\(9),
      Q => \pf_thresh_dly_reg[2]_4\(9),
      R => Q(0)
    );
rd_minus_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112
     port map (
      A(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      B(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      Q(0) => Q(1),
      S(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      aclk => aclk
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => Q(1)
    );
wr_minus_rd: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113
     port map (
      A(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      B(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      D(12 downto 0) => s(12 downto 0),
      Q(0) => Q(1),
      aclk => aclk
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => wr_minus_rd_dly(12),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\ is
  port (
    p_0_out : out STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\ is
  signal \^a\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_inv_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg[12]_inv_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1_n_3\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][9]\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wr_minus_rd_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal \NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ch_dpth_rd_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136
     port map (
      Q(1) => \^a\(9),
      Q(0) => \^a\(0),
      S(12 downto 0) => ch_depth_minus_rd_m_wr(12 downto 0),
      aclk => aclk,
      i_primitive(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => \wr_minus_rd_dly_reg_n_0_[0]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3553"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_inv_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => \wr_minus_rd_dly_reg_n_0_[1]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => \wr_minus_rd_dly_reg_n_0_[2]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => \wr_minus_rd_dly_reg_n_0_[3]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[0]\,
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(1)
    );
\diff_pntr_reg[12]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_inv_i_1_n_0\,
      Q => \diff_pntr_reg[12]_inv_n_0\,
      S => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[1]\,
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[2]\,
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[3]\,
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => Q(1)
    );
\gclr.prog_full_i_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][0]\,
      I1 => \diff_pntr_reg_n_0_[0]\,
      I2 => \diff_pntr_reg_n_0_[1]\,
      O => \gclr.prog_full_i_i_10_n_0\
    );
\gclr.prog_full_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][9]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      O => \gclr.prog_full_i_i_3_n_0\
    );
\gclr.prog_full_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \diff_pntr_reg_n_0_[11]\,
      O => \gclr.prog_full_i_i_4_n_0\
    );
\gclr.prog_full_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][9]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      I2 => \diff_pntr_reg_n_0_[8]\,
      O => \gclr.prog_full_i_i_5_n_0\
    );
\gclr.prog_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[0]\,
      I1 => \pf_thresh_dly_reg_n_0_[2][0]\,
      I2 => \diff_pntr_reg_n_0_[1]\,
      O => \gclr.prog_full_i_i_6_n_0\
    );
\gclr.prog_full_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[6]\,
      I1 => \diff_pntr_reg_n_0_[7]\,
      O => \gclr.prog_full_i_i_7_n_0\
    );
\gclr.prog_full_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \diff_pntr_reg_n_0_[5]\,
      O => \gclr.prog_full_i_i_8_n_0\
    );
\gclr.prog_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[2]\,
      I1 => \diff_pntr_reg_n_0_[3]\,
      O => \gclr.prog_full_i_i_9_n_0\
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out,
      R => Q(1)
    );
\gclr.prog_full_i_reg_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gclr.prog_full_i_reg_i_2_n_0\,
      CO(3) => \NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED\(3),
      CO(2) => ltOp,
      CO(1) => \gclr.prog_full_i_reg_i_1_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gclr.prog_full_i_i_3_n_0\,
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \diff_pntr_reg[12]_inv_n_0\,
      S(1) => \gclr.prog_full_i_i_4_n_0\,
      S(0) => \gclr.prog_full_i_i_5_n_0\
    );
\gclr.prog_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gclr.prog_full_i_reg_i_2_n_0\,
      CO(2) => \gclr.prog_full_i_reg_i_2_n_1\,
      CO(1) => \gclr.prog_full_i_reg_i_2_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gclr.prog_full_i_i_6_n_0\,
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gclr.prog_full_i_i_7_n_0\,
      S(2) => \gclr.prog_full_i_i_8_n_0\,
      S(1) => \gclr.prog_full_i_i_9_n_0\,
      S(0) => \gclr.prog_full_i_i_10_n_0\
    );
\gin_reg.channel_depth_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \^a\(0),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \^a\(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\pf_thresh_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg_n_0_[0][9]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][0]\,
      Q => \pf_thresh_dly_reg_n_0_[1][0]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][9]\,
      Q => \pf_thresh_dly_reg_n_0_[1][9]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][0]\,
      Q => \pf_thresh_dly_reg_n_0_[2][0]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][9]\,
      Q => \pf_thresh_dly_reg_n_0_[2][9]\,
      R => Q(0)
    );
rd_minus_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137
     port map (
      A(12 downto 0) => A(12 downto 0),
      B(12 downto 0) => B(12 downto 0),
      Q(0) => Q(1),
      S(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      aclk => aclk
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
wr_minus_rd: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138
     port map (
      A(12 downto 0) => A(12 downto 0),
      B(12 downto 0) => B(12 downto 0),
      D(12 downto 0) => s(12 downto 0),
      Q(0) => Q(1),
      aclk => aclk
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => \wr_minus_rd_dly_reg_n_0_[0]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => \wr_minus_rd_dly_reg_n_0_[1]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => \wr_minus_rd_dly_reg_n_0_[2]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => \wr_minus_rd_dly_reg_n_0_[3]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\ is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_0\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal geqOp : STD_LOGIC;
  signal \geqOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_n_1\ : STD_LOGIC;
  signal \geqOp_carry__0_n_2\ : STD_LOGIC;
  signal \geqOp_carry__0_n_3\ : STD_LOGIC;
  signal geqOp_carry_i_1_n_0 : STD_LOGIC;
  signal geqOp_carry_i_2_n_0 : STD_LOGIC;
  signal geqOp_carry_i_3_n_0 : STD_LOGIC;
  signal geqOp_carry_i_4_n_0 : STD_LOGIC;
  signal geqOp_carry_i_5_n_0 : STD_LOGIC;
  signal geqOp_carry_i_6_n_0 : STD_LOGIC;
  signal geqOp_carry_i_7_n_0 : STD_LOGIC;
  signal geqOp_carry_i_8_n_0 : STD_LOGIC;
  signal geqOp_carry_n_0 : STD_LOGIC;
  signal geqOp_carry_n_1 : STD_LOGIC;
  signal geqOp_carry_n_2 : STD_LOGIC;
  signal geqOp_carry_n_3 : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_out_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0]_10\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[1]_11\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[2]_12\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal NLW_geqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_geqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\Q_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => mctf_full(1),
      I1 => \active_ch_dly_reg[4]_0\,
      I2 => p_0_out_0,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out,
      I5 => Q(1),
      O => Q_reg
    );
\Q_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => mctf_full(0),
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_0\,
      I3 => p_0_out,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => Q(1),
      O => Q_reg_0
    );
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(15 downto 0) => ch_depth_minus_rd_m_wr(15 downto 0),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(0)
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(10)
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(11)
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(12)
    );
\diff_pntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => wr_minus_rd_dly(13),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(13)
    );
\diff_pntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => wr_minus_rd_dly(14),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(14)
    );
\diff_pntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => wr_minus_rd_dly(15),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(15)
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(1)
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(2)
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(3)
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(4)
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(5)
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(6)
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(7)
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(8)
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(9)
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(0),
      Q => diff_pntr(0),
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(10),
      Q => diff_pntr(10),
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(11),
      Q => diff_pntr(11),
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(12),
      Q => diff_pntr(12),
      R => Q(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(13),
      Q => diff_pntr(13),
      R => Q(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(14),
      Q => diff_pntr(14),
      R => Q(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(15),
      Q => diff_pntr(15),
      R => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(1),
      Q => diff_pntr(1),
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(2),
      Q => diff_pntr(2),
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(3),
      Q => diff_pntr(3),
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(4),
      Q => diff_pntr(4),
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(5),
      Q => diff_pntr(5),
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(6),
      Q => diff_pntr(6),
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(7),
      Q => diff_pntr(7),
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(8),
      Q => diff_pntr(8),
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(9),
      Q => diff_pntr(9),
      R => Q(1)
    );
geqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => geqOp_carry_n_0,
      CO(2) => geqOp_carry_n_1,
      CO(1) => geqOp_carry_n_2,
      CO(0) => geqOp_carry_n_3,
      CYINIT => '1',
      DI(3) => geqOp_carry_i_1_n_0,
      DI(2) => geqOp_carry_i_2_n_0,
      DI(1) => geqOp_carry_i_3_n_0,
      DI(0) => geqOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_geqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => geqOp_carry_i_5_n_0,
      S(2) => geqOp_carry_i_6_n_0,
      S(1) => geqOp_carry_i_7_n_0,
      S(0) => geqOp_carry_i_8_n_0
    );
\geqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => geqOp_carry_n_0,
      CO(3) => geqOp,
      CO(2) => \geqOp_carry__0_n_1\,
      CO(1) => \geqOp_carry__0_n_2\,
      CO(0) => \geqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \geqOp_carry__0_i_1_n_0\,
      DI(2) => \geqOp_carry__0_i_2_n_0\,
      DI(1) => \geqOp_carry__0_i_3_n_0\,
      DI(0) => \geqOp_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_geqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \geqOp_carry__0_i_5_n_0\,
      S(2) => \geqOp_carry__0_i_6_n_0\,
      S(1) => \geqOp_carry__0_i_7_n_0\,
      S(0) => \geqOp_carry__0_i_8_n_0\
    );
\geqOp_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \pf_thresh_dly_reg[2]_12\(15),
      I3 => diff_pntr(15),
      O => \geqOp_carry__0_i_1_n_0\
    );
\geqOp_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(13),
      O => \geqOp_carry__0_i_2_n_0\
    );
\geqOp_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(11),
      O => \geqOp_carry__0_i_3_n_0\
    );
\geqOp_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(9),
      O => \geqOp_carry__0_i_4_n_0\
    );
\geqOp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(15),
      I3 => \pf_thresh_dly_reg[2]_12\(15),
      O => \geqOp_carry__0_i_5_n_0\
    );
\geqOp_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => diff_pntr(13),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_6_n_0\
    );
\geqOp_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_7_n_0\
    );
\geqOp_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => diff_pntr(9),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_8_n_0\
    );
geqOp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_12\(15),
      I2 => \pf_thresh_dly_reg[2][14]\,
      I3 => diff_pntr(7),
      O => geqOp_carry_i_1_n_0
    );
geqOp_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(5),
      O => geqOp_carry_i_2_n_0
    );
geqOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => geqOp_carry_i_3_n_0
    );
geqOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => geqOp_carry_i_4_n_0
    );
geqOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_12\(15),
      I2 => diff_pntr(7),
      I3 => \pf_thresh_dly_reg[2][14]\,
      O => geqOp_carry_i_5_n_0
    );
geqOp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => geqOp_carry_i_6_n_0
    );
geqOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => geqOp_carry_i_7_n_0
    );
geqOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => geqOp_carry_i_8_n_0
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => Q(1)
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out_0,
      R => Q(1)
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg[0]_10\(15),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_10\(15),
      Q => \pf_thresh_dly_reg[1]_11\(15),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_11\(15),
      Q => \pf_thresh_dly_reg[2]_12\(15),
      R => Q(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => Q(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\
     port map (
      D(15 downto 0) => s(15 downto 0),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => wr_minus_rd_dly(12),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => wr_minus_rd_dly(13),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => wr_minus_rd_dly(14),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => wr_minus_rd_dly(15),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\ is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_1\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal geqOp : STD_LOGIC;
  signal \geqOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_n_1\ : STD_LOGIC;
  signal \geqOp_carry__0_n_2\ : STD_LOGIC;
  signal \geqOp_carry__0_n_3\ : STD_LOGIC;
  signal \geqOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_8__0_n_0\ : STD_LOGIC;
  signal geqOp_carry_n_0 : STD_LOGIC;
  signal geqOp_carry_n_1 : STD_LOGIC;
  signal geqOp_carry_n_2 : STD_LOGIC;
  signal geqOp_carry_n_3 : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_out_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0]_14\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[1]_15\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[2]_16\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal NLW_geqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_geqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\Q_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => mcpf_full(1),
      I1 => \active_ch_dly_reg[4]_1\,
      I2 => p_0_out_0,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out,
      I5 => \wr_rst_reg_reg[15]\(1),
      O => Q_reg
    );
\Q_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => mcpf_full(0),
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_1\,
      I3 => p_0_out,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => \wr_rst_reg_reg[15]\(1),
      O => Q_reg_0
    );
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(15 downto 0) => ch_depth_minus_rd_m_wr(15 downto 0),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(0)
    );
\diff_pntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(10)
    );
\diff_pntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(11)
    );
\diff_pntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(12)
    );
\diff_pntr[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => wr_minus_rd_dly(13),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(13)
    );
\diff_pntr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => wr_minus_rd_dly(14),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(14)
    );
\diff_pntr[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => wr_minus_rd_dly(15),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(15)
    );
\diff_pntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(1)
    );
\diff_pntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(2)
    );
\diff_pntr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(3)
    );
\diff_pntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(4)
    );
\diff_pntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(5)
    );
\diff_pntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(6)
    );
\diff_pntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(7)
    );
\diff_pntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(8)
    );
\diff_pntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(9)
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(0),
      Q => diff_pntr(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(10),
      Q => diff_pntr(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(11),
      Q => diff_pntr(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(12),
      Q => diff_pntr(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(13),
      Q => diff_pntr(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(14),
      Q => diff_pntr(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(15),
      Q => diff_pntr(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(1),
      Q => diff_pntr(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(2),
      Q => diff_pntr(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(3),
      Q => diff_pntr(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(4),
      Q => diff_pntr(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(5),
      Q => diff_pntr(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(6),
      Q => diff_pntr(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(7),
      Q => diff_pntr(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(8),
      Q => diff_pntr(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(9),
      Q => diff_pntr(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
geqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => geqOp_carry_n_0,
      CO(2) => geqOp_carry_n_1,
      CO(1) => geqOp_carry_n_2,
      CO(0) => geqOp_carry_n_3,
      CYINIT => '1',
      DI(3) => \geqOp_carry_i_1__0_n_0\,
      DI(2) => \geqOp_carry_i_2__0_n_0\,
      DI(1) => \geqOp_carry_i_3__0_n_0\,
      DI(0) => \geqOp_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_geqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \geqOp_carry_i_5__0_n_0\,
      S(2) => \geqOp_carry_i_6__0_n_0\,
      S(1) => \geqOp_carry_i_7__0_n_0\,
      S(0) => \geqOp_carry_i_8__0_n_0\
    );
\geqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => geqOp_carry_n_0,
      CO(3) => geqOp,
      CO(2) => \geqOp_carry__0_n_1\,
      CO(1) => \geqOp_carry__0_n_2\,
      CO(0) => \geqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \geqOp_carry__0_i_1__0_n_0\,
      DI(2) => \geqOp_carry__0_i_2__0_n_0\,
      DI(1) => \geqOp_carry__0_i_3__0_n_0\,
      DI(0) => \geqOp_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_geqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \geqOp_carry__0_i_5__0_n_0\,
      S(2) => \geqOp_carry__0_i_6__0_n_0\,
      S(1) => \geqOp_carry__0_i_7__0_n_0\,
      S(0) => \geqOp_carry__0_i_8__0_n_0\
    );
\geqOp_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \pf_thresh_dly_reg[2]_16\(15),
      I3 => diff_pntr(15),
      O => \geqOp_carry__0_i_1__0_n_0\
    );
\geqOp_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(13),
      O => \geqOp_carry__0_i_2__0_n_0\
    );
\geqOp_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(11),
      O => \geqOp_carry__0_i_3__0_n_0\
    );
\geqOp_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(9),
      O => \geqOp_carry__0_i_4__0_n_0\
    );
\geqOp_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(15),
      I3 => \pf_thresh_dly_reg[2]_16\(15),
      O => \geqOp_carry__0_i_5__0_n_0\
    );
\geqOp_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => diff_pntr(13),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_6__0_n_0\
    );
\geqOp_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_7__0_n_0\
    );
\geqOp_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => diff_pntr(9),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_8__0_n_0\
    );
\geqOp_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_16\(15),
      I2 => \pf_thresh_dly_reg[2][14]\,
      I3 => diff_pntr(7),
      O => \geqOp_carry_i_1__0_n_0\
    );
\geqOp_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(5),
      O => \geqOp_carry_i_2__0_n_0\
    );
\geqOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \geqOp_carry_i_3__0_n_0\
    );
\geqOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \geqOp_carry_i_4__0_n_0\
    );
\geqOp_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_16\(15),
      I2 => diff_pntr(7),
      I3 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry_i_5__0_n_0\
    );
\geqOp_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry_i_6__0_n_0\
    );
\geqOp_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \geqOp_carry_i_7__0_n_0\
    );
\geqOp_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \geqOp_carry_i_8__0_n_0\
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => rd_pntr_pf_dly(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => rd_pntr_pf_dly(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => rd_pntr_pf_dly(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => wr_pntr_pf_dly(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => wr_pntr_pf_dly(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => wr_pntr_pf_dly(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => wr_pntr_pf_dly(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => wr_pntr_pf_dly(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => wr_pntr_pf_dly(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => wr_pntr_pf_dly(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => wr_pntr_pf_dly(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => wr_pntr_pf_dly(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => wr_pntr_pf_dly(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => wr_pntr_pf_dly(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => wr_pntr_pf_dly(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => wr_pntr_pf_dly(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => wr_pntr_pf_dly(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => wr_pntr_pf_dly(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => wr_pntr_pf_dly(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => \wr_rst_reg_reg[15]\(1)
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out_0,
      R => \wr_rst_reg_reg[15]\(1)
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg[0]_14\(15),
      R => \wr_rst_reg_reg[15]\(0)
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_14\(15),
      Q => \pf_thresh_dly_reg[1]_15\(15),
      R => \wr_rst_reg_reg[15]\(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_15\(15),
      Q => \pf_thresh_dly_reg[2]_16\(15),
      R => \wr_rst_reg_reg[15]\(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => \wr_rst_reg_reg[15]\(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => \wr_rst_reg_reg[15]\(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\
     port map (
      D(15 downto 0) => s(15 downto 0),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => wr_minus_rd_dly(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => wr_minus_rd_dly(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => wr_minus_rd_dly(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => wr_minus_rd_dly(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => \wr_rst_reg_reg[15]\(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => \wr_rst_reg_reg[15]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\ is
  port (
    p_0_out : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal ltOp_carry_i_1_n_0 : STD_LOGIC;
  signal ltOp_carry_i_2_n_0 : STD_LOGIC;
  signal ltOp_carry_i_3_n_0 : STD_LOGIC;
  signal ltOp_carry_i_4_n_0 : STD_LOGIC;
  signal ltOp_carry_i_5_n_0 : STD_LOGIC;
  signal ltOp_carry_i_6_n_0 : STD_LOGIC;
  signal ltOp_carry_i_7_n_0 : STD_LOGIC;
  signal ltOp_carry_i_8_n_0 : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][15]\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[15]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(11 downto 0) => ch_depth_minus_rd_m_wr(15 downto 4),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => \wr_minus_rd_dly_reg_n_0_[13]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[13]_i_1_n_0\
    );
\diff_pntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => \wr_minus_rd_dly_reg_n_0_[14]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[14]_i_1_n_0\
    );
\diff_pntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => \wr_minus_rd_dly_reg_n_0_[15]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[15]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[12]\,
      R => Q(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[13]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[13]\,
      R => Q(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[14]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[14]\,
      R => Q(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[15]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[15]\,
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => Q(1)
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out,
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3) => ltOp_carry_i_1_n_0,
      DI(2) => ltOp_carry_i_2_n_0,
      DI(1) => ltOp_carry_i_3_n_0,
      DI(0) => ltOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ltOp_carry_i_5_n_0,
      S(2) => ltOp_carry_i_6_n_0,
      S(1) => ltOp_carry_i_7_n_0,
      S(0) => ltOp_carry_i_8_n_0
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 2) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ltOp_carry__0_i_1_n_0\,
      DI(0) => \ltOp_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ltOp_carry__0_i_3_n_0\,
      S(0) => \ltOp_carry__0_i_4_n_0\
    );
\ltOp_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2][14]\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \diff_pntr_reg_n_0_[15]\,
      I3 => \pf_thresh_dly_reg_n_0_[2][15]\,
      O => \ltOp_carry__0_i_1_n_0\
    );
\ltOp_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \diff_pntr_reg_n_0_[13]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \ltOp_carry__0_i_2_n_0\
    );
\ltOp_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2][14]\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I3 => \diff_pntr_reg_n_0_[15]\,
      O => \ltOp_carry__0_i_3_n_0\
    );
\ltOp_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[13]\,
      O => \ltOp_carry__0_i_4_n_0\
    );
ltOp_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \diff_pntr_reg_n_0_[11]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_1_n_0
    );
ltOp_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_2_n_0
    );
ltOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \diff_pntr_reg_n_0_[7]\,
      I3 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_3_n_0
    );
ltOp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \diff_pntr_reg_n_0_[5]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_4_n_0
    );
ltOp_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[11]\,
      O => ltOp_carry_i_5_n_0
    );
ltOp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[9]\,
      O => ltOp_carry_i_6_n_0
    );
ltOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      I3 => \diff_pntr_reg_n_0_[7]\,
      O => ltOp_carry_i_7_n_0
    );
ltOp_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[5]\,
      O => ltOp_carry_i_8_n_0
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg_n_0_[0][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][15]\,
      Q => \pf_thresh_dly_reg_n_0_[1][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][15]\,
      Q => \pf_thresh_dly_reg_n_0_[2][15]\,
      R => Q(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\
     port map (
      D(11 downto 0) => s(15 downto 4),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => \wr_minus_rd_dly_reg_n_0_[13]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => \wr_minus_rd_dly_reg_n_0_[14]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => \wr_minus_rd_dly_reg_n_0_[15]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\ is
  port (
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \greg_out.QSPO_reg_r\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \diff_pntr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^gclr.prog_full_i_reg_0\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal pf_thresh_dly_reg_gate_n_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][15]\ : STD_LOGIC;
  signal pf_thresh_dly_reg_r_0_n_0 : STD_LOGIC;
  signal pf_thresh_dly_reg_r_n_0 : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[15]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
begin
  \gclr.prog_full_i_reg_0\ <= \^gclr.prog_full_i_reg_0\;
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(11 downto 0) => ch_depth_minus_rd_m_wr(15 downto 4),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1__0_n_0\
    );
\diff_pntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1__0_n_0\
    );
\diff_pntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_i_1__0_n_0\
    );
\diff_pntr[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => \wr_minus_rd_dly_reg_n_0_[13]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[13]_i_1__0_n_0\
    );
\diff_pntr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => \wr_minus_rd_dly_reg_n_0_[14]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[14]_i_1__0_n_0\
    );
\diff_pntr[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => \wr_minus_rd_dly_reg_n_0_[15]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[15]_i_1__0_n_0\
    );
\diff_pntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1__0_n_0\
    );
\diff_pntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1__0_n_0\
    );
\diff_pntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1__0_n_0\
    );
\diff_pntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1__0_n_0\
    );
\diff_pntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1__0_n_0\
    );
\diff_pntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1__0_n_0\
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[12]\,
      R => Q(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[13]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[13]\,
      R => Q(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[14]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[14]\,
      R => Q(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[15]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[15]\,
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => Q(1)
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out,
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3) => \ltOp_carry_i_1__0_n_0\,
      DI(2) => \ltOp_carry_i_2__0_n_0\,
      DI(1) => \ltOp_carry_i_3__0_n_0\,
      DI(0) => \ltOp_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ltOp_carry_i_5__0_n_0\,
      S(2) => \ltOp_carry_i_6__0_n_0\,
      S(1) => \ltOp_carry_i_7__0_n_0\,
      S(0) => \ltOp_carry_i_8__0_n_0\
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 2) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ltOp_carry__0_i_1__0_n_0\,
      DI(0) => \ltOp_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ltOp_carry__0_i_3__0_n_0\,
      S(0) => \ltOp_carry__0_i_4__0_n_0\
    );
\ltOp_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gclr.prog_full_i_reg_0\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \diff_pntr_reg_n_0_[15]\,
      I3 => \pf_thresh_dly_reg_n_0_[2][15]\,
      O => \ltOp_carry__0_i_1__0_n_0\
    );
\ltOp_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \diff_pntr_reg_n_0_[13]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry__0_i_2__0_n_0\
    );
\ltOp_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gclr.prog_full_i_reg_0\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I3 => \diff_pntr_reg_n_0_[15]\,
      O => \ltOp_carry__0_i_3__0_n_0\
    );
\ltOp_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[13]\,
      O => \ltOp_carry__0_i_4__0_n_0\
    );
\ltOp_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \diff_pntr_reg_n_0_[11]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_1__0_n_0\
    );
\ltOp_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_2__0_n_0\
    );
\ltOp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \diff_pntr_reg_n_0_[7]\,
      I3 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_3__0_n_0\
    );
\ltOp_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \diff_pntr_reg_n_0_[5]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_4__0_n_0\
    );
\ltOp_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[11]\,
      O => \ltOp_carry_i_5__0_n_0\
    );
\ltOp_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[9]\,
      O => \ltOp_carry_i_6__0_n_0\
    );
\ltOp_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      I3 => \diff_pntr_reg_n_0_[7]\,
      O => \ltOp_carry_i_7__0_n_0\
    );
\ltOp_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[5]\,
      O => \ltOp_carry_i_8__0_n_0\
    );
\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg_n_0_[0][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][15]\,
      Q => \pf_thresh_dly_reg_n_0_[1][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => pf_thresh_dly_reg_gate_n_0,
      Q => \^gclr.prog_full_i_reg_0\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][15]\,
      Q => \pf_thresh_dly_reg_n_0_[2][15]\,
      R => Q(0)
    );
pf_thresh_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0_n_0,
      O => pf_thresh_dly_reg_gate_n_0
    );
pf_thresh_dly_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \greg_out.QSPO_reg_r\,
      Q => pf_thresh_dly_reg_r_n_0,
      R => Q(0)
    );
pf_thresh_dly_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => pf_thresh_dly_reg_r_n_0,
      Q => pf_thresh_dly_reg_r_0_n_0,
      R => Q(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\
     port map (
      D(11 downto 0) => s(15 downto 4),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => \wr_minus_rd_dly_reg_n_0_[13]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => \wr_minus_rd_dly_reg_n_0_[14]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => \wr_minus_rd_dly_reg_n_0_[15]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_bram_top is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_bram_top : entity is "bram_top";
end design_1_axi_vfifo_ctrl_0_0_bram_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_bram_top is
begin
\blk_mem_gen.bmg\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ : entity is "bram_top";
end \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ is
begin
\blk_mem_gen.bmg\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_top is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_top : entity is "fifo_top";
end design_1_axi_vfifo_ctrl_0_0_fifo_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_top is
begin
fifo_gen: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    tid_fifo_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => tid_fifo_dout(0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\ is
  port (
    ENB_dly_D : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\ is
  signal doutb : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1
     port map (
      D(32 downto 0) => doutb(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(0),
      Q => \m_axi_wdata[31]\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(10),
      Q => \m_axi_wdata[31]\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(11),
      Q => \m_axi_wdata[31]\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(12),
      Q => \m_axi_wdata[31]\(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(13),
      Q => \m_axi_wdata[31]\(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(14),
      Q => \m_axi_wdata[31]\(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(15),
      Q => \m_axi_wdata[31]\(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(16),
      Q => \m_axi_wdata[31]\(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(17),
      Q => \m_axi_wdata[31]\(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(18),
      Q => \m_axi_wdata[31]\(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(19),
      Q => \m_axi_wdata[31]\(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(1),
      Q => \m_axi_wdata[31]\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(20),
      Q => \m_axi_wdata[31]\(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(21),
      Q => \m_axi_wdata[31]\(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(22),
      Q => \m_axi_wdata[31]\(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(23),
      Q => \m_axi_wdata[31]\(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(24),
      Q => \m_axi_wdata[31]\(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(25),
      Q => \m_axi_wdata[31]\(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(26),
      Q => \m_axi_wdata[31]\(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(27),
      Q => \m_axi_wdata[31]\(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(28),
      Q => \m_axi_wdata[31]\(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(29),
      Q => \m_axi_wdata[31]\(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(2),
      Q => \m_axi_wdata[31]\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(30),
      Q => \m_axi_wdata[31]\(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(31),
      Q => \m_axi_wdata[31]\(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(32),
      Q => \m_axi_wdata[31]\(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(3),
      Q => \m_axi_wdata[31]\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(4),
      Q => \m_axi_wdata[31]\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(5),
      Q => \m_axi_wdata[31]\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(6),
      Q => \m_axi_wdata[31]\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(7),
      Q => \m_axi_wdata[31]\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(8),
      Q => \m_axi_wdata[31]\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(9),
      Q => \m_axi_wdata[31]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\ is
  port (
    ENB_dly_D : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal curr_state_i_4_n_0 : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \gfwd_mode.storage_data1[39]_i_3_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[39]_i_7_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[39]\ : STD_LOGIC;
  signal tdest_fifo_dout : STD_LOGIC_VECTOR ( 14 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of curr_state_i_4 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[33]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[35]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_6\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[40]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[14]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[3]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[4]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[5]_i_2\ : label is "soft_lutpair61";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  \gfwd_mode.storage_data1_reg[39]\ <= \^gfwd_mode.storage_data1_reg[39]\;
\curr_state_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(5),
      I5 => curr_state_i_4_n_0,
      O => curr_state_reg
    );
curr_state_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => curr_state_i_4_n_0
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\
     port map (
      D(13) => doutb(14),
      D(12 downto 0) => doutb(12 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
\gfwd_mode.storage_data1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(4),
      I1 => tdest_fifo_dout(4),
      I2 => \tlen_cntr_reg_reg[0]\,
      O => D(0)
    );
\gfwd_mode.storage_data1[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(4),
      I1 => tdest_fifo_dout(4),
      I2 => \tlen_cntr_reg_reg[0]\,
      O => D(1)
    );
\gfwd_mode.storage_data1[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \gfwd_mode.m_valid_i_reg\,
      I1 => \^q\(3),
      I2 => \gfwd_mode.storage_data1[39]_i_3_n_0\,
      O => D(2)
    );
\gfwd_mode.storage_data1[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[0]_0\,
      I1 => \tlen_cntr_reg_reg[6]_0\,
      I2 => \^gfwd_mode.storage_data1_reg[39]\,
      I3 => \^q\(11),
      I4 => \^q\(10),
      I5 => \gfwd_mode.storage_data1[39]_i_7_n_0\,
      O => \gfwd_mode.storage_data1[39]_i_3_n_0\
    );
\gfwd_mode.storage_data1[39]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(5),
      I1 => curr_state,
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => \^gfwd_mode.storage_data1_reg[39]\
    );
\gfwd_mode.storage_data1[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \gfwd_mode.storage_data1[39]_i_7_n_0\
    );
\gfwd_mode.storage_data1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \gfwd_mode.m_valid_i_reg\,
      I1 => tdest_fifo_dout(14),
      I2 => \gfwd_mode.storage_data1[39]_i_3_n_0\,
      O => D(3)
    );
\goreg_bm.dout_i[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \^q\(8),
      O => \gpregsm1.curr_fwft_state_reg[1]\
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(0),
      Q => \^q\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(10),
      Q => \^q\(9),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(11),
      Q => \^q\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(12),
      Q => \^q\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(14),
      Q => tdest_fifo_dout(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(1),
      Q => \^q\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(2),
      Q => \^q\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(3),
      Q => \^q\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(4),
      Q => tdest_fifo_dout(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(5),
      Q => \^q\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(6),
      Q => \^q\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(7),
      Q => \^q\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(8),
      Q => \^q\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(9),
      Q => \^q\(8),
      R => '0'
    );
\tlen_cntr_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(7),
      O => \tlen_cntr_reg_reg[3]\
    );
\tlen_cntr_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => \tlen_cntr_reg_reg[4]\
    );
\tlen_cntr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(9),
      O => \tlen_cntr_reg_reg[5]\
    );
\tlen_cntr_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \tlen_cntr_reg_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ is
  signal dout_i : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_9\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \gwss.gpf.wrpf/p_3_out\ : STD_LOGIC;
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => p_8_out,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(1) => rstblk_n_1,
      Q(0) => rstblk_n_2,
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      aclk => aclk,
      \gc0.count_d1_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \gcc0.gc0.count_reg[8]\(6 downto 0) => p_13_out(8 downto 2),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_9\,
      ram_full_fb_i_reg_0 => \^out\,
      v1_reg(3 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 1),
      v1_reg_0(4 downto 0) => \grss.rsts/c1/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_12_out(8 downto 0),
      E(0) => p_8_out,
      Q(6 downto 0) => p_13_out(8 downto 2),
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      SR(0) => rstblk_n_4,
      aclk => aclk,
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      \gc0.count_d1_reg[8]\(3 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 1),
      \gc0.count_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gfwd_mode.m_valid_i_reg\(0) => E(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \^out\,
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_9\,
      ram_empty_i_reg_0(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      v1_reg(4 downto 0) => \grss.rsts/c1/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\
     port map (
      E(0) => E(0),
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0) => dout_i,
      \out\ => \^out\
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\
     port map (
      Q(0) => Q(0),
      SR(0) => rstblk_n_4,
      aclk => aclk,
      \goreg_bm.dout_i_reg[32]\(0) => dout_i,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      m_axi_wready => m_axi_wready,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1) => rstblk_n_1,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0) => rstblk_n_2,
      \out\ => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ is
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gcc0.gc0.count_d1_reg[8]\(0) => p_12_out(8),
      \gcc0.gc0.count_reg[8]\(0) => p_13_out(8),
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_1,
      \out\ => p_2_out,
      p_8_out => p_8_out,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_3\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_21\,
      v1_reg(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_12_out(8 downto 0),
      Q(0) => p_13_out(8),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gc0.count_d1_reg[8]_1\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_1,
      \out\ => \^out\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_16\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_17\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_18\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_19\,
      v1_reg(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(11 downto 0) => DOUT(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \^out\,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\
     port map (
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rstblk_n_1,
      \out\ => rst_full_gen_i,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => p_2_out,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic is
  port (
    ram_init_done_i_reg : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1]_6\ : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    addr_rollover_r_reg : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    \aw_len_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg_0 : out STD_LOGIC_VECTOR ( 66 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4][0]_0\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    PAYLOAD_S2MM : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic : entity is "mcf_data_flow_logic";
end design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic is
  signal CHANNEL_DEPTH : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal D_0 : STD_LOGIC_VECTOR ( 27 downto 15 );
  signal \active_ch_dly_reg[0]_5\ : STD_LOGIC;
  signal \^active_ch_dly_reg[1]_6\ : STD_LOGIC;
  signal \active_ch_dly_reg[2]_7\ : STD_LOGIC;
  signal \active_ch_dly_reg[3]_8\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_9\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \^gstage1.q_dly_reg[31]\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_4\ : STD_LOGIC;
  signal \plusOp_carry__4_n_5\ : STD_LOGIC;
  signal \plusOp_carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_4\ : STD_LOGIC;
  signal \plusOp_carry__5_n_5\ : STD_LOGIC;
  signal \plusOp_carry__5_n_6\ : STD_LOGIC;
  signal \plusOp_carry__5_n_7\ : STD_LOGIC;
  signal \plusOp_carry__6_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal rd_data_wr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_reg_slice_inst_n_1 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s_axis_payload_wr_in_i : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_42 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_47 : STD_LOGIC;
  signal sdpram_top_inst_n_48 : STD_LOGIC;
  signal sdpram_top_inst_n_49 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_54 : STD_LOGIC;
  signal sdpram_top_inst_n_55 : STD_LOGIC;
  signal sdpram_top_inst_n_56 : STD_LOGIC;
  signal sdpram_top_inst_n_58 : STD_LOGIC;
  signal sdpram_top_inst_n_59 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_60 : STD_LOGIC;
  signal sdpram_top_inst_n_61 : STD_LOGIC;
  signal sdpram_top_inst_n_64 : STD_LOGIC;
  signal sdpram_top_inst_n_65 : STD_LOGIC;
  signal sdpram_top_inst_n_66 : STD_LOGIC;
  signal sdpram_top_inst_n_67 : STD_LOGIC;
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \active_ch_dly_reg[1]_6\ <= \^active_ch_dly_reg[1]_6\;
  \gfwd_mode.storage_data1_reg[0]\(0) <= \^gfwd_mode.storage_data1_reg[0]\(0);
  \gstage1.q_dly_reg[31]\ <= \^gstage1.q_dly_reg[31]\;
\active_ch_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^gfwd_mode.storage_data1_reg[0]\(0),
      Q => \active_ch_dly_reg[0]_5\,
      R => Q(1)
    );
\active_ch_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[0]_5\,
      Q => \^active_ch_dly_reg[1]_6\,
      R => Q(1)
    );
\active_ch_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg[1]_6\,
      Q => \active_ch_dly_reg[2]_7\,
      R => Q(1)
    );
\active_ch_dly_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2]_7\,
      Q => \active_ch_dly_reg[3]_8\,
      R => Q(1)
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[3]_8\,
      Q => \active_ch_dly_reg[4]_9\,
      R => Q(1)
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\
     port map (
      D(1) => s2mm_reg_slice_inst_n_3,
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      Q(1) => CHANNEL_DEPTH(9),
      Q(0) => CHANNEL_DEPTH(0),
      aclk => aclk,
      \wr_rst_reg_reg[1]\(0) => Q(0)
    );
\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\,
      R => Q(1)
    );
\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\,
      Q => Q_reg_1(0),
      R => Q(1)
    );
\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss
     port map (
      D(1) => CHANNEL_DEPTH(9),
      D(0) => CHANNEL_DEPTH(0),
      D_0(12 downto 0) => D_0(27 downto 15),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_9\ => \active_ch_dly_reg[4]_9\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(12 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(12 downto 0),
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(65) => sdpram_top_inst_n_6,
      D(64 downto 33) => rd_data_wr_i(31 downto 0),
      D(32 downto 1) => s_axis_payload_wr_in_i(32 downto 1),
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      E(0) => s2mm_reg_slice_inst_n_1,
      PAYLOAD_S2MM(0) => PAYLOAD_S2MM(0),
      aclk => aclk,
      addr_rollover_r_reg => addr_rollover_r_reg,
      addr_rollover_r_reg_0(66 downto 0) => addr_rollover_r_reg_0(66 downto 0),
      areset_d1 => areset_d1,
      \aw_len_i_reg[7]\(0) => \aw_len_i_reg[7]\(0),
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[1]_0\(0) => \gfwd_mode.storage_data1_reg[1]\(0),
      \packet_cnt_reg[0]\(0) => \packet_cnt_reg[0]\(0)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => rd_data_wr_i(2),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => rd_data_wr_i(6 downto 3)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => rd_data_wr_i(10 downto 7)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => rd_data_wr_i(14 downto 11)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 0) => rd_data_wr_i(18 downto 15)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__3_n_4\,
      O(2) => \plusOp_carry__3_n_5\,
      O(1) => \plusOp_carry__3_n_6\,
      O(0) => \plusOp_carry__3_n_7\,
      S(3 downto 0) => rd_data_wr_i(22 downto 19)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      S(3 downto 0) => rd_data_wr_i(26 downto 23)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__5_n_4\,
      O(2) => \plusOp_carry__5_n_5\,
      O(1) => \plusOp_carry__5_n_6\,
      O(0) => \plusOp_carry__5_n_7\,
      S(3 downto 0) => rd_data_wr_i(30 downto 27)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => rd_data_wr_i(31)
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sdpram_top_inst_n_64,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_46,
      S(2) => sdpram_top_inst_n_47,
      S(1) => sdpram_top_inst_n_48,
      S(0) => sdpram_top_inst_n_49
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_4,
      DI(2) => sdpram_top_inst_n_5,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_58,
      S(2) => sdpram_top_inst_n_59,
      S(1) => sdpram_top_inst_n_60,
      S(0) => sdpram_top_inst_n_61
    );
\pntr_rchd_end_addr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(3) => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__1_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__1_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => rd_data_wr_i(25),
      DI(2) => sdpram_top_inst_n_54,
      DI(1) => sdpram_top_inst_n_55,
      DI(0) => sdpram_top_inst_n_56,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_39,
      S(2) => sdpram_top_inst_n_40,
      S(1) => sdpram_top_inst_n_41,
      S(0) => sdpram_top_inst_n_42
    );
\pntr_rchd_end_addr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => pntr_rchd_end_addr,
      CO(1) => \pntr_rchd_end_addr0_carry__2_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sdpram_top_inst_n_65,
      DI(1) => sdpram_top_inst_n_66,
      DI(0) => sdpram_top_inst_n_67,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => sdpram_top_inst_n_43,
      S(1) => sdpram_top_inst_n_44,
      S(0) => sdpram_top_inst_n_45
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(1) => s2mm_reg_slice_inst_n_3,
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      D_0(11 downto 9) => D_0(27 downto 25),
      D_0(8 downto 0) => D_0(23 downto 15),
      E(0) => s2mm_reg_slice_inst_n_1,
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      Q(31 downto 0) => s_axis_payload_wr_in_i(32 downto 1),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\(3) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_0\(2) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_0\(1) => \plusOp_carry__3_n_6\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__4_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__4_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__4_n_7\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__5_n_7\,
      \gfwd_mode.storage_data1_reg[32]_0\(32 downto 0) => D(32 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\(0) => E(0),
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11 downto 9) => rd_data_wr_i(27 downto 25),
      sdpo_int(8 downto 0) => rd_data_wr_i(23 downto 15),
      we_int => s2mm_reg_slice_inst_n_2
    );
sdpram_top_inst: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_top
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => pntr_rchd_end_addr,
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      DI(1) => sdpram_top_inst_n_4,
      DI(0) => sdpram_top_inst_n_5,
      D_0(0) => D_0(24),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      Q(0) => Q(0),
      S(3) => sdpram_top_inst_n_39,
      S(2) => sdpram_top_inst_n_40,
      S(1) => sdpram_top_inst_n_41,
      S(0) => sdpram_top_inst_n_42,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(3) => \plusOp_carry__0_n_4\,
      \gfwd_mode.storage_data1_reg[0]\(2) => \plusOp_carry__0_n_5\,
      \gfwd_mode.storage_data1_reg[0]\(1) => \plusOp_carry__0_n_6\,
      \gfwd_mode.storage_data1_reg[0]\(0) => \plusOp_carry__0_n_7\,
      \gfwd_mode.storage_data1_reg[0]_0\(3) => \plusOp_carry__1_n_4\,
      \gfwd_mode.storage_data1_reg[0]_0\(2) => \plusOp_carry__1_n_5\,
      \gfwd_mode.storage_data1_reg[0]_0\(1) => \plusOp_carry__1_n_6\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__1_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(3) => \plusOp_carry__2_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__2_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__2_n_6\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__2_n_7\,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => \plusOp_carry__3_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_3\(3) => \plusOp_carry__4_n_4\,
      \gfwd_mode.storage_data1_reg[0]_3\(2) => \plusOp_carry__4_n_5\,
      \gfwd_mode.storage_data1_reg[0]_3\(1) => \plusOp_carry__4_n_6\,
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \plusOp_carry__4_n_7\,
      \gfwd_mode.storage_data1_reg[0]_4\(3) => \plusOp_carry__5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_4\(2) => \plusOp_carry__5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_4\(1) => \plusOp_carry__5_n_6\,
      \gfwd_mode.storage_data1_reg[0]_4\(0) => \plusOp_carry__5_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \plusOp_carry__6_n_7\,
      \gfwd_mode.storage_data1_reg[0]_6\(0) => \gfwd_mode.storage_data1_reg[0]_2\(0),
      \gfwd_mode.storage_data1_reg[45]\(0) => CO(0),
      \gfwd_mode.storage_data1_reg[65]\(32) => sdpram_top_inst_n_6,
      \gfwd_mode.storage_data1_reg[65]\(31 downto 0) => rd_data_wr_i(31 downto 0),
      \gfwd_mode.storage_data1_reg[66]\(2) => sdpram_top_inst_n_43,
      \gfwd_mode.storage_data1_reg[66]\(1) => sdpram_top_inst_n_44,
      \gfwd_mode.storage_data1_reg[66]\(0) => sdpram_top_inst_n_45,
      \gfwd_mode.storage_data1_reg[66]_0\(3) => sdpram_top_inst_n_46,
      \gfwd_mode.storage_data1_reg[66]_0\(2) => sdpram_top_inst_n_47,
      \gfwd_mode.storage_data1_reg[66]_0\(1) => sdpram_top_inst_n_48,
      \gfwd_mode.storage_data1_reg[66]_0\(0) => sdpram_top_inst_n_49,
      \gfwd_mode.storage_data1_reg[66]_1\(2) => sdpram_top_inst_n_54,
      \gfwd_mode.storage_data1_reg[66]_1\(1) => sdpram_top_inst_n_55,
      \gfwd_mode.storage_data1_reg[66]_1\(0) => sdpram_top_inst_n_56,
      \gfwd_mode.storage_data1_reg[66]_2\(3) => sdpram_top_inst_n_58,
      \gfwd_mode.storage_data1_reg[66]_2\(2) => sdpram_top_inst_n_59,
      \gfwd_mode.storage_data1_reg[66]_2\(1) => sdpram_top_inst_n_60,
      \gfwd_mode.storage_data1_reg[66]_2\(0) => sdpram_top_inst_n_61,
      \gfwd_mode.storage_data1_reg[66]_3\(0) => sdpram_top_inst_n_64,
      \gfwd_mode.storage_data1_reg[66]_4\(2) => sdpram_top_inst_n_65,
      \gfwd_mode.storage_data1_reg[66]_4\(1) => sdpram_top_inst_n_66,
      \gfwd_mode.storage_data1_reg[66]_4\(0) => sdpram_top_inst_n_67,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[13]\ => \gin_reg.wr_pntr_pf_dly_reg[13]\,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0) => \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => S(0),
      \gstage1.q_dly_reg[31]\ => \^gstage1.q_dly_reg[31]\,
      \gstage1.q_dly_reg[31]_0\(31 downto 0) => \gstage1.q_dly_reg[31]_0\(31 downto 0),
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_0 => ram_init_done_i_reg,
      rom_rd_addr_int => rom_rd_addr_int,
      rom_rd_addr_int_0 => rom_rd_addr_int_0,
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdp_rd_addr_in_i_1 => sdp_rd_addr_in_i_1,
      sdp_rd_addr_in_i_2 => sdp_rd_addr_in_i_2,
      sdpo_int(0) => sdpo_int(0),
      storage_data1(0) => storage_data1(0),
      we_int => s2mm_reg_slice_inst_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    pntrs_eql_dly : out STD_LOGIC;
    \active_ch_dly_reg[2][0]_0\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ is
  signal \^active_ch_dly_reg[2][0]_0\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[3][0]\ : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \eqOp_carry__0_n_3\ : STD_LOGIC;
  signal eqOp_carry_n_0 : STD_LOGIC;
  signal eqOp_carry_n_1 : STD_LOGIC;
  signal eqOp_carry_n_2 : STD_LOGIC;
  signal eqOp_carry_n_3 : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\ : STD_LOGIC;
  signal lsb_eql : STD_LOGIC;
  signal msb_eql : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_4\ : STD_LOGIC;
  signal \plusOp_carry__4_n_5\ : STD_LOGIC;
  signal \plusOp_carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_4\ : STD_LOGIC;
  signal \plusOp_carry__5_n_5\ : STD_LOGIC;
  signal \plusOp_carry__5_n_6\ : STD_LOGIC;
  signal \plusOp_carry__5_n_7\ : STD_LOGIC;
  signal \plusOp_carry__6_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_0 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_10 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_11 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_12 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_13 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_14 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_15 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_16 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_17 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_18 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_19 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_20 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_21 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_22 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_23 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_24 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_25 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_26 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_27 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_28 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_29 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_30 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_5 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_6 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_7 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_8 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_9 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_2 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_42 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_48 : STD_LOGIC;
  signal sdpram_top_inst_n_49 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_50 : STD_LOGIC;
  signal sdpram_top_inst_n_51 : STD_LOGIC;
  signal sdpram_top_inst_n_52 : STD_LOGIC;
  signal sdpram_top_inst_n_53 : STD_LOGIC;
  signal sdpram_top_inst_n_54 : STD_LOGIC;
  signal sdpram_top_inst_n_55 : STD_LOGIC;
  signal sdpram_top_inst_n_56 : STD_LOGIC;
  signal sdpram_top_inst_n_57 : STD_LOGIC;
  signal sdpram_top_inst_n_58 : STD_LOGIC;
  signal sdpram_top_inst_n_59 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_60 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_eqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_eqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \active_ch_dly_reg[2][0]_0\ <= \^active_ch_dly_reg[2][0]_0\;
  storage_data1(0) <= \^storage_data1\(0);
\active_ch_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^storage_data1\(0),
      Q => \active_ch_dly_reg_n_0_[0][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[0][0]\,
      Q => \^active_ch_dly_reg[2][0]_0\,
      R => Q(1)
    );
\active_ch_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg[2][0]_0\,
      Q => \active_ch_dly_reg_n_0_[2][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[2][0]\,
      Q => \active_ch_dly_reg_n_0_[3][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[3][0]\,
      Q => Q_reg,
      R => Q(1)
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\
     port map (
      D(1) => s2mm_reg_slice_inst_n_0,
      D(0) => \^storage_data1\(0),
      Q(1) => depth_rom_inst_n_0,
      Q(0) => depth_rom_inst_n_1,
      aclk => aclk,
      \wr_rst_reg_reg[1]\(0) => Q(0)
    );
eqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp_carry_n_0,
      CO(2) => eqOp_carry_n_1,
      CO(1) => eqOp_carry_n_2,
      CO(0) => eqOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_eqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\,
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\,
      S(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\
    );
\eqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => eqOp_carry_n_0,
      CO(3 downto 2) => \NLW_eqOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => lsb_eql,
      CO(0) => \eqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\
    );
\eqOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \eqOp_inferred__0/i__carry_n_0\,
      CO(2) => \eqOp_inferred__0/i__carry_n_1\,
      CO(1) => \eqOp_inferred__0/i__carry_n_2\,
      CO(0) => \eqOp_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\,
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\
    );
\eqOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => msb_eql,
      CO(0) => \eqOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\
    );
\gptr_mcdf.gch_idle.pntr_eql_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\
     port map (
      CO(0) => msb_eql,
      Q(0) => Q(1),
      aclk => aclk,
      \gstage1.q_dly_reg[15]\(0) => lsb_eql,
      pntrs_eql_dly => pntrs_eql_dly
    );
\gptr_mcdf.gch_idle.rdp_dly_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay
     port map (
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\,
      Q(0) => Q(1),
      S(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\,
      aclk => aclk,
      \gstage1.q_dly_reg[0]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\,
      \gstage1.q_dly_reg[0]_1\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\,
      \gstage1.q_dly_reg[0]_2\(14) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\,
      \gstage1.q_dly_reg[0]_2\(13) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\,
      \gstage1.q_dly_reg[0]_2\(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\,
      \gstage1.q_dly_reg[0]_2\(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\,
      \gstage1.q_dly_reg[0]_2\(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\,
      \gstage1.q_dly_reg[0]_2\(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\,
      \gstage1.q_dly_reg[0]_2\(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\,
      \gstage1.q_dly_reg[0]_2\(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\,
      \gstage1.q_dly_reg[0]_2\(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\,
      \gstage1.q_dly_reg[0]_2\(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\,
      \gstage1.q_dly_reg[0]_2\(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\,
      \gstage1.q_dly_reg[0]_2\(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\,
      \gstage1.q_dly_reg[0]_2\(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\,
      \gstage1.q_dly_reg[0]_2\(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\,
      \gstage1.q_dly_reg[0]_2\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\,
      \gstage1.q_dly_reg[31]_0\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\,
      \gstage1.q_dly_reg[31]_0\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\,
      sdpo_int(31 downto 0) => sdpo_int(31 downto 0)
    );
\gptr_mcdf.gch_idle.wrp_dly_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129
     port map (
      A(12) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\,
      A(11) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\,
      A(10) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\,
      A(9) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\,
      A(8) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\,
      A(7) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\,
      A(6) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\,
      A(5) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\,
      A(4) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\,
      A(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\,
      A(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\,
      A(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\,
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      D(16) => s2mm_reg_slice_inst_n_7,
      D(15) => s2mm_reg_slice_inst_n_8,
      D(14) => s2mm_reg_slice_inst_n_9,
      D(13) => s2mm_reg_slice_inst_n_10,
      D(12) => s2mm_reg_slice_inst_n_11,
      D(11) => s2mm_reg_slice_inst_n_12,
      D(10) => s2mm_reg_slice_inst_n_13,
      D(9) => s2mm_reg_slice_inst_n_14,
      D(8) => s2mm_reg_slice_inst_n_15,
      D(7) => s2mm_reg_slice_inst_n_16,
      D(6) => s2mm_reg_slice_inst_n_17,
      D(5) => sdpram_top_inst_n_56,
      D(4) => sdpram_top_inst_n_57,
      D(3) => sdpram_top_inst_n_58,
      D(2) => sdpram_top_inst_n_59,
      D(1) => sdpram_top_inst_n_60,
      D(0) => s2mm_reg_slice_inst_n_18,
      Q(0) => Q(1),
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\ => s2mm_reg_slice_inst_n_19,
      \gfwd_mode.m_valid_i_reg_0\ => s2mm_reg_slice_inst_n_20,
      \gfwd_mode.m_valid_i_reg_1\ => s2mm_reg_slice_inst_n_21,
      \gfwd_mode.m_valid_i_reg_10\ => s2mm_reg_slice_inst_n_29,
      \gfwd_mode.m_valid_i_reg_11\ => s2mm_reg_slice_inst_n_30,
      \gfwd_mode.m_valid_i_reg_2\ => s2mm_reg_slice_inst_n_22,
      \gfwd_mode.m_valid_i_reg_3\ => s2mm_reg_slice_inst_n_23,
      \gfwd_mode.m_valid_i_reg_4\ => s2mm_reg_slice_inst_n_24,
      \gfwd_mode.m_valid_i_reg_5\ => s2mm_reg_slice_inst_n_25,
      \gfwd_mode.m_valid_i_reg_6\ => s2mm_reg_slice_inst_n_26,
      \gfwd_mode.m_valid_i_reg_7\ => s2mm_reg_slice_inst_n_27,
      \gfwd_mode.m_valid_i_reg_8\ => s2mm_reg_slice_inst_n_6,
      \gfwd_mode.m_valid_i_reg_9\ => s2mm_reg_slice_inst_n_28,
      \gstage1.q_dly_reg[0]\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\,
      \gstage1.q_dly_reg[0]_0\(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\,
      \gstage1.q_dly_reg[0]_0\(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\,
      \gstage1.q_dly_reg[0]_0\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\,
      \gstage1.q_dly_reg[0]_0\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\,
      \gstage1.q_dly_reg[0]_1\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\,
      \gstage1.q_dly_reg[0]_2\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\,
      \gstage1.q_dly_reg[0]_2\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\,
      \gstage1.q_dly_reg[30]_0\(14) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\,
      \gstage1.q_dly_reg[30]_0\(13) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\,
      \gstage1.q_dly_reg[30]_0\(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\,
      \gstage1.q_dly_reg[30]_0\(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\,
      \gstage1.q_dly_reg[30]_0\(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\,
      \gstage1.q_dly_reg[30]_0\(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\,
      \gstage1.q_dly_reg[30]_0\(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\,
      \gstage1.q_dly_reg[30]_0\(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\,
      \gstage1.q_dly_reg[30]_0\(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\,
      \gstage1.q_dly_reg[30]_0\(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\,
      \gstage1.q_dly_reg[30]_0\(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\,
      \gstage1.q_dly_reg[30]_0\(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\,
      \gstage1.q_dly_reg[30]_0\(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\,
      \gstage1.q_dly_reg[30]_0\(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\,
      \gstage1.q_dly_reg[30]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\
    );
\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\
     port map (
      A(12) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\,
      A(11) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\,
      A(10) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\,
      A(9) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\,
      A(8) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\,
      A(7) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\,
      A(6) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\,
      A(5) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\,
      A(4) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\,
      A(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\,
      A(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\,
      A(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\,
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\,
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => sdpram_top_inst_n_32,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => sdpram_top_inst_n_28,
      S(2) => sdpram_top_inst_n_29,
      S(1) => sdpram_top_inst_n_30,
      S(0) => sdpram_top_inst_n_31
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3) => sdpram_top_inst_n_24,
      S(2) => sdpram_top_inst_n_25,
      S(1) => sdpram_top_inst_n_26,
      S(0) => sdpram_top_inst_n_27
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => sdpram_top_inst_n_20,
      S(2) => sdpram_top_inst_n_21,
      S(1) => sdpram_top_inst_n_22,
      S(0) => sdpram_top_inst_n_23
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3) => sdpram_top_inst_n_16,
      S(2) => sdpram_top_inst_n_17,
      S(1) => sdpram_top_inst_n_18,
      S(0) => sdpram_top_inst_n_19
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__3_n_4\,
      O(2) => \plusOp_carry__3_n_5\,
      O(1) => \plusOp_carry__3_n_6\,
      O(0) => \plusOp_carry__3_n_7\,
      S(3) => sdpram_top_inst_n_12,
      S(2) => sdpram_top_inst_n_13,
      S(1) => sdpram_top_inst_n_14,
      S(0) => sdpram_top_inst_n_15
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      S(3) => sdpram_top_inst_n_8,
      S(2) => sdpram_top_inst_n_9,
      S(1) => sdpram_top_inst_n_10,
      S(0) => sdpram_top_inst_n_11
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__5_n_4\,
      O(2) => \plusOp_carry__5_n_5\,
      O(1) => \plusOp_carry__5_n_6\,
      O(0) => \plusOp_carry__5_n_7\,
      S(3) => sdpram_top_inst_n_4,
      S(2) => sdpram_top_inst_n_5,
      S(1) => sdpram_top_inst_n_6,
      S(0) => sdpram_top_inst_n_7
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => sdpram_top_inst_n_3
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sdpram_top_inst_n_52,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_40,
      S(2) => sdpram_top_inst_n_41,
      S(1) => sdpram_top_inst_n_42,
      S(0) => sdpram_top_inst_n_43
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_1,
      DI(2) => sdpram_top_inst_n_2,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_48,
      S(2) => sdpram_top_inst_n_49,
      S(1) => sdpram_top_inst_n_50,
      S(0) => sdpram_top_inst_n_51
    );
\pntr_rchd_end_addr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(3) => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__1_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__1_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_9,
      DI(2) => sdpram_top_inst_n_44,
      DI(1) => sdpram_top_inst_n_45,
      DI(0) => sdpram_top_inst_n_46,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_33,
      S(2) => sdpram_top_inst_n_34,
      S(1) => sdpram_top_inst_n_35,
      S(0) => sdpram_top_inst_n_36
    );
\pntr_rchd_end_addr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => pntr_rchd_end_addr,
      CO(1) => \pntr_rchd_end_addr0_carry__2_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sdpram_top_inst_n_53,
      DI(1) => sdpram_top_inst_n_54,
      DI(0) => sdpram_top_inst_n_55,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => sdpram_top_inst_n_37,
      S(1) => sdpram_top_inst_n_38,
      S(0) => sdpram_top_inst_n_39
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(1) => s2mm_reg_slice_inst_n_0,
      D(0) => \^storage_data1\(0),
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      WR_DATA(1) => s2mm_reg_slice_inst_n_4,
      WR_DATA(0) => s2mm_reg_slice_inst_n_5,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\(3) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_0\(2) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_0\(1) => \plusOp_carry__3_n_6\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__0_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__0_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__0_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => \plusOp_carry__1_n_4\,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => \plusOp_carry__1_n_5\,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => \plusOp_carry__1_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__1_n_7\,
      \gfwd_mode.storage_data1_reg[0]_3\(3) => \plusOp_carry__2_n_4\,
      \gfwd_mode.storage_data1_reg[0]_3\(2) => \plusOp_carry__2_n_5\,
      \gfwd_mode.storage_data1_reg[0]_3\(1) => \plusOp_carry__2_n_6\,
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \plusOp_carry__2_n_7\,
      \gfwd_mode.storage_data1_reg[0]_4\(3) => \plusOp_carry__5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_4\(2) => \plusOp_carry__5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_4\(1) => \plusOp_carry__5_n_6\,
      \gfwd_mode.storage_data1_reg[0]_4\(0) => \plusOp_carry__5_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \plusOp_carry__6_n_7\,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]\,
      \gstage1.q_dly_reg[15]\ => s2mm_reg_slice_inst_n_19,
      \gstage1.q_dly_reg[16]\ => s2mm_reg_slice_inst_n_20,
      \gstage1.q_dly_reg[17]\ => s2mm_reg_slice_inst_n_21,
      \gstage1.q_dly_reg[18]\ => s2mm_reg_slice_inst_n_22,
      \gstage1.q_dly_reg[19]\ => s2mm_reg_slice_inst_n_23,
      \gstage1.q_dly_reg[20]\ => s2mm_reg_slice_inst_n_24,
      \gstage1.q_dly_reg[21]\ => s2mm_reg_slice_inst_n_25,
      \gstage1.q_dly_reg[22]\ => s2mm_reg_slice_inst_n_26,
      \gstage1.q_dly_reg[23]\ => s2mm_reg_slice_inst_n_27,
      \gstage1.q_dly_reg[24]\ => s2mm_reg_slice_inst_n_6,
      \gstage1.q_dly_reg[25]\ => s2mm_reg_slice_inst_n_28,
      \gstage1.q_dly_reg[26]\ => s2mm_reg_slice_inst_n_29,
      \gstage1.q_dly_reg[27]\ => s2mm_reg_slice_inst_n_30,
      \gstage1.q_dly_reg[31]\(11) => s2mm_reg_slice_inst_n_7,
      \gstage1.q_dly_reg[31]\(10) => s2mm_reg_slice_inst_n_8,
      \gstage1.q_dly_reg[31]\(9) => s2mm_reg_slice_inst_n_9,
      \gstage1.q_dly_reg[31]\(8) => s2mm_reg_slice_inst_n_10,
      \gstage1.q_dly_reg[31]\(7) => s2mm_reg_slice_inst_n_11,
      \gstage1.q_dly_reg[31]\(6) => s2mm_reg_slice_inst_n_12,
      \gstage1.q_dly_reg[31]\(5) => s2mm_reg_slice_inst_n_13,
      \gstage1.q_dly_reg[31]\(4) => s2mm_reg_slice_inst_n_14,
      \gstage1.q_dly_reg[31]\(3) => s2mm_reg_slice_inst_n_15,
      \gstage1.q_dly_reg[31]\(2) => s2mm_reg_slice_inst_n_16,
      \gstage1.q_dly_reg[31]\(1) => s2mm_reg_slice_inst_n_17,
      \gstage1.q_dly_reg[31]\(0) => s2mm_reg_slice_inst_n_18,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(24) => sdpram_top_inst_n_3,
      sdpo_int(23) => sdpram_top_inst_n_4,
      sdpo_int(22) => sdpram_top_inst_n_5,
      sdpo_int(21) => sdpram_top_inst_n_6,
      sdpo_int(20) => sdpram_top_inst_n_7,
      sdpo_int(19) => sdpram_top_inst_n_8,
      sdpo_int(18) => sdpram_top_inst_n_9,
      sdpo_int(17) => sdpram_top_inst_n_10,
      sdpo_int(16) => sdpram_top_inst_n_11,
      sdpo_int(15) => sdpram_top_inst_n_12,
      sdpo_int(14) => sdpram_top_inst_n_13,
      sdpo_int(13) => sdpram_top_inst_n_14,
      sdpo_int(12) => sdpram_top_inst_n_15,
      sdpo_int(11) => sdpram_top_inst_n_16,
      sdpo_int(10) => sdpram_top_inst_n_17,
      sdpo_int(9) => sdpram_top_inst_n_18,
      sdpo_int(8) => sdpram_top_inst_n_19,
      sdpo_int(7) => sdpram_top_inst_n_20,
      sdpo_int(6) => sdpram_top_inst_n_21,
      sdpo_int(5) => sdpram_top_inst_n_22,
      sdpo_int(4) => sdpram_top_inst_n_23,
      sdpo_int(3) => sdpram_top_inst_n_24,
      sdpo_int(2) => sdpram_top_inst_n_25,
      sdpo_int(1) => sdpram_top_inst_n_26,
      sdpo_int(0) => sdpram_top_inst_n_32,
      we_int => s2mm_reg_slice_inst_n_3
    );
sdpram_top_inst: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_top_131
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(0) => \^storage_data1\(0),
      DI(1) => sdpram_top_inst_n_1,
      DI(0) => sdpram_top_inst_n_2,
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => sdpram_top_inst_n_33,
      S(2) => sdpram_top_inst_n_34,
      S(1) => sdpram_top_inst_n_35,
      S(0) => sdpram_top_inst_n_36,
      WR_DATA(1) => s2mm_reg_slice_inst_n_4,
      WR_DATA(0) => s2mm_reg_slice_inst_n_5,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\(3) => \plusOp_carry__0_n_4\,
      \gfwd_mode.storage_data1_reg[0]_0\(2) => \plusOp_carry__0_n_5\,
      \gfwd_mode.storage_data1_reg[0]_0\(1) => \plusOp_carry__0_n_6\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__0_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(3) => \plusOp_carry__1_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__1_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__1_n_6\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__1_n_7\,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => \plusOp_carry__2_n_4\,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => \plusOp_carry__2_n_5\,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => \plusOp_carry__2_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__2_n_7\,
      \gfwd_mode.storage_data1_reg[0]_3\(2) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_3\(1) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_4\(2) => \plusOp_carry__4_n_4\,
      \gfwd_mode.storage_data1_reg[0]_4\(1) => \plusOp_carry__4_n_5\,
      \gfwd_mode.storage_data1_reg[0]_4\(0) => \plusOp_carry__4_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(3) => \plusOp_carry__5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(2) => \plusOp_carry__5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(1) => \plusOp_carry__5_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \plusOp_carry__5_n_7\,
      \gfwd_mode.storage_data1_reg[0]_6\(0) => \plusOp_carry__6_n_7\,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gstage1.q_dly_reg[7]\(2) => sdpram_top_inst_n_37,
      \gstage1.q_dly_reg[7]\(1) => sdpram_top_inst_n_38,
      \gstage1.q_dly_reg[7]\(0) => sdpram_top_inst_n_39,
      \gstage1.q_dly_reg[7]_0\(3) => sdpram_top_inst_n_40,
      \gstage1.q_dly_reg[7]_0\(2) => sdpram_top_inst_n_41,
      \gstage1.q_dly_reg[7]_0\(1) => sdpram_top_inst_n_42,
      \gstage1.q_dly_reg[7]_0\(0) => sdpram_top_inst_n_43,
      \gstage1.q_dly_reg[7]_1\(2) => sdpram_top_inst_n_44,
      \gstage1.q_dly_reg[7]_1\(1) => sdpram_top_inst_n_45,
      \gstage1.q_dly_reg[7]_1\(0) => sdpram_top_inst_n_46,
      \gstage1.q_dly_reg[7]_2\(3) => sdpram_top_inst_n_48,
      \gstage1.q_dly_reg[7]_2\(2) => sdpram_top_inst_n_49,
      \gstage1.q_dly_reg[7]_2\(1) => sdpram_top_inst_n_50,
      \gstage1.q_dly_reg[7]_2\(0) => sdpram_top_inst_n_51,
      \gstage1.q_dly_reg[7]_3\(0) => sdpram_top_inst_n_52,
      \gstage1.q_dly_reg[7]_4\(2) => sdpram_top_inst_n_53,
      \gstage1.q_dly_reg[7]_4\(1) => sdpram_top_inst_n_54,
      \gstage1.q_dly_reg[7]_4\(0) => sdpram_top_inst_n_55,
      \gstage1.q_dly_reg[7]_5\(4) => sdpram_top_inst_n_56,
      \gstage1.q_dly_reg[7]_5\(3) => sdpram_top_inst_n_57,
      \gstage1.q_dly_reg[7]_5\(2) => sdpram_top_inst_n_58,
      \gstage1.q_dly_reg[7]_5\(1) => sdpram_top_inst_n_59,
      \gstage1.q_dly_reg[7]_5\(0) => sdpram_top_inst_n_60,
      \init_addr_reg[0]\ => \init_addr_reg[0]\,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(29) => sdpram_top_inst_n_3,
      sdpo_int(28) => sdpram_top_inst_n_4,
      sdpo_int(27) => sdpram_top_inst_n_5,
      sdpo_int(26) => sdpram_top_inst_n_6,
      sdpo_int(25) => sdpram_top_inst_n_7,
      sdpo_int(24) => sdpram_top_inst_n_8,
      sdpo_int(23) => sdpram_top_inst_n_9,
      sdpo_int(22) => sdpram_top_inst_n_10,
      sdpo_int(21) => sdpram_top_inst_n_11,
      sdpo_int(20) => sdpram_top_inst_n_12,
      sdpo_int(19) => sdpram_top_inst_n_13,
      sdpo_int(18) => sdpram_top_inst_n_14,
      sdpo_int(17) => sdpram_top_inst_n_15,
      sdpo_int(16) => sdpram_top_inst_n_16,
      sdpo_int(15) => sdpram_top_inst_n_17,
      sdpo_int(14) => sdpram_top_inst_n_18,
      sdpo_int(13) => sdpram_top_inst_n_19,
      sdpo_int(12) => sdpram_top_inst_n_20,
      sdpo_int(11) => sdpram_top_inst_n_21,
      sdpo_int(10) => sdpram_top_inst_n_22,
      sdpo_int(9) => sdpram_top_inst_n_23,
      sdpo_int(8) => sdpram_top_inst_n_24,
      sdpo_int(7) => sdpram_top_inst_n_25,
      sdpo_int(6) => sdpram_top_inst_n_26,
      sdpo_int(5) => sdpram_top_inst_n_27,
      sdpo_int(4) => sdpram_top_inst_n_28,
      sdpo_int(3) => sdpram_top_inst_n_29,
      sdpo_int(2) => sdpram_top_inst_n_30,
      sdpo_int(1) => sdpram_top_inst_n_31,
      sdpo_int(0) => sdpram_top_inst_n_32,
      we_int => s2mm_reg_slice_inst_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ is
  port (
    active_ch_dly_reg_r_3_0 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]_0\ : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENA_I_10 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4][0]_1\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal QSPO : STD_LOGIC_VECTOR ( 15 to 15 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal \^active_ch_dly_reg[4][0]_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal active_ch_dly_reg_r_1_n_0 : STD_LOGIC;
  signal \^active_ch_dly_reg_r_3_0\ : STD_LOGIC;
  signal active_ch_dly_reg_r_n_0 : STD_LOGIC;
  signal \gmcpf_pf_gen.thresh_rom_inst_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_1 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal wr_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[14]_i_1\ : label is "soft_lutpair48";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  \active_ch_dly_reg[4][0]_0\ <= \^active_ch_dly_reg[4][0]_0\;
  active_ch_dly_reg_r_3_0 <= \^active_ch_dly_reg_r_3_0\;
  sdpo_int(0) <= \^sdpo_int\(0);
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => ADDRA(0),
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg[4]_0\,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => \^active_ch_dly_reg[4][0]_0\,
      O => active_ch_dly_reg_gate_n_0
    );
active_ch_dly_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => active_ch_dly_reg_r_n_0,
      R => Q(1)
    );
active_ch_dly_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_r_n_0,
      Q => active_ch_dly_reg_r_1_n_0,
      R => Q(1)
    );
active_ch_dly_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_r_1_n_0,
      Q => \^active_ch_dly_reg_r_3_0\,
      R => Q(1)
    );
active_ch_dly_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg_r_3_0\,
      Q => \^active_ch_dly_reg[4][0]_0\,
      R => Q(1)
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\
     port map (
      D(0) => QSPO(15),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]_0\
    );
\gin_reg.wr_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => S_PAYLOAD_DATA(15),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      O => wr_data_i(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(25),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(10),
      O => wr_data_i(10)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(26),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(11),
      O => wr_data_i(11)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(27),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(12),
      O => wr_data_i(12)
    );
\gin_reg.wr_pntr_pf_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(28),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(13),
      O => wr_data_i(13)
    );
\gin_reg.wr_pntr_pf_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(29),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(14),
      O => wr_data_i(14)
    );
\gin_reg.wr_pntr_pf_dly[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^sdpo_int\(0),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in1_in(15),
      O => wr_data_i(15)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(16),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(1),
      O => wr_data_i(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(17),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(2),
      O => wr_data_i(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(18),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(3),
      O => wr_data_i(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(19),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(4),
      O => wr_data_i(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(20),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(5),
      O => wr_data_i(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(21),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(6),
      O => wr_data_i(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(22),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(7),
      O => wr_data_i(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(23),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(8),
      O => wr_data_i(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(24),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(9),
      O => wr_data_i(9)
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\
     port map (
      D(1) => QSPO(15),
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_1\,
      \active_ch_dly_reg[4]_0\ => \active_ch_dly_reg[4]_0\,
      \gfwd_mode.m_valid_i_reg\(15 downto 0) => wr_data_i(15 downto 0),
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]\,
      \gfwd_mode.storage_data1_reg[45]_0\(15 downto 0) => D(15 downto 0),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      pntr_roll_over => pntr_roll_over
    );
\gmcpf_pf_gen.thresh_rom_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\
     port map (
      ADDRA(0) => ADDRA(0),
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q(0) => Q(0),
      aclk => aclk
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\
     port map (
      D(30) => \^sdpo_int\(0),
      D(29 downto 14) => S_PAYLOAD_DATA(29 downto 14),
      D(13 downto 6) => DI(7 downto 0),
      D(5 downto 0) => S_PAYLOAD_DATA(5 downto 0),
      E(0) => s2mm_reg_slice_inst_n_1,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_10 => ENA_I_10,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(29 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \^co\(0),
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_PAYLOAD_DATA(15),
      I1 => \^co\(0),
      O => ram_reg_0_1_0_5_i_9_n_0
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\
     port map (
      E(0) => s2mm_reg_slice_inst_n_1,
      Q(6) => S_PAYLOAD_DATA(14),
      Q(5 downto 0) => S_PAYLOAD_DATA(5 downto 0),
      aclk => aclk,
      addr_rollover_r_reg(6 downto 0) => addr_rollover_r_reg(6 downto 0),
      areset_d1 => areset_d1,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.areset_d1_reg\(0) => E(0),
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      we_int => s2mm_reg_slice_inst_n_2
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => \^co\(0),
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[45]\ => ram_reg_0_1_0_5_i_9_n_0,
      \gfwd_mode.storage_data1_reg[45]_0\(0) => S(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      p_0_in1_in(14 downto 0) => p_0_in1_in(15 downto 1),
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => \^sdpo_int\(0),
      sdpo_int(14 downto 0) => S_PAYLOAD_DATA(29 downto 15),
      we_int => s2mm_reg_slice_inst_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ is
  port (
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    ENB_I_20 : out STD_LOGIC;
    ENB_I_21 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ is
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0\ : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_2 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal wr_data_int_i_2_n_0 : STD_LOGIC;
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[14]_i_1\ : label is "soft_lutpair47";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \gfwd_mode.storage_data1_reg[0]\ <= \^gfwd_mode.storage_data1_reg[0]\;
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^gfwd_mode.storage_data1_reg[0]\,
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => Q_reg,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => s2mm_reg_slice_inst_n_4,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \^gfwd_mode.storage_data1_reg[0]\
    );
\gin_reg.rd_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      O => \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_6,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_22,
      O => \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_5,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_21,
      O => \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_4,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_20,
      O => \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_3,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_19,
      O => \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_2,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_18,
      O => \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => rom_rd_addr_int,
      I1 => sdpram_top_inst_n_1,
      I2 => pntr_rchd_end_addr,
      I3 => s_axis_tvalid_wr_in_i,
      I4 => sdpram_top_inst_n_17,
      O => \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_15,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_31,
      O => \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_14,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_30,
      O => \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_13,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_29,
      O => \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_12,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_28,
      O => \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_11,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_27,
      O => \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_10,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_26,
      O => \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_9,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_25,
      O => \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_8,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_24,
      O => \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_7,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_23,
      O => \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0\
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(15) => \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(14) => \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(13) => \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(12) => \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(11) => \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(10) => \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(9) => \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(8) => \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(7) => \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(6) => \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(5) => \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(4) => \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(3) => \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(2) => \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(1) => \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(0) => \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\
     port map (
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => s2mm_reg_slice_inst_n_2,
      ENB_I => ENB_I,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_I_20 => ENB_I_20,
      ENB_I_21 => ENB_I_21,
      ENB_dly_D => ENB_dly_D,
      Q(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gnstage1.q_dly_reg[0][0]\ => \gnstage1.q_dly_reg[0][0]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => pntr_rchd_end_addr,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      O => ram_reg_0_1_0_5_i_9_n_0
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\
     port map (
      E(0) => s2mm_reg_slice_inst_n_2,
      aclk => aclk,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \greg_out.QSPO_reg[15]\ => s2mm_reg_slice_inst_n_4,
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\
     port map (
      ADDRA(0) => ADDRA(0),
      CO(0) => pntr_rchd_end_addr,
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(2) => sdpram_top_inst_n_17,
      O(1) => sdpram_top_inst_n_18,
      O(0) => sdpram_top_inst_n_19,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => ram_reg_0_1_0_5_i_9_n_0,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => wr_data_int_i_2_n_0,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3) => sdpram_top_inst_n_20,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(2) => sdpram_top_inst_n_21,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(1) => sdpram_top_inst_n_22,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(0) => sdpram_top_inst_n_23,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => sdpo_int(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3) => sdpram_top_inst_n_28,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(2) => sdpram_top_inst_n_29,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(1) => sdpram_top_inst_n_30,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(0) => sdpram_top_inst_n_31,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3) => sdpram_top_inst_n_24,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(2) => sdpram_top_inst_n_25,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(1) => sdpram_top_inst_n_26,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(0) => sdpram_top_inst_n_27,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
wr_data_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[0]\,
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => sdpram_top_inst_n_1,
      I4 => pntr_rchd_end_addr,
      O => wr_data_int_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4][0]_0\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal QSPO : STD_LOGIC_VECTOR ( 15 to 15 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_1\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal \gmcpf_pf_gen.thresh_rom_inst_n_0\ : STD_LOGIC;
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_1 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal wr_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[0]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[14]_i_1__0\ : label is "soft_lutpair46";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(0) <= \^q\(0);
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^q\(0),
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg[4]_1\,
      R => \wr_rst_reg_reg[15]\(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\
     port map (
      D(0) => QSPO(15),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => s2mm_reg_slice_inst_n_3,
      \wr_rst_reg_reg[1]\(0) => \wr_rst_reg_reg[15]\(0)
    );
\gin_reg.wr_pntr_pf_dly[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => S_PAYLOAD_DATA(13),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      O => wr_data_i(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(23),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(10),
      O => wr_data_i(10)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(24),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(11),
      O => wr_data_i(11)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(25),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(12),
      O => wr_data_i(12)
    );
\gin_reg.wr_pntr_pf_dly[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(26),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(13),
      O => wr_data_i(13)
    );
\gin_reg.wr_pntr_pf_dly[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(27),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(14),
      O => wr_data_i(14)
    );
\gin_reg.wr_pntr_pf_dly[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => S_PAYLOAD_DATA(28),
      I2 => pntr_rchd_end_addr,
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in1_in(15),
      O => wr_data_i(15)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(14),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(1),
      O => wr_data_i(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(15),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(2),
      O => wr_data_i(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(16),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(3),
      O => wr_data_i(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(17),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(4),
      O => wr_data_i(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(18),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(5),
      O => wr_data_i(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(19),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(6),
      O => wr_data_i(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(20),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(7),
      O => wr_data_i(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(21),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(8),
      O => wr_data_i(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(22),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(9),
      O => wr_data_i(9)
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\
     port map (
      D(1) => QSPO(15),
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_1\ => \active_ch_dly_reg[4]_1\,
      \gfwd_mode.m_valid_i_reg\(15 downto 0) => wr_data_i(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => D(15 downto 0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      pntr_roll_over => pntr_roll_over,
      \wr_rst_reg_reg[15]\(1 downto 0) => \wr_rst_reg_reg[15]\(1 downto 0)
    );
\gmcpf_pf_gen.thresh_rom_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\
     port map (
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q(0) => \^q\(0),
      aclk => aclk,
      \wr_rst_reg_reg[1]\(0) => \wr_rst_reg_reg[15]\(0)
    );
\i__i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => S_PAYLOAD_DATA(28),
      I4 => pntr_rchd_end_addr,
      O => \i__i_2_n_0\
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\
     port map (
      E(0) => s2mm_reg_slice_inst_n_1,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(27 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0),
      S_PAYLOAD_DATA(28 downto 0) => S_PAYLOAD_DATA(28 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => pntr_rchd_end_addr,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
\ram_reg_0_1_0_5_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_PAYLOAD_DATA(13),
      I1 => pntr_rchd_end_addr,
      O => \ram_reg_0_1_0_5_i_9__0_n_0\
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\
     port map (
      E(0) => s2mm_reg_slice_inst_n_1,
      Q(13 downto 1) => S_PAYLOAD_DATA(12 downto 0),
      Q(0) => \^q\(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      \gfwd_mode.areset_d1_reg\(0) => E(0),
      \greg_out.QSPO_reg[15]\ => s2mm_reg_slice_inst_n_3,
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      tstart_reg(13 downto 0) => tstart_reg(13 downto 0),
      we_int => s2mm_reg_slice_inst_n_2
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\
     port map (
      CO(0) => pntr_rchd_end_addr,
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_1\ => \ram_reg_0_1_0_5_i_9__0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \i__i_2_n_0\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => sdpo_int(15 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      p_0_in1_in(14 downto 0) => p_0_in1_in(15 downto 1),
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => S_PAYLOAD_DATA(28 downto 13),
      storage_data1(0) => \^q\(0),
      we_int => s2mm_reg_slice_inst_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ is
  port (
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_10 : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ is
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmcpf_pf_gen.thresh_rom_inst_n_0\ : STD_LOGIC;
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_2 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[0]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[14]_i_1__0\ : label is "soft_lutpair45";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \gfwd_mode.storage_data1_reg[0]\ <= \^gfwd_mode.storage_data1_reg[0]\;
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^gfwd_mode.storage_data1_reg[0]\,
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => Q_reg,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => s2mm_reg_slice_inst_n_4,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \^gfwd_mode.storage_data1_reg[0]\
    );
\gin_reg.rd_pntr_pf_dly[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      O => \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_6,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_22,
      O => \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_5,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_21,
      O => \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_4,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_20,
      O => \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_3,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_19,
      O => \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_2,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_18,
      O => \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => rom_rd_addr_int,
      I1 => sdpram_top_inst_n_1,
      I2 => pntr_rchd_end_addr,
      I3 => s_axis_tvalid_wr_in_i,
      I4 => sdpram_top_inst_n_17,
      O => \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_15,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_31,
      O => \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_14,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_30,
      O => \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_13,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_29,
      O => \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_12,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_28,
      O => \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_11,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_27,
      O => \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_10,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_26,
      O => \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_9,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_25,
      O => \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_8,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_24,
      O => \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_7,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_23,
      O => \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0\
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gclr.prog_full_i_reg_0\ => \gclr.prog_full_i_reg\,
      \gfwd_mode.m_valid_i_reg\(15) => \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(14) => \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(13) => \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(12) => \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(11) => \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(10) => \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(9) => \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(8) => \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(7) => \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(6) => \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(5) => \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(4) => \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(3) => \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(2) => \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(1) => \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(0) => \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0),
      \greg_out.QSPO_reg_r\ => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
\gmcpf_pf_gen.thresh_rom_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      pf_thresh_dly_reg_r => \gmcpf_pf_gen.thresh_rom_inst_n_0\
    );
\i__i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[0]\,
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => sdpram_top_inst_n_1,
      I4 => pntr_rchd_end_addr,
      O => \i__i_2_n_0\
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\
     port map (
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => s2mm_reg_slice_inst_n_2,
      ENB_I => ENB_I,
      ENB_I_10 => ENB_I_10,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_dly_D => ENB_dly_D,
      Q(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gnstage1.q_dly_reg[0][0]\ => \gnstage1.q_dly_reg[0][0]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => pntr_rchd_end_addr,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
\ram_reg_0_1_0_5_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      O => \ram_reg_0_1_0_5_i_9__0_n_0\
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\
     port map (
      E(0) => s2mm_reg_slice_inst_n_2,
      aclk => aclk,
      areset_d1 => areset_d1,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \greg_out.QSPO_reg[15]\ => s2mm_reg_slice_inst_n_4,
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\
     port map (
      CO(0) => pntr_rchd_end_addr,
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(2) => sdpram_top_inst_n_17,
      O(1) => sdpram_top_inst_n_18,
      O(0) => sdpram_top_inst_n_19,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \ram_reg_0_1_0_5_i_9__0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \i__i_2_n_0\,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3) => sdpram_top_inst_n_20,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(2) => sdpram_top_inst_n_21,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(1) => sdpram_top_inst_n_22,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(0) => sdpram_top_inst_n_23,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => sdpo_int(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3) => sdpram_top_inst_n_28,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(2) => sdpram_top_inst_n_29,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(1) => sdpram_top_inst_n_30,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(0) => sdpram_top_inst_n_31,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3) => sdpram_top_inst_n_24,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(2) => sdpram_top_inst_n_25,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(1) => sdpram_top_inst_n_26,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(0) => sdpram_top_inst_n_27,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf : entity is "vfifo_ar_mpf";
end design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf is
  signal ar_fifo_inst_n_2 : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal pkt_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pkt_cntr : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
ar_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\
     port map (
      D(5 downto 0) => pkt_cntr(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => ar_fifo_inst_n_2,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => pkt_cnt_reg(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => ar_fifo_inst_n_2,
      Q => curr_state,
      R => Q(0)
    );
\pkt_cnt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(0),
      Q => pkt_cnt_reg(0),
      R => Q(0)
    );
\pkt_cnt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(1),
      Q => pkt_cnt_reg(1),
      R => Q(0)
    );
\pkt_cnt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(2),
      Q => pkt_cnt_reg(2),
      R => Q(0)
    );
\pkt_cnt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(3),
      Q => pkt_cnt_reg(3),
      R => Q(0)
    );
\pkt_cnt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(4),
      Q => pkt_cnt_reg(4),
      R => Q(0)
    );
\pkt_cnt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(5),
      Q => pkt_cnt_reg(5),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      DOUT(11 downto 0) => Q(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo is
  port (
    rom_rd_addr_i : out STD_LOGIC;
    ram_init_done_i : out STD_LOGIC;
    \active_ch_dly_reg[1]_6\ : out STD_LOGIC;
    sdp_rd_addr_in_i : out STD_LOGIC;
    pntrs_eql_dly : out STD_LOGIC;
    \active_ch_dly_reg[2][0]\ : out STD_LOGIC;
    mcdf_to_awgen_tvalid : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    \aw_len_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : out STD_LOGIC_VECTOR ( 66 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    PAYLOAD_S2MM : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo : entity is "multi_channel_fifo";
end design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo is
  signal mcf_dfl_rd_inst_n_0 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_5 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_100 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_101 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_102 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_103 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_104 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_105 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_106 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_107 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_108 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_109 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_110 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_111 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_112 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_113 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_114 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_115 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_116 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_117 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_5 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_86 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_87 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_88 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_89 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_90 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_91 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_92 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_93 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_94 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_95 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_96 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_97 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_98 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_99 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal rd_pntr_pf : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^rom_rd_addr_i\ : STD_LOGIC;
  signal rom_rd_addr_int_1 : STD_LOGIC;
  signal \^sdp_rd_addr_in_i\ : STD_LOGIC;
  signal sdp_rd_addr_out_i : STD_LOGIC;
begin
  rom_rd_addr_i <= \^rom_rd_addr_i\;
  sdp_rd_addr_in_i <= \^sdp_rd_addr_in_i\;
mcf_dfl_rd_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcf_dfl_rd_inst_n_5,
      aclk => aclk,
      \active_ch_dly_reg[2][0]_0\ => \active_ch_dly_reg[2][0]\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdp_rd_addr_out_i,
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_wr_inst_n_5,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]\,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => rd_pntr_pf(12 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_0,
      \init_addr_reg[0]\ => \^rom_rd_addr_i\,
      p_0_out => p_0_out,
      pntrs_eql_dly => pntrs_eql_dly,
      ram_init_done_i_reg_rep => mcf_dfl_wr_inst_n_2,
      rom_rd_addr_int => rom_rd_addr_int_1,
      sdpo_int(31) => mcf_dfl_wr_inst_n_86,
      sdpo_int(30) => mcf_dfl_wr_inst_n_87,
      sdpo_int(29) => mcf_dfl_wr_inst_n_88,
      sdpo_int(28) => mcf_dfl_wr_inst_n_89,
      sdpo_int(27) => mcf_dfl_wr_inst_n_90,
      sdpo_int(26) => mcf_dfl_wr_inst_n_91,
      sdpo_int(25) => mcf_dfl_wr_inst_n_92,
      sdpo_int(24) => mcf_dfl_wr_inst_n_93,
      sdpo_int(23) => mcf_dfl_wr_inst_n_94,
      sdpo_int(22) => mcf_dfl_wr_inst_n_95,
      sdpo_int(21) => mcf_dfl_wr_inst_n_96,
      sdpo_int(20) => mcf_dfl_wr_inst_n_97,
      sdpo_int(19) => mcf_dfl_wr_inst_n_98,
      sdpo_int(18) => mcf_dfl_wr_inst_n_99,
      sdpo_int(17) => mcf_dfl_wr_inst_n_100,
      sdpo_int(16) => mcf_dfl_wr_inst_n_101,
      sdpo_int(15) => mcf_dfl_wr_inst_n_102,
      sdpo_int(14) => mcf_dfl_wr_inst_n_103,
      sdpo_int(13) => mcf_dfl_wr_inst_n_104,
      sdpo_int(12) => mcf_dfl_wr_inst_n_105,
      sdpo_int(11) => mcf_dfl_wr_inst_n_106,
      sdpo_int(10) => mcf_dfl_wr_inst_n_107,
      sdpo_int(9) => mcf_dfl_wr_inst_n_108,
      sdpo_int(8) => mcf_dfl_wr_inst_n_109,
      sdpo_int(7) => mcf_dfl_wr_inst_n_110,
      sdpo_int(6) => mcf_dfl_wr_inst_n_111,
      sdpo_int(5) => mcf_dfl_wr_inst_n_112,
      sdpo_int(4) => mcf_dfl_wr_inst_n_113,
      sdpo_int(3) => mcf_dfl_wr_inst_n_114,
      sdpo_int(2) => mcf_dfl_wr_inst_n_115,
      sdpo_int(1) => mcf_dfl_wr_inst_n_116,
      sdpo_int(0) => mcf_dfl_wr_inst_n_117,
      storage_data1(0) => \^sdp_rd_addr_in_i\
    );
mcf_dfl_wr_inst: entity work.design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      PAYLOAD_S2MM(0) => PAYLOAD_S2MM(0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1(0) => Q_reg_1(0),
      S(0) => S(0),
      aclk => aclk,
      \active_ch_dly_reg[1]_6\ => \active_ch_dly_reg[1]_6\,
      \active_ch_dly_reg[4][0]_0\ => mcf_dfl_rd_inst_n_5,
      addr_rollover_r_reg => mcdf_to_awgen_tvalid,
      addr_rollover_r_reg_0(66 downto 0) => addr_rollover_r_reg(66 downto 0),
      areset_d1 => areset_d1,
      \aw_len_i_reg[7]\(0) => \aw_len_i_reg[7]\(0),
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdp_rd_addr_out_i,
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_rd_inst_n_0,
      \gfwd_mode.storage_data1_reg[0]_1\(12 downto 0) => rd_pntr_pf(12 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[1]\(0) => \gfwd_mode.storage_data1_reg[1]\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_5,
      \gin_reg.wr_pntr_pf_dly_reg[13]\ => ram_init_done_i,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0) => \gin_reg.wr_pntr_pf_dly_reg[13]\(0),
      \gstage1.q_dly_reg[31]\ => mcf_dfl_wr_inst_n_2,
      \gstage1.q_dly_reg[31]_0\(31) => mcf_dfl_wr_inst_n_86,
      \gstage1.q_dly_reg[31]_0\(30) => mcf_dfl_wr_inst_n_87,
      \gstage1.q_dly_reg[31]_0\(29) => mcf_dfl_wr_inst_n_88,
      \gstage1.q_dly_reg[31]_0\(28) => mcf_dfl_wr_inst_n_89,
      \gstage1.q_dly_reg[31]_0\(27) => mcf_dfl_wr_inst_n_90,
      \gstage1.q_dly_reg[31]_0\(26) => mcf_dfl_wr_inst_n_91,
      \gstage1.q_dly_reg[31]_0\(25) => mcf_dfl_wr_inst_n_92,
      \gstage1.q_dly_reg[31]_0\(24) => mcf_dfl_wr_inst_n_93,
      \gstage1.q_dly_reg[31]_0\(23) => mcf_dfl_wr_inst_n_94,
      \gstage1.q_dly_reg[31]_0\(22) => mcf_dfl_wr_inst_n_95,
      \gstage1.q_dly_reg[31]_0\(21) => mcf_dfl_wr_inst_n_96,
      \gstage1.q_dly_reg[31]_0\(20) => mcf_dfl_wr_inst_n_97,
      \gstage1.q_dly_reg[31]_0\(19) => mcf_dfl_wr_inst_n_98,
      \gstage1.q_dly_reg[31]_0\(18) => mcf_dfl_wr_inst_n_99,
      \gstage1.q_dly_reg[31]_0\(17) => mcf_dfl_wr_inst_n_100,
      \gstage1.q_dly_reg[31]_0\(16) => mcf_dfl_wr_inst_n_101,
      \gstage1.q_dly_reg[31]_0\(15) => mcf_dfl_wr_inst_n_102,
      \gstage1.q_dly_reg[31]_0\(14) => mcf_dfl_wr_inst_n_103,
      \gstage1.q_dly_reg[31]_0\(13) => mcf_dfl_wr_inst_n_104,
      \gstage1.q_dly_reg[31]_0\(12) => mcf_dfl_wr_inst_n_105,
      \gstage1.q_dly_reg[31]_0\(11) => mcf_dfl_wr_inst_n_106,
      \gstage1.q_dly_reg[31]_0\(10) => mcf_dfl_wr_inst_n_107,
      \gstage1.q_dly_reg[31]_0\(9) => mcf_dfl_wr_inst_n_108,
      \gstage1.q_dly_reg[31]_0\(8) => mcf_dfl_wr_inst_n_109,
      \gstage1.q_dly_reg[31]_0\(7) => mcf_dfl_wr_inst_n_110,
      \gstage1.q_dly_reg[31]_0\(6) => mcf_dfl_wr_inst_n_111,
      \gstage1.q_dly_reg[31]_0\(5) => mcf_dfl_wr_inst_n_112,
      \gstage1.q_dly_reg[31]_0\(4) => mcf_dfl_wr_inst_n_113,
      \gstage1.q_dly_reg[31]_0\(3) => mcf_dfl_wr_inst_n_114,
      \gstage1.q_dly_reg[31]_0\(2) => mcf_dfl_wr_inst_n_115,
      \gstage1.q_dly_reg[31]_0\(1) => mcf_dfl_wr_inst_n_116,
      \gstage1.q_dly_reg[31]_0\(0) => mcf_dfl_wr_inst_n_117,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      p_0_out => p_0_out,
      \packet_cnt_reg[0]\(0) => \packet_cnt_reg[0]\(0),
      ram_init_done_i_reg => \^rom_rd_addr_i\,
      rom_rd_addr_int => rom_rd_addr_int,
      rom_rd_addr_int_0 => rom_rd_addr_int_0,
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      sdp_rd_addr_in_i_1 => sdp_rd_addr_in_i_1,
      sdp_rd_addr_in_i_2 => sdp_rd_addr_in_i_2,
      sdpo_int(0) => sdpo_int(0),
      storage_data1(0) => \^sdp_rd_addr_in_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ is
  port (
    active_ch_dly_reg_r_3 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENA_I_10 : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    ENB_I_20 : out STD_LOGIC;
    ENB_I_21 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ : entity is "multi_channel_fifo";
end \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^active_ch_dly_reg[4][0]\ : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_1 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_10 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_11 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_12 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_13 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_14 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_15 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_16 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_17 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_18 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_19 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_20 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_5 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_6 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_7 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_8 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_9 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_37 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_38 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_39 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_40 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_41 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_42 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_43 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_44 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_45 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_46 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_47 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_48 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_49 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_50 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_51 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_52 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \active_ch_dly_reg[4][0]\ <= \^active_ch_dly_reg[4][0]\;
mcf_dfl_rd_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\
     port map (
      ADDRA(0) => ADDRA(0),
      ENB_I => ENB_I,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_I_20 => ENB_I_20,
      ENB_I_21 => ENB_I_21,
      ENB_dly_D => ENB_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcf_dfl_rd_inst_n_1,
      aclk => aclk,
      active_ch_dly_reg_r_3 => \^active_ch_dly_reg[4][0]\,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\ => \^d\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_wr_inst_n_2,
      \gfwd_mode.storage_data1_reg[0]_1\(15) => mcf_dfl_wr_inst_n_37,
      \gfwd_mode.storage_data1_reg[0]_1\(14) => mcf_dfl_wr_inst_n_38,
      \gfwd_mode.storage_data1_reg[0]_1\(13) => mcf_dfl_wr_inst_n_39,
      \gfwd_mode.storage_data1_reg[0]_1\(12) => mcf_dfl_wr_inst_n_40,
      \gfwd_mode.storage_data1_reg[0]_1\(11) => mcf_dfl_wr_inst_n_41,
      \gfwd_mode.storage_data1_reg[0]_1\(10) => mcf_dfl_wr_inst_n_42,
      \gfwd_mode.storage_data1_reg[0]_1\(9) => mcf_dfl_wr_inst_n_43,
      \gfwd_mode.storage_data1_reg[0]_1\(8) => mcf_dfl_wr_inst_n_44,
      \gfwd_mode.storage_data1_reg[0]_1\(7) => mcf_dfl_wr_inst_n_45,
      \gfwd_mode.storage_data1_reg[0]_1\(6) => mcf_dfl_wr_inst_n_46,
      \gfwd_mode.storage_data1_reg[0]_1\(5) => mcf_dfl_wr_inst_n_47,
      \gfwd_mode.storage_data1_reg[0]_1\(4) => mcf_dfl_wr_inst_n_48,
      \gfwd_mode.storage_data1_reg[0]_1\(3) => mcf_dfl_wr_inst_n_49,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => mcf_dfl_wr_inst_n_50,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => mcf_dfl_wr_inst_n_51,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => mcf_dfl_wr_inst_n_52,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_2,
      \gnstage1.q_dly_reg[0][0]\ => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(15) => mcf_dfl_rd_inst_n_5,
      sdpo_int(14) => mcf_dfl_rd_inst_n_6,
      sdpo_int(13) => mcf_dfl_rd_inst_n_7,
      sdpo_int(12) => mcf_dfl_rd_inst_n_8,
      sdpo_int(11) => mcf_dfl_rd_inst_n_9,
      sdpo_int(10) => mcf_dfl_rd_inst_n_10,
      sdpo_int(9) => mcf_dfl_rd_inst_n_11,
      sdpo_int(8) => mcf_dfl_rd_inst_n_12,
      sdpo_int(7) => mcf_dfl_rd_inst_n_13,
      sdpo_int(6) => mcf_dfl_rd_inst_n_14,
      sdpo_int(5) => mcf_dfl_rd_inst_n_15,
      sdpo_int(4) => mcf_dfl_rd_inst_n_16,
      sdpo_int(3) => mcf_dfl_rd_inst_n_17,
      sdpo_int(2) => mcf_dfl_rd_inst_n_18,
      sdpo_int(1) => mcf_dfl_rd_inst_n_19,
      sdpo_int(0) => mcf_dfl_rd_inst_n_20
    );
mcf_dfl_wr_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(15) => mcf_dfl_rd_inst_n_5,
      D(14) => mcf_dfl_rd_inst_n_6,
      D(13) => mcf_dfl_rd_inst_n_7,
      D(12) => mcf_dfl_rd_inst_n_8,
      D(11) => mcf_dfl_rd_inst_n_9,
      D(10) => mcf_dfl_rd_inst_n_10,
      D(9) => mcf_dfl_rd_inst_n_11,
      D(8) => mcf_dfl_rd_inst_n_12,
      D(7) => mcf_dfl_rd_inst_n_13,
      D(6) => mcf_dfl_rd_inst_n_14,
      D(5) => mcf_dfl_rd_inst_n_15,
      D(4) => mcf_dfl_rd_inst_n_16,
      D(3) => mcf_dfl_rd_inst_n_17,
      D(2) => mcf_dfl_rd_inst_n_18,
      D(1) => mcf_dfl_rd_inst_n_19,
      D(0) => mcf_dfl_rd_inst_n_20,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_10 => ENA_I_10,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      S(0) => S(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]_0\ => \^active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4][0]_1\ => mcf_dfl_rd_inst_n_1,
      active_ch_dly_reg_r_3_0 => active_ch_dly_reg_r_3,
      addr_rollover_r_reg(6 downto 0) => addr_rollover_r_reg(6 downto 0),
      areset_d1 => areset_d1,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\ => \^d\(0),
      \gfwd_mode.storage_data1_reg[45]\ => mcf_dfl_rd_inst_n_2,
      \gfwd_mode.storage_data1_reg[45]_0\ => \gfwd_mode.storage_data1_reg[45]\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_2,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15) => mcf_dfl_wr_inst_n_37,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(14) => mcf_dfl_wr_inst_n_38,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(13) => mcf_dfl_wr_inst_n_39,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(12) => mcf_dfl_wr_inst_n_40,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(11) => mcf_dfl_wr_inst_n_41,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(10) => mcf_dfl_wr_inst_n_42,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(9) => mcf_dfl_wr_inst_n_43,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(8) => mcf_dfl_wr_inst_n_44,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(7) => mcf_dfl_wr_inst_n_45,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(6) => mcf_dfl_wr_inst_n_46,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(5) => mcf_dfl_wr_inst_n_47,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(4) => mcf_dfl_wr_inst_n_48,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(3) => mcf_dfl_wr_inst_n_49,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(2) => mcf_dfl_wr_inst_n_50,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(1) => mcf_dfl_wr_inst_n_51,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => mcf_dfl_wr_inst_n_52,
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      sdpo_int(0) => sdpo_int(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ is
  port (
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    ENB_I_10 : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ENA_dly_D : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ : entity is "multi_channel_fifo";
end \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gclr.prog_full_i_reg\ : STD_LOGIC;
  signal \^greg_out.qspo_reg[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mcf_dfl_rd_inst_n_10 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_11 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_12 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_13 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_14 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_15 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_16 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_17 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_18 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_19 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_20 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_21 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_3 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_6 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_7 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_8 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_9 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_1 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_32 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_33 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_34 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_35 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_36 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_37 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_38 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_39 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_40 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_41 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_42 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_43 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_44 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_45 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_46 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_47 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \gclr.prog_full_i_reg\ <= \^gclr.prog_full_i_reg\;
  \greg_out.QSPO_reg[15]\(0) <= \^greg_out.qspo_reg[15]\(0);
mcf_dfl_rd_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\
     port map (
      ENB_I => ENB_I,
      ENB_I_10 => ENB_I_10,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_dly_D => ENB_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcf_dfl_rd_inst_n_2,
      aclk => aclk,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      areset_d1 => areset_d1,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      \gclr.prog_full_i_reg\ => \^gclr.prog_full_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \^d\(0),
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \^greg_out.qspo_reg[15]\(0),
      \gfwd_mode.storage_data1_reg[0]_1\ => mcf_dfl_wr_inst_n_1,
      \gfwd_mode.storage_data1_reg[0]_2\(15) => mcf_dfl_wr_inst_n_32,
      \gfwd_mode.storage_data1_reg[0]_2\(14) => mcf_dfl_wr_inst_n_33,
      \gfwd_mode.storage_data1_reg[0]_2\(13) => mcf_dfl_wr_inst_n_34,
      \gfwd_mode.storage_data1_reg[0]_2\(12) => mcf_dfl_wr_inst_n_35,
      \gfwd_mode.storage_data1_reg[0]_2\(11) => mcf_dfl_wr_inst_n_36,
      \gfwd_mode.storage_data1_reg[0]_2\(10) => mcf_dfl_wr_inst_n_37,
      \gfwd_mode.storage_data1_reg[0]_2\(9) => mcf_dfl_wr_inst_n_38,
      \gfwd_mode.storage_data1_reg[0]_2\(8) => mcf_dfl_wr_inst_n_39,
      \gfwd_mode.storage_data1_reg[0]_2\(7) => mcf_dfl_wr_inst_n_40,
      \gfwd_mode.storage_data1_reg[0]_2\(6) => mcf_dfl_wr_inst_n_41,
      \gfwd_mode.storage_data1_reg[0]_2\(5) => mcf_dfl_wr_inst_n_42,
      \gfwd_mode.storage_data1_reg[0]_2\(4) => mcf_dfl_wr_inst_n_43,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => mcf_dfl_wr_inst_n_44,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => mcf_dfl_wr_inst_n_45,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => mcf_dfl_wr_inst_n_46,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => mcf_dfl_wr_inst_n_47,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_3,
      \gnstage1.q_dly_reg[0][0]\ => bram_rd_en,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      p_0_out => p_0_out,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(15) => mcf_dfl_rd_inst_n_6,
      sdpo_int(14) => mcf_dfl_rd_inst_n_7,
      sdpo_int(13) => mcf_dfl_rd_inst_n_8,
      sdpo_int(12) => mcf_dfl_rd_inst_n_9,
      sdpo_int(11) => mcf_dfl_rd_inst_n_10,
      sdpo_int(10) => mcf_dfl_rd_inst_n_11,
      sdpo_int(9) => mcf_dfl_rd_inst_n_12,
      sdpo_int(8) => mcf_dfl_rd_inst_n_13,
      sdpo_int(7) => mcf_dfl_rd_inst_n_14,
      sdpo_int(6) => mcf_dfl_rd_inst_n_15,
      sdpo_int(5) => mcf_dfl_rd_inst_n_16,
      sdpo_int(4) => mcf_dfl_rd_inst_n_17,
      sdpo_int(3) => mcf_dfl_rd_inst_n_18,
      sdpo_int(2) => mcf_dfl_rd_inst_n_19,
      sdpo_int(1) => mcf_dfl_rd_inst_n_20,
      sdpo_int(0) => mcf_dfl_rd_inst_n_21
    );
mcf_dfl_wr_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\
     port map (
      D(15) => mcf_dfl_rd_inst_n_6,
      D(14) => mcf_dfl_rd_inst_n_7,
      D(13) => mcf_dfl_rd_inst_n_8,
      D(12) => mcf_dfl_rd_inst_n_9,
      D(11) => mcf_dfl_rd_inst_n_10,
      D(10) => mcf_dfl_rd_inst_n_11,
      D(9) => mcf_dfl_rd_inst_n_12,
      D(8) => mcf_dfl_rd_inst_n_13,
      D(7) => mcf_dfl_rd_inst_n_14,
      D(6) => mcf_dfl_rd_inst_n_15,
      D(5) => mcf_dfl_rd_inst_n_16,
      D(4) => mcf_dfl_rd_inst_n_17,
      D(3) => mcf_dfl_rd_inst_n_18,
      D(2) => mcf_dfl_rd_inst_n_19,
      D(1) => mcf_dfl_rd_inst_n_20,
      D(0) => mcf_dfl_rd_inst_n_21,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0),
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(0) => \^greg_out.qspo_reg[15]\(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]_0\ => mcf_dfl_rd_inst_n_2,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      areset_d1 => areset_d1,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_rd_inst_n_3,
      \gfwd_mode.storage_data1_reg[0]_1\ => \^d\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_1,
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \^gclr.prog_full_i_reg\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      sdpo_int(15) => mcf_dfl_wr_inst_n_32,
      sdpo_int(14) => mcf_dfl_wr_inst_n_33,
      sdpo_int(13) => mcf_dfl_wr_inst_n_34,
      sdpo_int(12) => mcf_dfl_wr_inst_n_35,
      sdpo_int(11) => mcf_dfl_wr_inst_n_36,
      sdpo_int(10) => mcf_dfl_wr_inst_n_37,
      sdpo_int(9) => mcf_dfl_wr_inst_n_38,
      sdpo_int(8) => mcf_dfl_wr_inst_n_39,
      sdpo_int(7) => mcf_dfl_wr_inst_n_40,
      sdpo_int(6) => mcf_dfl_wr_inst_n_41,
      sdpo_int(5) => mcf_dfl_wr_inst_n_42,
      sdpo_int(4) => mcf_dfl_wr_inst_n_43,
      sdpo_int(3) => mcf_dfl_wr_inst_n_44,
      sdpo_int(2) => mcf_dfl_wr_inst_n_45,
      sdpo_int(1) => mcf_dfl_wr_inst_n_46,
      sdpo_int(0) => mcf_dfl_wr_inst_n_47,
      tstart_reg(13 downto 0) => tstart_reg(13 downto 0),
      \wr_rst_reg_reg[15]\(1 downto 0) => Q(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top is
  port (
    counts_matched : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    mem_init_done : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    argen_to_mcpf_tvalid : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I147 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top : entity is "vfifo_ar_top";
end design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top is
  signal \^gpfs.prog_full_i_reg\ : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg\ <= \^gpfs.prog_full_i_reg\;
ar_mpf_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf
     port map (
      PAYLOAD_FROM_MTF(6 downto 1) => \gstage1.q_dly_reg[14]\(5 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg\ => argen_to_mcpf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\(0),
      \gpfs.prog_full_i_reg\ => \^gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
ar_txn_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn
     port map (
      I147(31 downto 0) => I147(31 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      counts_matched => counts_matched,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_0\,
      \gpfs.prog_full_i_reg_0\ => \^gpfs.prog_full_i_reg\,
      \gpr1.dout_i_reg[37]\(28 downto 0) => \gpr1.dout_i_reg[37]\(28 downto 0),
      \gstage1.q_dly_reg[14]\(8 downto 0) => \gstage1.q_dly_reg[14]\(14 downto 6),
      mem_init_done_reg_0 => mem_init_done,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      \vfifo_mm2s_channel_empty[0]\ => \vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \vfifo_mm2s_channel_empty[1]\,
      we_ar_txn => we_ar_txn,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      Q(11 downto 0) => DOUT(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_mcf_txn_top is
  port (
    active_ch_dly_reg_r_3 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    sdp_rd_addr_in_i : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    I147 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    we_ar_txn : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rstram_b : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_mcf_txn_top : entity is "mcf_txn_top";
end design_1_axi_vfifo_ctrl_0_0_mcf_txn_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_mcf_txn_top is
  signal ADDRB : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\ : STD_LOGIC;
  signal bram_payload : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal bram_rd_addr : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal bram_rd_en : STD_LOGIC;
  signal mcf_inst_n_54 : STD_LOGIC;
begin
bram_inst: entity work.design_1_axi_vfifo_ctrl_0_0_bram_top
     port map (
      D(14 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\,
      ENA_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_20 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\,
      ENB_I_21 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\,
      ENB_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\,
      Q(29 downto 0) => bram_payload(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15) => ADDRB(4),
      \gfwd_mode.storage_data1_reg[16]\(14 downto 0) => bram_rd_addr(15 downto 1),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\gbmg_do.bram_dout_dly_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\
     port map (
      D(14 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(14 downto 0),
      Q(14) => \gpr1.dout_i_reg[37]\(6),
      Q(13 downto 6) => I147(7 downto 0),
      Q(5 downto 0) => \gpr1.dout_i_reg[37]\(5 downto 0),
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      \gnstage1.q_dly_reg[1][0]\(28 downto 0) => \gnstage1.q_dly_reg[1][0]\(28 downto 0),
      mem_init_done => mem_init_done,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
mcf_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(0) => sdp_rd_addr_in_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0) => bram_payload(29 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\,
      ENA_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\,
      ENA_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\,
      ENB_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\,
      ENB_I_20 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_21 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      S(0) => S(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      addr_rollover_r_reg(6 downto 0) => D(6 downto 0),
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]\,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16) => ADDRB(4),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(15 downto 1) => bram_rd_addr(15 downto 1),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(0) => mcf_inst_n_54,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(0) => sdpo_int(0)
    );
tid_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\
     port map (
      I147(0) => I147(8),
      Q(0) => Q(1),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => mcf_inst_n_54
    );
vld_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \gcc0.gc0.count_d1_reg[3]_0\(0) => \gcc0.gc0.count_d1_reg[3]_0\(0),
      mem_init_done => mem_init_done,
      \out\ => \out\,
      p_19_out => p_19_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      we_ar_txn => we_ar_txn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ is
  port (
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    mcpf_to_argen_tvalid : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    curr_state_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    active_ch_dly_reg_r_2 : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ : entity is "mcf_txn_top";
end \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ is
  signal ADDRB : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal bram_payload : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal bram_rd_addr : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal bram_rd_en : STD_LOGIC;
  signal mcf_inst_n_50 : STD_LOGIC;
begin
bram_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\
     port map (
      D(12 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\,
      ENB_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\,
      ENB_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\,
      Q(27 downto 0) => bram_payload(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15) => ADDRB(4),
      \gfwd_mode.storage_data1_reg[16]\(14 downto 0) => bram_rd_addr(15 downto 1),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\gbmg_do.bram_dout_dly_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\
     port map (
      D(12 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(12 downto 0),
      DIN(12 downto 0) => DIN(13 downto 1),
      Q(0) => Q(1),
      aclk => aclk
    );
mcf_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\
     port map (
      D(0) => sdp_rd_addr_in_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0) => bram_payload(27 downto 0),
      E(0) => E(0),
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\,
      ENA_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\,
      ENB_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      areset_d1 => areset_d1,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      bram_rd_en => bram_rd_en,
      \gclr.prog_full_i_reg\ => \gclr.prog_full_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \greg_out.QSPO_reg[15]\(0) => \greg_out.QSPO_reg[15]\(0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16) => ADDRB(4),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(15 downto 1) => bram_rd_addr(15 downto 1),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(0) => mcf_inst_n_50,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      tstart_reg(13 downto 0) => D(13 downto 0)
    );
tid_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\
     port map (
      DIN(0) => DIN(0),
      Q(0) => Q(1),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => mcf_inst_n_50
    );
trans_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\
     port map (
      DIN(0) => DIN(14),
      Q(0) => Q(1),
      aclk => aclk,
      active_ch_dly_reg_r_2 => active_ch_dly_reg_r_2,
      curr_state_reg(0) => curr_state_reg(0)
    );
vld_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\
     port map (
      Q(0) => Q(1),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      DOUT(11 downto 0) => Q(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      Q(11 downto 0) => DOUT(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top is
  port (
    DI : out STD_LOGIC_VECTOR ( 40 downto 0 );
    POR_A : out STD_LOGIC;
    I147 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    M_AXI_ARVALID : out STD_LOGIC;
    POR_A_0 : out STD_LOGIC;
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_full_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \active_ch_dly_reg[1]_6\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntrs_eql_dly : out STD_LOGIC;
    \active_ch_dly_reg[2][0]\ : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_rstram_b : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    \active_ch_dly_reg[1][0]\ : in STD_LOGIC;
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC;
    mm2s_trans_last_arb : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 39 downto 0 );
    TREADY_S2MM : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top : entity is "axi_vfifo_top";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top is
  signal \^di\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^i147\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal \^q_reg\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 30 to 30 );
  signal ar_address_inc : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal \ar_txn_inst/counts_matched\ : STD_LOGIC;
  signal \ar_txn_inst/mem_init_done\ : STD_LOGIC;
  signal \ar_txn_inst/mux4_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ar_txn_inst/we_ar_txn\ : STD_LOGIC;
  signal \ar_txn_inst/we_bcnt\ : STD_LOGIC;
  signal argen_inst_n_1 : STD_LOGIC;
  signal argen_inst_n_6 : STD_LOGIC;
  signal argen_inst_n_9 : STD_LOGIC;
  signal argen_to_mcpf_payload : STD_LOGIC_VECTOR ( 1 to 1 );
  signal argen_to_mcpf_tvalid : STD_LOGIC;
  signal argen_to_mctf_tvalid : STD_LOGIC;
  signal \aw_rslice1/p_0_out\ : STD_LOGIC;
  signal awgen_inst_n_62 : STD_LOGIC;
  signal awgen_inst_n_66 : STD_LOGIC;
  signal awgen_inst_n_68 : STD_LOGIC;
  signal awgen_to_mcpf_payload : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal awgen_to_mcpf_tvalid : STD_LOGIC;
  signal awgen_to_mctf_payload : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal awgen_to_mctf_tvalid : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal garb_n_3 : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\ : STD_LOGIC;
  signal gs2mm_n_1 : STD_LOGIC;
  signal gs2mm_n_10 : STD_LOGIC;
  signal gs2mm_n_11 : STD_LOGIC;
  signal gs2mm_n_2 : STD_LOGIC;
  signal gs2mm_n_9 : STD_LOGIC;
  signal mcdf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcdf_inst_n_13 : STD_LOGIC;
  signal mcdf_inst_n_16 : STD_LOGIC;
  signal mcdf_inst_n_7 : STD_LOGIC;
  signal mcdf_inst_n_8 : STD_LOGIC;
  signal mcdf_to_awgen_payload : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal mcdf_to_awgen_tvalid : STD_LOGIC;
  signal \mcf_dfl_wr_inst/ram_init_done_i\ : STD_LOGIC;
  signal \mcf_dfl_wr_inst/rom_rd_addr_i\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_in_i\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_in_i_2\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_out_i\ : STD_LOGIC;
  signal mcpf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcpf_inst_n_0 : STD_LOGIC;
  signal mcpf_inst_n_20 : STD_LOGIC;
  signal mcpf_inst_n_21 : STD_LOGIC;
  signal mcpf_inst_n_22 : STD_LOGIC;
  signal mcpf_to_argen_payload : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal mcpf_to_argen_tvalid : STD_LOGIC;
  signal mctf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mctf_inst_n_0 : STD_LOGIC;
  signal mctf_inst_n_1 : STD_LOGIC;
  signal mctf_inst_n_17 : STD_LOGIC;
  signal mctf_inst_n_18 : STD_LOGIC;
  signal mctf_inst_n_21 : STD_LOGIC;
  signal mctf_inst_n_22 : STD_LOGIC;
  signal mctf_inst_n_23 : STD_LOGIC;
  signal mctf_inst_n_24 : STD_LOGIC;
  signal mctf_inst_n_25 : STD_LOGIC;
  signal mctf_inst_n_26 : STD_LOGIC;
  signal mctf_inst_n_27 : STD_LOGIC;
  signal mctf_inst_n_28 : STD_LOGIC;
  signal mctf_inst_n_29 : STD_LOGIC;
  signal mctf_inst_n_30 : STD_LOGIC;
  signal mctf_inst_n_31 : STD_LOGIC;
  signal mctf_inst_n_32 : STD_LOGIC;
  signal mctf_inst_n_33 : STD_LOGIC;
  signal mctf_inst_n_34 : STD_LOGIC;
  signal mctf_inst_n_35 : STD_LOGIC;
  signal mctf_inst_n_36 : STD_LOGIC;
  signal mctf_inst_n_37 : STD_LOGIC;
  signal mctf_inst_n_38 : STD_LOGIC;
  signal mctf_inst_n_39 : STD_LOGIC;
  signal mctf_inst_n_40 : STD_LOGIC;
  signal mctf_inst_n_41 : STD_LOGIC;
  signal mctf_inst_n_42 : STD_LOGIC;
  signal mctf_inst_n_43 : STD_LOGIC;
  signal mctf_inst_n_44 : STD_LOGIC;
  signal mctf_inst_n_45 : STD_LOGIC;
  signal mctf_inst_n_46 : STD_LOGIC;
  signal mctf_inst_n_47 : STD_LOGIC;
  signal mctf_inst_n_48 : STD_LOGIC;
  signal mctf_inst_n_49 : STD_LOGIC;
  signal mctf_to_argen_payload : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal mem_init_done : STD_LOGIC;
  signal mm2s_inst_n_44 : STD_LOGIC;
  signal mm2s_inst_n_45 : STD_LOGIC;
  signal mm2s_inst_n_47 : STD_LOGIC;
  signal mm2s_inst_n_48 : STD_LOGIC;
  signal mm2s_inst_n_50 : STD_LOGIC;
  signal mm2s_inst_n_51 : STD_LOGIC;
  signal mm2s_to_tdf_tvalid : STD_LOGIC;
  signal \^prog_full_i\ : STD_LOGIC;
  signal prog_full_i_3 : STD_LOGIC;
  signal s2mm_to_awgen_payload : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal s2mm_to_mcdf_payload : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal s_axis_payload_wr_out_i : STD_LOGIC_VECTOR ( 40 downto 33 );
  signal s_axis_tid_arb_i : STD_LOGIC;
  signal s_axis_tvalid_arb_i : STD_LOGIC;
  signal sdp_rd_addr_in_i : STD_LOGIC;
  signal tdest_fifo_dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal tdest_fifo_inst_n_0 : STD_LOGIC;
  signal tdest_fifo_inst_n_1 : STD_LOGIC;
  signal tdest_fifo_inst_n_14 : STD_LOGIC;
  signal tdest_fifo_inst_n_19 : STD_LOGIC;
  signal tdest_fifo_inst_n_20 : STD_LOGIC;
  signal tdest_fifo_inst_n_21 : STD_LOGIC;
  signal tdest_fifo_inst_n_22 : STD_LOGIC;
  signal tdest_fifo_inst_n_23 : STD_LOGIC;
  signal tid_fifo_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tid_fifo_inst_n_0 : STD_LOGIC;
  signal tid_fifo_inst_n_3 : STD_LOGIC;
  signal tid_fifo_inst_n_5 : STD_LOGIC;
  signal tlast_to_switch : STD_LOGIC;
  signal valid_pkt_r : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
  signal \wdata_rslice1/p_0_out\ : STD_LOGIC;
  signal we_mm2s_valid : STD_LOGIC;
begin
  DI(40 downto 0) <= \^di\(40 downto 0);
  I147(40 downto 0) <= \^i147\(40 downto 0);
  M_AXI_ARVALID <= \^m_axi_arvalid\;
  Q_reg(40 downto 0) <= \^q_reg\(40 downto 0);
  prog_full_i <= \^prog_full_i\;
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
argen_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top
     port map (
      I147(31 downto 0) => \^i147\(39 downto 8),
      PAYLOAD_FROM_MTF(0) => \^i147\(40),
      Q(0) => Q(0),
      Q_reg => argen_inst_n_9,
      WR_DATA(28) => mctf_inst_n_21,
      WR_DATA(27) => mctf_inst_n_22,
      WR_DATA(26) => mctf_inst_n_23,
      WR_DATA(25) => mctf_inst_n_24,
      WR_DATA(24) => mctf_inst_n_25,
      WR_DATA(23) => mctf_inst_n_26,
      WR_DATA(22) => mctf_inst_n_27,
      WR_DATA(21) => mctf_inst_n_28,
      WR_DATA(20) => mctf_inst_n_29,
      WR_DATA(19) => mctf_inst_n_30,
      WR_DATA(18) => mctf_inst_n_31,
      WR_DATA(17) => mctf_inst_n_32,
      WR_DATA(16) => mctf_inst_n_33,
      WR_DATA(15) => mctf_inst_n_34,
      WR_DATA(14) => mctf_inst_n_35,
      WR_DATA(13) => mctf_inst_n_36,
      WR_DATA(12) => mctf_inst_n_37,
      WR_DATA(11) => mctf_inst_n_38,
      WR_DATA(10) => mctf_inst_n_39,
      WR_DATA(9) => mctf_inst_n_40,
      WR_DATA(8) => mctf_inst_n_41,
      WR_DATA(7) => mctf_inst_n_42,
      WR_DATA(6) => mctf_inst_n_43,
      WR_DATA(5) => mctf_inst_n_44,
      WR_DATA(4) => mctf_inst_n_45,
      WR_DATA(3) => mctf_inst_n_46,
      WR_DATA(2) => mctf_inst_n_47,
      WR_DATA(1) => mctf_inst_n_48,
      WR_DATA(0) => mctf_inst_n_49,
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      counts_matched => \ar_txn_inst/counts_matched\,
      empty_fwft_i_reg => tid_fifo_inst_n_3,
      \gfwd_mode.storage_data1_reg[0]\ => argen_inst_n_6,
      \gfwd_rev.state_reg[0]\(0) => s_axis_tvalid_arb_i,
      \gnstage1.q_dly_reg[1][0]\ => \^m_axi_arvalid\,
      \goreg_dm.dout_i_reg[0]\ => tid_fifo_inst_n_5,
      \goreg_dm.dout_i_reg[6]\(0) => argen_to_mcpf_payload(1),
      \gpfs.prog_full_i_reg\ => \^prog_full_i\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpr1.dout_i_reg[37]\(28 downto 22) => ar_address_inc(29 downto 23),
      \gpr1.dout_i_reg[37]\(21 downto 0) => ar_address_inc(21 downto 0),
      \gstage1.q_dly_reg[14]\(14) => mctf_to_argen_payload(15),
      \gstage1.q_dly_reg[14]\(13 downto 6) => \^i147\(7 downto 0),
      \gstage1.q_dly_reg[14]\(5 downto 0) => mctf_to_argen_payload(6 downto 1),
      mem_init_done => \ar_txn_inst/mem_init_done\,
      \out\ => argen_inst_n_1,
      p_19_out => \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      prog_full_i => prog_full_i_3,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i\,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      \vfifo_mm2s_channel_empty[0]\ => \^vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \^vfifo_mm2s_channel_empty[1]\,
      we_ar_txn => \ar_txn_inst/we_ar_txn\,
      we_bcnt => \ar_txn_inst/we_bcnt\
    );
awgen_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_awgen
     port map (
      ADDRA(0) => \^di\(40),
      D(13 downto 1) => awgen_to_mcpf_payload(13 downto 1),
      D(0) => awgen_to_mctf_payload(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      DI(39 downto 0) => \^di\(39 downto 0),
      E(0) => \aw_rslice1/p_0_out\,
      Q(0) => Q(1),
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gcc0.gc0.count_d1_reg[3]\(0) => E(0),
      \gcc0.gc0.count_d1_reg[5]\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      \gfwd_mode.m_valid_i_reg\(0) => mcdf_inst_n_13,
      \gfwd_mode.m_valid_i_reg_0\ => gs2mm_n_2,
      \gfwd_mode.m_valid_i_reg_1\(0) => \wdata_rslice1/p_0_out\,
      \gfwd_mode.m_valid_i_reg_2\(0) => valid_pkt_r,
      \gfwd_mode.storage_data1_reg[0]\ => gs2mm_n_9,
      \gfwd_mode.storage_data1_reg[13]\(0) => awgen_inst_n_66,
      \gfwd_mode.storage_data1_reg[15]\(6) => awgen_to_mctf_payload(15),
      \gfwd_mode.storage_data1_reg[15]\(5 downto 1) => awgen_to_mctf_payload(6 downto 2),
      \gfwd_mode.storage_data1_reg[15]\(0) => awgen_inst_n_62,
      \gfwd_mode.storage_data1_reg[5]\ => gs2mm_n_10,
      \gfwd_mode.storage_data1_reg[66]\(65) => mcdf_to_awgen_payload(66),
      \gfwd_mode.storage_data1_reg[66]\(64 downto 0) => mcdf_to_awgen_payload(64 downto 0),
      \gfwd_mode.storage_data1_reg[7]\(5 downto 4) => s2mm_to_awgen_payload(7 downto 6),
      \gfwd_mode.storage_data1_reg[7]\(3 downto 0) => s2mm_to_awgen_payload(4 downto 1),
      \greg_out.QSPO_reg[15]\ => awgen_inst_n_68,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      m_axi_wvalid_i => m_axi_wvalid_i,
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \out\ => \out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => tid_fifo_inst_n_0
    );
flag_gen_inst: entity work.design_1_axi_vfifo_ctrl_0_0_flag_gen
     port map (
      Q(0) => Q(1),
      Q_reg => mcdf_inst_n_8,
      Q_reg_0 => mcdf_inst_n_7,
      Q_reg_1 => mcpf_inst_n_22,
      Q_reg_2 => mcpf_inst_n_21,
      Q_reg_3 => mctf_inst_n_18,
      Q_reg_4 => mctf_inst_n_17,
      aclk => aclk,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
garb: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter
     port map (
      Q(0) => \^q_reg\(36),
      Q_reg => \^vfifo_mm2s_channel_empty[1]\,
      Q_reg_0 => \^vfifo_mm2s_channel_empty[0]\,
      Q_reg_1 => argen_inst_n_9,
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      counts_matched => \ar_txn_inst/counts_matched\,
      \gfwd_mode.storage_data1_reg[0]\ => garb_n_3,
      \gfwd_rev.state_reg[1]\(0) => s_axis_tvalid_arb_i,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \^prog_full_i\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_0\,
      mem_init_done => mem_init_done,
      mm2s_trans_last_arb => mm2s_trans_last_arb,
      mux4_out(1 downto 0) => \ar_txn_inst/mux4_out\(1 downto 0),
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i_2\,
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      we_mm2s_valid => we_mm2s_valid,
      \wr_rst_reg_reg[1]\(0) => Q(0)
    );
gs2mm: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm
     port map (
      D(1 downto 0) => awgen_to_mcpf_payload(2 downto 1),
      E(0) => gs2mm_n_1,
      PAYLOAD_S2MM(5 downto 4) => s2mm_to_awgen_payload(7 downto 6),
      PAYLOAD_S2MM(3 downto 0) => s2mm_to_awgen_payload(4 downto 1),
      Q(0) => Q(1),
      TPAYLOAD_S2MM(32 downto 0) => s2mm_to_mcdf_payload(32 downto 0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => gs2mm_n_11,
      \gfwd_mode.storage_data1_reg[33]\ => gs2mm_n_2,
      \gfwd_mode.storage_data1_reg[65]\(0) => mcdf_to_awgen_payload(65),
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \s_axis_tid[0]\(39 downto 0) => D(39 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      \tdest_r_reg[0]\ => gs2mm_n_9,
      \tuser_r_reg[0]\ => gs2mm_n_10
    );
mcdf_inst: entity work.design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo
     port map (
      ADDRA(0) => \^di\(40),
      ADDRD(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1\,
      CO(0) => \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      D(32 downto 0) => s2mm_to_mcdf_payload(32 downto 0),
      E(0) => gs2mm_n_1,
      PAYLOAD_S2MM(0) => s2mm_to_awgen_payload(6),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcdf_inst_n_7,
      Q_reg_0 => mcdf_inst_n_8,
      Q_reg_1(0) => Q_reg_0(0),
      S(0) => mcdf_inst_n_16,
      aclk => aclk,
      \active_ch_dly_reg[1]_6\ => \active_ch_dly_reg[1]_6\,
      \active_ch_dly_reg[2][0]\ => \active_ch_dly_reg[2][0]\,
      addr_rollover_r_reg(66 downto 0) => mcdf_to_awgen_payload(66 downto 0),
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      \aw_len_i_reg[7]\(0) => mcdf_inst_n_13,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => gs2mm_n_11,
      \gfwd_mode.m_valid_i_reg_0\ => mm2s_inst_n_51,
      \gfwd_mode.storage_data1_reg[0]\(0) => \mcf_inst/sdp_rd_addr_out_i\,
      \gfwd_mode.storage_data1_reg[1]\(0) => \wdata_rslice1/p_0_out\,
      \gfwd_mode.storage_data1_reg[36]\ => mm2s_inst_n_50,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \packet_cnt_reg[0]\(0) => valid_pkt_r,
      pntrs_eql_dly => pntrs_eql_dly,
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0\,
      rom_rd_addr_int_0 => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      sdp_rd_addr_in_i_1 => \mcf_inst/sdp_rd_addr_in_i_2\,
      sdp_rd_addr_in_i_2 => \mcf_inst/sdp_rd_addr_in_i\,
      sdpo_int(0) => S_PAYLOAD_DATA(30)
    );
mcpf_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\
     port map (
      D(13 downto 1) => awgen_to_mcpf_payload(13 downto 1),
      D(0) => awgen_to_mctf_payload(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => POR_A_0,
      DIN(14 downto 0) => mcpf_to_argen_payload(14 downto 0),
      E(0) => awgen_inst_n_66,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcpf_inst_n_21,
      Q_reg_0 => mcpf_inst_n_22,
      WEBWE(0) => mcpf_inst_n_20,
      aclk => aclk,
      active_ch_dly_reg_r_2 => mctf_inst_n_0,
      active_ch_dly_reg_r_3 => mctf_inst_n_1,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      curr_state_reg(0) => argen_to_mcpf_payload(1),
      \gclr.prog_full_i_reg\ => mcpf_inst_n_0,
      \gfwd_mode.storage_data1_reg[0]\(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\,
      \goreg_dm.dout_i_reg[0]\ => argen_inst_n_6,
      \greg_out.QSPO_reg[15]\(0) => \mcf_inst/sdp_rd_addr_out_i\,
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => tdest_fifo_inst_n_0,
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      ram_rstram_b_2 => ram_rstram_b_2,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i\
    );
mctf_inst: entity work.design_1_axi_vfifo_ctrl_0_0_mcf_txn_top
     port map (
      ADDRA(0) => \^di\(40),
      ADDRD(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1\,
      CO(0) => \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      D(6) => awgen_to_mctf_payload(15),
      D(5 downto 1) => awgen_to_mctf_payload(6 downto 2),
      D(0) => awgen_inst_n_62,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => POR_A,
      DI(7 downto 0) => \^di\(7 downto 0),
      E(0) => \aw_rslice1/p_0_out\,
      I147(8) => \^i147\(40),
      I147(7 downto 0) => \^i147\(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mctf_inst_n_17,
      Q_reg_0 => mctf_inst_n_18,
      S(0) => mcdf_inst_n_16,
      WR_DATA(28) => mctf_inst_n_21,
      WR_DATA(27) => mctf_inst_n_22,
      WR_DATA(26) => mctf_inst_n_23,
      WR_DATA(25) => mctf_inst_n_24,
      WR_DATA(24) => mctf_inst_n_25,
      WR_DATA(23) => mctf_inst_n_26,
      WR_DATA(22) => mctf_inst_n_27,
      WR_DATA(21) => mctf_inst_n_28,
      WR_DATA(20) => mctf_inst_n_29,
      WR_DATA(19) => mctf_inst_n_30,
      WR_DATA(18) => mctf_inst_n_31,
      WR_DATA(17) => mctf_inst_n_32,
      WR_DATA(16) => mctf_inst_n_33,
      WR_DATA(15) => mctf_inst_n_34,
      WR_DATA(14) => mctf_inst_n_35,
      WR_DATA(13) => mctf_inst_n_36,
      WR_DATA(12) => mctf_inst_n_37,
      WR_DATA(11) => mctf_inst_n_38,
      WR_DATA(10) => mctf_inst_n_39,
      WR_DATA(9) => mctf_inst_n_40,
      WR_DATA(8) => mctf_inst_n_41,
      WR_DATA(7) => mctf_inst_n_42,
      WR_DATA(6) => mctf_inst_n_43,
      WR_DATA(5) => mctf_inst_n_44,
      WR_DATA(4) => mctf_inst_n_45,
      WR_DATA(3) => mctf_inst_n_46,
      WR_DATA(2) => mctf_inst_n_47,
      WR_DATA(1) => mctf_inst_n_48,
      WR_DATA(0) => mctf_inst_n_49,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => mctf_inst_n_1,
      active_ch_dly_reg_r_3 => mctf_inst_n_0,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gcc0.gc0.count_d1_reg[3]\ => \^m_axi_arvalid\,
      \gcc0.gc0.count_d1_reg[3]_0\(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      \gfwd_mode.storage_data1_reg[45]\ => awgen_inst_n_68,
      \gfwd_rev.storage_data1_reg[0]\ => garb_n_3,
      \gnstage1.q_dly_reg[1][0]\(28 downto 22) => ar_address_inc(29 downto 23),
      \gnstage1.q_dly_reg[1][0]\(21 downto 0) => ar_address_inc(21 downto 0),
      \gpr1.dout_i_reg[37]\(6) => mctf_to_argen_payload(15),
      \gpr1.dout_i_reg[37]\(5 downto 0) => mctf_to_argen_payload(6 downto 1),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      mem_init_done => \ar_txn_inst/mem_init_done\,
      \out\ => argen_inst_n_1,
      p_19_out => \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      \pf_thresh_dly_reg[2][14]\ => mcpf_inst_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      ram_rstram_b => ram_rstram_b,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0\,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i_2\,
      sdpo_int(0) => S_PAYLOAD_DATA(30),
      we_ar_txn => \ar_txn_inst/we_ar_txn\
    );
mm2s_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s
     port map (
      D(6) => s_axis_payload_wr_out_i(40),
      D(5) => tlast_to_switch,
      D(4 downto 2) => tdest_fifo_dout(2 downto 0),
      D(1) => s_axis_payload_wr_out_i(35),
      D(0) => s_axis_payload_wr_out_i(33),
      Q(0) => Q(1),
      Q_reg(40 downto 0) => \^q_reg\(40 downto 0),
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      curr_state => curr_state,
      curr_state_reg_0 => mm2s_inst_n_45,
      \gfwd_mode.m_valid_i_reg\ => mm2s_inst_n_51,
      \gfwd_mode.storage_data1_reg[0]\ => mm2s_inst_n_50,
      \gfwd_mode.storage_data1_reg[34]\ => mm2s_inst_n_44,
      \goreg_bm.dout_i_reg[10]\ => tdest_fifo_inst_n_20,
      \goreg_bm.dout_i_reg[12]\(8 downto 1) => tdest_fifo_dout(12 downto 5),
      \goreg_bm.dout_i_reg[12]\(0) => tdest_fifo_dout(3),
      \goreg_bm.dout_i_reg[12]_0\ => tdest_fifo_inst_n_1,
      \goreg_bm.dout_i_reg[6]\ => tdest_fifo_inst_n_14,
      \goreg_bm.dout_i_reg[7]\ => tdest_fifo_inst_n_23,
      \goreg_bm.dout_i_reg[8]\ => tdest_fifo_inst_n_22,
      \goreg_bm.dout_i_reg[9]\ => tdest_fifo_inst_n_19,
      \goreg_bm.dout_i_reg[9]_0\ => tdest_fifo_inst_n_21,
      \gpregsm1.curr_fwft_state_reg[1]\ => mm2s_inst_n_47,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => mm2s_inst_n_48,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      mem_init_done => mem_init_done,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => empty,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      we_mm2s_valid => we_mm2s_valid
    );
tdest_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\
     port map (
      D(3) => s_axis_payload_wr_out_i(40),
      D(2) => tlast_to_switch,
      D(1) => s_axis_payload_wr_out_i(35),
      D(0) => s_axis_payload_wr_out_i(33),
      DIN(14 downto 0) => mcpf_to_argen_payload(14 downto 0),
      DOUT(11 downto 4) => tdest_fifo_dout(12 downto 5),
      DOUT(3 downto 0) => tdest_fifo_dout(3 downto 0),
      Q(0) => Q(1),
      WEBWE(0) => mcpf_inst_n_20,
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => tdest_fifo_inst_n_19,
      \gfwd_mode.m_valid_i_reg\ => mm2s_inst_n_45,
      \gfwd_mode.storage_data1_reg[31]\ => empty,
      \gfwd_mode.storage_data1_reg[39]\ => tdest_fifo_inst_n_14,
      \gpregsm1.curr_fwft_state_reg[1]\ => tdest_fifo_inst_n_1,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => tdest_fifo_inst_n_0,
      prog_full_i => prog_full_i_3,
      \tlen_cntr_reg_reg[0]\ => mm2s_inst_n_44,
      \tlen_cntr_reg_reg[0]_0\ => mm2s_inst_n_48,
      \tlen_cntr_reg_reg[3]\ => tdest_fifo_inst_n_23,
      \tlen_cntr_reg_reg[4]\ => tdest_fifo_inst_n_22,
      \tlen_cntr_reg_reg[5]\ => tdest_fifo_inst_n_21,
      \tlen_cntr_reg_reg[6]\ => tdest_fifo_inst_n_20,
      \tlen_cntr_reg_reg[6]_0\ => mm2s_inst_n_47
    );
tid_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\
     port map (
      D(1) => awgen_to_mcpf_payload(2),
      D(0) => awgen_to_mctf_payload(0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      Q(0) => Q(1),
      Q_reg => tid_fifo_inst_n_3,
      Q_reg_0 => tid_fifo_inst_n_5,
      Q_reg_1 => \^vfifo_mm2s_channel_empty[0]\,
      Q_reg_2 => \^vfifo_mm2s_channel_empty[1]\,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => \ar_txn_inst/mem_init_done\,
      mux4_out(1 downto 0) => \ar_txn_inst/mux4_out\(1 downto 0),
      \out\ => tid_fifo_inst_n_0,
      prog_full_i_1 => prog_full_i_1,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => \ar_txn_inst/we_bcnt\
    );
vfifo_idle_gen_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => \active_ch_dly_reg[1][0]\,
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth is
  port (
    M_AXIS_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    \^m_axis_tid\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth : entity is "axi_vfifo_ctrl_v2_0_17_synth";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth is
  signal \Q_i_1__0__0_n_0\ : STD_LOGIC;
  signal \Q_i_1__9_n_0\ : STD_LOGIC;
  signal ar_fifo_inst_n_0 : STD_LOGIC;
  signal ar_fifo_inst_n_1 : STD_LOGIC;
  signal ar_fifo_inst_n_2 : STD_LOGIC;
  signal \argen_inst/prog_full_i\ : STD_LOGIC;
  signal aw_fifo_inst_n_0 : STD_LOGIC;
  signal aw_fifo_inst_n_1 : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\ : STD_LOGIC;
  signal gvfifo_top_n_178 : STD_LOGIC;
  signal m_axi_araddr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_arid_i : STD_LOGIC;
  signal m_axi_arlen_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_arvalid_i : STD_LOGIC;
  signal m_axi_awaddr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_awid_i : STD_LOGIC;
  signal m_axi_awlen_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_awvalid_i : STD_LOGIC;
  signal m_axi_wdata_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_wlast_i : STD_LOGIC;
  signal m_axi_wvalid_i : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal \mcdf_inst/active_ch_dly_reg[1]_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A\ : STD_LOGIC;
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal mm2s_to_switch_payload : STD_LOGIC_VECTOR ( 40 to 40 );
  signal mm2s_trans_last_arb : STD_LOGIC;
  signal \tid_fifo_inst/prog_full_i\ : STD_LOGIC;
  signal \^vfifo_idle\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal w_fifo_inst_n_0 : STD_LOGIC;
  signal w_fifo_inst_n_1 : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 15 downto 1 );
begin
  m_axis_tvalid <= \^m_axis_tvalid\;
  vfifo_idle(1 downto 0) <= \^vfifo_idle\(1 downto 0);
\Q_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B00"
    )
        port map (
      I0 => \mcdf_inst/active_ch_dly_reg[1]_6\,
      I1 => \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\(1),
      I2 => gvfifo_top_n_178,
      I3 => \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\,
      I4 => \^vfifo_idle\(0),
      O => \Q_i_1__0__0_n_0\
    );
\Q_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\(1),
      I1 => \mcdf_inst/active_ch_dly_reg[1]_6\,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\,
      I3 => gvfifo_top_n_178,
      I4 => \^vfifo_idle\(1),
      O => \Q_i_1__9_n_0\
    );
Q_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_tready,
      I1 => mm2s_to_switch_payload(40),
      I2 => \^m_axis_tvalid\,
      O => mm2s_trans_last_arb
    );
ar_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\
     port map (
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      I147(40) => m_axi_arid_i,
      I147(39 downto 8) => m_axi_araddr_i(31 downto 0),
      I147(7 downto 0) => m_axi_arlen_i(7 downto 0),
      M_AXI_ARVALID => m_axi_arvalid_i,
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => ar_fifo_inst_n_2,
      \gpfs.prog_full_i_reg\ => ar_fifo_inst_n_1,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => m_axi_arvalid,
      \out\ => ar_fifo_inst_n_0,
      prog_full_i => \argen_inst/prog_full_i\
    );
aw_fifo_inst: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_top
     port map (
      DI(40) => m_axi_awid_i,
      DI(39 downto 8) => m_axi_awaddr_i(31 downto 0),
      DI(7 downto 0) => m_axi_awlen_i(7 downto 0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\,
      Q(0) => wr_rst_i(15),
      TREADY_S2MM => aw_fifo_inst_n_1,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => w_fifo_inst_n_1,
      \m_axi_awid[0]\(40 downto 0) => Q(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => aw_fifo_inst_n_0,
      prog_full_i => \tid_fifo_inst/prog_full_i\
    );
gvfifo_top: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top
     port map (
      D(39) => s_axis_tid(0),
      D(38 downto 35) => s_axis_tkeep(3 downto 0),
      D(34) => s_axis_tuser(0),
      D(33) => s_axis_tlast,
      D(32 downto 1) => s_axis_tdata(31 downto 0),
      D(0) => s_axis_tdest(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32) => m_axi_wlast_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => m_axi_wdata_i(31 downto 0),
      DI(40) => m_axi_awid_i,
      DI(39 downto 8) => m_axi_awaddr_i(31 downto 0),
      DI(7 downto 0) => m_axi_awlen_i(7 downto 0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\,
      I147(40) => m_axi_arid_i,
      I147(39 downto 8) => m_axi_araddr_i(31 downto 0),
      I147(7 downto 0) => m_axi_arlen_i(7 downto 0),
      M_AXI_ARVALID => m_axi_arvalid_i,
      POR_A => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A\,
      POR_A_0 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A\,
      Q(1) => wr_rst_i(15),
      Q(0) => wr_rst_i(1),
      Q_reg(40) => mm2s_to_switch_payload(40),
      Q_reg(39) => m_axis_tlast,
      Q_reg(38) => \^m_axis_tid\(0),
      Q_reg(37) => m_axis_tuser(0),
      Q_reg(36) => M_AXIS_TID(0),
      Q_reg(35 downto 32) => m_axis_tkeep(3 downto 0),
      Q_reg(31 downto 0) => m_axis_tdata(31 downto 0),
      Q_reg_0(0) => \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\(1),
      TREADY_S2MM => aw_fifo_inst_n_1,
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => \Q_i_1__0__0_n_0\,
      \active_ch_dly_reg[1]_6\ => \mcdf_inst/active_ch_dly_reg[1]_6\,
      \active_ch_dly_reg[2][0]\ => gvfifo_top_n_178,
      \gcc0.gc0.count_d1_reg[3]\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      \gpfs.prog_full_i_reg\ => ar_fifo_inst_n_2,
      \gpfs.prog_full_i_reg_0\ => ar_fifo_inst_n_1,
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ => \Q_i_1__9_n_0\,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => \^m_axis_tvalid\,
      mm2s_trans_last_arb => mm2s_trans_last_arb,
      \out\ => aw_fifo_inst_n_0,
      pntrs_eql_dly => \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\,
      prog_full_i => \argen_inst/prog_full_i\,
      prog_full_i_1 => \tid_fifo_inst/prog_full_i\,
      ram_full_fb_i_reg => w_fifo_inst_n_0,
      ram_full_fb_i_reg_0 => ar_fifo_inst_n_0,
      ram_rstram_b => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b\,
      ram_rstram_b_2 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b\,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => \^vfifo_idle\(1 downto 0),
      \vfifo_mm2s_channel_empty[0]\ => \vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \vfifo_mm2s_channel_empty[1]\,
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
rstblk: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk
     port map (
      POR_A => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A\,
      POR_A_1 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A\,
      Q(1) => wr_rst_i(15),
      Q(0) => wr_rst_i(1),
      aclk => aclk,
      aresetn => aresetn,
      ram_rstram_b => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b\,
      ram_rstram_b_0 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b\
    );
w_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\
     port map (
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\,
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32) => m_axi_wlast_i,
      \gfwd_mode.storage_data1_reg[33]\(31 downto 0) => m_axi_wdata_i(31 downto 0),
      \gpfs.prog_full_i_reg\ => w_fifo_inst_n_1,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => w_fifo_inst_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_channel_empty : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_rresp_err_intr : out STD_LOGIC;
    vfifo_s2mm_bresp_err_intr : out STD_LOGIC;
    vfifo_s2mm_overrun_err_intr : out STD_LOGIC;
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_AR_WEIGHT_CH0 : integer;
  attribute C_AR_WEIGHT_CH0 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH1 : integer;
  attribute C_AR_WEIGHT_CH1 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH2 : integer;
  attribute C_AR_WEIGHT_CH2 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH3 : integer;
  attribute C_AR_WEIGHT_CH3 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH4 : integer;
  attribute C_AR_WEIGHT_CH4 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH5 : integer;
  attribute C_AR_WEIGHT_CH5 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH6 : integer;
  attribute C_AR_WEIGHT_CH6 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH7 : integer;
  attribute C_AR_WEIGHT_CH7 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 32;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 32;
  attribute C_AXI_BURST_SIZE : integer;
  attribute C_AXI_BURST_SIZE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 512;
  attribute C_DEASSERT_TREADY : integer;
  attribute C_DEASSERT_TREADY of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
  attribute C_DRAM_BASE_ADDR : string;
  attribute C_DRAM_BASE_ADDR of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is "00100000";
  attribute C_ENABLE_INTERRUPT : integer;
  attribute C_ENABLE_INTERRUPT of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is "zynq";
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_NUM_CHANNEL : integer;
  attribute C_NUM_CHANNEL of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 2;
  attribute C_NUM_PAGE_CH0 : integer;
  attribute C_NUM_PAGE_CH0 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 4096;
  attribute C_NUM_PAGE_CH1 : integer;
  attribute C_NUM_PAGE_CH1 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH2 : integer;
  attribute C_NUM_PAGE_CH2 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH3 : integer;
  attribute C_NUM_PAGE_CH3 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH4 : integer;
  attribute C_NUM_PAGE_CH4 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH5 : integer;
  attribute C_NUM_PAGE_CH5 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH6 : integer;
  attribute C_NUM_PAGE_CH6 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH7 : integer;
  attribute C_NUM_PAGE_CH7 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_S2MM_TXN_TIMEOUT_VAL : integer;
  attribute C_S2MM_TXN_TIMEOUT_VAL of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 64;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is "axi_vfifo_ctrl_v2_0_17";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const1>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const1>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_awsize\(1);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \^m_axi_awsize\(1);
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_wstrb(3) <= \<const1>\;
  m_axi_wstrb(2) <= \<const1>\;
  m_axi_wstrb(1) <= \<const1>\;
  m_axi_wstrb(0) <= \<const1>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axis_tstrb(3) <= \<const1>\;
  m_axis_tstrb(2) <= \<const1>\;
  m_axis_tstrb(1) <= \<const1>\;
  m_axis_tstrb(0) <= \<const1>\;
  vfifo_mm2s_rresp_err_intr <= \<const0>\;
  vfifo_s2mm_bresp_err_intr <= \<const0>\;
  vfifo_s2mm_overrun_err_intr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_vfifo: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth
     port map (
      M_AXIS_TID(0) => m_axis_tdest(0),
      Q(40) => m_axi_awid(0),
      Q(39 downto 8) => m_axi_awaddr(31 downto 0),
      Q(7 downto 0) => m_axi_awlen(7 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      \m_axi_arid[0]\(40) => m_axi_arid(0),
      \m_axi_arid[0]\(39 downto 8) => m_axi_araddr(31 downto 0),
      \m_axi_arid[0]\(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awready => m_axi_awready,
      m_axi_awsize(0) => \^m_axi_awsize\(1),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \m_axi_wdata[31]\(32 downto 1) => m_axi_wdata(31 downto 0),
      \m_axi_wdata[31]\(0) => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      \^m_axis_tid\(0) => m_axis_tid(0),
      m_axis_tkeep(3 downto 0) => m_axis_tkeep(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tuser(0) => m_axis_tuser(0),
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => s_axis_tdest(0),
      s_axis_tid(0) => s_axis_tid(0),
      s_axis_tkeep(3 downto 0) => s_axis_tkeep(3 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tuser(0) => s_axis_tuser(0),
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      \vfifo_mm2s_channel_empty[0]\ => vfifo_mm2s_channel_empty(0),
      \vfifo_mm2s_channel_empty[1]\ => vfifo_mm2s_channel_empty(1),
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_channel_empty : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_axi_vfifo_ctrl_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_axi_vfifo_ctrl_0_0 : entity is "design_1_axi_vfifo_ctrl_0_0,axi_vfifo_ctrl_v2_0_17,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_axi_vfifo_ctrl_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_axi_vfifo_ctrl_0_0 : entity is "axi_vfifo_ctrl_v2_0_17,Vivado 2017.4";
end design_1_axi_vfifo_ctrl_0_0;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0 is
  signal NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AR_WEIGHT_CH0 : integer;
  attribute C_AR_WEIGHT_CH0 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH1 : integer;
  attribute C_AR_WEIGHT_CH1 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH2 : integer;
  attribute C_AR_WEIGHT_CH2 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH3 : integer;
  attribute C_AR_WEIGHT_CH3 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH4 : integer;
  attribute C_AR_WEIGHT_CH4 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH5 : integer;
  attribute C_AR_WEIGHT_CH5 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH6 : integer;
  attribute C_AR_WEIGHT_CH6 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH7 : integer;
  attribute C_AR_WEIGHT_CH7 of U0 : label is 8;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 32;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_BURST_SIZE : integer;
  attribute C_AXI_BURST_SIZE of U0 : label is 512;
  attribute C_DEASSERT_TREADY : integer;
  attribute C_DEASSERT_TREADY of U0 : label is 0;
  attribute C_DRAM_BASE_ADDR : string;
  attribute C_DRAM_BASE_ADDR of U0 : label is "00100000";
  attribute C_ENABLE_INTERRUPT : integer;
  attribute C_ENABLE_INTERRUPT of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 1;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 1;
  attribute C_NUM_CHANNEL : integer;
  attribute C_NUM_CHANNEL of U0 : label is 2;
  attribute C_NUM_PAGE_CH0 : integer;
  attribute C_NUM_PAGE_CH0 of U0 : label is 4096;
  attribute C_NUM_PAGE_CH1 : integer;
  attribute C_NUM_PAGE_CH1 of U0 : label is 8;
  attribute C_NUM_PAGE_CH2 : integer;
  attribute C_NUM_PAGE_CH2 of U0 : label is 8;
  attribute C_NUM_PAGE_CH3 : integer;
  attribute C_NUM_PAGE_CH3 of U0 : label is 8;
  attribute C_NUM_PAGE_CH4 : integer;
  attribute C_NUM_PAGE_CH4 of U0 : label is 8;
  attribute C_NUM_PAGE_CH5 : integer;
  attribute C_NUM_PAGE_CH5 of U0 : label is 8;
  attribute C_NUM_PAGE_CH6 : integer;
  attribute C_NUM_PAGE_CH6 of U0 : label is 8;
  attribute C_NUM_PAGE_CH7 : integer;
  attribute C_NUM_PAGE_CH7 of U0 : label is 8;
  attribute C_S2MM_TXN_TIMEOUT_VAL : integer;
  attribute C_S2MM_TXN_TIMEOUT_VAL of U0 : label is 64;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute x_interface_info : string;
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME AXI_CLOCK, ASSOCIATED_BUSIF M_AXIS:M_AXI:S_AXIS, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute x_interface_info of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute x_interface_info of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute x_interface_parameter of m_axis_tvalid : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute x_interface_info of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute x_interface_info of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute x_interface_info of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute x_interface_parameter of s_axis_tvalid : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute x_interface_info of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARUSER";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute x_interface_parameter of m_axi_awid : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute x_interface_info of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWUSER";
  attribute x_interface_info of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_buser : signal is "xilinx.com:interface:aximm:1.0 M_AXI BUSER";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_ruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI RUSER";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of m_axi_wuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI WUSER";
  attribute x_interface_info of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute x_interface_info of m_axis_tdest : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDEST";
  attribute x_interface_info of m_axis_tid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TID";
  attribute x_interface_info of m_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS TKEEP";
  attribute x_interface_info of m_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 M_AXIS TSTRB";
  attribute x_interface_info of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute x_interface_info of s_axis_tdest : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDEST";
  attribute x_interface_info of s_axis_tid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TID";
  attribute x_interface_info of s_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 S_AXIS TKEEP";
  attribute x_interface_info of s_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 S_AXIS TSTRB";
begin
U0: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => m_axi_arid(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_aruser(0) => m_axi_aruser(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => m_axi_awid(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awuser(0) => m_axi_awuser(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => m_axi_bid(0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => m_axi_buser(0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => m_axi_rid(0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => m_axi_ruser(0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => m_axi_wuser(0),
      m_axi_wvalid => m_axi_wvalid,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => m_axis_tdest(0),
      m_axis_tid(0) => m_axis_tid(0),
      m_axis_tkeep(3 downto 0) => m_axis_tkeep(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => m_axis_tstrb(3 downto 0),
      m_axis_tuser(0) => NLW_U0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => s_axis_tdest(0),
      s_axis_tid(0) => s_axis_tid(0),
      s_axis_tkeep(3 downto 0) => s_axis_tkeep(3 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(3 downto 0) => s_axis_tstrb(3 downto 0),
      s_axis_tuser(0) => '1',
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      vfifo_mm2s_channel_empty(1 downto 0) => vfifo_mm2s_channel_empty(1 downto 0),
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_mm2s_rresp_err_intr => NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED,
      vfifo_s2mm_bresp_err_intr => NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED,
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0),
      vfifo_s2mm_overrun_err_intr => NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED
    );
end STRUCTURE;
