INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/sawtooth_rom/sim/sawtooth_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sawtooth_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/triangle_rom/sim/triangle_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangle_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/square_rom/sim/square_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/ip/sin_rom/sim/sin_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/DDS_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/DDS_sun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_sun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/contral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contral
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/detect_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/rx_bps_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_bps_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/rx_control_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_control_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sources_1/new/rx_moudle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_moudle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Arbitrary_Waveform_Generator/Arbitrary_Waveform_Generator.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
