# Counter-implementation-on-Basys3
Implementing a counter and displaying in Seven segment display on Basys3 FPGA board.

# Clock generation
Using the clock of 100MHz, we generate frequency of 1Hz to change the count at every second.
