INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JoseFraireJr/lab3ALU/lab3ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JoseFraireJr/lab3ALU/lab3ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/JoseFraireJr/lab3ALU/lab3ALU.srcs/sim_1/new/ALU_tb.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JoseFraireJr/lab3ALU/lab3ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
