# Tiny Tapeout project information
project:
  title:        "Open-Loop VCO-ADC Front-End Sampler for CDR"
  author:       "Soumobrata Ghosh"
  discord:      ""      # optional
  description:  "8-bit in â†’ 8-bit out sampler using open-loop VCO-ADC, TinyTapeout-ready."
  language:     "Verilog"
  clock_hz:     50000000        # use board clock (~50 MHz typical)

top_module: "tt_um_sfg_vcoadc_cdr"
source_files:
  - "tt_um_sfg_vcoadc_cdr.v"
  - "open_loop_vcoadc_fast.v"


# Pinout shown on the datasheet/website (clk/rst_n/ena are implicit from harness)
pinout:
  # Inputs (ui_in[7:0])
  ui[0]: "Y_IN[0]  (LSB)"
  ui[1]: "Y_IN[1]"
  ui[2]: "Y_IN[2]"
  ui[3]: "Y_IN[3]"
  ui[4]: "Y_IN[4]"
  ui[5]: "Y_IN[5]"
  ui[6]: "Y_IN[6]"
  ui[7]: "Y_IN[7]  (MSB)"

  # Outputs (uo_out[7:0])
  uo[0]: "X_OUT[0] (LSB)"
  uo[1]: "X_OUT[1]"
  uo[2]: "X_OUT[2]"
  uo[3]: "X_OUT[3]"
  uo[4]: "X_OUT[4]"
  uo[5]: "X_OUT[5]"
  uo[6]: "X_OUT[6]"
  uo[7]: "X_OUT[7] (MSB)"

  # Bidirectional pins (unused)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
