# Stopwatch
Verilog
This project contains the Verilog code and analysis for a sixty-second stopwatch that is designed to be deployed on an FPGA.
