# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/design/pipeline_pkg.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/adder.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/new/IfIdReg.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/RegFile.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/mux2.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/instructionmemory.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/imm_Gen.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/flopr.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/datamemory.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/alu.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/Datapath.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/Controller.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/ALUController.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/design/RISC_V.sv"
sv xil_defaultlib  "../../../project_3.srcs/sources_1/imports/lab-2/verif/tb_top.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
