1行政院國家科學委員會專題研究計畫成果報告
多階層渦輪乘積編碼調變
Multilevel Turbo Product Coded Modulation
計畫編號：NSC-94-2213-E-033-011
執行期限：94 年 8 月 1 日至 95 年 7 月 31 日
主持人：馬尚智 中原大學電機工程系所
計畫參與人員: 王信文、詹益坤 中原大學電機工程系所
摘要
自從在 1993 年 Berrou 提出了性能相
當接近 Shannon 極限的渦輪碼之後，許多
使用渦輪原則的編碼持續地被開發出
來。乘積碼由多維度陣列之區段碼交織而
成，再運用反覆解碼的觀念於其中，即產
生了渦輪乘積碼。渦輪乘積碼具有高碼率
與優良的除錯能力，以 Chase 演算法為基
礎的解碼架構使得渦輪乘積碼的複雜度
不會太高。
編碼調變技術結合編碼與調變作整
體設計考量，因此能獲得可觀的編碼增益
而又不會增加頻寬的需求。區段編碼調變
所產生的訊號碼為區段格式，籬柵編碼調
變則是由籬柵碼產生訊號列。在本計畫
中，我們將渦輪乘積碼運用於多階層編碼
調變的架構中，設計一個具有強大抗雜訊
能力的編碼調變技術。
Abstract
In 1993 Berrou proposed the original
concept of turbo coding which operates at
only a fraction of a dB from the Shannon
limit. By using the ‘turbo’ principle, many 
related codes have been discovering. Turbo
product codes utilize the iterative decoding
algorithm for product codes which are
composed of a multi-dimensional array of
block codes. Turbo product codes have been
shown to provide excellent error
performances for high code rates. The
sub-optimal decoding structure based on the
Chase algorithm keeps the decoder
complexity low.
The coded modulation technique uses
combined coding and modulation to achieve
appreciable coding gains without sacrificing
the bandwidth. Block coded modulation is
based on a block by block manner while
trellis coded modulation is based on a trellis
code. A new and powerful technique of
combining multilevel coded modulation and
turbo product codes will be investigated in
this project. It is expected that these codes
perform very well and achieve significant
coding gains over uncoded reference
modulation systems.
3The coding configuration of the proposed
scheme is shown in Fig. 1 which includes
2n component blocks. For ,,,1 2ni  each
component block of length 1n is
represented by ,),(,),(),(( )(1)2(1)1(1  isisis m
),(),( )2()1(
11
isis nn )).(,
)(
1
is mn At the p-th coding
level for ,,,2,1 mp  ),1(,),1(( )()(1 1
p
n
p ss 
))(,),(..., 2
)(
2
)(
1 1
nsns pn
p  is a codeword of a
product code ,)(2)(1)( ppp CC P where )(1 pC
is an ),,( )(1)(11 pp dkn binary linear block code
and )(2 pC is an ),,(
)(
2
)(
22
pp dkn binary linear
block code. For the proposed scheme, the
coding rate is
21
1
)(
2
)(
1
nn
kkmp
pp (3)
information bits per 2-D signal point, and
the MSED is
}.{ 2)(2
)(
1
,...,2,1
min ppp
mp
dd 

(4)
Fig. 1. Coding configuration of the proposed scheme
Fig. 2. The multistage decoder
Example 2: Let 0W be the 8-PSK signal set.
Let )2()1( , PP and )3(P be the
(8,4,4)  (8,4,4), (8,7,2)  (8,7,2) and
(8,7,2)(8,8,1) product codes, respectively.
The set ),1(),1(,),1(),1(),1({( )2(8)1(8)3(1)2(1)1(1 sssss 
),1(,),1((|))8(),8(),8(,),1( )(8
)(
1
)3(
8
)2(
8
)1(
8
)3(
8
pp ssssss 
,))8(,),8(, )()(8
)(
1
ppp ss P }31 p (BCM-2) has
a coding rate of 1.89 bits per 2-D signal
point and an MSED of 8.0. The ACG of
BCM-2 over uncoded QPSK is 5.77dB.
3. Performance Comparisons
The overall decoding proceeds in m stages
as shown in Figure 2. For ,,,2 mp  the
p-th decoding stage uses the decoded
information from previous (p-1) stages to
perform the decoding. Two kinds of
soft-decision decoding algorithms are
adopted in the multistage decoder. In
general, the product code has a complex
trellis structure and the sub-optimal iterative
decoding algorithm (IDA) for product codes
[4] is available. If ),1,,( 22)(1)( nnC pp P then
the decoding of )( pP can be performed on
2n parallel trellises of
)(
1
pC with the Viterbi
decoding algorithm (VDA).
s (1) ,… , s (1)1
(1) (1)
s (1) ,… , s (1)
1
(2) (2)
s (1) ,… , s (1)
1 n
(m) (m)
s (n ) ,… , s (n )
1
(1) (1)
s (n ) ,… , s (n )
1
(2) (2)
s (n ) ,… , s (n )
1
(m) (m)
1
n 1
n 1
n 1
n 1
n 12
2
2
2
2
2
First-stage
decoder
Second-stage
decoder
mth-stage
decoder
Received sequence
Decoded
information
From the (m-1)th
stage decoder
