Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 19:21:16 2020
| Host         : DESKTOP-5MA8GOT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab9_control_sets_placed.rpt
| Design       : lab9
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           41 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             189 |           54 |
| Yes          | No                    | No                     |              77 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             673 |          219 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|         Clock Signal         |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  md5_0/P_next_reg[2]_i_2_n_0 |                              |                            |                1 |              3 |         3.00 |
|  P_next_reg[2]_i_2__0_n_0    |                              |                            |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG               | answer_str[35]_i_1_n_0       |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | answer_str[51]_i_1_n_0       |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | answer_str[11]_i_1_n_0       |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | p_0_in[23]                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | answer_str[43]_i_1_n_0       |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | p_0_in[15]                   |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | answer_str[27]_i_1_n_0       |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | answer_str[59]_i_1_n_0       |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | answer_str[19]_i_1_n_0       |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | answer_str[3]_i_1_n_0        |                            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG               | p_0_in[55]                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | lcd0/icode                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | lcd0/tcode[3]_i_1_n_0        |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | p_0_in[31]                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | p_0_in[47]                   |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | p_0_in[39]                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | p_0_in[7]                    |                            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG               | p_0_in[63]                   |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               |                              | lcd0/reset_n               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG               | md5_0/shift_amt              |                            |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG               | time_str[29]_i_1_n_0         | lcd0/reset_n               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG               | time_str[13]_i_1_n_0         | lcd0/reset_n               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG               | time_str[21]_i_1_n_0         | lcd0/reset_n               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG               | time_str[37]_i_1_n_0         | lcd0/reset_n               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG               | time_str[45]_i_1_n_0         | lcd0/reset_n               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG               | time_str[5]_i_1_n_0          | lcd0/reset_n               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG               | lcd0/lcd_initialized_reg_n_0 | lcd0/reset_n               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG               |                              | btn_db0/clear              |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG               | lcd0/lcd_initialized_reg_n_0 | lcd0/text_count[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG               |                              | p_1_in[3]                  |                9 |             29 |         3.22 |
|  clk_IBUF_BUFG               | lcd0/init_e_i_2_n_0          | lcd0/reset_n               |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG               | test_num[0]_i_1_n_0          | lcd0/reset_n               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG               | md5_0/temp[31]_i_1_n_0       | md5_0/SR[0]                |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG               | ms_count[0]_i_1_n_0          | lcd0/reset_n               |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG               | num_cvt[31]_i_1_n_0          | lcd0/reset_n               |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG               | md5_0/f                      | md5_0/SR[0]                |               17 |             36 |         2.12 |
|  clk_IBUF_BUFG               | md5_0/msg[3]_i_1_n_0         | md5_0/SR[0]                |                9 |             40 |         4.44 |
|  clk_IBUF_BUFG               | md5_0/row_A_input[0]         | row_A_input0_in[75]        |               21 |             81 |         3.86 |
|  clk_IBUF_BUFG               |                              |                            |               39 |            105 |         2.69 |
|  clk_IBUF_BUFG               | md5_0/clk_count0             | md5_0/clear                |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG               |                              | md5_0/SR[0]                |               36 |            133 |         3.69 |
|  clk_IBUF_BUFG               | md5_0/idx0                   | md5_0/SR[0]                |               50 |            166 |         3.32 |
+------------------------------+------------------------------+----------------------------+------------------+----------------+--------------+


