INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sim_1/new/pc_inst_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_inst_tb
