
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: unlimited (bytes)


Implementation : project
Synopsys HDL compiler and linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

Modified Files: 7
FID:  path (prevtimestamp, timestamp)
0        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v (N/A, 2024-09-14 15:01:31)
1        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v (N/A, 2024-09-14 14:57:39)
2        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v (N/A, 2023-08-10 19:00:08)
3        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v (N/A, 2023-08-10 19:00:09)
4        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v (N/A, 2023-08-10 18:51:57)
5        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v (N/A, 2023-08-10 18:51:57)
6        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh (N/A, 2023-08-10 18:51:57)

*******************************************************************
Modules that may have changed as a result of file changes: 8
MID:  lib.cell.view
0        work.bin_op_eq_uint25_t_uint25_t_0clk_de264c78.verilog may have changed because the following files changed:
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v (N/A, 2024-09-14 15:01:31) <-- (may instantiate this module)
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v (N/A, 2024-09-14 14:57:39) <-- (module definition)
1        work.bin_op_plus_uint25_t_uint1_t_0clk_de264c78.verilog may have changed because the following files changed:
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v (N/A, 2024-09-14 15:01:31) <-- (may instantiate this module)
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v (N/A, 2024-09-14 14:57:39) <-- (module definition)
2        work.blink_0clk_a5a1cd4e.verilog may have changed because the following files changed:
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v (N/A, 2024-09-14 15:01:31) <-- (may instantiate this module)
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v (N/A, 2024-09-14 14:57:39) <-- (module definition)
3        work.mux_uint1_t_uint1_t_uint1_t_0clk_de264c78.verilog may have changed because the following files changed:
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v (N/A, 2024-09-14 15:01:31) <-- (may instantiate this module)
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v (N/A, 2024-09-14 14:57:39) <-- (module definition)
4        work.mux_uint1_t_uint25_t_uint25_t_0clk_de264c78.verilog may have changed because the following files changed:
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v (N/A, 2024-09-14 15:01:31) <-- (may instantiate this module)
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v (N/A, 2024-09-14 14:57:39) <-- (module definition)
5        work.pipelinec_top.verilog may have changed because the following files changed:
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v (N/A, 2024-09-14 15:01:31) <-- (module definition)
6        work.top.verilog may have changed because the following files changed:
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v (N/A, 2024-09-14 15:01:31) <-- (may instantiate this module)
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v (N/A, 2024-09-14 14:57:39) <-- (module definition)
7        work.unary_op_not_uint1_t_0clk_de264c78.verilog may have changed because the following files changed:
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v (N/A, 2024-09-14 15:01:31) <-- (may instantiate this module)
                        /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v (N/A, 2024-09-14 14:57:39) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
