<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>dft</TopModelName>
        <TargetClockPeriod>3.34</TargetClockPeriod>
        <ClockUncertainty>0.00</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.319</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2851</Best-caseLatency>
            <Average-caseLatency>2851</Average-caseLatency>
            <Worst-caseLatency>2851</Worst-caseLatency>
            <Best-caseRealTimeLatency>9.522 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.522 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>9.522 us</Worst-caseRealTimeLatency>
            <Interval-min>2852</Interval-min>
            <Interval-max>2852</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>48</BRAM_18K>
            <DSP>48</DSP>
            <FF>48767</FF>
            <LUT>39054</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>12</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>12</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_TDATA</name>
            <Object>X_R</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_TVALID</name>
            <Object>X_R</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_TREADY</name>
            <Object>X_R</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_TDATA</name>
            <Object>X_I</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_TVALID</name>
            <Object>X_I</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_TREADY</name>
            <Object>X_I</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_address0</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_ce0</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_we0</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_d0</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_address1</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_ce1</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_we1</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_d1</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_address0</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_ce0</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_we0</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_d0</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_address1</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_ce1</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_we1</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_d1</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_address0</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_ce0</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_we0</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_d0</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_address1</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_ce1</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_we1</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_d1</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_address0</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_ce0</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_we0</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_d0</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_address1</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_ce1</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_we1</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_d1</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_address0</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_ce0</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_we0</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_d0</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_address1</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_ce1</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_we1</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_d1</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_address0</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_ce0</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_we0</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_d0</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_address1</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_ce1</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_we1</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_d1</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>dft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_dft_Pipeline_All_Loop_fu_152</InstName>
                    <ModuleName>dft_Pipeline_All_Loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>152</ID>
                    <BindInstances>i_2_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dft_Pipeline_DFT_Loop_fu_168</InstName>
                    <ModuleName>dft_Pipeline_DFT_Loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>168</ID>
                    <BindInstances>add_ln68_fu_652_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dft_Pipeline_DFT_Loop1_fu_188</InstName>
                    <ModuleName>dft_Pipeline_DFT_Loop1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>188</ID>
                    <BindInstances>add_ln74_fu_668_p2 add_ln74_1_fu_728_p2 add_ln75_fu_755_p2 add_ln68_fu_744_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dft_Pipeline_DFT_Loop2_fu_208</InstName>
                    <ModuleName>dft_Pipeline_DFT_Loop2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>208</ID>
                    <BindInstances>add_ln74_2_fu_682_p2 add_ln75_1_fu_756_p2 add_ln74_3_fu_708_p2 add_ln75_2_fu_771_p2 add_ln74_4_fu_734_p2 add_ln75_3_fu_786_p2 add_ln68_fu_750_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dft_Pipeline_DFT_Loop3_fu_228</InstName>
                    <ModuleName>dft_Pipeline_DFT_Loop3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>228</ID>
                    <BindInstances>add_ln74_5_fu_802_p2 add_ln75_4_fu_902_p2 add_ln74_6_fu_828_p2 add_ln75_5_fu_917_p2 add_ln74_7_fu_854_p2 add_ln75_6_fu_932_p2 add_ln74_8_fu_880_p2 add_ln75_7_fu_947_p2 add_ln68_fu_896_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dft_Pipeline_DFT_Loop4_fu_252</InstName>
                    <ModuleName>dft_Pipeline_DFT_Loop4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>252</ID>
                    <BindInstances>add_ln74_9_fu_802_p2 add_ln75_8_fu_902_p2 add_ln74_10_fu_828_p2 add_ln75_9_fu_917_p2 add_ln74_11_fu_854_p2 add_ln75_10_fu_932_p2 add_ln74_12_fu_880_p2 add_ln75_11_fu_947_p2 add_ln68_fu_896_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dft_Pipeline_DFT_Loop5_fu_276</InstName>
                    <ModuleName>dft_Pipeline_DFT_Loop5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>276</ID>
                    <BindInstances>add_ln74_fu_802_p2 add_ln75_fu_902_p2 add_ln74_10_fu_828_p2 add_ln75_10_fu_917_p2 add_ln74_11_fu_854_p2 add_ln75_11_fu_932_p2 add_ln74_12_fu_880_p2 add_ln75_12_fu_947_p2 add_ln68_fu_896_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dft_Pipeline_DFT_Loop6_fu_300</InstName>
                    <ModuleName>dft_Pipeline_DFT_Loop6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>300</ID>
                    <BindInstances>add_ln74_fu_802_p2 add_ln75_fu_902_p2 add_ln74_7_fu_828_p2 add_ln75_7_fu_917_p2 add_ln74_8_fu_854_p2 add_ln75_8_fu_932_p2 add_ln74_9_fu_880_p2 add_ln75_9_fu_947_p2 add_ln68_fu_896_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dft_Pipeline_DFT_Loop7_fu_324</InstName>
                    <ModuleName>dft_Pipeline_DFT_Loop7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>324</ID>
                    <BindInstances>add_ln74_fu_802_p2 add_ln75_fu_902_p2 add_ln74_4_fu_828_p2 add_ln75_4_fu_917_p2 add_ln74_5_fu_854_p2 add_ln75_5_fu_932_p2 add_ln74_6_fu_880_p2 add_ln75_6_fu_947_p2 add_ln68_fu_896_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dft_Pipeline_DFT_Loop8_fu_348</InstName>
                    <ModuleName>dft_Pipeline_DFT_Loop8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>348</ID>
                    <BindInstances>add_ln74_fu_798_p2 add_ln75_fu_898_p2 add_ln74_1_fu_824_p2 add_ln75_1_fu_913_p2 add_ln74_2_fu_850_p2 add_ln75_2_fu_928_p2 add_ln74_3_fu_876_p2 add_ln75_3_fu_943_p2 add_ln68_fu_892_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dft_Pipeline_DFT_Loop9_fu_372</InstName>
                    <ModuleName>dft_Pipeline_DFT_Loop9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>372</ID>
                    <BindInstances>add_ln68_fu_771_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fsub_32ns_32ns_32_13_no_dsp_1_U543 fmul_32ns_32ns_32_8_max_dsp_1_U568 fadd_32ns_32ns_32_13_no_dsp_1_U544 fmul_32ns_32ns_32_8_max_dsp_1_U568 fadd_32ns_32ns_32_13_no_dsp_1_U544 fsub_32ns_32ns_32_13_no_dsp_1_U552 fmul_32ns_32ns_32_8_max_dsp_1_U567 fsub_32ns_32ns_32_13_no_dsp_1_U552 fmul_32ns_32ns_32_8_max_dsp_1_U568 fadd_32ns_32ns_32_13_no_dsp_1_U553 fsub_32ns_32ns_32_13_no_dsp_1_U551 fadd_32ns_32ns_32_13_no_dsp_1_U554 fsub_32ns_32ns_32_13_no_dsp_1_U552 fadd_32ns_32ns_32_13_no_dsp_1_U554 buf1_I_2_U fmul_32ns_32ns_32_8_max_dsp_1_U567 W_real_U W_imag_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dft_Pipeline_All_Loop</Name>
            <Loops>
                <All_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.427 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.427 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.427 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <All_Loop>
                        <Name>All_Loop</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>3.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </All_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="All_Loop" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_210_p2" SOURCE="fft.cpp:51" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft_Pipeline_DFT_Loop</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>165</Best-caseLatency>
                    <Average-caseLatency>165</Average-caseLatency>
                    <Worst-caseLatency>165</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.551 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.551 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.551 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>165</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>163</Latency>
                        <AbsoluteTimeLatency>0.544 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>37</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2284</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_652_p2" SOURCE="fft.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft_Pipeline_DFT_Loop1</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>167</Best-caseLatency>
                    <Average-caseLatency>167</Average-caseLatency>
                    <Worst-caseLatency>167</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.558 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.558 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.558 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>167</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>165</Latency>
                        <AbsoluteTimeLatency>0.551 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2728</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>720</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_668_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_728_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_755_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_744_p2" SOURCE="fft.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft_Pipeline_DFT_Loop2</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.561 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.561 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.561 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>0.554 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3128</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>766</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_2_fu_682_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_756_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_3_fu_708_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_771_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_4_fu_734_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_786_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_750_p2" SOURCE="fft.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft_Pipeline_DFT_Loop3</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.561 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.561 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.561 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>0.554 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3342</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>597</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_5_fu_802_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_4_fu_902_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_6_fu_828_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_917_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_7_fu_854_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_6_fu_932_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_8_fu_880_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_7_fu_947_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_896_p2" SOURCE="fft.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft_Pipeline_DFT_Loop4</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.561 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.561 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.561 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>0.554 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3344</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>600</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_9_fu_802_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_8_fu_902_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_10_fu_828_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_9_fu_917_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_11_fu_854_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_10_fu_932_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_12_fu_880_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_11_fu_947_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_896_p2" SOURCE="fft.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft_Pipeline_DFT_Loop5</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.561 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.561 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.561 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>0.554 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3346</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>603</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_802_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_902_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_10_fu_828_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_10_fu_917_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_11_fu_854_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_11_fu_932_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_12_fu_880_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_12_fu_947_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_896_p2" SOURCE="fft.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft_Pipeline_DFT_Loop6</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.561 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.561 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.561 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>0.554 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3348</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>606</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_802_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_902_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_7_fu_828_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_7_fu_917_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_8_fu_854_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_8_fu_932_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_9_fu_880_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_9_fu_947_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_896_p2" SOURCE="fft.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft_Pipeline_DFT_Loop7</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.561 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.561 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.561 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>0.554 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3350</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>609</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_802_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_902_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_4_fu_828_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_4_fu_917_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_5_fu_854_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_932_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_6_fu_880_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_6_fu_947_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_896_p2" SOURCE="fft.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft_Pipeline_DFT_Loop8</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.561 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.561 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.561 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>0.554 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3352</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>612</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_798_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_898_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_824_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_913_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_2_fu_850_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_928_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_3_fu_876_p2" SOURCE="fft.cpp:74" URAM="0" VARIABLE="add_ln74_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_943_p2" SOURCE="fft.cpp:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_892_p2" SOURCE="fft.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft_Pipeline_DFT_Loop9</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.319</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>295</Best-caseLatency>
                    <Average-caseLatency>295</Average-caseLatency>
                    <Worst-caseLatency>295</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.985 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.985 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.985 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>295</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>293</Latency>
                        <AbsoluteTimeLatency>0.979 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2364</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1023</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_771_p2" SOURCE="fft.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.34</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.319</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2851</Best-caseLatency>
                    <Average-caseLatency>2851</Average-caseLatency>
                    <Worst-caseLatency>2851</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.522 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.522 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.522 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2852</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>48</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>17</UTIL_BRAM>
                    <DSP>48</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>21</UTIL_DSP>
                    <FF>48767</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>45</UTIL_FF>
                    <LUT>39054</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>73</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_13_no_dsp_1_U543" SOURCE="fft.cpp:26" URAM="0" VARIABLE="buf0_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U568" SOURCE="fft.cpp:26" URAM="0" VARIABLE="buf0_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_no_dsp_1_U544" SOURCE="fft.cpp:26" URAM="0" VARIABLE="buf0_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U568" SOURCE="fft.cpp:26" URAM="0" VARIABLE="buf0_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_no_dsp_1_U544" SOURCE="fft.cpp:26" URAM="0" VARIABLE="buf0_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_13_no_dsp_1_U552" SOURCE="fft.cpp:26" URAM="0" VARIABLE="buf0_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U567" SOURCE="fft.cpp:26" URAM="0" VARIABLE="buf0_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_13_no_dsp_1_U552" SOURCE="fft.cpp:26" URAM="0" VARIABLE="buf0_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U568" SOURCE="fft.cpp:27" URAM="0" VARIABLE="buf1_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_no_dsp_1_U553" SOURCE="fft.cpp:27" URAM="0" VARIABLE="buf1_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_13_no_dsp_1_U551" SOURCE="fft.cpp:27" URAM="0" VARIABLE="buf1_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_no_dsp_1_U554" SOURCE="fft.cpp:27" URAM="0" VARIABLE="buf1_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_13_no_dsp_1_U552" SOURCE="fft.cpp:27" URAM="0" VARIABLE="buf1_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_no_dsp_1_U554" SOURCE="fft.cpp:27" URAM="0" VARIABLE="buf1_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf1_I_2_U" SOURCE="fft.cpp:27" URAM="0" VARIABLE="buf1_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U567" SOURCE="fft.cpp:27" URAM="0" VARIABLE="buf1_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="W_real_U" SOURCE="" URAM="0" VARIABLE="W_real"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="W_imag_U" SOURCE="" URAM="0" VARIABLE="W_imag"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="X_R" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="X_R" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="X_I" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OUT_R" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_address0" name="OUT_R_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_ce0" name="OUT_R_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_we0" name="OUT_R_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_d0" name="OUT_R_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_address1" name="OUT_R_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_ce1" name="OUT_R_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_we1" name="OUT_R_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_d1" name="OUT_R_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_address0" name="OUT_R_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_ce0" name="OUT_R_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_we0" name="OUT_R_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_d0" name="OUT_R_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_address1" name="OUT_R_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_ce1" name="OUT_R_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_we1" name="OUT_R_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_d1" name="OUT_R_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_address0" name="OUT_R_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_ce0" name="OUT_R_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_we0" name="OUT_R_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_d0" name="OUT_R_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_address1" name="OUT_R_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_ce1" name="OUT_R_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_we1" name="OUT_R_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_d1" name="OUT_R_3_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OUT_I" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_address0" name="OUT_I_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_ce0" name="OUT_I_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_we0" name="OUT_I_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_d0" name="OUT_I_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_address1" name="OUT_I_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_ce1" name="OUT_I_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_we1" name="OUT_I_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_d1" name="OUT_I_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_address0" name="OUT_I_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_ce0" name="OUT_I_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_we0" name="OUT_I_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_d0" name="OUT_I_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_address1" name="OUT_I_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_ce1" name="OUT_I_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_we1" name="OUT_I_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_d1" name="OUT_I_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_address0" name="OUT_I_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_ce0" name="OUT_I_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_we0" name="OUT_I_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_d0" name="OUT_I_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_address1" name="OUT_I_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_ce1" name="OUT_I_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_we1" name="OUT_I_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_d1" name="OUT_I_3_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="12" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="OUT_R_0" offset="1024" range="1024"/>
                <memorie memorieName="OUT_I_0" offset="2048" range="1024"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1024" argName="OUT_R"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2048" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:X_R:X_I</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="X_R" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="X_R_">
            <ports>
                <port>X_R_TDATA</port>
                <port>X_R_TREADY</port>
                <port>X_R_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="X_I_">
            <ports>
                <port>X_I_TDATA</port>
                <port>X_I_TREADY</port>
                <port>X_I_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_R_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_R_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_R_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_R_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_R_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_R_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_I_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_I_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_I_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_I_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_I_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_I_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 12, 1024, 0, BRAM=4, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="X_I">both, 32, 1, 1, , , , , , , </column>
                    <column name="X_R">both, 32, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="OUT_I_1_address0">8, , </column>
                    <column name="OUT_I_1_address1">8, , </column>
                    <column name="OUT_I_1_d0">32, , </column>
                    <column name="OUT_I_1_d1">32, , </column>
                    <column name="OUT_I_2_address0">8, , </column>
                    <column name="OUT_I_2_address1">8, , </column>
                    <column name="OUT_I_2_d0">32, , </column>
                    <column name="OUT_I_2_d1">32, , </column>
                    <column name="OUT_I_3_address0">8, , </column>
                    <column name="OUT_I_3_address1">8, , </column>
                    <column name="OUT_I_3_d0">32, , </column>
                    <column name="OUT_I_3_d1">32, , </column>
                    <column name="OUT_R_1_address0">8, , </column>
                    <column name="OUT_R_1_address1">8, , </column>
                    <column name="OUT_R_1_d0">32, , </column>
                    <column name="OUT_R_1_d1">32, , </column>
                    <column name="OUT_R_2_address0">8, , </column>
                    <column name="OUT_R_2_address1">8, , </column>
                    <column name="OUT_R_2_d0">32, , </column>
                    <column name="OUT_R_2_d1">32, , </column>
                    <column name="OUT_R_3_address0">8, , </column>
                    <column name="OUT_R_3_address1">8, , </column>
                    <column name="OUT_R_3_d0">32, , </column>
                    <column name="OUT_R_3_d1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="X_R">in, float*</column>
                    <column name="X_I">in, float*</column>
                    <column name="OUT_R">out, float*</column>
                    <column name="OUT_I">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="X_R">X_R, interface, , </column>
                    <column name="X_I">X_I, interface, , </column>
                    <column name="OUT_R">s_axi_control, interface, , </column>
                    <column name="OUT_R">OUT_R_1_address0, port, offset, </column>
                    <column name="OUT_R">OUT_R_1_ce0, port, , </column>
                    <column name="OUT_R">OUT_R_1_we0, port, , </column>
                    <column name="OUT_R">OUT_R_1_d0, port, , </column>
                    <column name="OUT_R">OUT_R_1_address1, port, offset, </column>
                    <column name="OUT_R">OUT_R_1_ce1, port, , </column>
                    <column name="OUT_R">OUT_R_1_we1, port, , </column>
                    <column name="OUT_R">OUT_R_1_d1, port, , </column>
                    <column name="OUT_R">OUT_R_2_address0, port, offset, </column>
                    <column name="OUT_R">OUT_R_2_ce0, port, , </column>
                    <column name="OUT_R">OUT_R_2_we0, port, , </column>
                    <column name="OUT_R">OUT_R_2_d0, port, , </column>
                    <column name="OUT_R">OUT_R_2_address1, port, offset, </column>
                    <column name="OUT_R">OUT_R_2_ce1, port, , </column>
                    <column name="OUT_R">OUT_R_2_we1, port, , </column>
                    <column name="OUT_R">OUT_R_2_d1, port, , </column>
                    <column name="OUT_R">OUT_R_3_address0, port, offset, </column>
                    <column name="OUT_R">OUT_R_3_ce0, port, , </column>
                    <column name="OUT_R">OUT_R_3_we0, port, , </column>
                    <column name="OUT_R">OUT_R_3_d0, port, , </column>
                    <column name="OUT_R">OUT_R_3_address1, port, offset, </column>
                    <column name="OUT_R">OUT_R_3_ce1, port, , </column>
                    <column name="OUT_R">OUT_R_3_we1, port, , </column>
                    <column name="OUT_R">OUT_R_3_d1, port, , </column>
                    <column name="OUT_I">s_axi_control, interface, , </column>
                    <column name="OUT_I">OUT_I_1_address0, port, offset, </column>
                    <column name="OUT_I">OUT_I_1_ce0, port, , </column>
                    <column name="OUT_I">OUT_I_1_we0, port, , </column>
                    <column name="OUT_I">OUT_I_1_d0, port, , </column>
                    <column name="OUT_I">OUT_I_1_address1, port, offset, </column>
                    <column name="OUT_I">OUT_I_1_ce1, port, , </column>
                    <column name="OUT_I">OUT_I_1_we1, port, , </column>
                    <column name="OUT_I">OUT_I_1_d1, port, , </column>
                    <column name="OUT_I">OUT_I_2_address0, port, offset, </column>
                    <column name="OUT_I">OUT_I_2_ce0, port, , </column>
                    <column name="OUT_I">OUT_I_2_we0, port, , </column>
                    <column name="OUT_I">OUT_I_2_d0, port, , </column>
                    <column name="OUT_I">OUT_I_2_address1, port, offset, </column>
                    <column name="OUT_I">OUT_I_2_ce1, port, , </column>
                    <column name="OUT_I">OUT_I_2_we1, port, , </column>
                    <column name="OUT_I">OUT_I_2_d1, port, , </column>
                    <column name="OUT_I">OUT_I_3_address0, port, offset, </column>
                    <column name="OUT_I">OUT_I_3_ce0, port, , </column>
                    <column name="OUT_I">OUT_I_3_we0, port, , </column>
                    <column name="OUT_I">OUT_I_3_d0, port, , </column>
                    <column name="OUT_I">OUT_I_3_address1, port, offset, </column>
                    <column name="OUT_I">OUT_I_3_ce1, port, , </column>
                    <column name="OUT_I">OUT_I_3_we1, port, , </column>
                    <column name="OUT_I">OUT_I_3_d1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="interface" location="fft.cpp:19" status="valid" parentFunction="dft" variable="X_R" isDirective="0" options="mode=axis register_mode=both port=X_R register"/>
        <Pragma type="interface" location="fft.cpp:20" status="valid" parentFunction="dft" variable="X_I" isDirective="0" options="mode=axis register_mode=both port=X_I register"/>
        <Pragma type="interface" location="fft.cpp:23" status="valid" parentFunction="dft" variable="OUT_R" isDirective="0" options="mode=ap_memory port=OUT_R"/>
        <Pragma type="interface" location="fft.cpp:24" status="valid" parentFunction="dft" variable="OUT_I" isDirective="0" options="mode=ap_memory port=OUT_I"/>
        <Pragma type="array_partition" location="fft.cpp:28" status="valid" parentFunction="dft" variable="buf0_R" isDirective="0" options="variable=buf0_R type=cyclic factor=4"/>
        <Pragma type="array_partition" location="fft.cpp:29" status="valid" parentFunction="dft" variable="buf0_I" isDirective="0" options="variable=buf0_I type=cyclic factor=4"/>
        <Pragma type="array_partition" location="fft.cpp:30" status="valid" parentFunction="dft" variable="buf1_R" isDirective="0" options="variable=buf1_R type=cyclic factor=4"/>
        <Pragma type="array_partition" location="fft.cpp:31" status="valid" parentFunction="dft" variable="buf1_I" isDirective="0" options="variable=buf1_I type=cyclic factor=4"/>
        <Pragma type="array_partition" location="fft.cpp:32" status="valid" parentFunction="dft" variable="OUT_R" isDirective="0" options="variable=OUT_R type=cyclic factor=4"/>
        <Pragma type="array_partition" location="fft.cpp:33" status="valid" parentFunction="dft" variable="OUT_I" isDirective="0" options="variable=OUT_I type=cyclic factor=4"/>
        <Pragma type="dependence" location="fft.cpp:49" status="valid" parentFunction="bit_reverse" variable="X_I" isDirective="0" options="dependent=false type=inter variable=X_I"/>
        <Pragma type="dependence" location="fft.cpp:50" status="valid" parentFunction="bit_reverse" variable="X_R" isDirective="0" options="dependent=false type=inter variable=X_R"/>
        <Pragma type="dependence" location="fft.cpp:63" status="valid" parentFunction="fft_stage" variable="OUT_R" isDirective="0" options="dependent=false type=inter variable=OUT_R"/>
        <Pragma type="dependence" location="fft.cpp:64" status="valid" parentFunction="fft_stage" variable="OUT_I" isDirective="0" options="dependent=false type=inter variable=OUT_I"/>
        <Pragma type="unroll" location="fft.cpp:69" status="valid" parentFunction="fft_stage" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="fft.cpp:70" status="valid" parentFunction="fft_stage" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

