// Seed: 1973422184
module module_0 (
    output wand id_0
    , id_9,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    output wire id_6,
    output wand id_7
);
  wire id_10;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd24,
    parameter id_4 = 32'd88
) (
    input  wor   id_0,
    input  tri1  id_1,
    input  tri0  _id_2,
    output uwire id_3,
    input  wor   _id_4
);
  assign id_3 = 1'b0;
  integer id_6;
  logic [1 : id_2] id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3
  );
  logic [-1 : -1] id_8 = id_4;
  rtran (1, -1);
  integer [id_4 : 1] id_9 = 1, id_10;
  always @(~-1) begin : LABEL_0
    id_10 <= id_7;
    id_7 = id_6[-1'b0];
  end
endmodule
