# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     May 14 2022 23:05:37

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_LED_1
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_LED_1
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 173.46 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            34235       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       3150         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
o_LED_1    i_Clk       8677          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -148        i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
o_LED_1    i_Clk       8265                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 173.46 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_16_LC_5_8_7/sr
Capture Clock    : du.r_Count_16_LC_5_8_7/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__112/I                                        SRMux                          0              7480  34235  RISE       1
I__112/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_16_LC_5_8_7/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_16_LC_5_8_7/sr
Capture Clock    : du.r_Count_16_LC_5_8_7/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__112/I                                        SRMux                          0              7480  34235  RISE       1
I__112/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_16_LC_5_8_7/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3150


Data Path Delay                5328
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3150

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                      clocked_logic              0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__209/I                                        Odrv12                     0      1127               RISE  1       
I__209/O                                        Odrv12                     491    1618               RISE  1       
I__211/I                                        Span12Mux_v                0      1618               RISE  1       
I__211/O                                        Span12Mux_v                491    2109               RISE  1       
I__213/I                                        Sp12to4                    0      2109               RISE  1       
I__213/O                                        Sp12to4                    428    2537               RISE  1       
I__215/I                                        LocalMux                   0      2537               RISE  1       
I__215/O                                        LocalMux                   330    2867               RISE  1       
I__216/I                                        InMux                      0      2867               RISE  1       
I__216/O                                        InMux                      259    3126               RISE  1       
I__217/I                                        CascadeMux                 0      3126               RISE  1       
I__217/O                                        CascadeMux                 0      3126               RISE  1       
du.r_State_RNIHQU54_LC_1_8_0/in2                LogicCell40_SEQ_MODE_0000  0      3126               RISE  1       
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000  379    3505               RISE  1       
I__52/I                                         LocalMux                   0      3505               RISE  1       
I__52/O                                         LocalMux                   330    3834               RISE  1       
I__53/I                                         IoInMux                    0      3834               RISE  1       
I__53/O                                         IoInMux                    259    4094               RISE  1       
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4094               RISE  1       
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    4711               RISE  18      
I__110/I                                        gio2CtrlBuf                0      4711               RISE  1       
I__110/O                                        gio2CtrlBuf                0      4711               RISE  1       
I__111/I                                        GlobalMux                  0      4711               RISE  1       
I__111/O                                        GlobalMux                  154    4865               RISE  1       
I__112/I                                        SRMux                      0      4865               RISE  1       
I__112/O                                        SRMux                      463    5328               RISE  1       
du.r_Count_16_LC_5_8_7/sr                       LogicCell40_SEQ_MODE_1000  0      5328               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               clocked_logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__123/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__123/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__124/I                                            GlobalMux                  0      1918               RISE  1       
I__124/O                                            GlobalMux                  154    2073               RISE  1       
I__125/I                                            ClkMux                     0      2073               RISE  1       
I__125/O                                            ClkMux                     309    2381               RISE  1       
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8677


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5756
---------------------------- ------
Clock To Out Delay             8677

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               clocked_logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__123/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__123/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__124/I                                            GlobalMux                  0      1918               RISE  1       
I__124/O                                            GlobalMux                  154    2073               RISE  1       
I__129/I                                            ClkMux                     0      2073               RISE  1       
I__129/O                                            ClkMux                     309    2381               RISE  1       
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_1_LC_7_8_1/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__142/I                           Odrv4                      0      2921               RISE  1       
I__142/O                           Odrv4                      351    3272               RISE  1       
I__144/I                           Span4Mux_s2_h              0      3272               RISE  1       
I__144/O                           Span4Mux_s2_h              203    3475               RISE  1       
I__145/I                           IoSpan4Mux                 0      3475               RISE  1       
I__145/O                           IoSpan4Mux                 288    3763               RISE  1       
I__146/I                           LocalMux                   0      3763               RISE  1       
I__146/O                           LocalMux                   330    4093               RISE  1       
I__147/I                           IoInMux                    0      4093               RISE  1       
I__147/O                           IoInMux                    259    4352               RISE  1       
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4352               RISE  1       
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6589               FALL  1       
o_LED_1_obuf_iopad/DIN             IO_PAD                     0      6589               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8677               FALL  1       
o_LED_1                            clocked_logic              0      8677               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -148


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2529
---------------------------- ------
Hold Time                      -148

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           clocked_logic              0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__208/I                             Odrv12                     0      923                FALL  1       
I__208/O                             Odrv12                     540    1463               FALL  1       
I__210/I                             Span12Mux_v                0      1463               FALL  1       
I__210/O                             Span12Mux_v                540    2003               FALL  1       
I__212/I                             LocalMux                   0      2003               FALL  1       
I__212/O                             LocalMux                   309    2312               FALL  1       
I__214/I                             InMux                      0      2312               FALL  1       
I__214/O                             InMux                      217    2529               FALL  1       
du.r_State_LC_6_8_3/in0              LogicCell40_SEQ_MODE_1000  0      2529               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               clocked_logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__123/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__123/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__124/I                                            GlobalMux                  0      1918               RISE  1       
I__124/O                                            GlobalMux                  154    2073               RISE  1       
I__126/I                                            ClkMux                     0      2073               RISE  1       
I__126/O                                            ClkMux                     309    2381               RISE  1       
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8265


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5344
---------------------------- ------
Clock To Out Delay             8265

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               clocked_logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__123/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__123/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__124/I                                            GlobalMux                  0      1918               RISE  1       
I__124/O                                            GlobalMux                  154    2073               RISE  1       
I__129/I                                            ClkMux                     0      2073               RISE  1       
I__129/O                                            ClkMux                     309    2381               RISE  1       
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_1_LC_7_8_1/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__142/I                           Odrv4                      0      2921               FALL  1       
I__142/O                           Odrv4                      372    3293               FALL  1       
I__144/I                           Span4Mux_s2_h              0      3293               FALL  1       
I__144/O                           Span4Mux_s2_h              203    3496               FALL  1       
I__145/I                           IoSpan4Mux                 0      3496               FALL  1       
I__145/O                           IoSpan4Mux                 323    3819               FALL  1       
I__146/I                           LocalMux                   0      3819               FALL  1       
I__146/O                           LocalMux                   309    4128               FALL  1       
I__147/I                           IoInMux                    0      4128               FALL  1       
I__147/O                           IoInMux                    217    4345               FALL  1       
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4345               FALL  1       
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6351               RISE  1       
o_LED_1_obuf_iopad/DIN             IO_PAD                     0      6351               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8265               RISE  1       
o_LED_1                            clocked_logic              0      8265               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_16_LC_5_8_7/sr
Capture Clock    : du.r_Count_16_LC_5_8_7/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__112/I                                        SRMux                          0              7480  34235  RISE       1
I__112/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_16_LC_5_8_7/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_15_LC_5_8_6/sr
Capture Clock    : du.r_Count_15_LC_5_8_6/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__112/I                                        SRMux                          0              7480  34235  RISE       1
I__112/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_15_LC_5_8_6/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_5_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_14_LC_5_8_5/sr
Capture Clock    : du.r_Count_14_LC_5_8_5/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__112/I                                        SRMux                          0              7480  34235  RISE       1
I__112/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_14_LC_5_8_5/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_5_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_13_LC_5_8_4/sr
Capture Clock    : du.r_Count_13_LC_5_8_4/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__112/I                                        SRMux                          0              7480  34235  RISE       1
I__112/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_13_LC_5_8_4/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_5_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_12_LC_5_8_3/sr
Capture Clock    : du.r_Count_12_LC_5_8_3/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__112/I                                        SRMux                          0              7480  34235  RISE       1
I__112/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_12_LC_5_8_3/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_5_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_11_LC_5_8_2/sr
Capture Clock    : du.r_Count_11_LC_5_8_2/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__112/I                                        SRMux                          0              7480  34235  RISE       1
I__112/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_11_LC_5_8_2/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_5_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_10_LC_5_8_1/sr
Capture Clock    : du.r_Count_10_LC_5_8_1/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__112/I                                        SRMux                          0              7480  34235  RISE       1
I__112/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_10_LC_5_8_1/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_5_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_9_LC_5_8_0/sr
Capture Clock    : du.r_Count_9_LC_5_8_0/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__112/I                                        SRMux                          0              7480  34235  RISE       1
I__112/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_9_LC_5_8_0/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_5_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_8_LC_5_7_7/sr
Capture Clock    : du.r_Count_8_LC_5_7_7/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__113/I                                        SRMux                          0              7480  34235  RISE       1
I__113/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_8_LC_5_7_7/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_7_LC_5_7_6/sr
Capture Clock    : du.r_Count_7_LC_5_7_6/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__113/I                                        SRMux                          0              7480  34235  RISE       1
I__113/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_7_LC_5_7_6/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_5_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_6_LC_5_7_5/sr
Capture Clock    : du.r_Count_6_LC_5_7_5/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__113/I                                        SRMux                          0              7480  34235  RISE       1
I__113/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_6_LC_5_7_5/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_5_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_5_LC_5_7_4/sr
Capture Clock    : du.r_Count_5_LC_5_7_4/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__113/I                                        SRMux                          0              7480  34235  RISE       1
I__113/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_5_LC_5_7_4/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_5_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_4_LC_5_7_3/sr
Capture Clock    : du.r_Count_4_LC_5_7_3/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__113/I                                        SRMux                          0              7480  34235  RISE       1
I__113/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_4_LC_5_7_3/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_5_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_3_LC_5_7_2/sr
Capture Clock    : du.r_Count_3_LC_5_7_2/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__113/I                                        SRMux                          0              7480  34235  RISE       1
I__113/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_3_LC_5_7_2/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_5_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_2_LC_5_7_1/sr
Capture Clock    : du.r_Count_2_LC_5_7_1/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__113/I                                        SRMux                          0              7480  34235  RISE       1
I__113/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_2_LC_5_7_1/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_5_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_17_LC_5_9_0/sr
Capture Clock    : du.r_Count_17_LC_5_9_0/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__114/I                                        SRMux                          0              7480  34235  RISE       1
I__114/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_17_LC_5_9_0/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__128/I                                            ClkMux                         0              2073  RISE       1
I__128/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_5_9_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_0_LC_5_6_1/sr
Capture Clock    : du.r_Count_0_LC_5_6_1/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__115/I                                        SRMux                          0              7480  34235  RISE       1
I__115/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_0_LC_5_6_1/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_5_6_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_1_LC_5_6_0/sr
Capture Clock    : du.r_Count_1_LC_5_6_0/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__181/I                                        LocalMux                       0              2921  34235  RISE       1
I__181/O                                        LocalMux                     330              3251  34235  RISE       1
I__184/I                                        InMux                          0              3251  34235  RISE       1
I__184/O                                        InMux                        259              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/in0               LogicCell40_SEQ_MODE_0000      0              3510  34235  RISE       1
du.r_Count_RNIO6TV_8_LC_4_8_5/lcout             LogicCell40_SEQ_MODE_0000    449              3959  34235  RISE       1
I__43/I                                         LocalMux                       0              3959  34235  RISE       1
I__43/O                                         LocalMux                     330              4289  34235  RISE       1
I__44/I                                         InMux                          0              4289  34235  RISE       1
I__44/O                                         InMux                        259              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/in3             LogicCell40_SEQ_MODE_0000      0              4548  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_4_8_4/lcout           LogicCell40_SEQ_MODE_0000    316              4864  34235  RISE       1
I__45/I                                         Odrv4                          0              4864  34235  RISE       1
I__45/O                                         Odrv4                        351              5215  34235  RISE       1
I__46/I                                         LocalMux                       0              5215  34235  RISE       1
I__46/O                                         LocalMux                     330              5544  34235  RISE       1
I__47/I                                         InMux                          0              5544  34235  RISE       1
I__47/O                                         InMux                        259              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/in3                LogicCell40_SEQ_MODE_0000      0              5804  34235  RISE       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    316              6120  34235  RISE       1
I__52/I                                         LocalMux                       0              6120  34235  RISE       1
I__52/O                                         LocalMux                     330              6449  34235  RISE       1
I__53/I                                         IoInMux                        0              6449  34235  RISE       1
I__53/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__110/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__110/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__111/I                                        GlobalMux                      0              7326  34235  RISE       1
I__111/O                                        GlobalMux                    154              7480  34235  RISE       1
I__115/I                                        SRMux                          0              7480  34235  RISE       1
I__115/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_1_LC_5_6_0/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_17_LC_5_9_0/in3
Capture Clock    : du.r_Count_17_LC_5_9_0/clk
Setup Constraint : 40000p
Path slack       : 35792p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_5_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_5_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_5_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_5_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_5_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_5_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_5_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_5_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_5_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_5_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_5_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_5_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du.r_Count_12_LC_5_8_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du.r_Count_12_LC_5_8_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du.r_Count_13_LC_5_8_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du.r_Count_13_LC_5_8_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
du.r_Count_14_LC_5_8_5/carryin          LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
du.r_Count_14_LC_5_8_5/carryout         LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
du.r_Count_15_LC_5_8_6/carryin          LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
du.r_Count_15_LC_5_8_6/carryout         LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
du.r_Count_16_LC_5_8_7/carryin          LogicCell40_SEQ_MODE_1000      0              5734  35792  RISE       1
du.r_Count_16_LC_5_8_7/carryout         LogicCell40_SEQ_MODE_1000    126              5860  35792  RISE       1
IN_MUX_bfv_5_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              5860  35792  RISE       1
IN_MUX_bfv_5_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              6056  35792  RISE       1
I__116/I                                InMux                          0              6056  35792  RISE       1
I__116/O                                InMux                        259              6316  35792  RISE       1
du.r_Count_17_LC_5_9_0/in3              LogicCell40_SEQ_MODE_1000      0              6316  35792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__128/I                                            ClkMux                         0              2073  RISE       1
I__128/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_5_9_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_16_LC_5_8_7/in3
Capture Clock    : du.r_Count_16_LC_5_8_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_5_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_5_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_5_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_5_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_5_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_5_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_5_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_5_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_5_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_5_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_5_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_5_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du.r_Count_12_LC_5_8_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du.r_Count_12_LC_5_8_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du.r_Count_13_LC_5_8_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du.r_Count_13_LC_5_8_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
du.r_Count_14_LC_5_8_5/carryin          LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
du.r_Count_14_LC_5_8_5/carryout         LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
du.r_Count_15_LC_5_8_6/carryin          LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
du.r_Count_15_LC_5_8_6/carryout         LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
I__117/I                                InMux                          0              5734  36115  RISE       1
I__117/O                                InMux                        259              5993  36115  RISE       1
du.r_Count_16_LC_5_8_7/in3              LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_15_LC_5_8_6/in3
Capture Clock    : du.r_Count_15_LC_5_8_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_5_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_5_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_5_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_5_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_5_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_5_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_5_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_5_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_5_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_5_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_5_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_5_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du.r_Count_12_LC_5_8_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du.r_Count_12_LC_5_8_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du.r_Count_13_LC_5_8_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du.r_Count_13_LC_5_8_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
du.r_Count_14_LC_5_8_5/carryin          LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
du.r_Count_14_LC_5_8_5/carryout         LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
I__118/I                                InMux                          0              5608  36241  RISE       1
I__118/O                                InMux                        259              5867  36241  RISE       1
du.r_Count_15_LC_5_8_6/in3              LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_5_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_14_LC_5_8_5/in3
Capture Clock    : du.r_Count_14_LC_5_8_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_5_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_5_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_5_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_5_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_5_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_5_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_5_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_5_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_5_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_5_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_5_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_5_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du.r_Count_12_LC_5_8_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du.r_Count_12_LC_5_8_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du.r_Count_13_LC_5_8_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du.r_Count_13_LC_5_8_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
I__119/I                                InMux                          0              5481  36367  RISE       1
I__119/O                                InMux                        259              5741  36367  RISE       1
du.r_Count_14_LC_5_8_5/in3              LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_5_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_13_LC_5_8_4/in3
Capture Clock    : du.r_Count_13_LC_5_8_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_5_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_5_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_5_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_5_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_5_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_5_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_5_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_5_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_5_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_5_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_5_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_5_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du.r_Count_12_LC_5_8_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du.r_Count_12_LC_5_8_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
I__120/I                                InMux                          0              5355  36493  RISE       1
I__120/O                                InMux                        259              5615  36493  RISE       1
du.r_Count_13_LC_5_8_4/in3              LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_5_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_State_LC_6_8_3/in3
Capture Clock    : du.r_State_LC_6_8_3/clk
Setup Constraint : 40000p
Path slack       : 36522p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__104/I                         LocalMux                       0              2921  36521  RISE       1
I__104/O                         LocalMux                     330              3251  36521  RISE       1
I__107/I                         InMux                          0              3251  36521  RISE       1
I__107/O                         InMux                        259              3510  36521  RISE       1
du.r_State_RNO_4_LC_6_7_1/in0    LogicCell40_SEQ_MODE_0000      0              3510  36521  RISE       1
du.r_State_RNO_4_LC_6_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36521  RISE       1
I__179/I                         LocalMux                       0              3959  36521  RISE       1
I__179/O                         LocalMux                     330              4289  36521  RISE       1
I__180/I                         InMux                          0              4289  36521  RISE       1
I__180/O                         InMux                        259              4548  36521  RISE       1
du.r_State_RNO_1_LC_6_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4548  36521  RISE       1
du.r_State_RNO_1_LC_6_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4997  36521  RISE       1
I__164/I                         LocalMux                       0              4997  36521  RISE       1
I__164/O                         LocalMux                     330              5327  36521  RISE       1
I__165/I                         InMux                          0              5327  36521  RISE       1
I__165/O                         InMux                        259              5586  36521  RISE       1
du.r_State_LC_6_8_3/in3          LogicCell40_SEQ_MODE_1000      0              5586  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_12_LC_5_8_3/in3
Capture Clock    : du.r_Count_12_LC_5_8_3/clk
Setup Constraint : 40000p
Path slack       : 36620p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_5_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_5_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_5_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_5_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_5_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_5_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_5_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_5_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_5_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_5_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_5_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_5_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
I__121/I                                InMux                          0              5229  36620  RISE       1
I__121/O                                InMux                        259              5488  36620  RISE       1
du.r_Count_12_LC_5_8_3/in3              LogicCell40_SEQ_MODE_1000      0              5488  36620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_5_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_11_LC_5_8_2/in3
Capture Clock    : du.r_Count_11_LC_5_8_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_5_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_5_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_5_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_5_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_5_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_5_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_5_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_5_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_5_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_5_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
I__122/I                                InMux                          0              5103  36746  RISE       1
I__122/O                                InMux                        259              5362  36746  RISE       1
du.r_Count_11_LC_5_8_2/in3              LogicCell40_SEQ_MODE_1000      0              5362  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_5_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_10_LC_5_8_1/in3
Capture Clock    : du.r_Count_10_LC_5_8_1/clk
Setup Constraint : 40000p
Path slack       : 36872p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_5_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_5_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_5_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_5_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_5_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_5_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_5_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_5_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
I__54/I                                 InMux                          0              4976  36872  RISE       1
I__54/O                                 InMux                        259              5236  36872  RISE       1
du.r_Count_10_LC_5_8_1/in3              LogicCell40_SEQ_MODE_1000      0              5236  36872  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_5_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_9_LC_5_8_0/in3
Capture Clock    : du.r_Count_9_LC_5_8_0/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_5_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_5_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_5_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_5_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_5_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_5_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
I__55/I                                 InMux                          0              4850  36998  RISE       1
I__55/O                                 InMux                        259              5110  36998  RISE       1
du.r_Count_9_LC_5_8_0/in3               LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_5_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_14_LC_5_8_5/lcout
Path End         : du.r_State_LC_6_8_3/in2
Capture Clock    : du.r_State_LC_6_8_3/clk
Setup Constraint : 40000p
Path slack       : 37181p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_5_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_14_LC_5_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__157/I                         LocalMux                       0              2921  37181  RISE       1
I__157/O                         LocalMux                     330              3251  37181  RISE       1
I__160/I                         InMux                          0              3251  37181  RISE       1
I__160/O                         InMux                        259              3510  37181  RISE       1
du.r_State_RNO_2_LC_6_8_7/in1    LogicCell40_SEQ_MODE_0000      0              3510  37181  RISE       1
du.r_State_RNO_2_LC_6_8_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37181  RISE       1
I__148/I                         LocalMux                       0              3910  37181  RISE       1
I__148/O                         LocalMux                     330              4240  37181  RISE       1
I__149/I                         InMux                          0              4240  37181  RISE       1
I__149/O                         InMux                        259              4499  37181  RISE       1
du.r_State_RNO_0_LC_6_8_2/in1    LogicCell40_SEQ_MODE_0000      0              4499  37181  RISE       1
du.r_State_RNO_0_LC_6_8_2/ltout  LogicCell40_SEQ_MODE_0000    379              4878  37181  FALL       1
I__207/I                         CascadeMux                     0              4878  37181  FALL       1
I__207/O                         CascadeMux                     0              4878  37181  FALL       1
du.r_State_LC_6_8_3/in2          LogicCell40_SEQ_MODE_1000      0              4878  37181  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_8_LC_5_7_7/in3
Capture Clock    : du.r_Count_8_LC_5_7_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_5_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_5_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_5_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_5_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
I__56/I                                 InMux                          0              4527  37321  RISE       1
I__56/O                                 InMux                        259              4787  37321  RISE       1
du.r_Count_8_LC_5_7_7/in3               LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_7_LC_5_7_6/in3
Capture Clock    : du.r_Count_7_LC_5_7_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_5_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_5_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
I__57/I                                 InMux                          0              4401  37447  RISE       1
I__57/O                                 InMux                        259              4661  37447  RISE       1
du.r_Count_7_LC_5_7_6/in3               LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_5_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_6_LC_5_7_5/in3
Capture Clock    : du.r_Count_6_LC_5_7_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_5_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_5_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
I__58/I                                 InMux                          0              4275  37573  RISE       1
I__58/O                                 InMux                        259              4534  37573  RISE       1
du.r_Count_6_LC_5_7_5/in3               LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_5_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_5_LC_5_7_4/in3
Capture Clock    : du.r_Count_5_LC_5_7_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_5_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_5_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
I__59/I                                 InMux                          0              4149  37700  RISE       1
I__59/O                                 InMux                        259              4408  37700  RISE       1
du.r_Count_5_LC_5_7_4/in3               LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_5_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_4_LC_5_7_3/in3
Capture Clock    : du.r_Count_4_LC_5_7_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_5_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_5_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
I__60/I                                 InMux                          0              4022  37826  RISE       1
I__60/O                                 InMux                        259              4282  37826  RISE       1
du.r_Count_4_LC_5_7_3/in3               LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_5_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_3_LC_5_7_2/in3
Capture Clock    : du.r_Count_3_LC_5_7_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
I__61/I                                 InMux                          0              3896  37952  RISE       1
I__61/O                                 InMux                        259              4156  37952  RISE       1
du.r_Count_3_LC_5_7_2/in3               LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_5_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_2_LC_5_7_1/in3
Capture Clock    : du.r_Count_2_LC_5_7_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__105/I                                LocalMux                       0              2921  35792  RISE       1
I__105/O                                LocalMux                     330              3251  35792  RISE       1
I__108/I                                InMux                          0              3251  35792  RISE       1
I__108/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
I__62/I                                 InMux                          0              3770  38078  RISE       1
I__62/O                                 InMux                        259              4029  38078  RISE       1
du.r_Count_2_LC_5_7_1/in3               LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_5_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_7_8_2/lcout
Path End         : r_LED_1_LC_7_8_1/in0
Capture Clock    : r_LED_1_LC_7_8_1/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_7_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_7_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38401  RISE       1
I__131/I                   LocalMux                       0              2921  38401  RISE       1
I__131/O                   LocalMux                     330              3251  38401  RISE       1
I__132/I                   InMux                          0              3251  38401  RISE       1
I__132/O                   InMux                        259              3510  38401  RISE       1
r_LED_1_LC_7_8_1/in0       LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : r_Switch_1_LC_7_8_2/in0
Capture Clock    : r_Switch_1_LC_7_8_2/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35904  RISE       4
I__134/I                   LocalMux                       0              2921  38401  RISE       1
I__134/O                   LocalMux                     330              3251  38401  RISE       1
I__138/I                   InMux                          0              3251  38401  RISE       1
I__138/O                   InMux                        259              3510  38401  RISE       1
r_Switch_1_LC_7_8_2/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_7_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_5_6_1/lcout
Path End         : du.r_Count_1_LC_5_6_0/in0
Capture Clock    : du.r_Count_1_LC_5_6_0/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_5_6_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35820  RISE       4
I__227/I                     LocalMux                       0              2921  38401  RISE       1
I__227/O                     LocalMux                     330              3251  38401  RISE       1
I__231/I                     InMux                          0              3251  38401  RISE       1
I__231/O                     InMux                        259              3510  38401  RISE       1
du.r_Count_1_LC_5_6_0/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_7_8_1/lcout
Path End         : r_LED_1_LC_7_8_1/in1
Capture Clock    : r_LED_1_LC_7_8_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       2
I__141/I                LocalMux                       0              2921  38471  RISE       1
I__141/O                LocalMux                     330              3251  38471  RISE       1
I__143/I                InMux                          0              3251  38471  RISE       1
I__143/O                InMux                        259              3510  38471  RISE       1
r_LED_1_LC_7_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_17_LC_5_9_0/lcout
Path End         : du.r_Count_17_LC_5_9_0/in1
Capture Clock    : du.r_Count_17_LC_5_9_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__128/I                                            ClkMux                         0              2073  RISE       1
I__128/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_5_9_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_17_LC_5_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       3
I__152/I                      LocalMux                       0              2921  38471  RISE       1
I__152/O                      LocalMux                     330              3251  38471  RISE       1
I__155/I                      InMux                          0              3251  38471  RISE       1
I__155/O                      InMux                        259              3510  38471  RISE       1
du.r_Count_17_LC_5_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__128/I                                            ClkMux                         0              2073  RISE       1
I__128/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_5_9_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_16_LC_5_8_7/lcout
Path End         : du.r_Count_16_LC_5_8_7/in1
Capture Clock    : du.r_Count_16_LC_5_8_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_16_LC_5_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35048  RISE       3
I__203/I                      LocalMux                       0              2921  37882  RISE       1
I__203/O                      LocalMux                     330              3251  37882  RISE       1
I__206/I                      InMux                          0              3251  37882  RISE       1
I__206/O                      InMux                        259              3510  37882  RISE       1
du.r_Count_16_LC_5_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_15_LC_5_8_6/lcout
Path End         : du.r_Count_15_LC_5_8_6/in1
Capture Clock    : du.r_Count_15_LC_5_8_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_5_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_15_LC_5_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34964  RISE       3
I__189/I                      LocalMux                       0              2921  37756  RISE       1
I__189/O                      LocalMux                     330              3251  37756  RISE       1
I__192/I                      InMux                          0              3251  37756  RISE       1
I__192/O                      InMux                        259              3510  37756  RISE       1
du.r_Count_15_LC_5_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_5_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_13_LC_5_8_4/lcout
Path End         : du.r_Count_13_LC_5_8_4/in1
Capture Clock    : du.r_Count_13_LC_5_8_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_5_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_13_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__71/I                       LocalMux                       0              2921  37503  RISE       1
I__71/O                       LocalMux                     330              3251  37503  RISE       1
I__74/I                       InMux                          0              3251  37503  RISE       1
I__74/O                       InMux                        259              3510  37503  RISE       1
du.r_Count_13_LC_5_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_5_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_12_LC_5_8_3/lcout
Path End         : du.r_Count_12_LC_5_8_3/in1
Capture Clock    : du.r_Count_12_LC_5_8_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_5_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_12_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35189  RISE       3
I__84/I                       LocalMux                       0              2921  37377  RISE       1
I__84/O                       LocalMux                     330              3251  37377  RISE       1
I__87/I                       InMux                          0              3251  37377  RISE       1
I__87/O                       InMux                        259              3510  37377  RISE       1
du.r_Count_12_LC_5_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_5_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_11_LC_5_8_2/lcout
Path End         : du.r_Count_11_LC_5_8_2/in1
Capture Clock    : du.r_Count_11_LC_5_8_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_5_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_11_LC_5_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34284  RISE       3
I__174/I                      LocalMux                       0              2921  37251  RISE       1
I__174/O                      LocalMux                     330              3251  37251  RISE       1
I__177/I                      InMux                          0              3251  37251  RISE       1
I__177/O                      InMux                        259              3510  37251  RISE       1
du.r_Count_11_LC_5_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_5_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_10_LC_5_8_1/lcout
Path End         : du.r_Count_10_LC_5_8_1/in1
Capture Clock    : du.r_Count_10_LC_5_8_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_5_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_10_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34368  RISE       3
I__167/I                      LocalMux                       0              2921  37124  RISE       1
I__167/O                      LocalMux                     330              3251  37124  RISE       1
I__170/I                      InMux                          0              3251  37124  RISE       1
I__170/O                      InMux                        259              3510  37124  RISE       1
du.r_Count_10_LC_5_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_5_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_9_LC_5_8_0/lcout
Path End         : du.r_Count_9_LC_5_8_0/in1
Capture Clock    : du.r_Count_9_LC_5_8_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_5_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_9_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34305  RISE       3
I__90/I                      LocalMux                       0              2921  36998  RISE       1
I__90/O                      LocalMux                     330              3251  36998  RISE       1
I__93/I                      InMux                          0              3251  36998  RISE       1
I__93/O                      InMux                        259              3510  36998  RISE       1
du.r_Count_9_LC_5_8_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_5_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_7_LC_5_7_6/lcout
Path End         : du.r_Count_7_LC_5_7_6/in1
Capture Clock    : du.r_Count_7_LC_5_7_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_5_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_7_LC_5_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34936  RISE       3
I__78/I                      LocalMux                       0              2921  36549  RISE       1
I__78/O                      LocalMux                     330              3251  36549  RISE       1
I__81/I                      InMux                          0              3251  36549  RISE       1
I__81/O                      InMux                        259              3510  36549  RISE       1
du.r_Count_7_LC_5_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_5_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_6_LC_5_7_5/lcout
Path End         : du.r_Count_6_LC_5_7_5/in1
Capture Clock    : du.r_Count_6_LC_5_7_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_5_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_6_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34866  RISE       3
I__195/I                     LocalMux                       0              2921  36423  RISE       1
I__195/O                     LocalMux                     330              3251  36423  RISE       1
I__198/I                     InMux                          0              3251  36423  RISE       1
I__198/O                     InMux                        259              3510  36423  RISE       1
du.r_Count_6_LC_5_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_5_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_5_7_4/lcout
Path End         : du.r_Count_5_LC_5_7_4/in1
Capture Clock    : du.r_Count_5_LC_5_7_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_5_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_5_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34824  RISE       3
I__219/I                     LocalMux                       0              2921  36297  RISE       1
I__219/O                     LocalMux                     330              3251  36297  RISE       1
I__222/I                     InMux                          0              3251  36297  RISE       1
I__222/O                     InMux                        259              3510  36297  RISE       1
du.r_Count_5_LC_5_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_5_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_4_LC_5_7_3/lcout
Path End         : du.r_Count_4_LC_5_7_3/in1
Capture Clock    : du.r_Count_4_LC_5_7_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_5_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_4_LC_5_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34831  RISE       3
I__64/I                      LocalMux                       0              2921  36171  RISE       1
I__64/O                      LocalMux                     330              3251  36171  RISE       1
I__67/I                      InMux                          0              3251  36171  RISE       1
I__67/O                      InMux                        259              3510  36171  RISE       1
du.r_Count_4_LC_5_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_5_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_3_LC_5_7_2/lcout
Path End         : du.r_Count_3_LC_5_7_2/in1
Capture Clock    : du.r_Count_3_LC_5_7_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_5_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_3_LC_5_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       2
I__96/I                      LocalMux                       0              2921  36044  RISE       1
I__96/O                      LocalMux                     330              3251  36044  RISE       1
I__98/I                      InMux                          0              3251  36044  RISE       1
I__98/O                      InMux                        259              3510  36044  RISE       1
du.r_Count_3_LC_5_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_5_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_2_LC_5_7_1/lcout
Path End         : du.r_Count_2_LC_5_7_1/in1
Capture Clock    : du.r_Count_2_LC_5_7_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_5_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_2_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__101/I                     LocalMux                       0              2921  35918  RISE       1
I__101/O                     LocalMux                     330              3251  35918  RISE       1
I__103/I                     InMux                          0              3251  35918  RISE       1
I__103/O                     InMux                        259              3510  35918  RISE       1
du.r_Count_2_LC_5_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_5_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_State_LC_6_8_3/in1
Capture Clock    : du.r_State_LC_6_8_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35904  RISE       4
I__135/I                   LocalMux                       0              2921  38471  RISE       1
I__135/O                   LocalMux                     330              3251  38471  RISE       1
I__139/I                   InMux                          0              3251  38471  RISE       1
I__139/O                   InMux                        259              3510  38471  RISE       1
du.r_State_LC_6_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_14_LC_5_8_5/lcout
Path End         : du.r_Count_14_LC_5_8_5/in1
Capture Clock    : du.r_Count_14_LC_5_8_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_5_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_14_LC_5_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__158/I                      LocalMux                       0              2921  37629  RISE       1
I__158/O                      LocalMux                     330              3251  37629  RISE       1
I__161/I                      InMux                          0              3251  37629  RISE       1
I__161/O                      InMux                        259              3510  37629  RISE       1
du.r_Count_14_LC_5_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_5_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_8_LC_5_7_7/in1
Capture Clock    : du.r_Count_8_LC_5_7_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__182/I                     LocalMux                       0              2921  36676  RISE       1
I__182/O                     LocalMux                     330              3251  36676  RISE       1
I__185/I                     InMux                          0              3251  36676  RISE       1
I__185/O                     InMux                        259              3510  36676  RISE       1
du.r_Count_8_LC_5_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_1_LC_5_6_0/in3
Capture Clock    : du.r_Count_1_LC_5_6_0/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__106/I                     LocalMux                       0              2921  38597  RISE       1
I__106/O                     LocalMux                     330              3251  38597  RISE       1
I__109/I                     InMux                          0              3251  38597  RISE       1
I__109/O                     InMux                        259              3510  38597  RISE       1
du.r_Count_1_LC_5_6_0/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : r_LED_1_LC_7_8_1/in3
Capture Clock    : r_LED_1_LC_7_8_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35904  RISE       4
I__134/I                   LocalMux                       0              2921  38401  RISE       1
I__134/O                   LocalMux                     330              3251  38401  RISE       1
I__137/I                   InMux                          0              3251  38597  RISE       1
I__137/O                   InMux                        259              3510  38597  RISE       1
r_LED_1_LC_7_8_1/in3       LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_5_6_1/lcout
Path End         : du.r_Count_0_LC_5_6_1/in3
Capture Clock    : du.r_Count_0_LC_5_6_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_5_6_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35820  RISE       4
I__227/I                     LocalMux                       0              2921  38401  RISE       1
I__227/O                     LocalMux                     330              3251  38401  RISE       1
I__230/I                     InMux                          0              3251  38597  RISE       1
I__230/O                     InMux                        259              3510  38597  RISE       1
du.r_Count_0_LC_5_6_1/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_5_6_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : du.r_State_LC_6_8_3/in0
Capture Clock    : du.r_State_LC_6_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           clocked_logic                  0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__208/I                             Odrv12                         0               973   +INF  FALL       1
I__208/O                             Odrv12                       540              1513   +INF  FALL       1
I__210/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__210/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__212/I                             LocalMux                       0              2053   +INF  FALL       1
I__212/O                             LocalMux                     309              2362   +INF  FALL       1
I__214/I                             InMux                          0              2362   +INF  FALL       1
I__214/O                             InMux                        217              2579   +INF  FALL       1
du.r_State_LC_6_8_3/in0              LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_7_8_1/lcout
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8677
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_7_8_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__142/I                           Odrv4                          0              2921   +INF  RISE       1
I__142/O                           Odrv4                        351              3272   +INF  RISE       1
I__144/I                           Span4Mux_s2_h                  0              3272   +INF  RISE       1
I__144/O                           Span4Mux_s2_h                203              3475   +INF  RISE       1
I__145/I                           IoSpan4Mux                     0              3475   +INF  RISE       1
I__145/O                           IoSpan4Mux                   288              3763   +INF  RISE       1
I__146/I                           LocalMux                       0              3763   +INF  RISE       1
I__146/O                           LocalMux                     330              4093   +INF  RISE       1
I__147/I                           IoInMux                        0              4093   +INF  RISE       1
I__147/O                           IoInMux                      259              4352   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4352   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6589   +INF  FALL       1
o_LED_1_obuf_iopad/DIN             IO_PAD                         0              6589   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8677   +INF  FALL       1
o_LED_1                            clocked_logic                  0              8677   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_7_8_2/lcout
Path End         : r_LED_1_LC_7_8_1/in0
Capture Clock    : r_LED_1_LC_7_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_7_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_7_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__131/I                   LocalMux                       0              2921   1066  FALL       1
I__131/O                   LocalMux                     309              3230   1066  FALL       1
I__132/I                   InMux                          0              3230   1066  FALL       1
I__132/O                   InMux                        217              3447   1066  FALL       1
r_LED_1_LC_7_8_1/in0       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_7_8_1/lcout
Path End         : r_LED_1_LC_7_8_1/in1
Capture Clock    : r_LED_1_LC_7_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__141/I                LocalMux                       0              2921   1066  FALL       1
I__141/O                LocalMux                     309              3230   1066  FALL       1
I__143/I                InMux                          0              3230   1066  FALL       1
I__143/O                InMux                        217              3447   1066  FALL       1
r_LED_1_LC_7_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : r_LED_1_LC_7_8_1/in3
Capture Clock    : r_LED_1_LC_7_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__134/I                   LocalMux                       0              2921   1066  FALL       1
I__134/O                   LocalMux                     309              3230   1066  FALL       1
I__137/I                   InMux                          0              3230   1066  FALL       1
I__137/O                   InMux                        217              3447   1066  FALL       1
r_LED_1_LC_7_8_1/in3       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_17_LC_5_9_0/lcout
Path End         : du.r_Count_17_LC_5_9_0/in1
Capture Clock    : du.r_Count_17_LC_5_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__128/I                                            ClkMux                         0              2073  RISE       1
I__128/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_5_9_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_17_LC_5_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__152/I                      LocalMux                       0              2921   1066  FALL       1
I__152/O                      LocalMux                     309              3230   1066  FALL       1
I__155/I                      InMux                          0              3230   1066  FALL       1
I__155/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_17_LC_5_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__128/I                                            ClkMux                         0              2073  RISE       1
I__128/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_5_9_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_16_LC_5_8_7/lcout
Path End         : du.r_Count_16_LC_5_8_7/in1
Capture Clock    : du.r_Count_16_LC_5_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_16_LC_5_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__203/I                      LocalMux                       0              2921   1066  FALL       1
I__203/O                      LocalMux                     309              3230   1066  FALL       1
I__206/I                      InMux                          0              3230   1066  FALL       1
I__206/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_16_LC_5_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_15_LC_5_8_6/lcout
Path End         : du.r_Count_15_LC_5_8_6/in1
Capture Clock    : du.r_Count_15_LC_5_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_5_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_15_LC_5_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__189/I                      LocalMux                       0              2921   1066  FALL       1
I__189/O                      LocalMux                     309              3230   1066  FALL       1
I__192/I                      InMux                          0              3230   1066  FALL       1
I__192/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_15_LC_5_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_5_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_14_LC_5_8_5/lcout
Path End         : du.r_Count_14_LC_5_8_5/in1
Capture Clock    : du.r_Count_14_LC_5_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_5_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_14_LC_5_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__158/I                      LocalMux                       0              2921   1066  FALL       1
I__158/O                      LocalMux                     309              3230   1066  FALL       1
I__161/I                      InMux                          0              3230   1066  FALL       1
I__161/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_14_LC_5_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_5_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_13_LC_5_8_4/lcout
Path End         : du.r_Count_13_LC_5_8_4/in1
Capture Clock    : du.r_Count_13_LC_5_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_5_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_13_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__71/I                       LocalMux                       0              2921   1066  FALL       1
I__71/O                       LocalMux                     309              3230   1066  FALL       1
I__74/I                       InMux                          0              3230   1066  FALL       1
I__74/O                       InMux                        217              3447   1066  FALL       1
du.r_Count_13_LC_5_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_5_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_12_LC_5_8_3/lcout
Path End         : du.r_Count_12_LC_5_8_3/in1
Capture Clock    : du.r_Count_12_LC_5_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_5_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_12_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__84/I                       LocalMux                       0              2921   1066  FALL       1
I__84/O                       LocalMux                     309              3230   1066  FALL       1
I__87/I                       InMux                          0              3230   1066  FALL       1
I__87/O                       InMux                        217              3447   1066  FALL       1
du.r_Count_12_LC_5_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_5_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_11_LC_5_8_2/lcout
Path End         : du.r_Count_11_LC_5_8_2/in1
Capture Clock    : du.r_Count_11_LC_5_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_5_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_11_LC_5_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__174/I                      LocalMux                       0              2921   1066  FALL       1
I__174/O                      LocalMux                     309              3230   1066  FALL       1
I__177/I                      InMux                          0              3230   1066  FALL       1
I__177/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_11_LC_5_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_5_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_10_LC_5_8_1/lcout
Path End         : du.r_Count_10_LC_5_8_1/in1
Capture Clock    : du.r_Count_10_LC_5_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_5_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_10_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__167/I                      LocalMux                       0              2921   1066  FALL       1
I__167/O                      LocalMux                     309              3230   1066  FALL       1
I__170/I                      InMux                          0              3230   1066  FALL       1
I__170/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_10_LC_5_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_5_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_9_LC_5_8_0/lcout
Path End         : du.r_Count_9_LC_5_8_0/in1
Capture Clock    : du.r_Count_9_LC_5_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_5_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_9_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__90/I                      LocalMux                       0              2921   1066  FALL       1
I__90/O                      LocalMux                     309              3230   1066  FALL       1
I__93/I                      InMux                          0              3230   1066  FALL       1
I__93/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_9_LC_5_8_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_5_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_8_LC_5_7_7/in1
Capture Clock    : du.r_Count_8_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__182/I                     LocalMux                       0              2921   1066  FALL       1
I__182/O                     LocalMux                     309              3230   1066  FALL       1
I__185/I                     InMux                          0              3230   1066  FALL       1
I__185/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_8_LC_5_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_7_LC_5_7_6/lcout
Path End         : du.r_Count_7_LC_5_7_6/in1
Capture Clock    : du.r_Count_7_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_5_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_7_LC_5_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__78/I                      LocalMux                       0              2921   1066  FALL       1
I__78/O                      LocalMux                     309              3230   1066  FALL       1
I__81/I                      InMux                          0              3230   1066  FALL       1
I__81/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_7_LC_5_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_5_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_6_LC_5_7_5/lcout
Path End         : du.r_Count_6_LC_5_7_5/in1
Capture Clock    : du.r_Count_6_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_5_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_6_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__195/I                     LocalMux                       0              2921   1066  FALL       1
I__195/O                     LocalMux                     309              3230   1066  FALL       1
I__198/I                     InMux                          0              3230   1066  FALL       1
I__198/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_6_LC_5_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_5_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_5_7_4/lcout
Path End         : du.r_Count_5_LC_5_7_4/in1
Capture Clock    : du.r_Count_5_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_5_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_5_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__219/I                     LocalMux                       0              2921   1066  FALL       1
I__219/O                     LocalMux                     309              3230   1066  FALL       1
I__222/I                     InMux                          0              3230   1066  FALL       1
I__222/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_5_LC_5_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_5_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_4_LC_5_7_3/lcout
Path End         : du.r_Count_4_LC_5_7_3/in1
Capture Clock    : du.r_Count_4_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_5_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_4_LC_5_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__64/I                      LocalMux                       0              2921   1066  FALL       1
I__64/O                      LocalMux                     309              3230   1066  FALL       1
I__67/I                      InMux                          0              3230   1066  FALL       1
I__67/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_4_LC_5_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_5_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_3_LC_5_7_2/lcout
Path End         : du.r_Count_3_LC_5_7_2/in1
Capture Clock    : du.r_Count_3_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_5_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_3_LC_5_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__96/I                      LocalMux                       0              2921   1066  FALL       1
I__96/O                      LocalMux                     309              3230   1066  FALL       1
I__98/I                      InMux                          0              3230   1066  FALL       1
I__98/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_3_LC_5_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_5_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_2_LC_5_7_1/lcout
Path End         : du.r_Count_2_LC_5_7_1/in1
Capture Clock    : du.r_Count_2_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_5_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_2_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__101/I                     LocalMux                       0              2921   1066  FALL       1
I__101/O                     LocalMux                     309              3230   1066  FALL       1
I__103/I                     InMux                          0              3230   1066  FALL       1
I__103/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_2_LC_5_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_5_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_5_6_1/lcout
Path End         : du.r_Count_0_LC_5_6_1/in3
Capture Clock    : du.r_Count_0_LC_5_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_5_6_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__227/I                     LocalMux                       0              2921   1066  FALL       1
I__227/O                     LocalMux                     309              3230   1066  FALL       1
I__230/I                     InMux                          0              3230   1066  FALL       1
I__230/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_0_LC_5_6_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_5_6_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_5_6_0/lcout
Path End         : du.r_Count_1_LC_5_6_0/in3
Capture Clock    : du.r_Count_1_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_5_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__106/I                     LocalMux                       0              2921   1066  FALL       1
I__106/O                     LocalMux                     309              3230   1066  FALL       1
I__109/I                     InMux                          0              3230   1066  FALL       1
I__109/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_1_LC_5_6_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_State_LC_6_8_3/in1
Capture Clock    : du.r_State_LC_6_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__135/I                   LocalMux                       0              2921   1066  FALL       1
I__135/O                   LocalMux                     309              3230   1066  FALL       1
I__139/I                   InMux                          0              3230   1066  FALL       1
I__139/O                   InMux                        217              3447   1066  FALL       1
du.r_State_LC_6_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : r_Switch_1_LC_7_8_2/in0
Capture Clock    : r_Switch_1_LC_7_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__134/I                   LocalMux                       0              2921   1066  FALL       1
I__134/O                   LocalMux                     309              3230   1066  FALL       1
I__138/I                   InMux                          0              3230   1066  FALL       1
I__138/O                   InMux                        217              3447   1066  FALL       1
r_Switch_1_LC_7_8_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_7_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_5_6_1/lcout
Path End         : du.r_Count_1_LC_5_6_0/in0
Capture Clock    : du.r_Count_1_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_5_6_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__227/I                     LocalMux                       0              2921   1066  FALL       1
I__227/O                     LocalMux                     309              3230   1066  FALL       1
I__231/I                     InMux                          0              3230   1066  FALL       1
I__231/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_1_LC_5_6_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_5_7_4/lcout
Path End         : du.r_State_LC_6_8_3/in2
Capture Clock    : du.r_State_LC_6_8_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_5_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_5_7_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__220/I                         LocalMux                       0              2921   1333  FALL       1
I__220/O                         LocalMux                     309              3230   1333  FALL       1
I__223/I                         InMux                          0              3230   1333  FALL       1
I__223/O                         InMux                        217              3447   1333  FALL       1
du.r_State_RNO_0_LC_6_8_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
du.r_State_RNO_0_LC_6_8_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__207/I                         CascadeMux                     0              3714   1333  RISE       1
I__207/O                         CascadeMux                     0              3714   1333  RISE       1
du.r_State_LC_6_8_3/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_5_6_1/lcout
Path End         : du.r_Count_2_LC_5_7_1/in3
Capture Clock    : du.r_Count_2_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_5_6_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_5_6_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__225/I                                LocalMux                       0              2921   1417  FALL       1
I__225/O                                LocalMux                     309              3230   1417  FALL       1
I__228/I                                InMux                          0              3230   1417  FALL       1
I__228/O                                InMux                        217              3447   1417  FALL       1
I__232/I                                CascadeMux                     0              3447   1417  FALL       1
I__232/O                                CascadeMux                     0              3447   1417  FALL       1
du.r_Count_2_cry_1_c_LC_5_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__62/I                                 InMux                          0              3581   1417  FALL       1
I__62/O                                 InMux                        217              3798   1417  FALL       1
du.r_Count_2_LC_5_7_1/in3               LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_5_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_5_6_1/lcout
Path End         : du.r_Count_3_LC_5_7_2/in3
Capture Clock    : du.r_Count_3_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_5_6_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_5_6_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__225/I                                LocalMux                       0              2921   1417  FALL       1
I__225/O                                LocalMux                     309              3230   1417  FALL       1
I__228/I                                InMux                          0              3230   1417  FALL       1
I__228/O                                InMux                        217              3447   1417  FALL       1
I__232/I                                CascadeMux                     0              3447   1417  FALL       1
I__232/O                                CascadeMux                     0              3447   1417  FALL       1
du.r_Count_2_cry_1_c_LC_5_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
du.r_Count_2_cry_1_c_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
du.r_Count_2_LC_5_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
du.r_Count_2_LC_5_7_1/carryout          LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__61/I                                 InMux                          0              3686   1522  FALL       1
I__61/O                                 InMux                        217              3903   1522  FALL       1
du.r_Count_3_LC_5_7_2/in3               LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_5_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_15_LC_5_8_6/lcout
Path End         : du.r_Count_16_LC_5_8_7/in3
Capture Clock    : du.r_Count_16_LC_5_8_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_5_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_15_LC_5_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__189/I                         LocalMux                       0              2921   1066  FALL       1
I__189/O                         LocalMux                     309              3230   1066  FALL       1
I__192/I                         InMux                          0              3230   1066  FALL       1
I__192/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_15_LC_5_8_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_15_LC_5_8_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__117/I                         InMux                          0              3693   1529  FALL       1
I__117/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_16_LC_5_8_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_14_LC_5_8_5/lcout
Path End         : du.r_Count_15_LC_5_8_6/in3
Capture Clock    : du.r_Count_15_LC_5_8_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_5_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_14_LC_5_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__158/I                         LocalMux                       0              2921   1066  FALL       1
I__158/O                         LocalMux                     309              3230   1066  FALL       1
I__161/I                         InMux                          0              3230   1066  FALL       1
I__161/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_14_LC_5_8_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_14_LC_5_8_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__118/I                         InMux                          0              3693   1529  FALL       1
I__118/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_15_LC_5_8_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_5_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_13_LC_5_8_4/lcout
Path End         : du.r_Count_14_LC_5_8_5/in3
Capture Clock    : du.r_Count_14_LC_5_8_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_5_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_13_LC_5_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__71/I                          LocalMux                       0              2921   1066  FALL       1
I__71/O                          LocalMux                     309              3230   1066  FALL       1
I__74/I                          InMux                          0              3230   1066  FALL       1
I__74/O                          InMux                        217              3447   1066  FALL       1
du.r_Count_13_LC_5_8_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_13_LC_5_8_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__119/I                         InMux                          0              3693   1529  FALL       1
I__119/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_14_LC_5_8_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_5_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_12_LC_5_8_3/lcout
Path End         : du.r_Count_13_LC_5_8_4/in3
Capture Clock    : du.r_Count_13_LC_5_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_5_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_12_LC_5_8_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__84/I                          LocalMux                       0              2921   1066  FALL       1
I__84/O                          LocalMux                     309              3230   1066  FALL       1
I__87/I                          InMux                          0              3230   1066  FALL       1
I__87/O                          InMux                        217              3447   1066  FALL       1
du.r_Count_12_LC_5_8_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_12_LC_5_8_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__120/I                         InMux                          0              3693   1529  FALL       1
I__120/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_13_LC_5_8_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_5_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_11_LC_5_8_2/lcout
Path End         : du.r_Count_12_LC_5_8_3/in3
Capture Clock    : du.r_Count_12_LC_5_8_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_5_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_11_LC_5_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__174/I                         LocalMux                       0              2921   1066  FALL       1
I__174/O                         LocalMux                     309              3230   1066  FALL       1
I__177/I                         InMux                          0              3230   1066  FALL       1
I__177/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_11_LC_5_8_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_11_LC_5_8_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__121/I                         InMux                          0              3693   1529  FALL       1
I__121/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_12_LC_5_8_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_5_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_10_LC_5_8_1/lcout
Path End         : du.r_Count_11_LC_5_8_2/in3
Capture Clock    : du.r_Count_11_LC_5_8_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_5_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_10_LC_5_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__167/I                         LocalMux                       0              2921   1066  FALL       1
I__167/O                         LocalMux                     309              3230   1066  FALL       1
I__170/I                         InMux                          0              3230   1066  FALL       1
I__170/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_10_LC_5_8_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_10_LC_5_8_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__122/I                         InMux                          0              3693   1529  FALL       1
I__122/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_11_LC_5_8_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_5_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_9_LC_5_8_0/lcout
Path End         : du.r_Count_10_LC_5_8_1/in3
Capture Clock    : du.r_Count_10_LC_5_8_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_5_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_9_LC_5_8_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__90/I                         LocalMux                       0              2921   1066  FALL       1
I__90/O                         LocalMux                     309              3230   1066  FALL       1
I__93/I                         InMux                          0              3230   1066  FALL       1
I__93/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_9_LC_5_8_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_9_LC_5_8_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__54/I                         InMux                          0              3693   1529  FALL       1
I__54/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_10_LC_5_8_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_5_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_7_LC_5_7_6/lcout
Path End         : du.r_Count_8_LC_5_7_7/in3
Capture Clock    : du.r_Count_8_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_5_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_7_LC_5_7_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__78/I                         LocalMux                       0              2921   1066  FALL       1
I__78/O                         LocalMux                     309              3230   1066  FALL       1
I__81/I                         InMux                          0              3230   1066  FALL       1
I__81/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_7_LC_5_7_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_7_LC_5_7_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__56/I                         InMux                          0              3693   1529  FALL       1
I__56/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_8_LC_5_7_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_6_LC_5_7_5/lcout
Path End         : du.r_Count_7_LC_5_7_6/in3
Capture Clock    : du.r_Count_7_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_5_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_6_LC_5_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__195/I                        LocalMux                       0              2921   1066  FALL       1
I__195/O                        LocalMux                     309              3230   1066  FALL       1
I__198/I                        InMux                          0              3230   1066  FALL       1
I__198/O                        InMux                        217              3447   1066  FALL       1
du.r_Count_6_LC_5_7_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_6_LC_5_7_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__57/I                         InMux                          0              3693   1529  FALL       1
I__57/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_7_LC_5_7_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_5_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_5_7_4/lcout
Path End         : du.r_Count_6_LC_5_7_5/in3
Capture Clock    : du.r_Count_6_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_5_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_5_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__219/I                        LocalMux                       0              2921   1066  FALL       1
I__219/O                        LocalMux                     309              3230   1066  FALL       1
I__222/I                        InMux                          0              3230   1066  FALL       1
I__222/O                        InMux                        217              3447   1066  FALL       1
du.r_Count_5_LC_5_7_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_5_LC_5_7_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__58/I                         InMux                          0              3693   1529  FALL       1
I__58/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_6_LC_5_7_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_5_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_4_LC_5_7_3/lcout
Path End         : du.r_Count_5_LC_5_7_4/in3
Capture Clock    : du.r_Count_5_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_5_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_4_LC_5_7_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__64/I                         LocalMux                       0              2921   1066  FALL       1
I__64/O                         LocalMux                     309              3230   1066  FALL       1
I__67/I                         InMux                          0              3230   1066  FALL       1
I__67/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_4_LC_5_7_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_4_LC_5_7_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__59/I                         InMux                          0              3693   1529  FALL       1
I__59/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_5_LC_5_7_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_5_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_3_LC_5_7_2/lcout
Path End         : du.r_Count_4_LC_5_7_3/in3
Capture Clock    : du.r_Count_4_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_5_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_3_LC_5_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__96/I                         LocalMux                       0              2921   1066  FALL       1
I__96/O                         LocalMux                     309              3230   1066  FALL       1
I__98/I                         InMux                          0              3230   1066  FALL       1
I__98/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_3_LC_5_7_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_3_LC_5_7_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__60/I                         InMux                          0              3693   1529  FALL       1
I__60/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_4_LC_5_7_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_5_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_16_LC_5_8_7/lcout
Path End         : du.r_Count_17_LC_5_9_0/in3
Capture Clock    : du.r_Count_17_LC_5_9_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_16_LC_5_8_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__203/I                         LocalMux                       0              2921   1066  FALL       1
I__203/O                         LocalMux                     309              3230   1066  FALL       1
I__206/I                         InMux                          0              3230   1066  FALL       1
I__206/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_16_LC_5_8_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
du.r_Count_16_LC_5_8_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_5_9_0_/carryinitin    ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_5_9_0_/carryinitout   ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__116/I                         InMux                          0              3868   1704  FALL       1
I__116/O                         InMux                        217              4086   1704  FALL       1
du.r_Count_17_LC_5_9_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__128/I                                            ClkMux                         0              2073  RISE       1
I__128/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_5_9_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_5_7_7/lcout
Path End         : du.r_Count_9_LC_5_8_0/in3
Capture Clock    : du.r_Count_9_LC_5_8_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_5_7_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__182/I                        LocalMux                       0              2921   1066  FALL       1
I__182/O                        LocalMux                     309              3230   1066  FALL       1
I__185/I                        InMux                          0              3230   1066  FALL       1
I__185/O                        InMux                        217              3447   1066  FALL       1
du.r_Count_8_LC_5_7_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
du.r_Count_8_LC_5_7_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_5_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_5_8_0_/carryinitout  ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__55/I                         InMux                          0              3868   1704  FALL       1
I__55/O                         InMux                        217              4086   1704  FALL       1
du.r_Count_9_LC_5_8_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_5_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_10_LC_5_8_1/lcout
Path End         : du.r_State_LC_6_8_3/in3
Capture Clock    : du.r_State_LC_6_8_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_5_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_10_LC_5_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__168/I                         LocalMux                       0              2921   1880  FALL       1
I__168/O                         LocalMux                     309              3230   1880  FALL       1
I__171/I                         InMux                          0              3230   1880  FALL       1
I__171/O                         InMux                        217              3447   1880  FALL       1
du.r_State_RNO_1_LC_6_8_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
du.r_State_RNO_1_LC_6_8_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__164/I                         LocalMux                       0              3735   1880  FALL       1
I__164/O                         LocalMux                     309              4044   1880  FALL       1
I__165/I                         InMux                          0              4044   1880  FALL       1
I__165/O                         InMux                        217              4261   1880  FALL       1
du.r_State_LC_6_8_3/in3          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_16_LC_5_8_7/sr
Capture Clock    : du.r_Count_16_LC_5_8_7/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__112/I                                        SRMux                          0              5537   3711  FALL       1
I__112/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_16_LC_5_8_7/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_5_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_15_LC_5_8_6/sr
Capture Clock    : du.r_Count_15_LC_5_8_6/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__112/I                                        SRMux                          0              5537   3711  FALL       1
I__112/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_15_LC_5_8_6/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_5_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_14_LC_5_8_5/sr
Capture Clock    : du.r_Count_14_LC_5_8_5/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__112/I                                        SRMux                          0              5537   3711  FALL       1
I__112/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_14_LC_5_8_5/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_5_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_13_LC_5_8_4/sr
Capture Clock    : du.r_Count_13_LC_5_8_4/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__112/I                                        SRMux                          0              5537   3711  FALL       1
I__112/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_13_LC_5_8_4/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_5_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_12_LC_5_8_3/sr
Capture Clock    : du.r_Count_12_LC_5_8_3/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__112/I                                        SRMux                          0              5537   3711  FALL       1
I__112/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_12_LC_5_8_3/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_5_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_11_LC_5_8_2/sr
Capture Clock    : du.r_Count_11_LC_5_8_2/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__112/I                                        SRMux                          0              5537   3711  FALL       1
I__112/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_11_LC_5_8_2/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_5_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_10_LC_5_8_1/sr
Capture Clock    : du.r_Count_10_LC_5_8_1/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__112/I                                        SRMux                          0              5537   3711  FALL       1
I__112/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_10_LC_5_8_1/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_5_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_9_LC_5_8_0/sr
Capture Clock    : du.r_Count_9_LC_5_8_0/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__112/I                                        SRMux                          0              5537   3711  FALL       1
I__112/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_9_LC_5_8_0/sr                        LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__125/I                                            ClkMux                         0              2073  RISE       1
I__125/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_5_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_8_LC_5_7_7/sr
Capture Clock    : du.r_Count_8_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__113/I                                        SRMux                          0              5537   3711  FALL       1
I__113/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_8_LC_5_7_7/sr                        LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_5_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_7_LC_5_7_6/sr
Capture Clock    : du.r_Count_7_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__113/I                                        SRMux                          0              5537   3711  FALL       1
I__113/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_7_LC_5_7_6/sr                        LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_5_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_6_LC_5_7_5/sr
Capture Clock    : du.r_Count_6_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__113/I                                        SRMux                          0              5537   3711  FALL       1
I__113/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_6_LC_5_7_5/sr                        LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_5_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_5_LC_5_7_4/sr
Capture Clock    : du.r_Count_5_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__113/I                                        SRMux                          0              5537   3711  FALL       1
I__113/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_5_LC_5_7_4/sr                        LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_5_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_4_LC_5_7_3/sr
Capture Clock    : du.r_Count_4_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__113/I                                        SRMux                          0              5537   3711  FALL       1
I__113/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_4_LC_5_7_3/sr                        LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_5_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_3_LC_5_7_2/sr
Capture Clock    : du.r_Count_3_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__113/I                                        SRMux                          0              5537   3711  FALL       1
I__113/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_3_LC_5_7_2/sr                        LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_5_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_2_LC_5_7_1/sr
Capture Clock    : du.r_Count_2_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__113/I                                        SRMux                          0              5537   3711  FALL       1
I__113/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_2_LC_5_7_1/sr                        LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__127/I                                            ClkMux                         0              2073  RISE       1
I__127/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_5_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_17_LC_5_9_0/sr
Capture Clock    : du.r_Count_17_LC_5_9_0/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__114/I                                        SRMux                          0              5537   3711  FALL       1
I__114/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_17_LC_5_9_0/sr                       LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__128/I                                            ClkMux                         0              2073  RISE       1
I__128/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_5_9_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_0_LC_5_6_1/sr
Capture Clock    : du.r_Count_0_LC_5_6_1/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__115/I                                        SRMux                          0              5537   3711  FALL       1
I__115/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_0_LC_5_6_1/sr                        LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_5_6_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_6_8_3/lcout
Path End         : du.r_Count_1_LC_5_6_0/sr
Capture Clock    : du.r_Count_1_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 3711p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_6_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__133/I                                        Odrv12                         0              2921   3711  FALL       1
I__133/O                                        Odrv12                       540              3461   3711  FALL       1
I__136/I                                        LocalMux                       0              3461   3711  FALL       1
I__136/O                                        LocalMux                     309              3770   3711  FALL       1
I__140/I                                        InMux                          0              3770   3711  FALL       1
I__140/O                                        InMux                        217              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/in0                LogicCell40_SEQ_MODE_0000      0              3987   3711  FALL       1
du.r_State_RNIHQU54_LC_1_8_0/lcout              LogicCell40_SEQ_MODE_0000    386              4373   3711  FALL       1
I__52/I                                         LocalMux                       0              4373   3711  FALL       1
I__52/O                                         LocalMux                     309              4682   3711  FALL       1
I__53/I                                         IoInMux                        0              4682   3711  FALL       1
I__53/O                                         IoInMux                      217              4899   3711  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4899   3711  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5460   3711  FALL      18
I__110/I                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__110/O                                        gio2CtrlBuf                    0              5460   3711  FALL       1
I__111/I                                        GlobalMux                      0              5460   3711  FALL       1
I__111/O                                        GlobalMux                     77              5537   3711  FALL       1
I__115/I                                        SRMux                          0              5537   3711  FALL       1
I__115/O                                        SRMux                        358              5895   3711  FALL       1
du.r_Count_1_LC_5_6_0/sr                        LogicCell40_SEQ_MODE_1000      0              5895   3711  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__130/I                                            ClkMux                         0              2073  RISE       1
I__130/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_5_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : du.r_State_LC_6_8_3/in0
Capture Clock    : du.r_State_LC_6_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           clocked_logic                  0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__208/I                             Odrv12                         0               973   +INF  FALL       1
I__208/O                             Odrv12                       540              1513   +INF  FALL       1
I__210/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__210/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__212/I                             LocalMux                       0              2053   +INF  FALL       1
I__212/O                             LocalMux                     309              2362   +INF  FALL       1
I__214/I                             InMux                          0              2362   +INF  FALL       1
I__214/O                             InMux                        217              2579   +INF  FALL       1
du.r_State_LC_6_8_3/in0              LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__126/I                                            ClkMux                         0              2073  RISE       1
I__126/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_6_8_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_7_8_1/lcout
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8677
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               clocked_logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__123/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__123/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__124/I                                            GlobalMux                      0              1918  RISE       1
I__124/O                                            GlobalMux                    154              2073  RISE       1
I__129/I                                            ClkMux                         0              2073  RISE       1
I__129/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_7_8_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_7_8_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__142/I                           Odrv4                          0              2921   +INF  RISE       1
I__142/O                           Odrv4                        351              3272   +INF  RISE       1
I__144/I                           Span4Mux_s2_h                  0              3272   +INF  RISE       1
I__144/O                           Span4Mux_s2_h                203              3475   +INF  RISE       1
I__145/I                           IoSpan4Mux                     0              3475   +INF  RISE       1
I__145/O                           IoSpan4Mux                   288              3763   +INF  RISE       1
I__146/I                           LocalMux                       0              3763   +INF  RISE       1
I__146/O                           LocalMux                     330              4093   +INF  RISE       1
I__147/I                           IoInMux                        0              4093   +INF  RISE       1
I__147/O                           IoInMux                      259              4352   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4352   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6589   +INF  FALL       1
o_LED_1_obuf_iopad/DIN             IO_PAD                         0              6589   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8677   +INF  FALL       1
o_LED_1                            clocked_logic                  0              8677   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

