SEED:
	 repair_2021-07-13-14:33:25
SOURCE FILE:
	 /home/author/projects/verilog_repair/benchmarks/opencores/reed_solomon_decoder/out_stage_expert3_buggy1.v
TEST BENCH:
	 /home/author/projects/verilog_repair/benchmarks/opencores/reed_solomon_decoder/RS_dec_tb_t1.v
PROJ_DIR:
	 /home/author/projects/verilog_repair/benchmarks/opencores/reed_solomon_decoder/
FITNESS_MODE:
	 outputwires
EVAL_SCRIPT:
	 /home/author/projects/verilog_repair/benchmarks/opencores/reed_solomon_decoder/run.sh
ORACLE:
	 /home/author/projects/verilog_repair/benchmarks/opencores/reed_solomon_decoder/oracle_half.txt
PARAMETERS:
	gens=8
	popsize=5000
	mutation_rate=0.700000
	crossover_rate=0.300000
	replacement_rate=0.400000
	insertion_rate=0.300000
	deletion_rate=0.300000
	restarts=1
	fault_loc=True
	control_flow=True
	limit_transitive_dependency_set=True
	dependency_set_max=4

	[] --template_seeding--> ['template(increment_by_one,74)']		0
	[] --template_seeding--> ['template(sens_to_level,110)']		0.16232983064312281
	[] --template_seeding--> []		1
	[] --template_seeding--> ['template(sens_to_level,61)']		0
	[] --template_seeding--> ['template(decrement_by_one,195)']		0.9990466904994042
	[] --template_seeding--> ['template(increment_by_one,85)']		0
	[] --template_seeding--> []		1
	[] --template_seeding--> ['template(sens_to_level,61)']		0
	[] --template_seeding--> []		1
	[] --template_seeding--> ['template(decrement_by_one,111)']		0
	[] --template_seeding--> ['template(sens_to_level,110)']		0.16232983064312281
	[] --template_seeding--> ['template(negate_equality,161)']		0.040441026011386751
	[] --template_seeding--> ['template(sens_to_negedge,110)']		1


######## REPAIR FOUND ########
		['template(sens_to_negedge,110)']
TOTAL TIME TAKEN TO FIND REPAIR = 17.428651
Minimized patch: ['template(sens_to_negedge,110)']
