// Seed: 3304742240
module module_0 (
    output wor  id_0,
    output wire id_1,
    output wand id_2
);
  wire id_4;
endmodule
module module_0 (
    input  tri   id_0,
    input  wand  id_1,
    output tri   id_2,
    output wire  id_3,
    output uwire id_4,
    output wor   id_5,
    output wor   id_6,
    input  wire  id_7,
    input  tri1  module_1,
    input  tri0  id_9,
    input  wire  id_10,
    output tri   id_11,
    input  tri0  id_12,
    output tri   id_13,
    output uwire id_14,
    output logic id_15,
    output tri1  id_16,
    input  tri   id_17,
    input  uwire id_18,
    output tri0  id_19
);
  always_comb
    if (1 < id_18) begin : LABEL_0
      if (1) id_15 <= #1 1;
    end else assert (1 - 1) $display(id_1);
  module_0 modCall_1 (
      id_3,
      id_13,
      id_5
  );
endmodule
