{"platformName":"platformV2","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"platformV2","platHandOff":"C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/hdl/nexysa7fpga.xsa","platIntHandOff":"<platformDir>/hw/nexysa7fpga.xsa","deviceType":"FPGA","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"platformV2","systems":[{"systemName":"platformV2","systemDesc":"platformV2","sysIsBootAutoGen":"true","systemDispName":"platformV2","sysActiveDom":"freertos10_xilinx_domain","sysDefaultDom":"freertos10_xilinx_domain","domains":[{"domainName":"freertos10_xilinx_domain","domainDispName":"freertos10_xilinx on microblaze_0","domainDesc":"freertos10_xilinx_domain","processors":"microblaze_0","os":"freertos10_xilinx","sdxOs":"freertos10_xilinx","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"1.12","mssFile":"","md5Digest":"75c1078cf5d070af0aea8b2ba0df1e3d","compatibleApp":"","domType":"mssDomain","arch":"32-bit","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":[],"libOptions":{"freertos10_xilinx":{"stdin":"mdm_1","stdout":"mdm_1","libOptionNames":["stdin","stdout"]},"libsContainingOptions":["freertos10_xilinx"]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
