Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 10 18:45:11 2019
| Host         : LAPTOP-T9IKLUT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interfaz_UART_VGA_timing_summary_routed.rpt -pb interfaz_UART_VGA_timing_summary_routed.pb -rpx interfaz_UART_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : interfaz_UART_VGA
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 43 register/latch pins with no clock driven by root clock pin: UART/uart_rx_ctl_i0/rx_data_rdy_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: VGA/vga_sync_unit/pixel_tick_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 427 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.468        0.000                      0                  431        0.094        0.000                      0                  431        2.000        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_gen_clk_clk_wiz_0_0                   {0.000 10.000}       20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0                   {0.000 4.000}        8.000           125.000         
sys_clk_pin                                      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0                         6.923        0.000                      0                  369        0.094        0.000                      0                  369        9.500        0.000                       0                   100  
  clkfbout_gen_clk_clk_wiz_0_0                                                                                                                                                                     5.845        0.000                       0                     3  
sys_clk_pin                                            4.468        0.000                      0                   62        0.174        0.000                      0                   62        3.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
  To Clock:  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.044ns  (logic 5.870ns (45.003%)  route 7.174ns (54.997%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.681     1.684    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     2.140 r  VGA/conteo_reg[0]/Q
                         net (fo=6, routed)           0.961     3.101    VGA/conteo[0]
    SLICE_X1Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.714 f  VGA/conteo2_carry/O[1]
                         net (fo=5, routed)           0.616     4.330    VGA/p_1_in[2]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.303     4.633 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     4.633    VGA/dir[5]_i_6_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.183 r  VGA/dir_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.183    VGA/dir_reg[5]_i_2_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.405 f  VGA/char_add_reg[3]_i_4/O[0]
                         net (fo=3, routed)           0.860     6.265    VGA/char_add3[5]
    SLICE_X2Y5           LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  VGA/i__carry_i_22/O
                         net (fo=1, routed)           0.000     6.564    VGA/i__carry_i_22_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.144 r  VGA/i__carry_i_10/O[2]
                         net (fo=3, routed)           0.956     8.099    VGA/dir5[3]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.295     8.394 r  VGA/i__carry_i_11/O
                         net (fo=5, routed)           1.062     9.456    VGA/i__carry_i_11_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.348     9.804 r  VGA/i__carry_i_1/O
                         net (fo=2, routed)           0.509    10.313    VGA/i__carry_i_1_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.437 r  VGA/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.437    VGA/i__carry_i_5_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.813 r  VGA/dir3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.813    VGA/dir3_inferred__1/i__carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.032 r  VGA/dir3_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.765    11.797    VGA/dir3_inferred__1/i__carry__0_n_7
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.295    12.092 r  VGA/dir0_carry__0_i_10/O
                         net (fo=1, routed)           0.403    12.495    VGA/dir0_carry__0_i_10_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.619 r  VGA/dir0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.619    VGA/dir0_carry__0_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.020 r  VGA/dir0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.020    VGA/dir0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.354 r  VGA/dir0_carry__1/O[1]
                         net (fo=1, routed)           1.042    14.397    VGA/PCIN[15]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.331    14.728 r  VGA/dir[15]_i_1/O
                         net (fo=1, routed)           0.000    14.728    VGA/p_1_in[15]
    SLICE_X6Y8           FDRE                                         r  VGA/dir_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.505    21.508    VGA/clk50
    SLICE_X6Y8           FDRE                                         r  VGA/dir_reg[15]/C
                         clock pessimism              0.105    21.613    
                         clock uncertainty           -0.080    21.533    
    SLICE_X6Y8           FDRE (Setup_fdre_C_D)        0.118    21.651    VGA/dir_reg[15]
  -------------------------------------------------------------------
                         required time                         21.651    
                         arrival time                         -14.728    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 5.840ns (45.651%)  route 6.953ns (54.349%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.681     1.684    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     2.140 r  VGA/conteo_reg[0]/Q
                         net (fo=6, routed)           0.961     3.101    VGA/conteo[0]
    SLICE_X1Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.714 f  VGA/conteo2_carry/O[1]
                         net (fo=5, routed)           0.616     4.330    VGA/p_1_in[2]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.303     4.633 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     4.633    VGA/dir[5]_i_6_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.183 r  VGA/dir_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.183    VGA/dir_reg[5]_i_2_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.405 f  VGA/char_add_reg[3]_i_4/O[0]
                         net (fo=3, routed)           0.860     6.265    VGA/char_add3[5]
    SLICE_X2Y5           LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  VGA/i__carry_i_22/O
                         net (fo=1, routed)           0.000     6.564    VGA/i__carry_i_22_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.144 r  VGA/i__carry_i_10/O[2]
                         net (fo=3, routed)           0.956     8.099    VGA/dir5[3]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.295     8.394 r  VGA/i__carry_i_11/O
                         net (fo=5, routed)           1.062     9.456    VGA/i__carry_i_11_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.348     9.804 r  VGA/i__carry_i_1/O
                         net (fo=2, routed)           0.509    10.313    VGA/i__carry_i_1_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.437 r  VGA/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.437    VGA/i__carry_i_5_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.813 r  VGA/dir3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.813    VGA/dir3_inferred__1/i__carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.032 r  VGA/dir3_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.765    11.797    VGA/dir3_inferred__1/i__carry__0_n_7
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.295    12.092 r  VGA/dir0_carry__0_i_10/O
                         net (fo=1, routed)           0.403    12.495    VGA/dir0_carry__0_i_10_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.619 r  VGA/dir0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.619    VGA/dir0_carry__0_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.020 r  VGA/dir0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.020    VGA/dir0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.134 r  VGA/dir0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.134    VGA/dir0_carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.356 r  VGA/dir0_carry__2/O[0]
                         net (fo=1, routed)           0.821    14.178    VGA/PCIN[18]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.299    14.477 r  VGA/dir[18]_i_2/O
                         net (fo=1, routed)           0.000    14.477    VGA/p_1_in[18]
    SLICE_X6Y8           FDRE                                         r  VGA/dir_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.505    21.508    VGA/clk50
    SLICE_X6Y8           FDRE                                         r  VGA/dir_reg[18]/C
                         clock pessimism              0.105    21.613    
                         clock uncertainty           -0.080    21.533    
    SLICE_X6Y8           FDRE (Setup_fdre_C_D)        0.079    21.612    VGA/dir_reg[18]
  -------------------------------------------------------------------
                         required time                         21.612    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.579ns  (logic 5.358ns (42.594%)  route 7.221ns (57.406%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.681     1.684    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     2.140 r  VGA/conteo_reg[0]/Q
                         net (fo=6, routed)           0.961     3.101    VGA/conteo[0]
    SLICE_X1Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.714 f  VGA/conteo2_carry/O[1]
                         net (fo=5, routed)           0.616     4.330    VGA/p_1_in[2]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.303     4.633 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     4.633    VGA/dir[5]_i_6_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.183 r  VGA/dir_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.183    VGA/dir_reg[5]_i_2_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.405 f  VGA/char_add_reg[3]_i_4/O[0]
                         net (fo=3, routed)           0.860     6.265    VGA/char_add3[5]
    SLICE_X2Y5           LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  VGA/i__carry_i_22/O
                         net (fo=1, routed)           0.000     6.564    VGA/i__carry_i_22_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.144 r  VGA/i__carry_i_10/O[2]
                         net (fo=3, routed)           0.956     8.099    VGA/dir5[3]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.295     8.394 r  VGA/i__carry_i_11/O
                         net (fo=5, routed)           1.062     9.456    VGA/i__carry_i_11_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.348     9.804 r  VGA/i__carry_i_1/O
                         net (fo=2, routed)           0.509    10.313    VGA/i__carry_i_1_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.437 r  VGA/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.437    VGA/i__carry_i_5_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.813 r  VGA/dir3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.813    VGA/dir3_inferred__1/i__carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.032 r  VGA/dir3_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.765    11.797    VGA/dir3_inferred__1/i__carry__0_n_7
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.295    12.092 r  VGA/dir0_carry__0_i_10/O
                         net (fo=1, routed)           0.403    12.495    VGA/dir0_carry__0_i_10_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.619 r  VGA/dir0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.619    VGA/dir0_carry__0_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.867 r  VGA/dir0_carry__0/O[3]
                         net (fo=1, routed)           0.478    13.346    VGA/PCIN[13]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.306    13.652 r  VGA/dir[13]_i_1/O
                         net (fo=1, routed)           0.611    14.263    VGA/p_1_in[13]
    SLICE_X7Y8           FDRE                                         r  VGA/dir_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.505    21.508    VGA/clk50
    SLICE_X7Y8           FDRE                                         r  VGA/dir_reg[13]/C
                         clock pessimism              0.105    21.613    
                         clock uncertainty           -0.080    21.533    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)       -0.047    21.486    VGA/dir_reg[13]
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  7.223    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.642ns  (logic 5.846ns (46.244%)  route 6.796ns (53.756%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.681     1.684    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     2.140 r  VGA/conteo_reg[0]/Q
                         net (fo=6, routed)           0.961     3.101    VGA/conteo[0]
    SLICE_X1Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.714 f  VGA/conteo2_carry/O[1]
                         net (fo=5, routed)           0.616     4.330    VGA/p_1_in[2]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.303     4.633 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     4.633    VGA/dir[5]_i_6_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.183 r  VGA/dir_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.183    VGA/dir_reg[5]_i_2_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.405 f  VGA/char_add_reg[3]_i_4/O[0]
                         net (fo=3, routed)           0.860     6.265    VGA/char_add3[5]
    SLICE_X2Y5           LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  VGA/i__carry_i_22/O
                         net (fo=1, routed)           0.000     6.564    VGA/i__carry_i_22_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.144 r  VGA/i__carry_i_10/O[2]
                         net (fo=3, routed)           0.956     8.099    VGA/dir5[3]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.295     8.394 r  VGA/i__carry_i_11/O
                         net (fo=5, routed)           1.062     9.456    VGA/i__carry_i_11_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.348     9.804 r  VGA/i__carry_i_1/O
                         net (fo=2, routed)           0.509    10.313    VGA/i__carry_i_1_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.437 r  VGA/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.437    VGA/i__carry_i_5_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.813 r  VGA/dir3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.813    VGA/dir3_inferred__1/i__carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.032 r  VGA/dir3_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.765    11.797    VGA/dir3_inferred__1/i__carry__0_n_7
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.295    12.092 r  VGA/dir0_carry__0_i_10/O
                         net (fo=1, routed)           0.403    12.495    VGA/dir0_carry__0_i_10_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.619 r  VGA/dir0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.619    VGA/dir0_carry__0_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.020 r  VGA/dir0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.020    VGA/dir0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.333 r  VGA/dir0_carry__1/O[3]
                         net (fo=1, routed)           0.664    13.998    VGA/PCIN[17]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.328    14.326 r  VGA/dir[17]_i_1/O
                         net (fo=1, routed)           0.000    14.326    VGA/p_1_in[17]
    SLICE_X4Y9           FDRE                                         r  VGA/dir_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.549    21.552    VGA/clk50
    SLICE_X4Y9           FDRE                                         r  VGA/dir_reg[17]/C
                         clock pessimism              0.105    21.657    
                         clock uncertainty           -0.080    21.577    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)        0.118    21.695    VGA/dir_reg[17]
  -------------------------------------------------------------------
                         required time                         21.695    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.402ns  (logic 5.746ns (46.332%)  route 6.656ns (53.668%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.681     1.684    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     2.140 r  VGA/conteo_reg[0]/Q
                         net (fo=6, routed)           0.961     3.101    VGA/conteo[0]
    SLICE_X1Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.714 f  VGA/conteo2_carry/O[1]
                         net (fo=5, routed)           0.616     4.330    VGA/p_1_in[2]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.303     4.633 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     4.633    VGA/dir[5]_i_6_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.183 r  VGA/dir_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.183    VGA/dir_reg[5]_i_2_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.405 f  VGA/char_add_reg[3]_i_4/O[0]
                         net (fo=3, routed)           0.860     6.265    VGA/char_add3[5]
    SLICE_X2Y5           LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  VGA/i__carry_i_22/O
                         net (fo=1, routed)           0.000     6.564    VGA/i__carry_i_22_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.144 r  VGA/i__carry_i_10/O[2]
                         net (fo=3, routed)           0.956     8.099    VGA/dir5[3]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.295     8.394 r  VGA/i__carry_i_11/O
                         net (fo=5, routed)           1.062     9.456    VGA/i__carry_i_11_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.348     9.804 r  VGA/i__carry_i_1/O
                         net (fo=2, routed)           0.509    10.313    VGA/i__carry_i_1_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.437 r  VGA/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.437    VGA/i__carry_i_5_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.813 r  VGA/dir3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.813    VGA/dir3_inferred__1/i__carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.032 r  VGA/dir3_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.765    11.797    VGA/dir3_inferred__1/i__carry__0_n_7
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.295    12.092 r  VGA/dir0_carry__0_i_10/O
                         net (fo=1, routed)           0.403    12.495    VGA/dir0_carry__0_i_10_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.619 r  VGA/dir0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.619    VGA/dir0_carry__0_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.020 r  VGA/dir0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.020    VGA/dir0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.259 r  VGA/dir0_carry__1/O[2]
                         net (fo=1, routed)           0.524    13.784    VGA/PCIN[16]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.302    14.086 r  VGA/dir[16]_i_1/O
                         net (fo=1, routed)           0.000    14.086    VGA/p_1_in[16]
    SLICE_X4Y9           FDRE                                         r  VGA/dir_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.549    21.552    VGA/clk50
    SLICE_X4Y9           FDRE                                         r  VGA/dir_reg[16]/C
                         clock pessimism              0.105    21.657    
                         clock uncertainty           -0.080    21.577    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)        0.077    21.654    VGA/dir_reg[16]
  -------------------------------------------------------------------
                         required time                         21.654    
                         arrival time                         -14.086    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.297ns  (logic 5.726ns (46.563%)  route 6.571ns (53.437%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.681     1.684    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     2.140 r  VGA/conteo_reg[0]/Q
                         net (fo=6, routed)           0.961     3.101    VGA/conteo[0]
    SLICE_X1Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.714 f  VGA/conteo2_carry/O[1]
                         net (fo=5, routed)           0.616     4.330    VGA/p_1_in[2]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.303     4.633 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     4.633    VGA/dir[5]_i_6_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.183 r  VGA/dir_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.183    VGA/dir_reg[5]_i_2_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.405 f  VGA/char_add_reg[3]_i_4/O[0]
                         net (fo=3, routed)           0.860     6.265    VGA/char_add3[5]
    SLICE_X2Y5           LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  VGA/i__carry_i_22/O
                         net (fo=1, routed)           0.000     6.564    VGA/i__carry_i_22_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.144 r  VGA/i__carry_i_10/O[2]
                         net (fo=3, routed)           0.956     8.099    VGA/dir5[3]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.295     8.394 r  VGA/i__carry_i_11/O
                         net (fo=5, routed)           1.062     9.456    VGA/i__carry_i_11_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.348     9.804 r  VGA/i__carry_i_1/O
                         net (fo=2, routed)           0.509    10.313    VGA/i__carry_i_1_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.437 r  VGA/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.437    VGA/i__carry_i_5_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.813 r  VGA/dir3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.813    VGA/dir3_inferred__1/i__carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.032 r  VGA/dir3_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.765    11.797    VGA/dir3_inferred__1/i__carry__0_n_7
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.295    12.092 r  VGA/dir0_carry__0_i_10/O
                         net (fo=1, routed)           0.403    12.495    VGA/dir0_carry__0_i_10_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.619 r  VGA/dir0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.619    VGA/dir0_carry__0_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.020 r  VGA/dir0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.020    VGA/dir0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.242 r  VGA/dir0_carry__1/O[0]
                         net (fo=1, routed)           0.440    13.682    VGA/PCIN[14]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.299    13.981 r  VGA/dir[14]_i_1/O
                         net (fo=1, routed)           0.000    13.981    VGA/p_1_in[14]
    SLICE_X4Y9           FDRE                                         r  VGA/dir_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.549    21.552    VGA/clk50
    SLICE_X4Y9           FDRE                                         r  VGA/dir_reg[14]/C
                         clock pessimism              0.105    21.657    
                         clock uncertainty           -0.080    21.577    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)        0.081    21.658    VGA/dir_reg[14]
  -------------------------------------------------------------------
                         required time                         21.658    
                         arrival time                         -13.981    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 4.891ns (42.067%)  route 6.736ns (57.934%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.681     1.684    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     2.140 r  VGA/conteo_reg[0]/Q
                         net (fo=6, routed)           0.961     3.101    VGA/conteo[0]
    SLICE_X1Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.714 f  VGA/conteo2_carry/O[1]
                         net (fo=5, routed)           0.616     4.330    VGA/p_1_in[2]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.303     4.633 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     4.633    VGA/dir[5]_i_6_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.183 r  VGA/dir_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.183    VGA/dir_reg[5]_i_2_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.405 f  VGA/char_add_reg[3]_i_4/O[0]
                         net (fo=3, routed)           0.860     6.265    VGA/char_add3[5]
    SLICE_X2Y5           LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  VGA/i__carry_i_22/O
                         net (fo=1, routed)           0.000     6.564    VGA/i__carry_i_22_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.144 r  VGA/i__carry_i_10/O[2]
                         net (fo=3, routed)           0.956     8.099    VGA/dir5[3]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.295     8.394 r  VGA/i__carry_i_11/O
                         net (fo=5, routed)           1.224     9.619    VGA/i__carry_i_11_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I3_O)        0.348     9.967 r  VGA/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.967    VGA/i__carry_i_6_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.217 r  VGA/dir3_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           1.109    11.326    VGA/dir3_inferred__1/i__carry_n_5
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.301    11.627 r  VGA/dir0_carry__0_i_2/O
                         net (fo=2, routed)           0.488    12.115    VGA/dir0_carry__0_i_2_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124    12.239 r  VGA/dir0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.239    VGA/dir0_carry__0_i_6_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.487 r  VGA/dir0_carry__0/O[2]
                         net (fo=1, routed)           0.522    13.009    VGA/PCIN[12]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.302    13.311 r  VGA/dir[12]_i_1/O
                         net (fo=1, routed)           0.000    13.311    VGA/p_1_in[12]
    SLICE_X6Y8           FDRE                                         r  VGA/dir_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.505    21.508    VGA/clk50
    SLICE_X6Y8           FDRE                                         r  VGA/dir_reg[12]/C
                         clock pessimism              0.105    21.613    
                         clock uncertainty           -0.080    21.533    
    SLICE_X6Y8           FDRE (Setup_fdre_C_D)        0.081    21.614    VGA/dir_reg[12]
  -------------------------------------------------------------------
                         required time                         21.614    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 4.935ns (45.690%)  route 5.866ns (54.310%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.681     1.684    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     2.140 r  VGA/conteo_reg[0]/Q
                         net (fo=6, routed)           0.961     3.101    VGA/conteo[0]
    SLICE_X1Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.714 f  VGA/conteo2_carry/O[1]
                         net (fo=5, routed)           0.616     4.330    VGA/p_1_in[2]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.303     4.633 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     4.633    VGA/dir[5]_i_6_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.213 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.485     5.698    VGA/char_add3[3]
    SLICE_X3Y5           LUT3 (Prop_lut3_I1_O)        0.302     6.000 r  VGA/i__carry_i_19/O
                         net (fo=1, routed)           0.338     6.338    VGA/i__carry_i_19_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.936 r  VGA/i__carry_i_10/O[1]
                         net (fo=3, routed)           0.801     7.737    VGA/dir5[2]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.331     8.068 r  VGA/i__carry_i_12/O
                         net (fo=4, routed)           0.990     9.058    VGA/i__carry_i_12_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I3_O)        0.332     9.390 r  VGA/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.390    VGA/i__carry_i_7_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.620 r  VGA/dir3_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.956    10.575    VGA/dir3_inferred__1/i__carry_n_6
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.334    10.909 r  VGA/dir0_carry__0_i_3/O
                         net (fo=2, routed)           0.169    11.078    VGA/dir0_carry__0_i_3_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.326    11.404 r  VGA/dir0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.404    VGA/dir0_carry__0_i_7_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.631 r  VGA/dir0_carry__0/O[1]
                         net (fo=1, routed)           0.551    12.182    VGA/PCIN[11]
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.303    12.485 r  VGA/dir[11]_i_1/O
                         net (fo=1, routed)           0.000    12.485    VGA/p_1_in[11]
    SLICE_X5Y6           FDRE                                         r  VGA/dir_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.551    21.554    VGA/clk50
    SLICE_X5Y6           FDRE                                         r  VGA/dir_reg[11]/C
                         clock pessimism              0.105    21.659    
                         clock uncertainty           -0.080    21.579    
    SLICE_X5Y6           FDRE (Setup_fdre_C_D)        0.029    21.608    VGA/dir_reg[11]
  -------------------------------------------------------------------
                         required time                         21.608    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.634ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.290ns  (logic 4.597ns (44.675%)  route 5.693ns (55.325%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.681     1.684    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     2.140 r  VGA/conteo_reg[0]/Q
                         net (fo=6, routed)           0.961     3.101    VGA/conteo[0]
    SLICE_X1Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.714 f  VGA/conteo2_carry/O[1]
                         net (fo=5, routed)           0.616     4.330    VGA/p_1_in[2]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.303     4.633 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     4.633    VGA/dir[5]_i_6_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.213 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.485     5.698    VGA/char_add3[3]
    SLICE_X3Y5           LUT3 (Prop_lut3_I1_O)        0.302     6.000 r  VGA/i__carry_i_19/O
                         net (fo=1, routed)           0.338     6.338    VGA/i__carry_i_19_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.936 r  VGA/i__carry_i_10/O[1]
                         net (fo=3, routed)           0.801     7.737    VGA/dir5[2]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.331     8.068 r  VGA/i__carry_i_12/O
                         net (fo=4, routed)           0.990     9.058    VGA/i__carry_i_12_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I3_O)        0.332     9.390 r  VGA/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.390    VGA/i__carry_i_7_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.620 r  VGA/dir3_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.956    10.575    VGA/dir3_inferred__1/i__carry_n_6
    SLICE_X5Y8           LUT4 (Prop_lut4_I0_O)        0.306    10.881 r  VGA/dir0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.881    VGA/dir0_carry__0_i_8_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.128 r  VGA/dir0_carry__0/O[0]
                         net (fo=1, routed)           0.546    11.675    VGA/PCIN[10]
    SLICE_X5Y5           LUT3 (Prop_lut3_I2_O)        0.299    11.974 r  VGA/dir[10]_i_1/O
                         net (fo=1, routed)           0.000    11.974    VGA/p_1_in[10]
    SLICE_X5Y5           FDRE                                         r  VGA/dir_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.551    21.554    VGA/clk50
    SLICE_X5Y5           FDRE                                         r  VGA/dir_reg[10]/C
                         clock pessimism              0.105    21.659    
                         clock uncertainty           -0.080    21.579    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)        0.029    21.608    VGA/dir_reg[10]
  -------------------------------------------------------------------
                         required time                         21.608    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  9.634    

Slack (MET) :             10.075ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.713ns  (logic 3.813ns (39.258%)  route 5.900ns (60.742%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.681     1.684    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     2.140 r  VGA/conteo_reg[0]/Q
                         net (fo=6, routed)           0.961     3.101    VGA/conteo[0]
    SLICE_X1Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.714 f  VGA/conteo2_carry/O[1]
                         net (fo=5, routed)           0.616     4.330    VGA/p_1_in[2]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.303     4.633 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     4.633    VGA/dir[5]_i_6_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.213 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.485     5.698    VGA/char_add3[3]
    SLICE_X3Y5           LUT3 (Prop_lut3_I1_O)        0.302     6.000 r  VGA/i__carry_i_19/O
                         net (fo=1, routed)           0.338     6.338    VGA/i__carry_i_19_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.820 r  VGA/i__carry_i_10/O[0]
                         net (fo=3, routed)           0.588     7.408    VGA/dir5[1]
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.299     7.707 r  VGA/i__carry_i_14/O
                         net (fo=7, routed)           1.047     8.754    VGA/i__carry_i_14_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I1_O)        0.124     8.878 r  VGA/dir0_carry_i_3/O
                         net (fo=2, routed)           0.638     9.516    VGA/dir0_carry_i_3_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I0_O)        0.124     9.640 r  VGA/dir0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.640    VGA/dir0_carry_i_7_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.867 r  VGA/dir0_carry/O[1]
                         net (fo=1, routed)           0.658    10.525    VGA/PCIN[7]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.303    10.828 r  VGA/dir[7]_i_1/O
                         net (fo=1, routed)           0.568    11.397    VGA/p_1_in[7]
    SLICE_X7Y8           FDRE                                         r  VGA/dir_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.505    21.508    VGA/clk50
    SLICE_X7Y8           FDRE                                         r  VGA/dir_reg[7]/C
                         clock pessimism              0.105    21.613    
                         clock uncertainty           -0.080    21.533    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)       -0.061    21.472    VGA/dir_reg[7]
  -------------------------------------------------------------------
                         required time                         21.472    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                 10.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 VGA/dir_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.919%)  route 0.171ns (51.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.565     0.567    VGA/clk50
    SLICE_X6Y8           FDRE                                         r  VGA/dir_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA/dir_reg[12]/Q
                         net (fo=15, routed)          0.171     0.902    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.808    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 VGA/dir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.919%)  route 0.171ns (51.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.566     0.568    VGA/clk50
    SLICE_X6Y6           FDRE                                         r  VGA/dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.732 r  VGA/dir_reg[2]/Q
                         net (fo=15, routed)          0.171     0.903    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.808    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.941%)  route 0.221ns (61.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.565     0.567    VGA/clk50
    SLICE_X7Y8           FDRE                                         r  VGA/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     0.708 r  VGA/dir_reg[1]/Q
                         net (fo=15, routed)          0.221     0.929    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     0.808    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 VGA/dir_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.700%)  route 0.233ns (62.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.565     0.567    VGA/clk50
    SLICE_X7Y8           FDRE                                         r  VGA/dir_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     0.708 r  VGA/dir_reg[7]/Q
                         net (fo=15, routed)          0.233     0.941    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.808    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 VGA/dir_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.324%)  route 0.179ns (54.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.565     0.567    VGA/clk50
    SLICE_X6Y8           FDRE                                         r  VGA/dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     0.715 r  VGA/dir_reg[3]/Q
                         net (fo=15, routed)          0.179     0.893    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130     0.755    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 VGA/pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.168%)  route 0.330ns (66.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.564     0.566    VGA/clk50
    SLICE_X6Y10          FDRE                                         r  VGA/pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  VGA/pixel_value_reg_reg[0]/Q
                         net (fo=15, routed)          0.330     1.060    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.867     0.869    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.252     0.617    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.913    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 VGA/dir_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.233%)  route 0.187ns (55.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.565     0.567    VGA/clk50
    SLICE_X6Y8           FDRE                                         r  VGA/dir_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     0.715 r  VGA/dir_reg[15]/Q
                         net (fo=29, routed)          0.187     0.901    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.126     0.751    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 VGA/dir_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.351%)  route 0.233ns (58.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.565     0.567    VGA/clk50
    SLICE_X6Y7           FDRE                                         r  VGA/dir_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA/dir_reg[6]/Q
                         net (fo=15, routed)          0.233     0.963    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.808    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 VGA/dir_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.309%)  route 0.233ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.565     0.567    VGA/clk50
    SLICE_X6Y7           FDRE                                         r  VGA/dir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA/dir_reg[4]/Q
                         net (fo=15, routed)          0.233     0.964    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.808    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 VGA/dir_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.117%)  route 0.226ns (63.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.565     0.567    VGA/clk50
    SLICE_X7Y8           FDRE                                         r  VGA/dir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.128     0.695 r  VGA/dir_reg[13]/Q
                         net (fo=15, routed)          0.226     0.921    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129     0.754    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y0      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y1      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y3      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y4      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y5      VGA/vga_sync_unit/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y5      VGA/vga_sync_unit/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y5      VGA/vga_sync_unit/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y5      VGA/vga_sync_unit/h_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y6      VGA/vga_sync_unit/h_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y6      VGA/vga_sync_unit/h_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y6      VGA/vga_sync_unit/h_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y6      VGA/vga_sync_unit/h_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y6      VGA/vga_sync_unit/h_count_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y5      VGA/vga_sync_unit/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y5      VGA/vga_sync_unit/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y5      VGA/vga_sync_unit/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y5      VGA/vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y5      VGA/vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y5      VGA/vga_sync_unit/h_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y5      VGA/vga_sync_unit/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y5      VGA/vga_sync_unit/h_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y5      VGA/vga_sync_unit/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y6      VGA/vga_sync_unit/h_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y6      VGA/vga_sync_unit/h_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.064ns (31.115%)  route 2.356ns (68.885%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     5.314    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.991     6.761    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X15Y1          LUT4 (Prop_lut4_I3_O)        0.152     6.913 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.427     7.340    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X16Y1          LUT4 (Prop_lut4_I0_O)        0.332     7.672 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.602     8.274    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X15Y1          LUT4 (Prop_lut4_I2_O)        0.124     8.398 r  UART/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.336     8.734    UART/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    12.862    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.218    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)       -0.016    13.202    UART/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 1.267ns (37.019%)  route 2.156ns (62.981%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     5.314    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.991     6.761    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X15Y1          LUT4 (Prop_lut4_I3_O)        0.152     6.913 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.496     7.409    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X17Y2          LUT5 (Prop_lut5_I1_O)        0.327     7.736 f  UART/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.669     8.405    UART/uart_rx_ctl_i0/bit_cnt[2]_i_3_n_0
    SLICE_X17Y2          LUT4 (Prop_lut4_I3_O)        0.332     8.737 r  UART/uart_rx_ctl_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.737    UART/uart_rx_ctl_i0/bit_cnt[1]_i_1_n_0
    SLICE_X17Y2          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    12.862    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X17Y2          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.218    
    SLICE_X17Y2          FDRE (Setup_fdre_C_D)        0.029    13.247    UART/uart_rx_ctl_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.968ns (30.315%)  route 2.225ns (69.685%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 12.863 - 8.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     5.314    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.991     6.761    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X15Y1          LUT4 (Prop_lut4_I3_O)        0.152     6.913 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.899     7.813    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X15Y0          LUT5 (Prop_lut5_I3_O)        0.360     8.173 r  UART/uart_rx_ctl_i0/over_sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.335     8.507    UART/uart_rx_ctl_i0/p_0_in[0]
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    12.863    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism              0.451    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X15Y0          FDRE (Setup_fdre_C_D)       -0.255    13.024    UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.295ns (37.530%)  route 2.156ns (62.470%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     5.314    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.991     6.761    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X15Y1          LUT4 (Prop_lut4_I3_O)        0.152     6.913 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.496     7.409    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X17Y2          LUT5 (Prop_lut5_I1_O)        0.327     7.736 f  UART/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.669     8.405    UART/uart_rx_ctl_i0/bit_cnt[2]_i_3_n_0
    SLICE_X17Y2          LUT5 (Prop_lut5_I4_O)        0.360     8.765 r  UART/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.765    UART/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0
    SLICE_X17Y2          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    12.862    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X17Y2          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.218    
    SLICE_X17Y2          FDRE (Setup_fdre_C_D)        0.075    13.293    UART/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.293    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.064ns (33.608%)  route 2.102ns (66.392%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     5.314    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.991     6.761    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X15Y1          LUT4 (Prop_lut4_I3_O)        0.152     6.913 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.427     7.340    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X16Y1          LUT4 (Prop_lut4_I0_O)        0.332     7.672 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.305     7.977    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X16Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.101 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.379     8.480    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X17Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    12.862    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X17Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.218    
    SLICE_X17Y1          FDRE (Setup_fdre_C_CE)      -0.205    13.013    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.013    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 1.064ns (35.745%)  route 1.913ns (64.255%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     5.314    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.991     6.761    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X15Y1          LUT4 (Prop_lut4_I3_O)        0.152     6.913 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.427     7.340    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X16Y1          LUT4 (Prop_lut4_I0_O)        0.332     7.672 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.305     7.977    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X16Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.101 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.190     8.291    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    12.862    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.218    
    SLICE_X16Y1          FDRE (Setup_fdre_C_CE)      -0.169    13.049    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 1.064ns (35.745%)  route 1.913ns (64.255%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     5.314    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.991     6.761    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X15Y1          LUT4 (Prop_lut4_I3_O)        0.152     6.913 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.427     7.340    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X16Y1          LUT4 (Prop_lut4_I0_O)        0.332     7.672 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.305     7.977    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X16Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.101 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.190     8.291    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    12.862    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.218    
    SLICE_X16Y1          FDRE (Setup_fdre_C_CE)      -0.169    13.049    UART/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 1.064ns (35.745%)  route 1.913ns (64.255%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     5.314    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.991     6.761    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X15Y1          LUT4 (Prop_lut4_I3_O)        0.152     6.913 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.427     7.340    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X16Y1          LUT4 (Prop_lut4_I0_O)        0.332     7.672 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.305     7.977    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X16Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.101 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.190     8.291    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    12.862    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.218    
    SLICE_X16Y1          FDRE (Setup_fdre_C_CE)      -0.169    13.049    UART/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.064ns (33.407%)  route 2.121ns (66.593%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     5.314    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.991     6.761    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X15Y1          LUT4 (Prop_lut4_I3_O)        0.152     6.913 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.427     7.340    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X16Y1          LUT4 (Prop_lut4_I0_O)        0.332     7.672 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.703     8.375    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X16Y1          LUT4 (Prop_lut4_I3_O)        0.124     8.499 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     8.499    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    12.862    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.218    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)        0.077    13.295    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.295    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_baud_gen_rx_i0/internal_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.733ns (26.243%)  route 2.060ns (73.757%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.678     5.312    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X18Y2          FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDRE (Prop_fdre_C_Q)         0.456     5.768 r  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/Q
                         net (fo=3, routed)           1.019     6.788    UART/uart_baud_gen_rx_i0/internal_count[3]
    SLICE_X17Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.912 r  UART/uart_baud_gen_rx_i0/internal_count[2]_i_2/O
                         net (fo=2, routed)           0.517     7.429    UART/uart_baud_gen_rx_i0/internal_count[2]_i_2_n_0
    SLICE_X16Y2          LUT4 (Prop_lut4_I0_O)        0.153     7.582 r  UART/uart_baud_gen_rx_i0/internal_count[2]_i_1/O
                         net (fo=1, routed)           0.524     8.105    UART/uart_baud_gen_rx_i0/internal_count_0[2]
    SLICE_X16Y2          FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    12.862    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X16Y2          FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
                         clock pessimism              0.425    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X16Y2          FDRE (Setup_fdre_C_D)       -0.252    13.000    UART/uart_baud_gen_rx_i0/internal_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  4.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.539%)  route 0.121ns (39.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.444    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X17Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.121     1.706    UART/uart_rx_ctl_i0/state__0[0]
    SLICE_X16Y1          LUT4 (Prop_lut4_I1_O)        0.045     1.751 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.751    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.959    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.502     1.457    
    SLICE_X16Y1          FDRE (Hold_fdre_C_D)         0.120     1.577    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.724%)  route 0.160ns (46.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.444    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X17Y2          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.160     1.745    UART/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  UART/uart_rx_ctl_i0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    UART/uart_rx_ctl_i0/state[0]_i_1_n_0
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.959    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X16Y1          FDRE (Hold_fdre_C_D)         0.121     1.581    UART/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.444    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X16Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.164     1.608 f  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.105     1.713    UART/uart_rx_ctl_i0/state__0[1]
    SLICE_X17Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  UART/uart_rx_ctl_i0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.758    UART/uart_rx_ctl_i0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X17Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.959    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X17Y1          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.502     1.457    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.091     1.548    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.444    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.128     1.572 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           0.085     1.657    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X15Y0          LUT5 (Prop_lut5_I3_O)        0.099     1.756 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.756    UART/uart_rx_ctl_i0/p_0_in[3]
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.959    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                         clock pessimism             -0.515     1.444    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.091     1.535    UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.403%)  route 0.132ns (41.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.444    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.132     1.717    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X15Y0          LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  UART/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    UART/uart_rx_ctl_i0/p_0_in[1]
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.959    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y0          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism             -0.515     1.444    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.092     1.536    UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UART/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.511%)  route 0.168ns (44.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.443    UART/meta_harden_rxd_i0/sys_clk
    SLICE_X16Y3          FDRE                                         r  UART/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  UART/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=15, routed)          0.168     1.774    UART/uart_rx_ctl_i0/rx_data_reg[6]_0
    SLICE_X16Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.819 r  UART/uart_rx_ctl_i0/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    UART/uart_rx_ctl_i0/rx_data[3]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.958    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X16Y4          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[3]/C
                         clock pessimism             -0.499     1.459    
    SLICE_X16Y4          FDRE (Hold_fdre_C_D)         0.120     1.579    UART/uart_rx_ctl_i0/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 meta_harden_rst_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            meta_harden_rst_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.443    meta_harden_rst_i0/sys_clk
    SLICE_X17Y5          FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  meta_harden_rst_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.176     1.760    meta_harden_rst_i0/signal_meta
    SLICE_X17Y5          FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.958    meta_harden_rst_i0/sys_clk
    SLICE_X17Y5          FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
                         clock pessimism             -0.515     1.443    
    SLICE_X17Y5          FDRE (Hold_fdre_C_D)         0.070     1.513    meta_harden_rst_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.443    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  UART/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=2, routed)           0.168     1.752    UART/uart_rx_ctl_i0/D[1]
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.045     1.797 r  UART/uart_rx_ctl_i0/rx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    UART/uart_rx_ctl_i0/rx_data[1]_i_1_n_0
    SLICE_X15Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.958    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[1]/C
                         clock pessimism             -0.515     1.443    
    SLICE_X15Y3          FDRE (Hold_fdre_C_D)         0.091     1.534    UART/uart_rx_ctl_i0/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.444    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y2          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=2, routed)           0.172     1.757    UART/uart_rx_ctl_i0/rx_data_rdy
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  UART/uart_rx_ctl_i0/rx_data_rdy_i_1/O
                         net (fo=1, routed)           0.000     1.802    UART/uart_rx_ctl_i0/rx_data_rdy_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.959    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X15Y2          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_rdy_reg/C
                         clock pessimism             -0.515     1.444    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.092     1.536    UART/uart_rx_ctl_i0/rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.444    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X17Y2          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/Q
                         net (fo=13, routed)          0.192     1.777    UART/uart_rx_ctl_i0/bit_cnt[1]
    SLICE_X17Y2          LUT5 (Prop_lut5_I2_O)        0.042     1.819 r  UART/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    UART/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0
    SLICE_X17Y2          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.959    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X17Y2          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.515     1.444    
    SLICE_X17Y2          FDRE (Hold_fdre_C_D)         0.107     1.551    UART/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X16Y3     UART/meta_harden_rxd_i0/signal_dst_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X16Y3     UART/meta_harden_rxd_i0/signal_meta_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X16Y2     UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X18Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X16Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X16Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X18Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X18Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X18Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y0     UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y0     UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y1     UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y0     UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y2     UART/uart_rx_ctl_i0/rx_data_rdy_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y4     UART/uart_rx_ctl_i0/rx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y3     UART/uart_rx_ctl_i0/rx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y3     UART/uart_rx_ctl_i0/rx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y4     UART/uart_rx_ctl_i0/rx_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y3     UART/uart_rx_ctl_i0/rx_data_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y3     UART/meta_harden_rxd_i0/signal_dst_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y3     UART/meta_harden_rxd_i0/signal_meta_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y2     UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X18Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X16Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X18Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X18Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X18Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X18Y2     UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C



