; ModuleID = '/llk/IR_all_yes/arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c_pt.bc'
source_filename = "../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.omap_hwmod = type { ptr, ptr, ptr, ptr, %union.anon, ptr, ptr, ptr, ptr, ptr, %struct.list_head, ptr, i32, ptr, %struct.spinlock, %struct.lock_class_key, %struct.list_head, ptr, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, ptr }
%union.anon = type { %struct.omap_hwmod_omap4_prcm }
%struct.omap_hwmod_omap4_prcm = type { i16, i16, i16, i16, i32, i8, i8, i8, i32 }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.lock_class_key = type { %union.anon.2 }
%union.anon.2 = type { %struct.hlist_node }
%struct.hlist_node = type { ptr, ptr }
%struct.list_head = type { ptr, ptr }
%struct.omap_hwmod_ocp_if = type { ptr, ptr, ptr, ptr, ptr, %struct.list_head, %union.anon.3, i8, i8, i8, i8 }
%union.anon.3 = type { %struct.omap_hwmod_omap2_firewall }
%struct.omap_hwmod_omap2_firewall = type { i8, i8, i8, i8 }

@omap2xxx_l3_main_hwmod = external dso_local global %struct.omap_hwmod, align 4
@omap2xxx_l4_core_hwmod = external dso_local global %struct.omap_hwmod, align 4
@omap2xxx_l3_main__l4_core = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l3_main_hwmod, ptr @omap2xxx_l4_core_hwmod, ptr null, ptr null, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_mpu_hwmod = external dso_local global %struct.omap_hwmod, align 4
@omap2xxx_mpu__l3_main = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_mpu_hwmod, ptr @omap2xxx_l3_main_hwmod, ptr null, ptr null, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 1, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_dss_core_hwmod = external dso_local global %struct.omap_hwmod, align 4
@omap2xxx_dss__l3 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_dss_core_hwmod, ptr @omap2xxx_l3_main_hwmod, ptr null, ptr null, ptr null, %struct.list_head zeroinitializer, %union.anon.3 { %struct.omap_hwmod_omap2_firewall { i8 8, i8 0, i8 0, i8 1 } }, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_l4_wkup_hwmod = external dso_local global %struct.omap_hwmod, align 4
@omap2xxx_l4_core__l4_wkup = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_l4_wkup_hwmod, ptr null, ptr null, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_uart1_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"uart1_ick\00", [22 x i8] zeroinitializer }, align 32
@omap2_l4_core__uart1 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_uart1_hwmod, ptr null, ptr @.str, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_uart2_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.1 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"uart2_ick\00", [22 x i8] zeroinitializer }, align 32
@omap2_l4_core__uart2 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_uart2_hwmod, ptr null, ptr @.str.1, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_uart3_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.2 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"uart3_ick\00", [22 x i8] zeroinitializer }, align 32
@omap2_l4_core__uart3 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_uart3_hwmod, ptr null, ptr @.str.2, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_mcspi1_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.3 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"mcspi1_ick\00", [21 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__mcspi1 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_mcspi1_hwmod, ptr null, ptr @.str.3, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_mcspi2_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.4 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"mcspi2_ick\00", [21 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__mcspi2 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_mcspi2_hwmod, ptr null, ptr @.str.4, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_timer3_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.5 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"gpt3_ick\00", [23 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__timer3 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_timer3_hwmod, ptr null, ptr @.str.5, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_timer4_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.6 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"gpt4_ick\00", [23 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__timer4 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_timer4_hwmod, ptr null, ptr @.str.6, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_timer5_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.7 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"gpt5_ick\00", [23 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__timer5 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_timer5_hwmod, ptr null, ptr @.str.7, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_timer6_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.8 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"gpt6_ick\00", [23 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__timer6 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_timer6_hwmod, ptr null, ptr @.str.8, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_timer7_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.9 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"gpt7_ick\00", [23 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__timer7 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_timer7_hwmod, ptr null, ptr @.str.9, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_timer8_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.10 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"gpt8_ick\00", [23 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__timer8 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_timer8_hwmod, ptr null, ptr @.str.10, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_timer9_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.11 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"gpt9_ick\00", [23 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__timer9 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_timer9_hwmod, ptr null, ptr @.str.11, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_timer10_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.12 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"gpt10_ick\00", [22 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__timer10 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_timer10_hwmod, ptr null, ptr @.str.12, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_timer11_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.13 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"gpt11_ick\00", [22 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__timer11 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_timer11_hwmod, ptr null, ptr @.str.13, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_timer12_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.14 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"gpt12_ick\00", [22 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__timer12 = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_timer12_hwmod, ptr null, ptr @.str.14, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"dss_ick\00", [24 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__dss = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_dss_core_hwmod, ptr null, ptr @.str.15, ptr null, %struct.list_head zeroinitializer, %union.anon.3 { %struct.omap_hwmod_omap2_firewall { i8 0, i8 28, i8 0, i8 2 } }, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_dss_dispc_hwmod = external dso_local global %struct.omap_hwmod, align 4
@omap2xxx_l4_core__dss_dispc = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_dss_dispc_hwmod, ptr null, ptr @.str.15, ptr null, %struct.list_head zeroinitializer, %union.anon.3 { %struct.omap_hwmod_omap2_firewall { i8 0, i8 29, i8 0, i8 2 } }, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_dss_rfbi_hwmod = external dso_local global %struct.omap_hwmod, align 4
@omap2xxx_l4_core__dss_rfbi = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_dss_rfbi_hwmod, ptr null, ptr @.str.15, ptr null, %struct.list_head zeroinitializer, %union.anon.3 { %struct.omap_hwmod_omap2_firewall { i8 0, i8 28, i8 0, i8 2 } }, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_dss_venc_hwmod = external dso_local global %struct.omap_hwmod, align 4
@omap2xxx_l4_core__dss_venc = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_dss_venc_hwmod, ptr null, ptr @.str.15, ptr null, %struct.list_head zeroinitializer, %union.anon.3 { %struct.omap_hwmod_omap2_firewall { i8 0, i8 31, i8 0, i8 2 } }, i8 0, i8 3, i8 1, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_rng_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.16 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"rng_ick\00", [24 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__rng = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_rng_hwmod, ptr null, ptr @.str.16, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_sham_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.17 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"sha_ick\00", [24 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__sham = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_sham_hwmod, ptr null, ptr @.str.17, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@omap2xxx_aes_hwmod = external dso_local global %struct.omap_hwmod, align 4
@.str.18 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"aes_ick\00", [24 x i8] zeroinitializer }, align 32
@omap2xxx_l4_core__aes = dso_local global { %struct.omap_hwmod_ocp_if, [60 x i8] } { %struct.omap_hwmod_ocp_if { ptr @omap2xxx_l4_core_hwmod, ptr @omap2xxx_aes_hwmod, ptr null, ptr @.str.18, ptr null, %struct.list_head zeroinitializer, %union.anon.3 zeroinitializer, i8 0, i8 3, i8 0, i8 0 }, [60 x i8] zeroinitializer }, align 32
@___asan_gen_.19 = private unnamed_addr constant [26 x i8] c"omap2xxx_l3_main__l4_core\00", align 1
@___asan_gen_.21 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 25, i32 26 }
@___asan_gen_.22 = private unnamed_addr constant [22 x i8] c"omap2xxx_mpu__l3_main\00", align 1
@___asan_gen_.24 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 32, i32 26 }
@___asan_gen_.25 = private unnamed_addr constant [17 x i8] c"omap2xxx_dss__l3\00", align 1
@___asan_gen_.27 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 39, i32 26 }
@___asan_gen_.28 = private unnamed_addr constant [26 x i8] c"omap2xxx_l4_core__l4_wkup\00", align 1
@___asan_gen_.30 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 52, i32 26 }
@___asan_gen_.33 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 62, i32 10 }
@___asan_gen_.34 = private unnamed_addr constant [21 x i8] c"omap2_l4_core__uart1\00", align 1
@___asan_gen_.36 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 59, i32 26 }
@___asan_gen_.39 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 70, i32 10 }
@___asan_gen_.40 = private unnamed_addr constant [21 x i8] c"omap2_l4_core__uart2\00", align 1
@___asan_gen_.42 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 67, i32 26 }
@___asan_gen_.45 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 78, i32 10 }
@___asan_gen_.46 = private unnamed_addr constant [21 x i8] c"omap2_l4_core__uart3\00", align 1
@___asan_gen_.48 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 75, i32 26 }
@___asan_gen_.51 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 86, i32 10 }
@___asan_gen_.52 = private unnamed_addr constant [25 x i8] c"omap2xxx_l4_core__mcspi1\00", align 1
@___asan_gen_.54 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 83, i32 26 }
@___asan_gen_.57 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 94, i32 10 }
@___asan_gen_.58 = private unnamed_addr constant [25 x i8] c"omap2xxx_l4_core__mcspi2\00", align 1
@___asan_gen_.60 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 91, i32 26 }
@___asan_gen_.63 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 102, i32 10 }
@___asan_gen_.64 = private unnamed_addr constant [25 x i8] c"omap2xxx_l4_core__timer3\00", align 1
@___asan_gen_.66 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 99, i32 26 }
@___asan_gen_.69 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 110, i32 10 }
@___asan_gen_.70 = private unnamed_addr constant [25 x i8] c"omap2xxx_l4_core__timer4\00", align 1
@___asan_gen_.72 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 107, i32 26 }
@___asan_gen_.75 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 118, i32 10 }
@___asan_gen_.76 = private unnamed_addr constant [25 x i8] c"omap2xxx_l4_core__timer5\00", align 1
@___asan_gen_.78 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 115, i32 26 }
@___asan_gen_.81 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 126, i32 10 }
@___asan_gen_.82 = private unnamed_addr constant [25 x i8] c"omap2xxx_l4_core__timer6\00", align 1
@___asan_gen_.84 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 123, i32 26 }
@___asan_gen_.87 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 134, i32 10 }
@___asan_gen_.88 = private unnamed_addr constant [25 x i8] c"omap2xxx_l4_core__timer7\00", align 1
@___asan_gen_.90 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 131, i32 26 }
@___asan_gen_.93 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 142, i32 10 }
@___asan_gen_.94 = private unnamed_addr constant [25 x i8] c"omap2xxx_l4_core__timer8\00", align 1
@___asan_gen_.96 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 139, i32 26 }
@___asan_gen_.99 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 150, i32 10 }
@___asan_gen_.100 = private unnamed_addr constant [25 x i8] c"omap2xxx_l4_core__timer9\00", align 1
@___asan_gen_.102 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 147, i32 26 }
@___asan_gen_.105 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 158, i32 10 }
@___asan_gen_.106 = private unnamed_addr constant [26 x i8] c"omap2xxx_l4_core__timer10\00", align 1
@___asan_gen_.108 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 155, i32 26 }
@___asan_gen_.111 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 166, i32 10 }
@___asan_gen_.112 = private unnamed_addr constant [26 x i8] c"omap2xxx_l4_core__timer11\00", align 1
@___asan_gen_.114 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 163, i32 26 }
@___asan_gen_.117 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 174, i32 10 }
@___asan_gen_.118 = private unnamed_addr constant [26 x i8] c"omap2xxx_l4_core__timer12\00", align 1
@___asan_gen_.120 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 171, i32 26 }
@___asan_gen_.123 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 182, i32 10 }
@___asan_gen_.124 = private unnamed_addr constant [22 x i8] c"omap2xxx_l4_core__dss\00", align 1
@___asan_gen_.126 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 179, i32 26 }
@___asan_gen_.127 = private unnamed_addr constant [28 x i8] c"omap2xxx_l4_core__dss_dispc\00", align 1
@___asan_gen_.129 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 193, i32 26 }
@___asan_gen_.130 = private unnamed_addr constant [27 x i8] c"omap2xxx_l4_core__dss_rfbi\00", align 1
@___asan_gen_.132 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 207, i32 26 }
@___asan_gen_.133 = private unnamed_addr constant [27 x i8] c"omap2xxx_l4_core__dss_venc\00", align 1
@___asan_gen_.135 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 221, i32 26 }
@___asan_gen_.138 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 239, i32 10 }
@___asan_gen_.139 = private unnamed_addr constant [22 x i8] c"omap2xxx_l4_core__rng\00", align 1
@___asan_gen_.141 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 236, i32 26 }
@___asan_gen_.144 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 247, i32 10 }
@___asan_gen_.145 = private unnamed_addr constant [23 x i8] c"omap2xxx_l4_core__sham\00", align 1
@___asan_gen_.147 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 244, i32 26 }
@___asan_gen_.148 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.150 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 255, i32 10 }
@___asan_gen_.151 = private unnamed_addr constant [22 x i8] c"omap2xxx_l4_core__aes\00", align 1
@___asan_gen_.152 = private constant [59 x i8] c"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c\00", align 1
@___asan_gen_.153 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.152, i32 252, i32 26 }
@llvm.compiler.used = appending global [45 x ptr] [ptr @omap2xxx_l3_main__l4_core, ptr @omap2xxx_mpu__l3_main, ptr @omap2xxx_dss__l3, ptr @omap2xxx_l4_core__l4_wkup, ptr @.str, ptr @omap2_l4_core__uart1, ptr @.str.1, ptr @omap2_l4_core__uart2, ptr @.str.2, ptr @omap2_l4_core__uart3, ptr @.str.3, ptr @omap2xxx_l4_core__mcspi1, ptr @.str.4, ptr @omap2xxx_l4_core__mcspi2, ptr @.str.5, ptr @omap2xxx_l4_core__timer3, ptr @.str.6, ptr @omap2xxx_l4_core__timer4, ptr @.str.7, ptr @omap2xxx_l4_core__timer5, ptr @.str.8, ptr @omap2xxx_l4_core__timer6, ptr @.str.9, ptr @omap2xxx_l4_core__timer7, ptr @.str.10, ptr @omap2xxx_l4_core__timer8, ptr @.str.11, ptr @omap2xxx_l4_core__timer9, ptr @.str.12, ptr @omap2xxx_l4_core__timer10, ptr @.str.13, ptr @omap2xxx_l4_core__timer11, ptr @.str.14, ptr @omap2xxx_l4_core__timer12, ptr @.str.15, ptr @omap2xxx_l4_core__dss, ptr @omap2xxx_l4_core__dss_dispc, ptr @omap2xxx_l4_core__dss_rfbi, ptr @omap2xxx_l4_core__dss_venc, ptr @.str.16, ptr @omap2xxx_l4_core__rng, ptr @.str.17, ptr @omap2xxx_l4_core__sham, ptr @.str.18, ptr @omap2xxx_l4_core__aes], section "llvm.metadata"
@0 = internal global [45 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l3_main__l4_core to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.19 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.21 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_mpu__l3_main to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.22 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.24 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_dss__l3 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.25 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.27 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__l4_wkup to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.30 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.33 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2_l4_core__uart1 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.34 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.36 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.39 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2_l4_core__uart2 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.42 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2_l4_core__uart3 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.46 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.51 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__mcspi1 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.52 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__mcspi2 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.60 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__timer3 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.66 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.69 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__timer4 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.72 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__timer5 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.78 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.81 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__timer6 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.82 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.84 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.87 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__timer7 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.90 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.93 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__timer8 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.96 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.99 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__timer9 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.100 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.105 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__timer10 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.108 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.111 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__timer11 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.112 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.114 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__timer12 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.120 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.123 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__dss to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.124 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.126 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__dss_dispc to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.127 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.129 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__dss_rfbi to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.132 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__dss_venc to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.135 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.138 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__rng to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.141 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.144 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__sham to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.147 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @omap2xxx_l4_core__aes to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.151 to i32), i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.153 to i32), i32 0 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #0 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 45)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #0 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 45)
  ret void
}

attributes #0 = { nounwind uwtable(sync) "frame-pointer"="all" }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !20, !22, !24, !26, !28, !30, !32, !34, !36, !38, !40, !42, !44, !46, !48, !50, !52, !54, !56, !58, !60, !62, !64, !66, !68, !70, !72, !74, !76, !78, !80, !82, !84, !86, !88}
!llvm.module.flags = !{!90, !91, !92, !93, !94, !95, !96, !97}
!llvm.ident = !{!98}

!0 = !{ptr @omap2xxx_l3_main__l4_core, !1, !"omap2xxx_l3_main__l4_core", i1 false, i1 false}
!1 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 25, i32 26}
!2 = !{ptr @omap2xxx_mpu__l3_main, !3, !"omap2xxx_mpu__l3_main", i1 false, i1 false}
!3 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 32, i32 26}
!4 = !{ptr @omap2xxx_dss__l3, !5, !"omap2xxx_dss__l3", i1 false, i1 false}
!5 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 39, i32 26}
!6 = !{ptr @omap2xxx_l4_core__l4_wkup, !7, !"omap2xxx_l4_core__l4_wkup", i1 false, i1 false}
!7 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 52, i32 26}
!8 = !{ptr @.str, !9, !"<string literal>", i1 false, i1 false}
!9 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 62, i32 10}
!10 = !{ptr @omap2_l4_core__uart1, !11, !"omap2_l4_core__uart1", i1 false, i1 false}
!11 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 59, i32 26}
!12 = !{ptr @.str.1, !13, !"<string literal>", i1 false, i1 false}
!13 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 70, i32 10}
!14 = !{ptr @omap2_l4_core__uart2, !15, !"omap2_l4_core__uart2", i1 false, i1 false}
!15 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 67, i32 26}
!16 = !{ptr @.str.2, !17, !"<string literal>", i1 false, i1 false}
!17 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 78, i32 10}
!18 = !{ptr @omap2_l4_core__uart3, !19, !"omap2_l4_core__uart3", i1 false, i1 false}
!19 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 75, i32 26}
!20 = !{ptr @.str.3, !21, !"<string literal>", i1 false, i1 false}
!21 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 86, i32 10}
!22 = !{ptr @omap2xxx_l4_core__mcspi1, !23, !"omap2xxx_l4_core__mcspi1", i1 false, i1 false}
!23 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 83, i32 26}
!24 = !{ptr @.str.4, !25, !"<string literal>", i1 false, i1 false}
!25 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 94, i32 10}
!26 = !{ptr @omap2xxx_l4_core__mcspi2, !27, !"omap2xxx_l4_core__mcspi2", i1 false, i1 false}
!27 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 91, i32 26}
!28 = !{ptr @.str.5, !29, !"<string literal>", i1 false, i1 false}
!29 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 102, i32 10}
!30 = !{ptr @omap2xxx_l4_core__timer3, !31, !"omap2xxx_l4_core__timer3", i1 false, i1 false}
!31 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 99, i32 26}
!32 = !{ptr @.str.6, !33, !"<string literal>", i1 false, i1 false}
!33 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 110, i32 10}
!34 = !{ptr @omap2xxx_l4_core__timer4, !35, !"omap2xxx_l4_core__timer4", i1 false, i1 false}
!35 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 107, i32 26}
!36 = !{ptr @.str.7, !37, !"<string literal>", i1 false, i1 false}
!37 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 118, i32 10}
!38 = !{ptr @omap2xxx_l4_core__timer5, !39, !"omap2xxx_l4_core__timer5", i1 false, i1 false}
!39 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 115, i32 26}
!40 = !{ptr @.str.8, !41, !"<string literal>", i1 false, i1 false}
!41 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 126, i32 10}
!42 = !{ptr @omap2xxx_l4_core__timer6, !43, !"omap2xxx_l4_core__timer6", i1 false, i1 false}
!43 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 123, i32 26}
!44 = !{ptr @.str.9, !45, !"<string literal>", i1 false, i1 false}
!45 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 134, i32 10}
!46 = !{ptr @omap2xxx_l4_core__timer7, !47, !"omap2xxx_l4_core__timer7", i1 false, i1 false}
!47 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 131, i32 26}
!48 = !{ptr @.str.10, !49, !"<string literal>", i1 false, i1 false}
!49 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 142, i32 10}
!50 = !{ptr @omap2xxx_l4_core__timer8, !51, !"omap2xxx_l4_core__timer8", i1 false, i1 false}
!51 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 139, i32 26}
!52 = !{ptr @.str.11, !53, !"<string literal>", i1 false, i1 false}
!53 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 150, i32 10}
!54 = !{ptr @omap2xxx_l4_core__timer9, !55, !"omap2xxx_l4_core__timer9", i1 false, i1 false}
!55 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 147, i32 26}
!56 = !{ptr @.str.12, !57, !"<string literal>", i1 false, i1 false}
!57 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 158, i32 10}
!58 = !{ptr @omap2xxx_l4_core__timer10, !59, !"omap2xxx_l4_core__timer10", i1 false, i1 false}
!59 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 155, i32 26}
!60 = !{ptr @.str.13, !61, !"<string literal>", i1 false, i1 false}
!61 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 166, i32 10}
!62 = !{ptr @omap2xxx_l4_core__timer11, !63, !"omap2xxx_l4_core__timer11", i1 false, i1 false}
!63 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 163, i32 26}
!64 = !{ptr @.str.14, !65, !"<string literal>", i1 false, i1 false}
!65 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 174, i32 10}
!66 = !{ptr @omap2xxx_l4_core__timer12, !67, !"omap2xxx_l4_core__timer12", i1 false, i1 false}
!67 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 171, i32 26}
!68 = !{ptr @.str.15, !69, !"<string literal>", i1 false, i1 false}
!69 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 182, i32 10}
!70 = !{ptr @omap2xxx_l4_core__dss, !71, !"omap2xxx_l4_core__dss", i1 false, i1 false}
!71 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 179, i32 26}
!72 = !{ptr @omap2xxx_l4_core__dss_dispc, !73, !"omap2xxx_l4_core__dss_dispc", i1 false, i1 false}
!73 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 193, i32 26}
!74 = !{ptr @omap2xxx_l4_core__dss_rfbi, !75, !"omap2xxx_l4_core__dss_rfbi", i1 false, i1 false}
!75 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 207, i32 26}
!76 = !{ptr @omap2xxx_l4_core__dss_venc, !77, !"omap2xxx_l4_core__dss_venc", i1 false, i1 false}
!77 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 221, i32 26}
!78 = !{ptr @.str.16, !79, !"<string literal>", i1 false, i1 false}
!79 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 239, i32 10}
!80 = !{ptr @omap2xxx_l4_core__rng, !81, !"omap2xxx_l4_core__rng", i1 false, i1 false}
!81 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 236, i32 26}
!82 = !{ptr @.str.17, !83, !"<string literal>", i1 false, i1 false}
!83 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 247, i32 10}
!84 = !{ptr @omap2xxx_l4_core__sham, !85, !"omap2xxx_l4_core__sham", i1 false, i1 false}
!85 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 244, i32 26}
!86 = !{ptr @.str.18, !87, !"<string literal>", i1 false, i1 false}
!87 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 255, i32 10}
!88 = !{ptr @omap2xxx_l4_core__aes, !89, !"omap2xxx_l4_core__aes", i1 false, i1 false}
!89 = !{!"../arch/arm/mach-omap2/omap_hwmod_2xxx_interconnect_data.c", i32 252, i32 26}
!90 = !{i32 1, !"wchar_size", i32 2}
!91 = !{i32 1, !"min_enum_size", i32 4}
!92 = !{i32 8, !"branch-target-enforcement", i32 0}
!93 = !{i32 8, !"sign-return-address", i32 0}
!94 = !{i32 8, !"sign-return-address-all", i32 0}
!95 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!96 = !{i32 7, !"uwtable", i32 1}
!97 = !{i32 7, !"frame-pointer", i32 2}
!98 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
