# COSE222_CA

In this course, I learned about basic concept of computer architecture (single-cycle / pipelined CPU, hazards, Cache & TLB) and RISC-V instructions.\
The main assignment for this class was implementing additional instructions for single-cycle RISC-V CPU and pipelined RISC-V CPU capable of handling hazards.


## Assignment Details

