v 20060123 1
C 48600 62000 1 0 0 74138-1.sym
{
T 49700 63700 5 10 1 1 0 6 1
refdes=U2
T 48600 62000 5 10 0 1 0 0 1
footprint=SO16
}
C 46200 62900 1 0 0 4520-rcl.sym
{
T 47200 64200 5 10 1 1 0 6 1
refdes=U1
T 47000 63900 5 10 1 1 0 0 1
slot=2
T 46200 62900 5 10 0 1 0 0 1
footprint=SO16
}
C 46200 58800 1 0 0 4520-rcl.sym
{
T 47100 59800 5 10 1 1 0 6 1
refdes=U1
T 47000 59500 5 10 1 1 0 0 1
slot=1
}
N 47800 64400 48000 64400 4
N 48000 64400 48000 63700 4
N 48000 63700 48600 63700 4
N 47800 64000 48600 64000 4
N 47800 63200 48200 63200 4
N 48200 63200 48200 64300 4
N 48200 64300 48600 64300 4
N 47800 63600 48000 63600 4
N 48000 63600 48000 62800 4
N 48000 62800 48600 62800 4
C 46000 63200 1 0 0 vss-1.sym
C 50400 56900 1 0 1 7402-1.sym
{
T 49900 57500 5 10 1 1 0 6 1
refdes=U3
T 49800 57300 5 10 1 1 0 6 1
slot=1
T 50400 56900 5 10 0 0 0 0 1
footprint=SO14
}
N 51000 57200 51000 63700 4
N 51000 63700 50600 63700 4
C 51200 62200 1 0 0 7408-1.sym
{
T 51700 62800 5 10 1 1 0 0 1
refdes=U4
T 51800 62500 5 10 1 1 0 0 1
slot=1
T 51200 62200 5 10 0 1 0 0 1
footprint=SO14
}
C 51900 62700 1 0 0 7474-1.sym
{
T 52800 63900 5 10 1 1 0 6 1
refdes=U5
T 51900 62700 5 10 0 1 0 0 1
footprint=SO14
T 52700 63600 5 10 1 1 0 0 1
slot=1
}
N 52500 62700 52700 62700 4
{
T 52300 62500 5 10 1 1 0 0 1
netname=-BitStop
}
C 53500 61600 1 0 0 4051-1.sym
{
T 54600 63200 5 10 1 1 0 6 1
refdes=U6
T 53500 61600 5 10 0 1 0 0 1
footprint=SO16
}
C 45700 67500 1 270 0 7414-1.sym
{
T 46400 66800 5 10 1 1 0 0 1
refdes=U7
T 45700 67500 5 10 0 1 270 0 1
footprint=SO14
T 46200 66800 5 10 1 1 0 0 1
slot=1
}
N 50600 63400 50800 63400 4
N 50800 63400 50800 60900 4
N 50800 60900 46200 60900 4
{
T 47100 61000 5 10 1 1 0 0 1
netname=SlowClk
}
N 46200 60900 46200 60300 4
C 48200 59200 1 0 0 7408-1.sym
{
T 48700 59800 5 10 1 1 0 0 1
refdes=U4
T 48800 59600 5 10 1 1 0 0 1
slot=3
}
N 47800 59100 53500 59100 4
{
T 51800 58900 5 10 1 1 0 0 1
netname=-Body
}
N 47800 59900 48200 59900 4
N 49500 59700 49500 59300 4
N 49500 59300 46200 59300 4
{
T 49100 59300 5 10 1 1 0 0 1
netname=SlowRst
}
N 46200 59300 46200 59100 4
N 50600 62500 51200 62500 4
C 47000 67500 1 270 0 7414-1.sym
{
T 47700 66800 5 10 1 1 0 0 1
refdes=U7
T 47500 66900 5 10 1 1 0 0 1
slot=2
}
N 47500 64900 51200 64900 4
{
T 47600 65000 5 10 1 1 0 0 1
netname=-SerIn
}
N 51200 64900 51200 62900 4
C 49100 56800 1 0 1 7474-1.sym
{
T 48000 58200 5 10 1 1 0 0 1
refdes=U5
T 48200 57900 5 10 1 1 0 6 1
slot=2
}
N 53500 59100 53500 61800 4
C 53200 58700 1 180 0 7414-1.sym
{
T 52700 58600 5 10 1 1 180 0 1
refdes=U7
T 52600 58200 5 10 1 1 0 0 1
slot=4
}
N 47800 60300 48200 60300 4
N 50400 58200 52000 58200 4
{
T 51400 58000 5 10 1 1 0 0 1
netname=-BDC
}
N 53500 62900 53300 62900 4
N 53300 62900 53300 58200 4
N 53200 58200 53900 58200 4
{
T 53500 58300 5 10 1 1 0 0 1
netname=BDC
}
N 51000 57200 50400 57200 4
N 46200 66300 46200 64400 4
{
T 45900 65400 5 10 1 1 0 0 1
netname=Clk
}
N 50600 62200 50600 61800 4
N 50600 61800 47100 61800 4
{
T 48800 61600 5 10 1 1 0 0 1
netname=-StickF
}
C 47100 61500 1 0 1 7432-1.sym
{
T 46600 62100 5 10 1 1 0 6 1
refdes=U9
T 46400 61800 5 10 1 1 0 0 1
slot=2
T 47100 61500 5 10 0 0 0 0 1
footprint=SO14
}
C 48400 61700 1 0 1 7432-1.sym
{
T 48000 62300 5 10 1 1 0 6 1
refdes=U9
T 47800 62100 5 10 1 1 0 0 1
slot=1
}
N 50400 58600 50400 61500 4
{
T 50100 59400 5 10 1 1 0 0 1
netname=StickS
}
N 48400 61300 48400 62000 4
{
T 48200 61100 5 10 1 1 0 0 1
netname=-StickS
}
N 48400 62400 48400 64900 4
N 45800 64000 46200 64000 4
N 45800 62000 45800 64000 4
{
T 45900 62600 5 10 1 1 0 0 1
netname=-Stick
}
N 45900 59900 46200 59900 4
C 52700 65200 1 0 0 4516-1.sym
{
T 53800 67700 5 10 1 1 0 6 1
refdes=U8
T 53800 67800 5 10 0 1 0 0 1
footprint=SO16
}
C 52500 66700 1 0 0 vss-1.sym
C 51400 65000 1 0 0 7402-1.sym
{
T 51900 65600 5 10 1 1 0 0 1
refdes=U3
T 52000 65400 5 10 1 1 0 0 1
slot=2
}
N 50600 63100 51400 63100 4
N 51400 63100 51400 65300 4
C 48800 65000 1 0 0 7432-1.sym
{
T 49300 65600 5 10 1 1 0 0 1
refdes=U9
T 49300 65300 5 10 1 1 0 0 1
slot=4
}
C 50100 65200 1 0 0 7432-1.sym
{
T 50600 65800 5 10 1 1 0 0 1
refdes=U9
T 50700 65600 5 10 1 1 0 0 1
slot=3
T 50700 65800 5 10 0 1 0 0 1
footprint=SO14
}
N 48800 65300 48800 64900 4
N 48800 66300 50800 66300 4
{
T 49200 66400 5 10 1 1 0 0 1
netname=-Config
}
N 48800 66300 48800 65700 4
C 54400 66700 1 270 0 7414-1.sym
{
T 55100 66000 5 10 1 1 0 0 1
refdes=U7
T 54900 66100 5 10 1 1 0 0 1
slot=3
}
N 54900 65500 53700 65500 4
N 53700 65500 53700 65900 4
N 53700 65900 52700 65900 4
N 52700 68700 52700 67500 4
N 48000 59100 48000 60700 4
N 47500 58400 46500 58400 4
{
T 46600 58200 5 10 1 1 0 0 1
netname=SerOut
}
C 51700 64300 1 0 0 vss-1.sym
N 51900 64300 51900 63300 4
N 54600 65500 54600 63600 4
{
T 54700 64700 5 10 1 1 0 0 1
netname=BdcDirIn
}
N 54000 66300 54000 63900 4
N 47500 56800 48300 56800 4
C 48200 61000 1 180 1 7408-1.sym
{
T 48700 60700 5 10 1 1 180 6 1
refdes=U4
T 48800 60500 5 10 1 1 180 6 1
slot=4
}
C 50400 57900 1 0 1 7402-1.sym
{
T 49900 58500 5 10 1 1 0 6 1
refdes=U3
T 49800 58200 5 10 1 1 0 0 1
slot=3
T 50000 58500 5 10 0 1 0 0 1
footprint=SO14
}
N 48600 62500 48600 62200 4
C 49800 67500 1 0 0 gnd-1.sym
N 50100 65900 50100 67100 4
C 48400 67500 1 270 1 connector1-2.sym
{
T 48500 68000 5 10 1 1 0 0 1
refdes=CONFIG
T 49000 68000 5 10 0 1 270 0 1
footprint=PIN1
}
C 47100 67500 1 270 1 connector1-2.sym
{
T 47200 68000 5 10 1 1 0 0 1
refdes=SERIN
T 47700 68100 5 10 0 1 270 0 1
footprint=PIN1
}
C 45800 67500 1 270 1 connector1-2.sym
{
T 46400 68100 5 10 1 1 180 0 1
refdes=OSC
T 46600 68500 5 10 0 1 270 0 1
footprint=PIN1
}
C 46500 58000 1 0 1 connector1-2.sym
{
T 45800 58500 5 10 1 1 0 0 1
refdes=SEROUT
T 45900 58300 5 10 0 1 0 0 1
footprint=PIN1
}
C 53500 58200 1 270 0 connector1-2.sym
{
T 54100 57600 5 10 1 1 0 6 1
refdes=BDC
T 54100 57900 5 10 0 1 270 0 1
footprint=PIN1
}
C 48300 67500 1 270 0 7414-1.sym
{
T 49000 66800 5 10 1 1 0 0 1
refdes=U7
T 48800 66900 5 10 1 1 0 0 1
slot=6
}
C 52500 68700 1 0 0 vss-1.sym
N 48200 60700 48000 60700 4
C 47300 56800 1 0 0 vdd-1.sym
N 48200 59500 48000 59500 4
C 48500 61900 1 0 0 gnd-1.sym
N 48400 61300 49100 61300 4
C 50400 60800 1 0 1 7402-1.sym
{
T 49900 61300 5 10 1 1 0 6 1
refdes=U3
T 49800 61200 5 10 1 1 180 6 1
slot=4
}
N 49500 60500 50400 60500 4
C 50800 65800 1 0 0 7414-1.sym
{
T 51300 66500 5 10 1 1 0 0 1
refdes=U7
T 51300 66200 5 10 1 1 0 0 1
slot=5
}
N 52000 66300 54000 66300 4
{
T 52000 66100 5 10 1 1 0 0 1
netname=Config
}
C 49700 67800 1 0 0 vss-1.sym
C 52200 60100 1 0 0 vss-1.sym
C 52400 60000 1 0 0 resistor-1.sym
{
T 52800 59800 5 10 1 1 0 0 1
refdes=R1
}
N 50600 64300 51600 64300 4
N 51600 64300 51600 64900 4
N 51600 64900 52700 64900 4
{
T 52200 64900 5 10 1 1 0 0 1
netname=-BitStart
}
N 53500 63600 54600 63600 4
N 53500 63900 54000 63900 4
N 46200 64400 45600 64400 4
N 45600 64400 45600 57800 4
N 45600 57800 50400 57800 4
N 50400 57800 50400 57600 4
N 50100 67100 54200 67100 4
N 54200 67100 54200 61800 4
N 54200 61800 53500 61800 4
N 54700 66700 54900 66700 4
N 48300 59000 48300 56800 4
N 47500 64900 47500 66300 4
C 45700 59900 1 0 0 vdd-1.sym
