// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="AXI_UART_DRIVER,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=17,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=598,HLS_SYN_LUT=960,HLS_VERSION=2018_2}" *)

module AXI_UART_DRIVER (
        ap_clk,
        ap_rst_n,
        m_axi_UART_AWVALID,
        m_axi_UART_AWREADY,
        m_axi_UART_AWADDR,
        m_axi_UART_AWID,
        m_axi_UART_AWLEN,
        m_axi_UART_AWSIZE,
        m_axi_UART_AWBURST,
        m_axi_UART_AWLOCK,
        m_axi_UART_AWCACHE,
        m_axi_UART_AWPROT,
        m_axi_UART_AWQOS,
        m_axi_UART_AWREGION,
        m_axi_UART_AWUSER,
        m_axi_UART_WVALID,
        m_axi_UART_WREADY,
        m_axi_UART_WDATA,
        m_axi_UART_WSTRB,
        m_axi_UART_WLAST,
        m_axi_UART_WID,
        m_axi_UART_WUSER,
        m_axi_UART_ARVALID,
        m_axi_UART_ARREADY,
        m_axi_UART_ARADDR,
        m_axi_UART_ARID,
        m_axi_UART_ARLEN,
        m_axi_UART_ARSIZE,
        m_axi_UART_ARBURST,
        m_axi_UART_ARLOCK,
        m_axi_UART_ARCACHE,
        m_axi_UART_ARPROT,
        m_axi_UART_ARQOS,
        m_axi_UART_ARREGION,
        m_axi_UART_ARUSER,
        m_axi_UART_RVALID,
        m_axi_UART_RREADY,
        m_axi_UART_RDATA,
        m_axi_UART_RLAST,
        m_axi_UART_RID,
        m_axi_UART_RUSER,
        m_axi_UART_RRESP,
        m_axi_UART_BVALID,
        m_axi_UART_BREADY,
        m_axi_UART_BRESP,
        m_axi_UART_BID,
        m_axi_UART_BUSER,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_state8 = 34'd128;
parameter    ap_ST_fsm_state9 = 34'd256;
parameter    ap_ST_fsm_state10 = 34'd512;
parameter    ap_ST_fsm_state11 = 34'd1024;
parameter    ap_ST_fsm_state12 = 34'd2048;
parameter    ap_ST_fsm_state13 = 34'd4096;
parameter    ap_ST_fsm_state14 = 34'd8192;
parameter    ap_ST_fsm_state15 = 34'd16384;
parameter    ap_ST_fsm_state16 = 34'd32768;
parameter    ap_ST_fsm_state17 = 34'd65536;
parameter    ap_ST_fsm_state18 = 34'd131072;
parameter    ap_ST_fsm_state19 = 34'd262144;
parameter    ap_ST_fsm_state20 = 34'd524288;
parameter    ap_ST_fsm_state21 = 34'd1048576;
parameter    ap_ST_fsm_state22 = 34'd2097152;
parameter    ap_ST_fsm_state23 = 34'd4194304;
parameter    ap_ST_fsm_state24 = 34'd8388608;
parameter    ap_ST_fsm_state25 = 34'd16777216;
parameter    ap_ST_fsm_state26 = 34'd33554432;
parameter    ap_ST_fsm_state27 = 34'd67108864;
parameter    ap_ST_fsm_state28 = 34'd134217728;
parameter    ap_ST_fsm_state29 = 34'd268435456;
parameter    ap_ST_fsm_state30 = 34'd536870912;
parameter    ap_ST_fsm_state31 = 34'd1073741824;
parameter    ap_ST_fsm_state32 = 34'd2147483648;
parameter    ap_ST_fsm_state33 = 34'd4294967296;
parameter    ap_ST_fsm_state34 = 34'd8589934592;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_UART_ID_WIDTH = 1;
parameter    C_M_AXI_UART_ADDR_WIDTH = 32;
parameter    C_M_AXI_UART_DATA_WIDTH = 32;
parameter    C_M_AXI_UART_AWUSER_WIDTH = 1;
parameter    C_M_AXI_UART_ARUSER_WIDTH = 1;
parameter    C_M_AXI_UART_WUSER_WIDTH = 1;
parameter    C_M_AXI_UART_RUSER_WIDTH = 1;
parameter    C_M_AXI_UART_BUSER_WIDTH = 1;
parameter    C_M_AXI_UART_TARGET_ADDR = 0;
parameter    C_M_AXI_UART_USER_VALUE = 0;
parameter    C_M_AXI_UART_PROT_VALUE = 0;
parameter    C_M_AXI_UART_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_UART_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_UART_AWVALID;
input   m_axi_UART_AWREADY;
output  [C_M_AXI_UART_ADDR_WIDTH - 1:0] m_axi_UART_AWADDR;
output  [C_M_AXI_UART_ID_WIDTH - 1:0] m_axi_UART_AWID;
output  [7:0] m_axi_UART_AWLEN;
output  [2:0] m_axi_UART_AWSIZE;
output  [1:0] m_axi_UART_AWBURST;
output  [1:0] m_axi_UART_AWLOCK;
output  [3:0] m_axi_UART_AWCACHE;
output  [2:0] m_axi_UART_AWPROT;
output  [3:0] m_axi_UART_AWQOS;
output  [3:0] m_axi_UART_AWREGION;
output  [C_M_AXI_UART_AWUSER_WIDTH - 1:0] m_axi_UART_AWUSER;
output   m_axi_UART_WVALID;
input   m_axi_UART_WREADY;
output  [C_M_AXI_UART_DATA_WIDTH - 1:0] m_axi_UART_WDATA;
output  [C_M_AXI_UART_WSTRB_WIDTH - 1:0] m_axi_UART_WSTRB;
output   m_axi_UART_WLAST;
output  [C_M_AXI_UART_ID_WIDTH - 1:0] m_axi_UART_WID;
output  [C_M_AXI_UART_WUSER_WIDTH - 1:0] m_axi_UART_WUSER;
output   m_axi_UART_ARVALID;
input   m_axi_UART_ARREADY;
output  [C_M_AXI_UART_ADDR_WIDTH - 1:0] m_axi_UART_ARADDR;
output  [C_M_AXI_UART_ID_WIDTH - 1:0] m_axi_UART_ARID;
output  [7:0] m_axi_UART_ARLEN;
output  [2:0] m_axi_UART_ARSIZE;
output  [1:0] m_axi_UART_ARBURST;
output  [1:0] m_axi_UART_ARLOCK;
output  [3:0] m_axi_UART_ARCACHE;
output  [2:0] m_axi_UART_ARPROT;
output  [3:0] m_axi_UART_ARQOS;
output  [3:0] m_axi_UART_ARREGION;
output  [C_M_AXI_UART_ARUSER_WIDTH - 1:0] m_axi_UART_ARUSER;
input   m_axi_UART_RVALID;
output   m_axi_UART_RREADY;
input  [C_M_AXI_UART_DATA_WIDTH - 1:0] m_axi_UART_RDATA;
input   m_axi_UART_RLAST;
input  [C_M_AXI_UART_ID_WIDTH - 1:0] m_axi_UART_RID;
input  [C_M_AXI_UART_RUSER_WIDTH - 1:0] m_axi_UART_RUSER;
input  [1:0] m_axi_UART_RRESP;
input   m_axi_UART_BVALID;
output   m_axi_UART_BREADY;
input  [1:0] m_axi_UART_BRESP;
input  [C_M_AXI_UART_ID_WIDTH - 1:0] m_axi_UART_BID;
input  [C_M_AXI_UART_BUSER_WIDTH - 1:0] m_axi_UART_BUSER;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [0:0] firstSample;
reg   [0:0] calibrationSuccess;
reg    UART_blk_n_AW;
wire   [0:0] firstSample_load_load_fu_190_p1;
reg    UART_blk_n_W;
wire    ap_CS_fsm_state2;
reg    UART_blk_n_B;
wire    ap_CS_fsm_state7;
reg    UART_blk_n_AR;
wire    ap_CS_fsm_state12;
reg    UART_blk_n_R;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire   [0:0] tmp_fu_219_p2;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state26;
reg   [0:0] firstSample_load_reg_240;
reg   [0:0] tmp_reg_270;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state34;
reg   [0:0] calibrationSuccess_l_reg_274;
reg    UART_AWVALID;
wire    UART_AWREADY;
reg   [31:0] UART_AWADDR;
reg    UART_WVALID;
wire    UART_WREADY;
reg   [31:0] UART_WDATA;
reg    UART_ARVALID;
wire    UART_ARREADY;
reg   [31:0] UART_ARADDR;
wire    UART_RVALID;
reg    UART_RREADY;
wire   [31:0] UART_RDATA;
wire    UART_RLAST;
wire   [0:0] UART_RID;
wire   [0:0] UART_RUSER;
wire   [1:0] UART_RRESP;
wire    UART_BVALID;
reg    UART_BREADY;
wire   [1:0] UART_BRESP;
wire   [0:0] UART_BID;
wire   [0:0] UART_BUSER;
reg    ap_sig_ioackin_UART_WREADY;
reg    ap_sig_ioackin_UART_AWREADY;
reg    ap_block_state3_io;
reg    ap_sig_ioackin_UART_ARREADY;
reg    ap_block_state1_io;
wire   [31:0] UART_addr_reg_244;
wire   [31:0] UART_addr_1_reg_252;
reg    ap_block_state2_io;
reg    ap_block_state4_io;
wire   [7:0] temp_fu_215_p1;
reg   [7:0] temp_reg_265;
reg    ap_block_state20_io;
wire   [0:0] calibrationSuccess_l_load_fu_236_p1;
reg    ap_predicate_op99_writeresp_state26;
reg    ap_block_state26;
reg    ap_reg_ioackin_UART_AWREADY;
reg    ap_reg_ioackin_UART_ARREADY;
reg    ap_reg_ioackin_UART_WREADY;
reg    ap_block_state5_io;
reg    ap_block_state34;
reg   [33:0] ap_NS_fsm;
reg    ap_condition_116;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'd1;
#0 firstSample = 1'd1;
#0 calibrationSuccess = 1'd0;
#0 ap_reg_ioackin_UART_AWREADY = 1'b0;
#0 ap_reg_ioackin_UART_ARREADY = 1'b0;
#0 ap_reg_ioackin_UART_WREADY = 1'b0;
end

AXI_UART_DRIVER_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
AXI_UART_DRIVER_CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

AXI_UART_DRIVER_UART_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_UART_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_UART_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_UART_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_UART_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_UART_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_UART_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_UART_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_UART_BUSER_WIDTH ),
    .C_TARGET_ADDR( C_M_AXI_UART_TARGET_ADDR ),
    .C_USER_VALUE( C_M_AXI_UART_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_UART_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_UART_CACHE_VALUE ))
AXI_UART_DRIVER_UART_m_axi_U(
    .AWVALID(m_axi_UART_AWVALID),
    .AWREADY(m_axi_UART_AWREADY),
    .AWADDR(m_axi_UART_AWADDR),
    .AWID(m_axi_UART_AWID),
    .AWLEN(m_axi_UART_AWLEN),
    .AWSIZE(m_axi_UART_AWSIZE),
    .AWBURST(m_axi_UART_AWBURST),
    .AWLOCK(m_axi_UART_AWLOCK),
    .AWCACHE(m_axi_UART_AWCACHE),
    .AWPROT(m_axi_UART_AWPROT),
    .AWQOS(m_axi_UART_AWQOS),
    .AWREGION(m_axi_UART_AWREGION),
    .AWUSER(m_axi_UART_AWUSER),
    .WVALID(m_axi_UART_WVALID),
    .WREADY(m_axi_UART_WREADY),
    .WDATA(m_axi_UART_WDATA),
    .WSTRB(m_axi_UART_WSTRB),
    .WLAST(m_axi_UART_WLAST),
    .WID(m_axi_UART_WID),
    .WUSER(m_axi_UART_WUSER),
    .ARVALID(m_axi_UART_ARVALID),
    .ARREADY(m_axi_UART_ARREADY),
    .ARADDR(m_axi_UART_ARADDR),
    .ARID(m_axi_UART_ARID),
    .ARLEN(m_axi_UART_ARLEN),
    .ARSIZE(m_axi_UART_ARSIZE),
    .ARBURST(m_axi_UART_ARBURST),
    .ARLOCK(m_axi_UART_ARLOCK),
    .ARCACHE(m_axi_UART_ARCACHE),
    .ARPROT(m_axi_UART_ARPROT),
    .ARQOS(m_axi_UART_ARQOS),
    .ARREGION(m_axi_UART_ARREGION),
    .ARUSER(m_axi_UART_ARUSER),
    .RVALID(m_axi_UART_RVALID),
    .RREADY(m_axi_UART_RREADY),
    .RDATA(m_axi_UART_RDATA),
    .RLAST(m_axi_UART_RLAST),
    .RID(m_axi_UART_RID),
    .RUSER(m_axi_UART_RUSER),
    .RRESP(m_axi_UART_RRESP),
    .BVALID(m_axi_UART_BVALID),
    .BREADY(m_axi_UART_BREADY),
    .BRESP(m_axi_UART_BRESP),
    .BID(m_axi_UART_BID),
    .BUSER(m_axi_UART_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(UART_ARVALID),
    .I_ARREADY(UART_ARREADY),
    .I_ARADDR(UART_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(UART_RVALID),
    .I_RREADY(UART_RREADY),
    .I_RDATA(UART_RDATA),
    .I_RID(UART_RID),
    .I_RUSER(UART_RUSER),
    .I_RRESP(UART_RRESP),
    .I_RLAST(UART_RLAST),
    .I_AWVALID(UART_AWVALID),
    .I_AWREADY(UART_AWREADY),
    .I_AWADDR(UART_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(UART_WVALID),
    .I_WREADY(UART_WREADY),
    .I_WDATA(UART_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(UART_BVALID),
    .I_BREADY(UART_BREADY),
    .I_BRESP(UART_BRESP),
    .I_BID(UART_BID),
    .I_BUSER(UART_BUSER)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_UART_ARREADY <= 1'b0;
    end else begin
        if ((((ap_sig_ioackin_UART_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27)) | ((ap_sig_ioackin_UART_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
            ap_reg_ioackin_UART_ARREADY <= 1'b0;
        end else if ((((1'b1 == UART_ARREADY) & (1'b1 == ap_CS_fsm_state27)) | ((1'b1 == UART_ARREADY) & (1'b1 == ap_CS_fsm_state12)))) begin
            ap_reg_ioackin_UART_ARREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_UART_AWREADY <= 1'b0;
    end else begin
        if (((~((1'b1 == ap_block_state1_io) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (firstSample == 1'd1)) | ((1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20) & (tmp_fu_219_p2 == 1'd1)) | ((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2)))) begin
            ap_reg_ioackin_UART_AWREADY <= 1'b0;
        end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (1'b1 == UART_AWREADY) & (firstSample == 1'd1)) | ((1'b1 == UART_AWREADY) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == UART_AWREADY) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == UART_AWREADY) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == UART_AWREADY) & (1'b1 == ap_CS_fsm_state20) & (tmp_fu_219_p2 == 1'd1)) | ((1'b1 == UART_AWREADY) & (1'b1 == ap_CS_fsm_state2)))) begin
            ap_reg_ioackin_UART_AWREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_UART_WREADY <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4)) | ((ap_sig_ioackin_UART_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((ap_sig_ioackin_UART_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2)))) begin
            ap_reg_ioackin_UART_WREADY <= 1'b0;
        end else if ((((1'b1 == UART_WREADY) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == UART_WREADY) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == UART_WREADY) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == UART_WREADY) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == UART_WREADY) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == UART_WREADY) & (1'b1 == ap_CS_fsm_state2)))) begin
            ap_reg_ioackin_UART_WREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        firstSample <= 1'd1;
    end else begin
        if ((~((ap_predicate_op99_writeresp_state26 == 1'b1) & (1'b0 == UART_BVALID)) & (1'b1 == ap_CS_fsm_state26) & (firstSample_load_reg_240 == 1'd1))) begin
            firstSample <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20) & (tmp_fu_219_p2 == 1'd1))) begin
        calibrationSuccess <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op99_writeresp_state26 == 1'b1) & (1'b0 == UART_BVALID)) & (1'b1 == ap_CS_fsm_state26))) begin
        calibrationSuccess_l_reg_274 <= calibrationSuccess;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_io) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        firstSample_load_reg_240 <= firstSample;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == UART_RVALID) & (1'b1 == ap_CS_fsm_state19))) begin
        temp_reg_265 <= temp_fu_215_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20))) begin
        tmp_reg_270 <= tmp_fu_219_p2;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_UART_ARREADY == 1'b0)) begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            UART_ARADDR = 64'd1024;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            UART_ARADDR = 64'd1031;
        end else begin
            UART_ARADDR = 'bx;
        end
    end else begin
        UART_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_UART_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state27)) | ((ap_reg_ioackin_UART_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state12)))) begin
        UART_ARVALID = 1'b1;
    end else begin
        UART_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_UART_AWREADY == 1'b0)) begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            UART_AWADDR = 64'd1025;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            UART_AWADDR = 64'd1024;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            UART_AWADDR = UART_addr_1_reg_252;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            UART_AWADDR = 64'd1027;
        end else if (((1'b1 == ap_CS_fsm_state20) & (tmp_fu_219_p2 == 1'd1))) begin
            UART_AWADDR = UART_addr_reg_244;
        end else if ((1'b1 == ap_condition_116)) begin
            UART_AWADDR = 64'd1031;
        end else begin
            UART_AWADDR = 'bx;
        end
    end else begin
        UART_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (ap_reg_ioackin_UART_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1) & (firstSample == 1'd1)) | ((ap_reg_ioackin_UART_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4)) | ((ap_reg_ioackin_UART_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_reg_ioackin_UART_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_UART_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state20) & (tmp_fu_219_p2 == 1'd1)) | ((ap_reg_ioackin_UART_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2)))) begin
        UART_AWVALID = 1'b1;
    end else begin
        UART_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == UART_BVALID) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == UART_BVALID) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == UART_BVALID) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == UART_BVALID) & (1'b1 == ap_CS_fsm_state8)) | (~((ap_predicate_op99_writeresp_state26 == 1'b1) & (1'b0 == UART_BVALID)) & (ap_predicate_op99_writeresp_state26 == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == UART_BVALID) & (1'b1 == ap_CS_fsm_state7)))) begin
        UART_BREADY = 1'b1;
    end else begin
        UART_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b0 == UART_RVALID) & (calibrationSuccess_l_reg_274 == 1'd1)) & (1'b1 == ap_CS_fsm_state34) & (calibrationSuccess_l_reg_274 == 1'd1)) | ((1'b1 == UART_RVALID) & (1'b1 == ap_CS_fsm_state19)))) begin
        UART_RREADY = 1'b1;
    end else begin
        UART_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
        UART_WDATA = 32'd31;
    end else if ((((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state21)))) begin
        UART_WDATA = 32'd0;
    end else if (((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4))) begin
        UART_WDATA = 32'd63;
    end else if (((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3))) begin
        UART_WDATA = 32'd128;
    end else if (((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        UART_WDATA = 32'd69;
    end else begin
        UART_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4)) | ((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state6)) | ((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state21)) | ((ap_reg_ioackin_UART_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2)))) begin
        UART_WVALID = 1'b1;
    end else begin
        UART_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state12))) begin
        UART_blk_n_AR = m_axi_UART_ARREADY;
    end else begin
        UART_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (firstSample == 1'd1)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_fu_219_p2 == 1'd1)))) begin
        UART_blk_n_AW = m_axi_UART_AWREADY;
    end else begin
        UART_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state26) & (tmp_reg_270 == 1'd1) & (firstSample_load_reg_240 == 1'd1)))) begin
        UART_blk_n_B = m_axi_UART_BVALID;
    end else begin
        UART_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state34) & (calibrationSuccess_l_reg_274 == 1'd1)))) begin
        UART_blk_n_R = m_axi_UART_RVALID;
    end else begin
        UART_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state2))) begin
        UART_blk_n_W = m_axi_UART_WREADY;
    end else begin
        UART_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == UART_RVALID) & (calibrationSuccess_l_reg_274 == 1'd1)) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == UART_RVALID) & (calibrationSuccess_l_reg_274 == 1'd1)) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_UART_ARREADY == 1'b0)) begin
        ap_sig_ioackin_UART_ARREADY = UART_ARREADY;
    end else begin
        ap_sig_ioackin_UART_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_UART_AWREADY == 1'b0)) begin
        ap_sig_ioackin_UART_AWREADY = UART_AWREADY;
    end else begin
        ap_sig_ioackin_UART_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_UART_WREADY == 1'b0)) begin
        ap_sig_ioackin_UART_WREADY = UART_WREADY;
    end else begin
        ap_sig_ioackin_UART_WREADY = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b1 == ap_block_state1_io) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (firstSample_load_load_fu_190_p1 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if ((~((1'b1 == ap_block_state1_io) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (firstSample == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((ap_sig_ioackin_UART_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == UART_BVALID) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == UART_BVALID) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == UART_BVALID) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == UART_BVALID) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == UART_BVALID) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((ap_sig_ioackin_UART_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == UART_RVALID) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20) & (tmp_fu_219_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((1'b0 == ap_block_state20_io) & (1'b1 == ap_CS_fsm_state20) & (tmp_fu_219_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((ap_sig_ioackin_UART_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if ((~((ap_predicate_op99_writeresp_state26 == 1'b1) & (1'b0 == UART_BVALID)) & (1'b1 == ap_CS_fsm_state26) & (calibrationSuccess_l_load_fu_236_p1 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if ((~((ap_predicate_op99_writeresp_state26 == 1'b1) & (1'b0 == UART_BVALID)) & (1'b1 == ap_CS_fsm_state26) & (calibrationSuccess_l_load_fu_236_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((ap_sig_ioackin_UART_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if ((~((1'b0 == UART_RVALID) & (calibrationSuccess_l_reg_274 == 1'd1)) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign UART_addr_1_reg_252 = 64'd1027;

assign UART_addr_reg_244 = 64'd1031;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1_io = ((ap_sig_ioackin_UART_AWREADY == 1'b0) & (firstSample == 1'd1));
end

always @ (*) begin
    ap_block_state20_io = ((ap_sig_ioackin_UART_AWREADY == 1'b0) & (tmp_fu_219_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state26 = ((ap_predicate_op99_writeresp_state26 == 1'b1) & (1'b0 == UART_BVALID));
end

always @ (*) begin
    ap_block_state2_io = ((ap_sig_ioackin_UART_AWREADY == 1'b0) | (ap_sig_ioackin_UART_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_state34 = ((1'b0 == UART_RVALID) & (calibrationSuccess_l_reg_274 == 1'd1));
end

always @ (*) begin
    ap_block_state3_io = ((ap_sig_ioackin_UART_AWREADY == 1'b0) | (ap_sig_ioackin_UART_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_state4_io = ((ap_sig_ioackin_UART_AWREADY == 1'b0) | (ap_sig_ioackin_UART_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_state5_io = ((ap_sig_ioackin_UART_AWREADY == 1'b0) | (ap_sig_ioackin_UART_WREADY == 1'b0));
end

always @ (*) begin
    ap_condition_116 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (firstSample == 1'd1));
end

always @ (*) begin
    ap_predicate_op99_writeresp_state26 = ((tmp_reg_270 == 1'd1) & (firstSample_load_reg_240 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign calibrationSuccess_l_load_fu_236_p1 = calibrationSuccess;

assign firstSample_load_load_fu_190_p1 = firstSample;

assign temp_fu_215_p1 = UART_RDATA[7:0];

assign tmp_fu_219_p2 = ((temp_reg_265 == 8'd69) ? 1'b1 : 1'b0);

endmodule //AXI_UART_DRIVER
