12x64 Parameterized SoC-Level Verification (UVM)
ğŸ“Œ Project Overview

This project implements a UVM-based verification environment for a 12x64 parameterized design at the SoC level. The environment instantiates 4 DUTs, verifies them individually and in parallel, and uses virtual sequences and sequencers for coordinated stimulus generation across multiple interfaces.

ğŸ› ï¸ Features

Design: 12x64 parameterized DUT (configurable width/depth)

Verification:

.UVM testbench architecture

.4 DUT instances verified in parallel

.Virtual sequencer to control multiple sequencers

.Virtual sequences for coordinated multi-DUT transactions

.Scoreboard with reference model for functional correctness

.Functional coverage collection

.SoC-Level Integration:

.Shared bus/interconnect support
.Stimulus across multiple DUTs simultaneously
.Stress and corner-case scenarios
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ dut_12x64.v                # Parameterized 12x64 DUT
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ top_tb.sv                  # Testbench top module
â”‚   â”œâ”€â”€ env/                       # UVM environment
â”‚   â”‚   â”œâ”€â”€ soc_env.sv             # SoC-level environment
â”‚   â”‚   â”œâ”€â”€ soc_agent.sv           # Agent per DUT interface
â”‚   â”‚   â”œâ”€â”€ soc_seq_lib.sv         # Sequence library
â”‚   â”‚   â”œâ”€â”€ soc_virtual_seq.sv     # Virtual sequence for multi-DUT coordination
â”‚   â”‚   â”œâ”€â”€ soc_virtual_seqr.sv    # Virtual sequencer
â”‚   â”‚   â”œâ”€â”€ soc_monitor.sv         # Monitors for each DUT
â”‚   â”‚   â”œâ”€â”€ soc_scoreboard.sv      # Scoreboard with ref model
â”‚   â”‚   â””â”€â”€ soc_coverage.sv        # Functional coverage
â”‚   â”œâ”€â”€ tests/                     # UVM testcases
â”‚   â”‚   â”œâ”€â”€ base_test.sv
â”‚   â”‚   â”œâ”€â”€ directed_test.sv
â”‚   â”‚   â””â”€â”€ random_test.sv
â”‚   â””â”€â”€ regression_list.txt        # List of tests for regression
â”œâ”€â”€ waves/
â”‚   â””â”€â”€ simulation.vcd             # Sample waveform dump
â””â”€â”€ README.md
ğŸ“Š Verification Methodology

Stimulus:

Random & directed sequences

Coordinated operations across multiple DUTs using virtual sequences

Scoreboard:

Reference model to check correctness of all DUTs

Coverage:

Transactions across all DUTs

Interleaved access patterns

SoC-level corner cases (parallel reads/writes, conflicts, back-to-back transactions)

Regression Testing:

Multiple testcases run with different seeds

Coverage-driven closure

âœ… Results

Verified all 4 DUTs under independent and coordinated operations

Ensured data integrity and transaction ordering across DUTs

Achieved 100% functional coverage at block + SoC level through regression




