verilog xil_defaultlib  \
"../../../../FPGA.srcs/sources_1/ip/Jay/sim/Jay.v" \

verilog xil_defaultlib "glbl.v"

nosort
