// Seed: 1207662493
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output supply1 id_2
);
  wire id_4, id_5;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output tri0 id_2,
    input wire id_3,
    output supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri1 id_12,
    output wor id_13
    , id_15
);
  logic [7:0] id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_2
  );
  assign id_19[-1] = (id_20);
endmodule
