Verilog simulation benchmark
============================

20200611

This design is extracted from Reduceron @0928fbd3, the KnuthBendix
workload.  On a Xeon E3-1275 v5 the simulation takes about 90 sec.
