// Seed: 3356506618
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri1 id_0
    , id_8,
    input uwire id_1,
    output supply1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6
);
  supply0 id_9, id_10, id_11, id_12;
  assign id_9 = 1;
  module_0(
      id_10, id_10, id_8, id_8
  );
endmodule
module module_2 (
    output tri1 id_0,
    input wor id_1
    , id_8,
    input wand id_2,
    input uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    input wand id_6
);
  assign id_0 = (1);
  module_0(
      id_8, id_8, id_8, id_8
  );
  assign id_0 = 1'b0 - id_8;
endmodule
