// Seed: 2501311558
module module_0 (
    input wand id_0,
    input wand id_1,
    input wire id_2
);
  assign id_4[1] = 1 ? id_0 : {(id_0 && id_1) {id_2}};
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    input wire id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6
    , id_10,
    output supply0 id_7,
    input supply1 id_8
);
  assign id_7 = id_6 ? id_10 : id_6;
  logic [7:0] id_11;
  assign id_7  = 1;
  assign id_10 = id_4;
  module_0(
      id_0, id_6, id_1
  ); id_12(
      .id_0(1), .id_1((id_6)), .id_2(1'b0), .id_3(1), .id_4(id_11[1'd0])
  );
endmodule
