-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_out_dense_obtn_rom is 
    generic(
             DWIDTH     : integer := 9; 
             AWIDTH     : integer := 9; 
             MEM_SIZE    : integer := 300
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_out_dense_obtn_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "111111101", 1 => "001011001", 2 => "111110100", 3 => "000101000", 
    4 => "110111111", 5 => "101110101", 6 => "111000001", 7 => "000010110", 
    8 => "000111100", 9 => "110100011", 10 => "101011010", 11 => "001011101", 
    12 => "110010000", 13 => "110010011", 14 => "001011100", 15 => "110100011", 
    16 => "110110011", 17 => "001001000", 18 => "110011110", 19 => "110010011", 
    20 => "110101110", 21 => "111100101", 22 => "111000100", 23 => "110000110", 
    24 => "000110011", 25 => "111010110", 26 => "001100111", 27 => "000110011", 
    28 => "001101001", 29 => "001100111", 30 => "110000000", 31 => "001100101", 
    32 => "000011100", 33 => "000110111", 34 => "110101000", 35 => "111101010", 
    36 => "111011110", 37 => "000001011", 38 => "110001101", 39 => "110010110", 
    40 => "000100010", 41 => "111000101", 42 => "111111111", 43 => "111101010", 
    44 => "101110010", 45 => "110101000", 46 => "111101101", 47 => "001100000", 
    48 => "111000010", 49 => "110001001", 50 => "000101000", 51 => "101111100", 
    52 => "000000001", 53 => "110111111", 54 => "010100001", 55 => "110010001", 
    56 => "000011110", 57 => "110111000", 58 => "111110001", 59 => "111100011", 
    60 => "110010100", 61 => "110111101", 62 => "111011001", 63 => "111000100", 
    64 => "001101111", 65 => "101111100", 66 => "110001011", 67 => "111101101", 
    68 => "001011100", 69 => "000001001", 70 => "000111111", 71 => "110100010", 
    72 => "001111101", 73 => "111100111", 74 => "000011111", 75 => "110011010", 
    76 => "000001011", 77 => "000000111", 78 => "110110011", 79 => "111110110", 
    80 => "000010111", 81 => "111001001", 82 => "111110011", 83 => "001010011", 
    84 => "000100100", 85 => "111000110", 86 => "111001010", 87 => "111001000", 
    88 => "000010010", 89 => "110101010", 90 => "010000001", 91 => "111000000", 
    92 => "001000101", 93 => "000100010", 94 => "000001010", 95 => "000000101", 
    96 => "001000011", 97 => "001001110", 98 => "111001010", 99 => "111111100", 
    100 => "010100011", 101 => "000111101", 102 => "110110111", 103 => "101110010", 
    104 => "110111000", 105 => "000100100", 106 => "000101111", 107 => "000001110", 
    108 => "111101110", 109 => "110110110", 110 => "111111111", 111 => "111111100", 
    112 to 113=> "001010000", 114 => "111111001", 115 => "001011100", 116 => "110000100", 
    117 => "001110110", 118 => "001000101", 119 => "111011011", 120 => "111001110", 
    121 => "010011110", 122 => "111001011", 123 => "111111001", 124 => "000110010", 
    125 => "000010011", 126 => "111000110", 127 => "110110000", 128 => "000010011", 
    129 => "001010010", 130 => "110101011", 131 => "000111011", 132 => "000011111", 
    133 => "111010100", 134 => "111100011", 135 => "000010101", 136 => "001000100", 
    137 => "001101000", 138 => "110101111", 139 => "001010100", 140 => "010010001", 
    141 => "110100010", 142 => "110111100", 143 => "000001010", 144 => "110110001", 
    145 => "111110101", 146 => "111011010", 147 => "101100110", 148 => "000101100", 
    149 => "110100000", 150 => "111011010", 151 => "001001011", 152 => "001100010", 
    153 => "000101101", 154 to 155=> "110011010", 156 => "000011111", 157 => "000001010", 
    158 => "001011111", 159 => "110110100", 160 to 161=> "111010111", 162 => "110011010", 
    163 => "000110111", 164 => "101001100", 165 => "000110100", 166 => "101101110", 
    167 => "110111110", 168 => "111001101", 169 => "010000000", 170 => "111011101", 
    171 => "101101011", 172 => "000000001", 173 => "010000110", 174 => "000111111", 
    175 => "111100110", 176 => "111100111", 177 => "111101100", 178 => "111000000", 
    179 => "001101010", 180 => "000010101", 181 => "010001111", 182 => "000001001", 
    183 => "110001110", 184 => "001000101", 185 => "111001010", 186 => "000010000", 
    187 => "110110100", 188 => "110101010", 189 => "111100111", 190 => "110001011", 
    191 => "110010110", 192 => "111011100", 193 => "000110011", 194 => "101100111", 
    195 => "110100010", 196 => "100111011", 197 => "001110010", 198 => "000011000", 
    199 => "111101101", 200 => "111100110", 201 => "110110010", 202 => "000000000", 
    203 => "111010110", 204 => "000100100", 205 => "001010110", 206 => "111010001", 
    207 => "111110100", 208 => "001001100", 209 => "010001110", 210 => "110101010", 
    211 => "000110000", 212 => "010000110", 213 => "111000000", 214 => "000100010", 
    215 => "111010001", 216 => "001110010", 217 => "000011100", 218 => "111111011", 
    219 => "111010100", 220 => "001000001", 221 => "000000011", 222 => "111110000", 
    223 => "110101110", 224 => "000010011", 225 => "001000101", 226 => "000111000", 
    227 => "110101110", 228 => "000110101", 229 => "110111010", 230 => "001011010", 
    231 => "110100011", 232 => "111010011", 233 => "111011001", 234 => "111001100", 
    235 => "111001110", 236 => "111110001", 237 => "101101010", 238 => "001001001", 
    239 => "001110101", 240 => "110100110", 241 => "110101000", 242 => "111000000", 
    243 => "110111111", 244 => "111010000", 245 => "001101100", 246 => "001101011", 
    247 => "101100101", 248 => "000001101", 249 => "110001111", 250 => "001011100", 
    251 => "101100011", 252 => "110000110", 253 => "111011111", 254 => "101111110", 
    255 => "010000100", 256 => "001011010", 257 => "000010001", 258 => "110110111", 
    259 => "111011100", 260 => "111001101", 261 => "001100100", 262 => "110111011", 
    263 => "001111001", 264 to 265=> "001011010", 266 => "001010100", 267 => "000011100", 
    268 => "111000000", 269 => "111101110", 270 => "110001000", 271 => "110100101", 
    272 => "001001110", 273 => "001010100", 274 => "111010010", 275 => "001110100", 
    276 => "110011010", 277 => "111010010", 278 => "001001110", 279 => "111011000", 
    280 => "001100001", 281 => "110101111", 282 => "111111000", 283 => "110011111", 
    284 => "000010000", 285 => "111110000", 286 => "110110000", 287 => "001110110", 
    288 => "111111100", 289 => "001011000", 290 => "001010001", 291 => "110101010", 
    292 => "001110111", 293 => "111101101", 294 => "000001011", 295 => "000000110", 
    296 => "111010101", 297 => "111010100", 298 => "110010100", 299 => "110110011" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_out_dense_obtn is
    generic (
        DataWidth : INTEGER := 9;
        AddressRange : INTEGER := 300;
        AddressWidth : INTEGER := 9);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_out_dense_obtn is
    component dense_out_dense_obtn_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_out_dense_obtn_rom_U :  component dense_out_dense_obtn_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


