{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684739284441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684739284441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 15:08:04 2023 " "Processing started: Mon May 22 15:08:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684739284441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739284441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off one -c one " "Command: quartus_map --read_settings_files=on --write_settings_files=off one -c one" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739284442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684739284708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684739284708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/one/rtl/test1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/one/rtl/test1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Found entity 1: test1" {  } { { "../rtl/test1.sv" "" { Text "C:/Verilog/one/rtl/test1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684739294936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739294936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/one/rtl/sub_ok.sv 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/one/rtl/sub_ok.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_ok " "Found entity 1: sub_ok" {  } { { "../rtl/sub_ok.sv" "" { Text "C:/Verilog/one/rtl/sub_ok.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684739294937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739294937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/one/rtl/decoder5_4_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/one/rtl/decoder5_4_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_4_4 " "Found entity 1: decoder5_4_4" {  } { { "../rtl/decoder5_4_4.sv" "" { Text "C:/Verilog/one/rtl/decoder5_4_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684739294939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739294939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/one/rtl/mus2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/one/rtl/mus2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/mus2.sv" "" { Text "C:/Verilog/one/rtl/mus2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684739294940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739294940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/one/rtl/sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/one/rtl/sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../rtl/sevenseg.sv" "" { Text "C:/Verilog/one/rtl/sevenseg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684739294942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739294942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/one/rtl/alog.sv 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/one/rtl/alog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Algo " "Found entity 1: Algo" {  } { { "../rtl/Alog.sv" "" { Text "C:/Verilog/one/rtl/Alog.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684739294943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739294943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/one/rtl/sub_rmb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/one/rtl/sub_rmb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_rmb " "Found entity 1: sub_rmb" {  } { { "../rtl/sub_rmb.sv" "" { Text "C:/Verilog/one/rtl/sub_rmb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684739294944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739294944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/one/rtl/money.sv 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/one/rtl/money.sv" { { "Info" "ISGN_ENTITY_NAME" "1 money " "Found entity 1: money" {  } { { "../rtl/money.sv" "" { Text "C:/Verilog/one/rtl/money.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684739294946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739294946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/one/rtl/money1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/one/rtl/money1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 money1 " "Found entity 1: money1" {  } { { "../rtl/money1.sv" "" { Text "C:/Verilog/one/rtl/money1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684739294948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739294948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/one/rtl/leds.sv 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/one/rtl/leds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "../rtl/leds.sv" "" { Text "C:/Verilog/one/rtl/leds.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684739294950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739294950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test1 " "Elaborating entity \"test1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684739294976 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "d " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"d\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1684739294981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "money money:money1 " "Elaborating entity \"money\" for hierarchy \"money:money1\"" {  } { { "../rtl/test1.sv" "money1" { Text "C:/Verilog/one/rtl/test1.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684739294991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "num money.sv(11) " "Verilog HDL or VHDL warning at money.sv(11): object \"num\" assigned a value but never read" {  } { { "../rtl/money.sv" "" { Text "C:/Verilog/one/rtl/money.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684739294993 "|test1|money:money1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Algo Algo:Algo0 " "Elaborating entity \"Algo\" for hierarchy \"Algo:Algo0\"" {  } { { "../rtl/test1.sv" "Algo0" { Text "C:/Verilog/one/rtl/test1.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684739294994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Alog.sv(16) " "Verilog HDL assignment warning at Alog.sv(16): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/Alog.sv" "" { Text "C:/Verilog/one/rtl/Alog.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684739294995 "|test1|Algo:Algo0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_rmb sub_rmb:sub_rmb0 " "Elaborating entity \"sub_rmb\" for hierarchy \"sub_rmb:sub_rmb0\"" {  } { { "../rtl/test1.sv" "sub_rmb0" { Text "C:/Verilog/one/rtl/test1.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684739294997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_ok sub_ok:sub_ok0 " "Elaborating entity \"sub_ok\" for hierarchy \"sub_ok:sub_ok0\"" {  } { { "../rtl/test1.sv" "sub_ok0" { Text "C:/Verilog/one/rtl/test1.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684739294999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sub_ok.sv(10) " "Verilog HDL assignment warning at sub_ok.sv(10): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/sub_ok.sv" "" { Text "C:/Verilog/one/rtl/sub_ok.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684739295000 "|test1|sub_ok:sub_ok0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:leds0 " "Elaborating entity \"leds\" for hierarchy \"leds:leds0\"" {  } { { "../rtl/test1.sv" "leds0" { Text "C:/Verilog/one/rtl/test1.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684739295003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_4_4 decoder5_4_4:decoder0 " "Elaborating entity \"decoder5_4_4\" for hierarchy \"decoder5_4_4:decoder0\"" {  } { { "../rtl/test1.sv" "decoder0" { Text "C:/Verilog/one/rtl/test1.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684739295007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2_0 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2_0\"" {  } { { "../rtl/test1.sv" "mux2_0" { Text "C:/Verilog/one/rtl/test1.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684739295010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:sevenseg0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:sevenseg0\"" {  } { { "../rtl/test1.sv" "sevenseg0" { Text "C:/Verilog/one/rtl/test1.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684739295014 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sub_ok.sv" "" { Text "C:/Verilog/one/rtl/sub_ok.sv" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684739295499 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684739295499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684739295731 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684739296181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684739296320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684739296320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684739296384 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684739296384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Implemented 236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684739296384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684739296384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684739296405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 15:08:16 2023 " "Processing ended: Mon May 22 15:08:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684739296405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684739296405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684739296405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684739296405 ""}
