{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634036656226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634036656226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 13:04:15 2021 " "Processing started: Tue Oct 12 13:04:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634036656226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634036656226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634036656226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1634036658289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snddriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file snddriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SndDriver-bdf_type " "Found design unit 1: SndDriver-bdf_type" {  } { { "SndDriver.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SndDriver.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036659492 ""} { "Info" "ISGN_ENTITY_NAME" "1 SndDriver " "Found entity 1: SndDriver" {  } { { "SndDriver.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SndDriver.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036659492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036659492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036659552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036659552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036659598 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036659598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036659598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634036660612 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "hsync " "Pin \"hsync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 64 1208 1384 80 "hsync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vsync " "Pin \"vsync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 80 1208 1384 96 "vsync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_clk " "Pin \"vga_clk\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 128 1208 1384 144 "vga_clk" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_blank " "Pin \"vga_blank\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 96 1208 1384 112 "vga_blank" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_sync " "Pin \"vga_sync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 112 1208 1384 128 "vga_sync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HEX0\[0..6\] " "Pin \"HEX0\[0..6\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDG\[0..8\] " "Pin \"LEDG\[0..8\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR\[0..17\] " "Pin \"LEDR\[0..17\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_b\[7..0\] " "Pin \"vga_b\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_g\[7..0\] " "Pin \"vga_g\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_r\[7..0\] " "Pin \"vga_r\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_CLK " "Pin \"PS2_CLK\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 368 -184 -16 384 "PS2_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_DAT " "Pin \"PS2_DAT\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 -184 -16 400 "PS2_DAT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY1 " "Pin \"KEY1\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 256 -184 -16 272 "KEY1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY2 " "Pin \"KEY2\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 272 -184 -16 288 "KEY2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY3 " "Pin \"KEY3\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 288 -184 -16 304 "KEY3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634036660632 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sram_control.vhd 2 1 " "Using design file sram_control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_control-rtl " "Found design unit 1: SRAM_control-rtl" {  } { { "sram_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/sram_control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036660752 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_control " "Found entity 1: SRAM_control" {  } { { "sram_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/sram_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036660752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634036660752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_control SRAM_control:inst3 " "Elaborating entity \"SRAM_control\" for hierarchy \"SRAM_control:inst3\"" {  } { { "Proj.bdf" "inst3" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 296 824 1144 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036660782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SndDriver SndDriver:inst " "Elaborating entity \"SndDriver\" for hierarchy \"SndDriver:inst\"" {  } { { "Proj.bdf" "inst" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 496 952 1144 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036660832 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl.vhd 2 1 " "Using design file ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "ctrl.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/ctrl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036660962 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/ctrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036660962 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634036660962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl SndDriver:inst\|ctrl:b2v_inst_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"SndDriver:inst\|ctrl:b2v_inst_ctrl\"" {  } { { "snddriver.vhd" "b2v_inst_ctrl" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/snddriver.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036660992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "channel_mod.vhd 2 1 " "Using design file channel_mod.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_mod-rtl " "Found design unit 1: channel_mod-rtl" {  } { { "channel_mod.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/channel_mod.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036661122 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_mod " "Found entity 1: channel_mod" {  } { { "channel_mod.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/channel_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036661122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634036661122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_mod SndDriver:inst\|channel_mod:b2v_inst_left " "Elaborating entity \"channel_mod\" for hierarchy \"SndDriver:inst\|channel_mod:b2v_inst_left\"" {  } { { "snddriver.vhd" "b2v_inst_left" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/snddriver.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036661152 ""}
{ "Warning" "WSGN_SEARCH_FILE" "echo_gen.vhd 2 1 " "Using design file echo_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ECHO_GEN-rtl " "Found design unit 1: ECHO_GEN-rtl" {  } { { "echo_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/echo_gen.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036661323 ""} { "Info" "ISGN_ENTITY_NAME" "1 ECHO_GEN " "Found entity 1: ECHO_GEN" {  } { { "echo_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/echo_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036661323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634036661323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECHO_GEN ECHO_GEN:inst2 " "Elaborating entity \"ECHO_GEN\" for hierarchy \"ECHO_GEN:inst2\"" {  } { { "Proj.bdf" "inst2" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 328 320 608 536 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036661363 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_mux.vhd 2 1 " "Using design file my_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_mux-rtl " "Found design unit 1: my_mux-rtl" {  } { { "my_mux.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/my_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036661698 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/my_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036661698 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634036661698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mux my_mux:inst1 " "Elaborating entity \"my_mux\" for hierarchy \"my_mux:inst1\"" {  } { { "Proj.bdf" "inst1" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 696 1264 1424 808 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036661728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "group_no.vhd 2 1 " "Using design file group_no.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-RTL " "Found design unit 1: group_no-RTL" {  } { { "group_no.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036661848 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036661848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634036661848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no group_no:inst5 " "Elaborating entity \"group_no\" for hierarchy \"group_no:inst5\"" {  } { { "Proj.bdf" "inst5" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -40 1032 1128 40 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036661868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst4 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst4\"" {  } { { "Proj.bdf" "inst4" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 600 24 168 680 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036661934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036662124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634036662144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 4 " "Parameter \"lpm_cvalue\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036662154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036662154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036662154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036662154 ""}  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634036662154 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ECHO_VOL\[3\] " "Node \"ECHO_VOL\[3\]\" is missing source" {  } { { "Proj.bdf" "ECHO_VOL\[3\]" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 424 248 342 440 "ECHO_VOL\[3..0\]" "" } { 488 -256 -160 504 "ECHO_VOL\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036662605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ECHO_VOL\[2\] " "Node \"ECHO_VOL\[2\]\" is missing source" {  } { { "Proj.bdf" "ECHO_VOL\[2\]" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 424 248 342 440 "ECHO_VOL\[3..0\]" "" } { 488 -256 -160 504 "ECHO_VOL\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036662605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ECHO_VOL\[1\] " "Node \"ECHO_VOL\[1\]\" is missing source" {  } { { "Proj.bdf" "ECHO_VOL\[1\]" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 424 248 342 440 "ECHO_VOL\[3..0\]" "" } { 488 -256 -160 504 "ECHO_VOL\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036662605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ECHO_VOL\[0\] " "Node \"ECHO_VOL\[0\]\" is missing source" {  } { { "Proj.bdf" "ECHO_VOL\[0\]" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 424 248 342 440 "ECHO_VOL\[3..0\]" "" } { 488 -256 -160 504 "ECHO_VOL\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634036662605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634036663476 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 12 13:04:23 2021 " "Processing ended: Tue Oct 12 13:04:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634036663476 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634036663476 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634036663476 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634036663476 ""}
