EESchema Schematic File Version 4
EELAYER 43 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title "Lane Output: PWM → RC → Buffer"
Date "2025-09-21"
Rev "0.1"
$EndDescr

Text GLabel 2000 2000 0 50 Input ~ 0
PWM_IN

$Comp
L Device:R R1
U 1 1 60000001
P 2300 2000
F 0 "R1" V 2250 2000 50 0000 C CNN
F 1 "10k" V 2300 2000 50 0000 C CNN
$EndComp
Wire Wire Line 2000 2000 2150 2000
Wire Wire Line 2450 2000 2700 2000

$Comp
L Device:C C1
U 1 1 60000002
P 2700 2200
F 0 "C1" H 2720 2270 50 0000 L CNN
F 1 "1uF" H 2720 2120 50 0000 L CNN
$EndComp
Wire Wire Line 2700 2050 2700 2000
Wire Wire Line 2700 2350 2700 2400
Text GLabel 2700 2400 0 50 Input ~ 0
GND

$Comp
L Amplifier_Operational:MCP6004 U1
U 1 1 60000003
P 3350 2000
F 0 "U1" H 3350 2300 50 0000 C CNN
F 1 "MCP6004" H 3350 2220 50 0000 C CNN
$EndComp
Wire Wire Line 3050 2000 2700 2000
Wire Wire Line 3650 2000 3050 2000

$Comp
L Device:R R2
U 1 1 60000004
P 3800 2000
F 0 "R2" V 3750 2000 50 0000 C CNN
F 1 "1k (out)" V 3800 2000 50 0000 C CNN
$EndComp
Wire Wire Line 3950 2000 4200 2000

Text GLabel 4200 2000 2 50 Output ~ 0
CV_OUT

Text GLabel 3250 1650 0 50 Input ~ 0
+5V
Text GLabel 3250 2350 0 50 Input ~ 0
GND
$EndSCHEMATC
