{"componentChunkName":"component---src-templates-post-tsx","path":"/ComputerArchitecture/","result":{"data":{"markdownRemark":{"html":"<h1 id=\"intro\" style=\"position:relative;\"><a href=\"#intro\" aria-label=\"intro permalink\" class=\"anchor before\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>Intro</h1>\n<p>CPU ë‚´ë¶€ì—ì„œëŠ” ëª…ë ¹ì–´ê°€ ì œì–´ì‹ í˜¸(Control Signal Specification)ë¡œ ë°”ê»´ì„œ ë‚´ë¶€ì— ìˆëŠ” ALU, Register ê°™ì€ êµ¬ì„±ì¥ì¹˜ì— ì˜í•´ í•´ë‹¹ ëª…ë ¹ì–´ê°€ ì‹¤í–‰ëœë‹¤.</p>\n<p>ë‚´ë¶€ì ìœ¼ë¡œ ì–´ë–»ê²Œ ë§Œë“¤ì–´ì ¸ìˆê³  ì–´ë–»ê²Œ ë™ì‘í•˜ëŠ”ì§€ì— ëŒ€í•œ ì´í•´ê°€ ì»´í“¨í„° êµ¬ì¡°!</p>\n<h2 id=\"-category\" style=\"position:relative;\"><a href=\"#-category\" aria-label=\" category permalink\" class=\"anchor before\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>ğŸŒ€ Category</h2>\n<ul>\n<li><a href=\"\">Basic Concepts and Computer Evolution</a></li>\n<li>Performance Issues</li>\n<li>A Top-Level View of Computer Function and Interconnection</li>\n<li>Cache Memory</li>\n<li>Internal Memory Technology</li>\n<li>External Memory</li>\n<li>Input/Output</li>\n<li>Computer Arithmetic</li>\n<li>Processor Structure and Function</li>\n<li>Reduced Instruction Set Computers (RISCs)</li>\n<li>Control Unit Operation</li>\n<li>Instruction-Level Parallelism and Superscalar Processors</li>\n<li>Parallel Processing</li>\n<li>Multicore Computers</li>\n<li>General-Purpose Graphic Processing Units</li>\n</ul>","excerpt":"Intro CPU ë‚´ë¶€ì—ì„œëŠ” ëª…ë ¹ì–´ê°€ ì œì–´ì‹ í˜¸(Control Signal Specification)ë¡œ ë°”ê»´ì„œ ë‚´ë¶€ì— ìˆëŠ” ALU, Register ê°™ì€ êµ¬ì„±ì¥ì¹˜ì— ì˜í•´ í•´ë‹¹ ëª…ë ¹ì–´ê°€ ì‹¤í–‰ëœë‹¤. ë‚´ë¶€ì ìœ¼ë¡œ ì–´ë–»ê²Œ ë§Œë“¤ì–´ì ¸ìˆê³  ì–´ë–»ê²Œ ë™ì‘í•˜ëŠ”ì§€ì— ëŒ€í•œ â€¦","tableOfContents":"<ul>\n<li>\n<p><a href=\"/ComputerArchitecture/#intro\">Intro</a></p>\n<ul>\n<li><a href=\"/ComputerArchitecture/#-category\">ğŸŒ€ Category</a></li>\n</ul>\n</li>\n</ul>","fields":{"slug":"/ComputerArchitecture/"},"frontmatter":{"title":"Computer Architecture(ì»´í“¨í„°êµ¬ì¡°), Intro","date":"Mar 24, 2021","tags":["ì»´í“¨í„°êµ¬ì¡°"],"keywords":["ì»´í“¨í„°êµ¬ì¡°","computer architecture"],"update":"Jan 01, 0001"}}},"pageContext":{"slug":"/ComputerArchitecture/","series":[],"lastmod":"2021-03-24"}},"staticQueryHashes":["2027115977","694178885"]}